
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	20023d20 	.word	0x20023d20
   4:	0000411d 	.word	0x0000411d
   8:	0000e367 	.word	0x0000e367
   c:	000040d5 	.word	0x000040d5
  10:	000040d5 	.word	0x000040d5
  14:	000040d5 	.word	0x000040d5
  18:	000040d5 	.word	0x000040d5
	...
  2c:	00003d55 	.word	0x00003d55
  30:	000040d5 	.word	0x000040d5
  34:	00000000 	.word	0x00000000
  38:	00003cfd 	.word	0x00003cfd
  3c:	0000ec39 	.word	0x0000ec39

00000040 <_irq_vector_table>:
  40:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  50:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  60:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  70:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  80:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  90:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  a0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  b0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  c0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  d0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  e0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..
  f0:	00003e41 00003e41 00003e41 00003e41     A>..A>..A>..A>..

Disassembly of section text:

00000100 <memchr>:
     100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     104:	2a10      	cmp	r2, #16
     106:	db2b      	blt.n	160 <CONFIG_IDLE_STACK_SIZE+0x20>
     108:	f010 0f07 	tst.w	r0, #7
     10c:	d008      	beq.n	120 <memchr+0x20>
     10e:	f810 3b01 	ldrb.w	r3, [r0], #1
     112:	3a01      	subs	r2, #1
     114:	428b      	cmp	r3, r1
     116:	d02d      	beq.n	174 <CONFIG_IDLE_STACK_SIZE+0x34>
     118:	f010 0f07 	tst.w	r0, #7
     11c:	b342      	cbz	r2, 170 <CONFIG_IDLE_STACK_SIZE+0x30>
     11e:	d1f6      	bne.n	10e <memchr+0xe>
     120:	b4f0      	push	{r4, r5, r6, r7}
     122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
     126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
     12a:	f022 0407 	bic.w	r4, r2, #7
     12e:	f07f 0700 	mvns.w	r7, #0
     132:	2300      	movs	r3, #0
     134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
     138:	3c08      	subs	r4, #8
     13a:	ea85 0501 	eor.w	r5, r5, r1
     13e:	ea86 0601 	eor.w	r6, r6, r1
     142:	fa85 f547 	uadd8	r5, r5, r7
     146:	faa3 f587 	sel	r5, r3, r7
     14a:	fa86 f647 	uadd8	r6, r6, r7
     14e:	faa5 f687 	sel	r6, r5, r7
     152:	b98e      	cbnz	r6, 178 <CONFIG_IDLE_STACK_SIZE+0x38>
     154:	d1ee      	bne.n	134 <memchr+0x34>
     156:	bcf0      	pop	{r4, r5, r6, r7}
     158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     15c:	f002 0207 	and.w	r2, r2, #7
     160:	b132      	cbz	r2, 170 <CONFIG_IDLE_STACK_SIZE+0x30>
     162:	f810 3b01 	ldrb.w	r3, [r0], #1
     166:	3a01      	subs	r2, #1
     168:	ea83 0301 	eor.w	r3, r3, r1
     16c:	b113      	cbz	r3, 174 <CONFIG_IDLE_STACK_SIZE+0x34>
     16e:	d1f8      	bne.n	162 <CONFIG_IDLE_STACK_SIZE+0x22>
     170:	2000      	movs	r0, #0
     172:	4770      	bx	lr
     174:	3801      	subs	r0, #1
     176:	4770      	bx	lr
     178:	2d00      	cmp	r5, #0
     17a:	bf06      	itte	eq
     17c:	4635      	moveq	r5, r6
     17e:	3803      	subeq	r0, #3
     180:	3807      	subne	r0, #7
     182:	f015 0f01 	tst.w	r5, #1
     186:	d107      	bne.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     188:	3001      	adds	r0, #1
     18a:	f415 7f80 	tst.w	r5, #256	; 0x100
     18e:	bf02      	ittt	eq
     190:	3001      	addeq	r0, #1
     192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
     196:	3001      	addeq	r0, #1
     198:	bcf0      	pop	{r4, r5, r6, r7}
     19a:	3801      	subs	r0, #1
     19c:	4770      	bx	lr
     19e:	bf00      	nop

000001a0 <__aeabi_drsub>:
     1a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     1a4:	e002      	b.n	1ac <__adddf3>
     1a6:	bf00      	nop

000001a8 <__aeabi_dsub>:
     1a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000001ac <__adddf3>:
     1ac:	b530      	push	{r4, r5, lr}
     1ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
     1b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
     1b6:	ea94 0f05 	teq	r4, r5
     1ba:	bf08      	it	eq
     1bc:	ea90 0f02 	teqeq	r0, r2
     1c0:	bf1f      	itttt	ne
     1c2:	ea54 0c00 	orrsne.w	ip, r4, r0
     1c6:	ea55 0c02 	orrsne.w	ip, r5, r2
     1ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     1ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     1d2:	f000 80e2 	beq.w	39a <__data_size+0xce>
     1d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     1da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     1de:	bfb8      	it	lt
     1e0:	426d      	neglt	r5, r5
     1e2:	dd0c      	ble.n	1fe <__adddf3+0x52>
     1e4:	442c      	add	r4, r5
     1e6:	ea80 0202 	eor.w	r2, r0, r2
     1ea:	ea81 0303 	eor.w	r3, r1, r3
     1ee:	ea82 0000 	eor.w	r0, r2, r0
     1f2:	ea83 0101 	eor.w	r1, r3, r1
     1f6:	ea80 0202 	eor.w	r2, r0, r2
     1fa:	ea81 0303 	eor.w	r3, r1, r3
     1fe:	2d36      	cmp	r5, #54	; 0x36
     200:	bf88      	it	hi
     202:	bd30      	pophi	{r4, r5, pc}
     204:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     208:	ea4f 3101 	mov.w	r1, r1, lsl #12
     20c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     210:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     214:	d002      	beq.n	21c <__adddf3+0x70>
     216:	4240      	negs	r0, r0
     218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     21c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     220:	ea4f 3303 	mov.w	r3, r3, lsl #12
     224:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     228:	d002      	beq.n	230 <__adddf3+0x84>
     22a:	4252      	negs	r2, r2
     22c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     230:	ea94 0f05 	teq	r4, r5
     234:	f000 80a7 	beq.w	386 <__data_size+0xba>
     238:	f1a4 0401 	sub.w	r4, r4, #1
     23c:	f1d5 0e20 	rsbs	lr, r5, #32
     240:	db0d      	blt.n	25e <__adddf3+0xb2>
     242:	fa02 fc0e 	lsl.w	ip, r2, lr
     246:	fa22 f205 	lsr.w	r2, r2, r5
     24a:	1880      	adds	r0, r0, r2
     24c:	f141 0100 	adc.w	r1, r1, #0
     250:	fa03 f20e 	lsl.w	r2, r3, lr
     254:	1880      	adds	r0, r0, r2
     256:	fa43 f305 	asr.w	r3, r3, r5
     25a:	4159      	adcs	r1, r3
     25c:	e00e      	b.n	27c <__adddf3+0xd0>
     25e:	f1a5 0520 	sub.w	r5, r5, #32
     262:	f10e 0e20 	add.w	lr, lr, #32
     266:	2a01      	cmp	r2, #1
     268:	fa03 fc0e 	lsl.w	ip, r3, lr
     26c:	bf28      	it	cs
     26e:	f04c 0c02 	orrcs.w	ip, ip, #2
     272:	fa43 f305 	asr.w	r3, r3, r5
     276:	18c0      	adds	r0, r0, r3
     278:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     27c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     280:	d507      	bpl.n	292 <__adddf3+0xe6>
     282:	f04f 0e00 	mov.w	lr, #0
     286:	f1dc 0c00 	rsbs	ip, ip, #0
     28a:	eb7e 0000 	sbcs.w	r0, lr, r0
     28e:	eb6e 0101 	sbc.w	r1, lr, r1
     292:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     296:	d31b      	bcc.n	2d0 <__data_size+0x4>
     298:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     29c:	d30c      	bcc.n	2b8 <__adddf3+0x10c>
     29e:	0849      	lsrs	r1, r1, #1
     2a0:	ea5f 0030 	movs.w	r0, r0, rrx
     2a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
     2a8:	f104 0401 	add.w	r4, r4, #1
     2ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
     2b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     2b4:	f080 809a 	bcs.w	3ec <__data_size+0x120>
     2b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     2bc:	bf08      	it	eq
     2be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     2c2:	f150 0000 	adcs.w	r0, r0, #0
     2c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     2ca:	ea41 0105 	orr.w	r1, r1, r5
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     2d4:	4140      	adcs	r0, r0
     2d6:	eb41 0101 	adc.w	r1, r1, r1
     2da:	3c01      	subs	r4, #1
     2dc:	bf28      	it	cs
     2de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     2e2:	d2e9      	bcs.n	2b8 <__adddf3+0x10c>
     2e4:	f091 0f00 	teq	r1, #0
     2e8:	bf04      	itt	eq
     2ea:	4601      	moveq	r1, r0
     2ec:	2000      	moveq	r0, #0
     2ee:	fab1 f381 	clz	r3, r1
     2f2:	bf08      	it	eq
     2f4:	3320      	addeq	r3, #32
     2f6:	f1a3 030b 	sub.w	r3, r3, #11
     2fa:	f1b3 0220 	subs.w	r2, r3, #32
     2fe:	da0c      	bge.n	31a <__data_size+0x4e>
     300:	320c      	adds	r2, #12
     302:	dd08      	ble.n	316 <__data_size+0x4a>
     304:	f102 0c14 	add.w	ip, r2, #20
     308:	f1c2 020c 	rsb	r2, r2, #12
     30c:	fa01 f00c 	lsl.w	r0, r1, ip
     310:	fa21 f102 	lsr.w	r1, r1, r2
     314:	e00c      	b.n	330 <__data_size+0x64>
     316:	f102 0214 	add.w	r2, r2, #20
     31a:	bfd8      	it	le
     31c:	f1c2 0c20 	rsble	ip, r2, #32
     320:	fa01 f102 	lsl.w	r1, r1, r2
     324:	fa20 fc0c 	lsr.w	ip, r0, ip
     328:	bfdc      	itt	le
     32a:	ea41 010c 	orrle.w	r1, r1, ip
     32e:	4090      	lslle	r0, r2
     330:	1ae4      	subs	r4, r4, r3
     332:	bfa2      	ittt	ge
     334:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     338:	4329      	orrge	r1, r5
     33a:	bd30      	popge	{r4, r5, pc}
     33c:	ea6f 0404 	mvn.w	r4, r4
     340:	3c1f      	subs	r4, #31
     342:	da1c      	bge.n	37e <__data_size+0xb2>
     344:	340c      	adds	r4, #12
     346:	dc0e      	bgt.n	366 <__data_size+0x9a>
     348:	f104 0414 	add.w	r4, r4, #20
     34c:	f1c4 0220 	rsb	r2, r4, #32
     350:	fa20 f004 	lsr.w	r0, r0, r4
     354:	fa01 f302 	lsl.w	r3, r1, r2
     358:	ea40 0003 	orr.w	r0, r0, r3
     35c:	fa21 f304 	lsr.w	r3, r1, r4
     360:	ea45 0103 	orr.w	r1, r5, r3
     364:	bd30      	pop	{r4, r5, pc}
     366:	f1c4 040c 	rsb	r4, r4, #12
     36a:	f1c4 0220 	rsb	r2, r4, #32
     36e:	fa20 f002 	lsr.w	r0, r0, r2
     372:	fa01 f304 	lsl.w	r3, r1, r4
     376:	ea40 0003 	orr.w	r0, r0, r3
     37a:	4629      	mov	r1, r5
     37c:	bd30      	pop	{r4, r5, pc}
     37e:	fa21 f004 	lsr.w	r0, r1, r4
     382:	4629      	mov	r1, r5
     384:	bd30      	pop	{r4, r5, pc}
     386:	f094 0f00 	teq	r4, #0
     38a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     38e:	bf06      	itte	eq
     390:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     394:	3401      	addeq	r4, #1
     396:	3d01      	subne	r5, #1
     398:	e74e      	b.n	238 <__adddf3+0x8c>
     39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     39e:	bf18      	it	ne
     3a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     3a4:	d029      	beq.n	3fa <__data_size+0x12e>
     3a6:	ea94 0f05 	teq	r4, r5
     3aa:	bf08      	it	eq
     3ac:	ea90 0f02 	teqeq	r0, r2
     3b0:	d005      	beq.n	3be <__data_size+0xf2>
     3b2:	ea54 0c00 	orrs.w	ip, r4, r0
     3b6:	bf04      	itt	eq
     3b8:	4619      	moveq	r1, r3
     3ba:	4610      	moveq	r0, r2
     3bc:	bd30      	pop	{r4, r5, pc}
     3be:	ea91 0f03 	teq	r1, r3
     3c2:	bf1e      	ittt	ne
     3c4:	2100      	movne	r1, #0
     3c6:	2000      	movne	r0, #0
     3c8:	bd30      	popne	{r4, r5, pc}
     3ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     3ce:	d105      	bne.n	3dc <__data_size+0x110>
     3d0:	0040      	lsls	r0, r0, #1
     3d2:	4149      	adcs	r1, r1
     3d4:	bf28      	it	cs
     3d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     3da:	bd30      	pop	{r4, r5, pc}
     3dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     3e0:	bf3c      	itt	cc
     3e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     3e6:	bd30      	popcc	{r4, r5, pc}
     3e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3f4:	f04f 0000 	mov.w	r0, #0
     3f8:	bd30      	pop	{r4, r5, pc}
     3fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3fe:	bf1a      	itte	ne
     400:	4619      	movne	r1, r3
     402:	4610      	movne	r0, r2
     404:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     408:	bf1c      	itt	ne
     40a:	460b      	movne	r3, r1
     40c:	4602      	movne	r2, r0
     40e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     412:	bf06      	itte	eq
     414:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     418:	ea91 0f03 	teqeq	r1, r3
     41c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     420:	bd30      	pop	{r4, r5, pc}
     422:	bf00      	nop

00000424 <__aeabi_ui2d>:
     424:	f090 0f00 	teq	r0, #0
     428:	bf04      	itt	eq
     42a:	2100      	moveq	r1, #0
     42c:	4770      	bxeq	lr
     42e:	b530      	push	{r4, r5, lr}
     430:	f44f 6480 	mov.w	r4, #1024	; 0x400
     434:	f104 0432 	add.w	r4, r4, #50	; 0x32
     438:	f04f 0500 	mov.w	r5, #0
     43c:	f04f 0100 	mov.w	r1, #0
     440:	e750      	b.n	2e4 <__data_size+0x18>
     442:	bf00      	nop

00000444 <__aeabi_i2d>:
     444:	f090 0f00 	teq	r0, #0
     448:	bf04      	itt	eq
     44a:	2100      	moveq	r1, #0
     44c:	4770      	bxeq	lr
     44e:	b530      	push	{r4, r5, lr}
     450:	f44f 6480 	mov.w	r4, #1024	; 0x400
     454:	f104 0432 	add.w	r4, r4, #50	; 0x32
     458:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     45c:	bf48      	it	mi
     45e:	4240      	negmi	r0, r0
     460:	f04f 0100 	mov.w	r1, #0
     464:	e73e      	b.n	2e4 <__data_size+0x18>
     466:	bf00      	nop

00000468 <__aeabi_f2d>:
     468:	0042      	lsls	r2, r0, #1
     46a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     46e:	ea4f 0131 	mov.w	r1, r1, rrx
     472:	ea4f 7002 	mov.w	r0, r2, lsl #28
     476:	bf1f      	itttt	ne
     478:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     47c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     480:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     484:	4770      	bxne	lr
     486:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     48a:	bf08      	it	eq
     48c:	4770      	bxeq	lr
     48e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     492:	bf04      	itt	eq
     494:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     498:	4770      	bxeq	lr
     49a:	b530      	push	{r4, r5, lr}
     49c:	f44f 7460 	mov.w	r4, #896	; 0x380
     4a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     4a8:	e71c      	b.n	2e4 <__data_size+0x18>
     4aa:	bf00      	nop

000004ac <__aeabi_ul2d>:
     4ac:	ea50 0201 	orrs.w	r2, r0, r1
     4b0:	bf08      	it	eq
     4b2:	4770      	bxeq	lr
     4b4:	b530      	push	{r4, r5, lr}
     4b6:	f04f 0500 	mov.w	r5, #0
     4ba:	e00a      	b.n	4d2 <__aeabi_l2d+0x16>

000004bc <__aeabi_l2d>:
     4bc:	ea50 0201 	orrs.w	r2, r0, r1
     4c0:	bf08      	it	eq
     4c2:	4770      	bxeq	lr
     4c4:	b530      	push	{r4, r5, lr}
     4c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     4ca:	d502      	bpl.n	4d2 <__aeabi_l2d+0x16>
     4cc:	4240      	negs	r0, r0
     4ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     4d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     4da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     4de:	f43f aed8 	beq.w	292 <__adddf3+0xe6>
     4e2:	f04f 0203 	mov.w	r2, #3
     4e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4ea:	bf18      	it	ne
     4ec:	3203      	addne	r2, #3
     4ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4f2:	bf18      	it	ne
     4f4:	3203      	addne	r2, #3
     4f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4fa:	f1c2 0320 	rsb	r3, r2, #32
     4fe:	fa00 fc03 	lsl.w	ip, r0, r3
     502:	fa20 f002 	lsr.w	r0, r0, r2
     506:	fa01 fe03 	lsl.w	lr, r1, r3
     50a:	ea40 000e 	orr.w	r0, r0, lr
     50e:	fa21 f102 	lsr.w	r1, r1, r2
     512:	4414      	add	r4, r2
     514:	e6bd      	b.n	292 <__adddf3+0xe6>
     516:	bf00      	nop

00000518 <__aeabi_dmul>:
     518:	b570      	push	{r4, r5, r6, lr}
     51a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     51e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     526:	bf1d      	ittte	ne
     528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     52c:	ea94 0f0c 	teqne	r4, ip
     530:	ea95 0f0c 	teqne	r5, ip
     534:	f000 f8de 	bleq	6f4 <__aeabi_dmul+0x1dc>
     538:	442c      	add	r4, r5
     53a:	ea81 0603 	eor.w	r6, r1, r3
     53e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     542:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     546:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     54a:	bf18      	it	ne
     54c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     558:	d038      	beq.n	5cc <__aeabi_dmul+0xb4>
     55a:	fba0 ce02 	umull	ip, lr, r0, r2
     55e:	f04f 0500 	mov.w	r5, #0
     562:	fbe1 e502 	umlal	lr, r5, r1, r2
     566:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     56a:	fbe0 e503 	umlal	lr, r5, r0, r3
     56e:	f04f 0600 	mov.w	r6, #0
     572:	fbe1 5603 	umlal	r5, r6, r1, r3
     576:	f09c 0f00 	teq	ip, #0
     57a:	bf18      	it	ne
     57c:	f04e 0e01 	orrne.w	lr, lr, #1
     580:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     584:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     588:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     58c:	d204      	bcs.n	598 <__aeabi_dmul+0x80>
     58e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     592:	416d      	adcs	r5, r5
     594:	eb46 0606 	adc.w	r6, r6, r6
     598:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     59c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     5a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     5a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     5a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     5ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     5b0:	bf88      	it	hi
     5b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     5b6:	d81e      	bhi.n	5f6 <__aeabi_dmul+0xde>
     5b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     5bc:	bf08      	it	eq
     5be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     5c2:	f150 0000 	adcs.w	r0, r0, #0
     5c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     5ca:	bd70      	pop	{r4, r5, r6, pc}
     5cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     5d0:	ea46 0101 	orr.w	r1, r6, r1
     5d4:	ea40 0002 	orr.w	r0, r0, r2
     5d8:	ea81 0103 	eor.w	r1, r1, r3
     5dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     5e0:	bfc2      	ittt	gt
     5e2:	ebd4 050c 	rsbsgt	r5, r4, ip
     5e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5ea:	bd70      	popgt	{r4, r5, r6, pc}
     5ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5f0:	f04f 0e00 	mov.w	lr, #0
     5f4:	3c01      	subs	r4, #1
     5f6:	f300 80ab 	bgt.w	750 <__aeabi_dmul+0x238>
     5fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5fe:	bfde      	ittt	le
     600:	2000      	movle	r0, #0
     602:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     606:	bd70      	pople	{r4, r5, r6, pc}
     608:	f1c4 0400 	rsb	r4, r4, #0
     60c:	3c20      	subs	r4, #32
     60e:	da35      	bge.n	67c <__aeabi_dmul+0x164>
     610:	340c      	adds	r4, #12
     612:	dc1b      	bgt.n	64c <__aeabi_dmul+0x134>
     614:	f104 0414 	add.w	r4, r4, #20
     618:	f1c4 0520 	rsb	r5, r4, #32
     61c:	fa00 f305 	lsl.w	r3, r0, r5
     620:	fa20 f004 	lsr.w	r0, r0, r4
     624:	fa01 f205 	lsl.w	r2, r1, r5
     628:	ea40 0002 	orr.w	r0, r0, r2
     62c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     638:	fa21 f604 	lsr.w	r6, r1, r4
     63c:	eb42 0106 	adc.w	r1, r2, r6
     640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     644:	bf08      	it	eq
     646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     64a:	bd70      	pop	{r4, r5, r6, pc}
     64c:	f1c4 040c 	rsb	r4, r4, #12
     650:	f1c4 0520 	rsb	r5, r4, #32
     654:	fa00 f304 	lsl.w	r3, r0, r4
     658:	fa20 f005 	lsr.w	r0, r0, r5
     65c:	fa01 f204 	lsl.w	r2, r1, r4
     660:	ea40 0002 	orr.w	r0, r0, r2
     664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     66c:	f141 0100 	adc.w	r1, r1, #0
     670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     674:	bf08      	it	eq
     676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     67a:	bd70      	pop	{r4, r5, r6, pc}
     67c:	f1c4 0520 	rsb	r5, r4, #32
     680:	fa00 f205 	lsl.w	r2, r0, r5
     684:	ea4e 0e02 	orr.w	lr, lr, r2
     688:	fa20 f304 	lsr.w	r3, r0, r4
     68c:	fa01 f205 	lsl.w	r2, r1, r5
     690:	ea43 0302 	orr.w	r3, r3, r2
     694:	fa21 f004 	lsr.w	r0, r1, r4
     698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     69c:	fa21 f204 	lsr.w	r2, r1, r4
     6a0:	ea20 0002 	bic.w	r0, r0, r2
     6a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     6a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     6ac:	bf08      	it	eq
     6ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     6b2:	bd70      	pop	{r4, r5, r6, pc}
     6b4:	f094 0f00 	teq	r4, #0
     6b8:	d10f      	bne.n	6da <__aeabi_dmul+0x1c2>
     6ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     6be:	0040      	lsls	r0, r0, #1
     6c0:	eb41 0101 	adc.w	r1, r1, r1
     6c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     6c8:	bf08      	it	eq
     6ca:	3c01      	subeq	r4, #1
     6cc:	d0f7      	beq.n	6be <__aeabi_dmul+0x1a6>
     6ce:	ea41 0106 	orr.w	r1, r1, r6
     6d2:	f095 0f00 	teq	r5, #0
     6d6:	bf18      	it	ne
     6d8:	4770      	bxne	lr
     6da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     6de:	0052      	lsls	r2, r2, #1
     6e0:	eb43 0303 	adc.w	r3, r3, r3
     6e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6e8:	bf08      	it	eq
     6ea:	3d01      	subeq	r5, #1
     6ec:	d0f7      	beq.n	6de <__aeabi_dmul+0x1c6>
     6ee:	ea43 0306 	orr.w	r3, r3, r6
     6f2:	4770      	bx	lr
     6f4:	ea94 0f0c 	teq	r4, ip
     6f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6fc:	bf18      	it	ne
     6fe:	ea95 0f0c 	teqne	r5, ip
     702:	d00c      	beq.n	71e <__aeabi_dmul+0x206>
     704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     708:	bf18      	it	ne
     70a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     70e:	d1d1      	bne.n	6b4 <__aeabi_dmul+0x19c>
     710:	ea81 0103 	eor.w	r1, r1, r3
     714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     718:	f04f 0000 	mov.w	r0, #0
     71c:	bd70      	pop	{r4, r5, r6, pc}
     71e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     722:	bf06      	itte	eq
     724:	4610      	moveq	r0, r2
     726:	4619      	moveq	r1, r3
     728:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     72c:	d019      	beq.n	762 <__aeabi_dmul+0x24a>
     72e:	ea94 0f0c 	teq	r4, ip
     732:	d102      	bne.n	73a <__aeabi_dmul+0x222>
     734:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     738:	d113      	bne.n	762 <__aeabi_dmul+0x24a>
     73a:	ea95 0f0c 	teq	r5, ip
     73e:	d105      	bne.n	74c <__aeabi_dmul+0x234>
     740:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     744:	bf1c      	itt	ne
     746:	4610      	movne	r0, r2
     748:	4619      	movne	r1, r3
     74a:	d10a      	bne.n	762 <__aeabi_dmul+0x24a>
     74c:	ea81 0103 	eor.w	r1, r1, r3
     750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     754:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     75c:	f04f 0000 	mov.w	r0, #0
     760:	bd70      	pop	{r4, r5, r6, pc}
     762:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     766:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     76a:	bd70      	pop	{r4, r5, r6, pc}

0000076c <__aeabi_ddiv>:
     76c:	b570      	push	{r4, r5, r6, lr}
     76e:	f04f 0cff 	mov.w	ip, #255	; 0xff
     772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     77a:	bf1d      	ittte	ne
     77c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     780:	ea94 0f0c 	teqne	r4, ip
     784:	ea95 0f0c 	teqne	r5, ip
     788:	f000 f8a7 	bleq	8da <CONFIG_ISR_STACK_SIZE+0xda>
     78c:	eba4 0405 	sub.w	r4, r4, r5
     790:	ea81 0e03 	eor.w	lr, r1, r3
     794:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     798:	ea4f 3101 	mov.w	r1, r1, lsl #12
     79c:	f000 8088 	beq.w	8b0 <CONFIG_ISR_STACK_SIZE+0xb0>
     7a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     7a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     7a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     7ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     7b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
     7b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     7b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     7bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
     7c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     7c4:	429d      	cmp	r5, r3
     7c6:	bf08      	it	eq
     7c8:	4296      	cmpeq	r6, r2
     7ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     7ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
     7d2:	d202      	bcs.n	7da <__aeabi_ddiv+0x6e>
     7d4:	085b      	lsrs	r3, r3, #1
     7d6:	ea4f 0232 	mov.w	r2, r2, rrx
     7da:	1ab6      	subs	r6, r6, r2
     7dc:	eb65 0503 	sbc.w	r5, r5, r3
     7e0:	085b      	lsrs	r3, r3, #1
     7e2:	ea4f 0232 	mov.w	r2, r2, rrx
     7e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 000c 	orrcs.w	r0, r0, ip
     800:	085b      	lsrs	r3, r3, #1
     802:	ea4f 0232 	mov.w	r2, r2, rrx
     806:	ebb6 0e02 	subs.w	lr, r6, r2
     80a:	eb75 0e03 	sbcs.w	lr, r5, r3
     80e:	bf22      	ittt	cs
     810:	1ab6      	subcs	r6, r6, r2
     812:	4675      	movcs	r5, lr
     814:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     818:	085b      	lsrs	r3, r3, #1
     81a:	ea4f 0232 	mov.w	r2, r2, rrx
     81e:	ebb6 0e02 	subs.w	lr, r6, r2
     822:	eb75 0e03 	sbcs.w	lr, r5, r3
     826:	bf22      	ittt	cs
     828:	1ab6      	subcs	r6, r6, r2
     82a:	4675      	movcs	r5, lr
     82c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     830:	085b      	lsrs	r3, r3, #1
     832:	ea4f 0232 	mov.w	r2, r2, rrx
     836:	ebb6 0e02 	subs.w	lr, r6, r2
     83a:	eb75 0e03 	sbcs.w	lr, r5, r3
     83e:	bf22      	ittt	cs
     840:	1ab6      	subcs	r6, r6, r2
     842:	4675      	movcs	r5, lr
     844:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     848:	ea55 0e06 	orrs.w	lr, r5, r6
     84c:	d018      	beq.n	880 <CONFIG_ISR_STACK_SIZE+0x80>
     84e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     852:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     856:	ea4f 1606 	mov.w	r6, r6, lsl #4
     85a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     85e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     862:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     866:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     86a:	d1c0      	bne.n	7ee <__aeabi_ddiv+0x82>
     86c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     870:	d10b      	bne.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
     872:	ea41 0100 	orr.w	r1, r1, r0
     876:	f04f 0000 	mov.w	r0, #0
     87a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     87e:	e7b6      	b.n	7ee <__aeabi_ddiv+0x82>
     880:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     884:	bf04      	itt	eq
     886:	4301      	orreq	r1, r0
     888:	2000      	moveq	r0, #0
     88a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     88e:	bf88      	it	hi
     890:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     894:	f63f aeaf 	bhi.w	5f6 <__aeabi_dmul+0xde>
     898:	ebb5 0c03 	subs.w	ip, r5, r3
     89c:	bf04      	itt	eq
     89e:	ebb6 0c02 	subseq.w	ip, r6, r2
     8a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     8a6:	f150 0000 	adcs.w	r0, r0, #0
     8aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     8ae:	bd70      	pop	{r4, r5, r6, pc}
     8b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     8b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     8b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     8bc:	bfc2      	ittt	gt
     8be:	ebd4 050c 	rsbsgt	r5, r4, ip
     8c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     8c6:	bd70      	popgt	{r4, r5, r6, pc}
     8c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     8cc:	f04f 0e00 	mov.w	lr, #0
     8d0:	3c01      	subs	r4, #1
     8d2:	e690      	b.n	5f6 <__aeabi_dmul+0xde>
     8d4:	ea45 0e06 	orr.w	lr, r5, r6
     8d8:	e68d      	b.n	5f6 <__aeabi_dmul+0xde>
     8da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     8de:	ea94 0f0c 	teq	r4, ip
     8e2:	bf08      	it	eq
     8e4:	ea95 0f0c 	teqeq	r5, ip
     8e8:	f43f af3b 	beq.w	762 <__aeabi_dmul+0x24a>
     8ec:	ea94 0f0c 	teq	r4, ip
     8f0:	d10a      	bne.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
     8f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8f6:	f47f af34 	bne.w	762 <__aeabi_dmul+0x24a>
     8fa:	ea95 0f0c 	teq	r5, ip
     8fe:	f47f af25 	bne.w	74c <__aeabi_dmul+0x234>
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	e72c      	b.n	762 <__aeabi_dmul+0x24a>
     908:	ea95 0f0c 	teq	r5, ip
     90c:	d106      	bne.n	91c <CONFIG_ISR_STACK_SIZE+0x11c>
     90e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     912:	f43f aefd 	beq.w	710 <__aeabi_dmul+0x1f8>
     916:	4610      	mov	r0, r2
     918:	4619      	mov	r1, r3
     91a:	e722      	b.n	762 <__aeabi_dmul+0x24a>
     91c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     920:	bf18      	it	ne
     922:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     926:	f47f aec5 	bne.w	6b4 <__aeabi_dmul+0x19c>
     92a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     92e:	f47f af0d 	bne.w	74c <__aeabi_dmul+0x234>
     932:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     936:	f47f aeeb 	bne.w	710 <__aeabi_dmul+0x1f8>
     93a:	e712      	b.n	762 <__aeabi_dmul+0x24a>

0000093c <__gedf2>:
     93c:	f04f 3cff 	mov.w	ip, #4294967295
     940:	e006      	b.n	950 <__cmpdf2+0x4>
     942:	bf00      	nop

00000944 <__ledf2>:
     944:	f04f 0c01 	mov.w	ip, #1
     948:	e002      	b.n	950 <__cmpdf2+0x4>
     94a:	bf00      	nop

0000094c <__cmpdf2>:
     94c:	f04f 0c01 	mov.w	ip, #1
     950:	f84d cd04 	str.w	ip, [sp, #-4]!
     954:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     958:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     95c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     960:	bf18      	it	ne
     962:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     966:	d01b      	beq.n	9a0 <__cmpdf2+0x54>
     968:	b001      	add	sp, #4
     96a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     96e:	bf0c      	ite	eq
     970:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     974:	ea91 0f03 	teqne	r1, r3
     978:	bf02      	ittt	eq
     97a:	ea90 0f02 	teqeq	r0, r2
     97e:	2000      	moveq	r0, #0
     980:	4770      	bxeq	lr
     982:	f110 0f00 	cmn.w	r0, #0
     986:	ea91 0f03 	teq	r1, r3
     98a:	bf58      	it	pl
     98c:	4299      	cmppl	r1, r3
     98e:	bf08      	it	eq
     990:	4290      	cmpeq	r0, r2
     992:	bf2c      	ite	cs
     994:	17d8      	asrcs	r0, r3, #31
     996:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     99a:	f040 0001 	orr.w	r0, r0, #1
     99e:	4770      	bx	lr
     9a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     9a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9a8:	d102      	bne.n	9b0 <__cmpdf2+0x64>
     9aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     9ae:	d107      	bne.n	9c0 <__cmpdf2+0x74>
     9b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     9b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9b8:	d1d6      	bne.n	968 <__cmpdf2+0x1c>
     9ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     9be:	d0d3      	beq.n	968 <__cmpdf2+0x1c>
     9c0:	f85d 0b04 	ldr.w	r0, [sp], #4
     9c4:	4770      	bx	lr
     9c6:	bf00      	nop

000009c8 <__aeabi_cdrcmple>:
     9c8:	4684      	mov	ip, r0
     9ca:	4610      	mov	r0, r2
     9cc:	4662      	mov	r2, ip
     9ce:	468c      	mov	ip, r1
     9d0:	4619      	mov	r1, r3
     9d2:	4663      	mov	r3, ip
     9d4:	e000      	b.n	9d8 <__aeabi_cdcmpeq>
     9d6:	bf00      	nop

000009d8 <__aeabi_cdcmpeq>:
     9d8:	b501      	push	{r0, lr}
     9da:	f7ff ffb7 	bl	94c <__cmpdf2>
     9de:	2800      	cmp	r0, #0
     9e0:	bf48      	it	mi
     9e2:	f110 0f00 	cmnmi.w	r0, #0
     9e6:	bd01      	pop	{r0, pc}

000009e8 <__aeabi_dcmpeq>:
     9e8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9ec:	f7ff fff4 	bl	9d8 <__aeabi_cdcmpeq>
     9f0:	bf0c      	ite	eq
     9f2:	2001      	moveq	r0, #1
     9f4:	2000      	movne	r0, #0
     9f6:	f85d fb08 	ldr.w	pc, [sp], #8
     9fa:	bf00      	nop

000009fc <__aeabi_dcmplt>:
     9fc:	f84d ed08 	str.w	lr, [sp, #-8]!
     a00:	f7ff ffea 	bl	9d8 <__aeabi_cdcmpeq>
     a04:	bf34      	ite	cc
     a06:	2001      	movcc	r0, #1
     a08:	2000      	movcs	r0, #0
     a0a:	f85d fb08 	ldr.w	pc, [sp], #8
     a0e:	bf00      	nop

00000a10 <__aeabi_dcmple>:
     a10:	f84d ed08 	str.w	lr, [sp, #-8]!
     a14:	f7ff ffe0 	bl	9d8 <__aeabi_cdcmpeq>
     a18:	bf94      	ite	ls
     a1a:	2001      	movls	r0, #1
     a1c:	2000      	movhi	r0, #0
     a1e:	f85d fb08 	ldr.w	pc, [sp], #8
     a22:	bf00      	nop

00000a24 <__aeabi_dcmpge>:
     a24:	f84d ed08 	str.w	lr, [sp, #-8]!
     a28:	f7ff ffce 	bl	9c8 <__aeabi_cdrcmple>
     a2c:	bf94      	ite	ls
     a2e:	2001      	movls	r0, #1
     a30:	2000      	movhi	r0, #0
     a32:	f85d fb08 	ldr.w	pc, [sp], #8
     a36:	bf00      	nop

00000a38 <__aeabi_dcmpgt>:
     a38:	f84d ed08 	str.w	lr, [sp, #-8]!
     a3c:	f7ff ffc4 	bl	9c8 <__aeabi_cdrcmple>
     a40:	bf34      	ite	cc
     a42:	2001      	movcc	r0, #1
     a44:	2000      	movcs	r0, #0
     a46:	f85d fb08 	ldr.w	pc, [sp], #8
     a4a:	bf00      	nop

00000a4c <__aeabi_d2iz>:
     a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a54:	d215      	bcs.n	a82 <__aeabi_d2iz+0x36>
     a56:	d511      	bpl.n	a7c <__aeabi_d2iz+0x30>
     a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a60:	d912      	bls.n	a88 <__aeabi_d2iz+0x3c>
     a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a72:	fa23 f002 	lsr.w	r0, r3, r2
     a76:	bf18      	it	ne
     a78:	4240      	negne	r0, r0
     a7a:	4770      	bx	lr
     a7c:	f04f 0000 	mov.w	r0, #0
     a80:	4770      	bx	lr
     a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a86:	d105      	bne.n	a94 <__aeabi_d2iz+0x48>
     a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a8c:	bf08      	it	eq
     a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a92:	4770      	bx	lr
     a94:	f04f 0000 	mov.w	r0, #0
     a98:	4770      	bx	lr
     a9a:	bf00      	nop

00000a9c <__aeabi_d2f>:
     a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     aa4:	bf24      	itt	cs
     aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     aae:	d90d      	bls.n	acc <__aeabi_d2f+0x30>
     ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     ac4:	bf08      	it	eq
     ac6:	f020 0001 	biceq.w	r0, r0, #1
     aca:	4770      	bx	lr
     acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     ad0:	d121      	bne.n	b16 <__aeabi_d2f+0x7a>
     ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     ad6:	bfbc      	itt	lt
     ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     adc:	4770      	bxlt	lr
     ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
     ae6:	f1c2 0218 	rsb	r2, r2, #24
     aea:	f1c2 0c20 	rsb	ip, r2, #32
     aee:	fa10 f30c 	lsls.w	r3, r0, ip
     af2:	fa20 f002 	lsr.w	r0, r0, r2
     af6:	bf18      	it	ne
     af8:	f040 0001 	orrne.w	r0, r0, #1
     afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     b04:	fa03 fc0c 	lsl.w	ip, r3, ip
     b08:	ea40 000c 	orr.w	r0, r0, ip
     b0c:	fa23 f302 	lsr.w	r3, r3, r2
     b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
     b14:	e7cc      	b.n	ab0 <__aeabi_d2f+0x14>
     b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
     b1a:	d107      	bne.n	b2c <__aeabi_d2f+0x90>
     b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     b20:	bf1e      	ittt	ne
     b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     b2a:	4770      	bxne	lr
     b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b38:	4770      	bx	lr
     b3a:	bf00      	nop

00000b3c <__aeabi_frsub>:
     b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     b40:	e002      	b.n	b48 <__addsf3>
     b42:	bf00      	nop

00000b44 <__aeabi_fsub>:
     b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b48 <__addsf3>:
     b48:	0042      	lsls	r2, r0, #1
     b4a:	bf1f      	itttt	ne
     b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b50:	ea92 0f03 	teqne	r2, r3
     b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b5c:	d06a      	beq.n	c34 <__addsf3+0xec>
     b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b66:	bfc1      	itttt	gt
     b68:	18d2      	addgt	r2, r2, r3
     b6a:	4041      	eorgt	r1, r0
     b6c:	4048      	eorgt	r0, r1
     b6e:	4041      	eorgt	r1, r0
     b70:	bfb8      	it	lt
     b72:	425b      	neglt	r3, r3
     b74:	2b19      	cmp	r3, #25
     b76:	bf88      	it	hi
     b78:	4770      	bxhi	lr
     b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b86:	bf18      	it	ne
     b88:	4240      	negne	r0, r0
     b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b96:	bf18      	it	ne
     b98:	4249      	negne	r1, r1
     b9a:	ea92 0f03 	teq	r2, r3
     b9e:	d03f      	beq.n	c20 <__addsf3+0xd8>
     ba0:	f1a2 0201 	sub.w	r2, r2, #1
     ba4:	fa41 fc03 	asr.w	ip, r1, r3
     ba8:	eb10 000c 	adds.w	r0, r0, ip
     bac:	f1c3 0320 	rsb	r3, r3, #32
     bb0:	fa01 f103 	lsl.w	r1, r1, r3
     bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     bb8:	d502      	bpl.n	bc0 <__addsf3+0x78>
     bba:	4249      	negs	r1, r1
     bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     bc4:	d313      	bcc.n	bee <__addsf3+0xa6>
     bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     bca:	d306      	bcc.n	bda <__addsf3+0x92>
     bcc:	0840      	lsrs	r0, r0, #1
     bce:	ea4f 0131 	mov.w	r1, r1, rrx
     bd2:	f102 0201 	add.w	r2, r2, #1
     bd6:	2afe      	cmp	r2, #254	; 0xfe
     bd8:	d251      	bcs.n	c7e <__addsf3+0x136>
     bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     be2:	bf08      	it	eq
     be4:	f020 0001 	biceq.w	r0, r0, #1
     be8:	ea40 0003 	orr.w	r0, r0, r3
     bec:	4770      	bx	lr
     bee:	0049      	lsls	r1, r1, #1
     bf0:	eb40 0000 	adc.w	r0, r0, r0
     bf4:	3a01      	subs	r2, #1
     bf6:	bf28      	it	cs
     bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bfc:	d2ed      	bcs.n	bda <__addsf3+0x92>
     bfe:	fab0 fc80 	clz	ip, r0
     c02:	f1ac 0c08 	sub.w	ip, ip, #8
     c06:	ebb2 020c 	subs.w	r2, r2, ip
     c0a:	fa00 f00c 	lsl.w	r0, r0, ip
     c0e:	bfaa      	itet	ge
     c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     c14:	4252      	neglt	r2, r2
     c16:	4318      	orrge	r0, r3
     c18:	bfbc      	itt	lt
     c1a:	40d0      	lsrlt	r0, r2
     c1c:	4318      	orrlt	r0, r3
     c1e:	4770      	bx	lr
     c20:	f092 0f00 	teq	r2, #0
     c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     c28:	bf06      	itte	eq
     c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     c2e:	3201      	addeq	r2, #1
     c30:	3b01      	subne	r3, #1
     c32:	e7b5      	b.n	ba0 <__addsf3+0x58>
     c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
     c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     c3c:	bf18      	it	ne
     c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     c42:	d021      	beq.n	c88 <__addsf3+0x140>
     c44:	ea92 0f03 	teq	r2, r3
     c48:	d004      	beq.n	c54 <__addsf3+0x10c>
     c4a:	f092 0f00 	teq	r2, #0
     c4e:	bf08      	it	eq
     c50:	4608      	moveq	r0, r1
     c52:	4770      	bx	lr
     c54:	ea90 0f01 	teq	r0, r1
     c58:	bf1c      	itt	ne
     c5a:	2000      	movne	r0, #0
     c5c:	4770      	bxne	lr
     c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c62:	d104      	bne.n	c6e <__addsf3+0x126>
     c64:	0040      	lsls	r0, r0, #1
     c66:	bf28      	it	cs
     c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c6c:	4770      	bx	lr
     c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c72:	bf3c      	itt	cc
     c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c78:	4770      	bxcc	lr
     c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c86:	4770      	bx	lr
     c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c8c:	bf16      	itet	ne
     c8e:	4608      	movne	r0, r1
     c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c94:	4601      	movne	r1, r0
     c96:	0242      	lsls	r2, r0, #9
     c98:	bf06      	itte	eq
     c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c9e:	ea90 0f01 	teqeq	r0, r1
     ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     ca6:	4770      	bx	lr

00000ca8 <__aeabi_ui2f>:
     ca8:	f04f 0300 	mov.w	r3, #0
     cac:	e004      	b.n	cb8 <__aeabi_i2f+0x8>
     cae:	bf00      	nop

00000cb0 <__aeabi_i2f>:
     cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     cb4:	bf48      	it	mi
     cb6:	4240      	negmi	r0, r0
     cb8:	ea5f 0c00 	movs.w	ip, r0
     cbc:	bf08      	it	eq
     cbe:	4770      	bxeq	lr
     cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     cc4:	4601      	mov	r1, r0
     cc6:	f04f 0000 	mov.w	r0, #0
     cca:	e01c      	b.n	d06 <__aeabi_l2f+0x2a>

00000ccc <__aeabi_ul2f>:
     ccc:	ea50 0201 	orrs.w	r2, r0, r1
     cd0:	bf08      	it	eq
     cd2:	4770      	bxeq	lr
     cd4:	f04f 0300 	mov.w	r3, #0
     cd8:	e00a      	b.n	cf0 <__aeabi_l2f+0x14>
     cda:	bf00      	nop

00000cdc <__aeabi_l2f>:
     cdc:	ea50 0201 	orrs.w	r2, r0, r1
     ce0:	bf08      	it	eq
     ce2:	4770      	bxeq	lr
     ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ce8:	d502      	bpl.n	cf0 <__aeabi_l2f+0x14>
     cea:	4240      	negs	r0, r0
     cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     cf0:	ea5f 0c01 	movs.w	ip, r1
     cf4:	bf02      	ittt	eq
     cf6:	4684      	moveq	ip, r0
     cf8:	4601      	moveq	r1, r0
     cfa:	2000      	moveq	r0, #0
     cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     d00:	bf08      	it	eq
     d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     d0a:	fabc f28c 	clz	r2, ip
     d0e:	3a08      	subs	r2, #8
     d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     d14:	db10      	blt.n	d38 <__aeabi_l2f+0x5c>
     d16:	fa01 fc02 	lsl.w	ip, r1, r2
     d1a:	4463      	add	r3, ip
     d1c:	fa00 fc02 	lsl.w	ip, r0, r2
     d20:	f1c2 0220 	rsb	r2, r2, #32
     d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     d28:	fa20 f202 	lsr.w	r2, r0, r2
     d2c:	eb43 0002 	adc.w	r0, r3, r2
     d30:	bf08      	it	eq
     d32:	f020 0001 	biceq.w	r0, r0, #1
     d36:	4770      	bx	lr
     d38:	f102 0220 	add.w	r2, r2, #32
     d3c:	fa01 fc02 	lsl.w	ip, r1, r2
     d40:	f1c2 0220 	rsb	r2, r2, #32
     d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d48:	fa21 f202 	lsr.w	r2, r1, r2
     d4c:	eb43 0002 	adc.w	r0, r3, r2
     d50:	bf08      	it	eq
     d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d56:	4770      	bx	lr

00000d58 <__aeabi_fmul>:
     d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d60:	bf1e      	ittt	ne
     d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d66:	ea92 0f0c 	teqne	r2, ip
     d6a:	ea93 0f0c 	teqne	r3, ip
     d6e:	d06f      	beq.n	e50 <__aeabi_fmul+0xf8>
     d70:	441a      	add	r2, r3
     d72:	ea80 0c01 	eor.w	ip, r0, r1
     d76:	0240      	lsls	r0, r0, #9
     d78:	bf18      	it	ne
     d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d7e:	d01e      	beq.n	dbe <__aeabi_fmul+0x66>
     d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d8c:	fba0 3101 	umull	r3, r1, r0, r1
     d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d98:	bf3e      	ittt	cc
     d9a:	0049      	lslcc	r1, r1, #1
     d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     da0:	005b      	lslcc	r3, r3, #1
     da2:	ea40 0001 	orr.w	r0, r0, r1
     da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     daa:	2afd      	cmp	r2, #253	; 0xfd
     dac:	d81d      	bhi.n	dea <__aeabi_fmul+0x92>
     dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     db6:	bf08      	it	eq
     db8:	f020 0001 	biceq.w	r0, r0, #1
     dbc:	4770      	bx	lr
     dbe:	f090 0f00 	teq	r0, #0
     dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     dc6:	bf08      	it	eq
     dc8:	0249      	lsleq	r1, r1, #9
     dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     dd2:	3a7f      	subs	r2, #127	; 0x7f
     dd4:	bfc2      	ittt	gt
     dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     dde:	4770      	bxgt	lr
     de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     de4:	f04f 0300 	mov.w	r3, #0
     de8:	3a01      	subs	r2, #1
     dea:	dc5d      	bgt.n	ea8 <__aeabi_fmul+0x150>
     dec:	f112 0f19 	cmn.w	r2, #25
     df0:	bfdc      	itt	le
     df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     df6:	4770      	bxle	lr
     df8:	f1c2 0200 	rsb	r2, r2, #0
     dfc:	0041      	lsls	r1, r0, #1
     dfe:	fa21 f102 	lsr.w	r1, r1, r2
     e02:	f1c2 0220 	rsb	r2, r2, #32
     e06:	fa00 fc02 	lsl.w	ip, r0, r2
     e0a:	ea5f 0031 	movs.w	r0, r1, rrx
     e0e:	f140 0000 	adc.w	r0, r0, #0
     e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     e16:	bf08      	it	eq
     e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     e1c:	4770      	bx	lr
     e1e:	f092 0f00 	teq	r2, #0
     e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     e26:	bf02      	ittt	eq
     e28:	0040      	lsleq	r0, r0, #1
     e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     e2e:	3a01      	subeq	r2, #1
     e30:	d0f9      	beq.n	e26 <__aeabi_fmul+0xce>
     e32:	ea40 000c 	orr.w	r0, r0, ip
     e36:	f093 0f00 	teq	r3, #0
     e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     e3e:	bf02      	ittt	eq
     e40:	0049      	lsleq	r1, r1, #1
     e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     e46:	3b01      	subeq	r3, #1
     e48:	d0f9      	beq.n	e3e <__aeabi_fmul+0xe6>
     e4a:	ea41 010c 	orr.w	r1, r1, ip
     e4e:	e78f      	b.n	d70 <__aeabi_fmul+0x18>
     e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e54:	ea92 0f0c 	teq	r2, ip
     e58:	bf18      	it	ne
     e5a:	ea93 0f0c 	teqne	r3, ip
     e5e:	d00a      	beq.n	e76 <__aeabi_fmul+0x11e>
     e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e64:	bf18      	it	ne
     e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e6a:	d1d8      	bne.n	e1e <__aeabi_fmul+0xc6>
     e6c:	ea80 0001 	eor.w	r0, r0, r1
     e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e74:	4770      	bx	lr
     e76:	f090 0f00 	teq	r0, #0
     e7a:	bf17      	itett	ne
     e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e80:	4608      	moveq	r0, r1
     e82:	f091 0f00 	teqne	r1, #0
     e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e8a:	d014      	beq.n	eb6 <__aeabi_fmul+0x15e>
     e8c:	ea92 0f0c 	teq	r2, ip
     e90:	d101      	bne.n	e96 <__aeabi_fmul+0x13e>
     e92:	0242      	lsls	r2, r0, #9
     e94:	d10f      	bne.n	eb6 <__aeabi_fmul+0x15e>
     e96:	ea93 0f0c 	teq	r3, ip
     e9a:	d103      	bne.n	ea4 <__aeabi_fmul+0x14c>
     e9c:	024b      	lsls	r3, r1, #9
     e9e:	bf18      	it	ne
     ea0:	4608      	movne	r0, r1
     ea2:	d108      	bne.n	eb6 <__aeabi_fmul+0x15e>
     ea4:	ea80 0001 	eor.w	r0, r0, r1
     ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     eb4:	4770      	bx	lr
     eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     ebe:	4770      	bx	lr

00000ec0 <__aeabi_fdiv>:
     ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
     ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     ec8:	bf1e      	ittt	ne
     eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     ece:	ea92 0f0c 	teqne	r2, ip
     ed2:	ea93 0f0c 	teqne	r3, ip
     ed6:	d069      	beq.n	fac <__aeabi_fdiv+0xec>
     ed8:	eba2 0203 	sub.w	r2, r2, r3
     edc:	ea80 0c01 	eor.w	ip, r0, r1
     ee0:	0249      	lsls	r1, r1, #9
     ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
     ee6:	d037      	beq.n	f58 <__aeabi_fdiv+0x98>
     ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     ef8:	428b      	cmp	r3, r1
     efa:	bf38      	it	cc
     efc:	005b      	lslcc	r3, r3, #1
     efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     f06:	428b      	cmp	r3, r1
     f08:	bf24      	itt	cs
     f0a:	1a5b      	subcs	r3, r3, r1
     f0c:	ea40 000c 	orrcs.w	r0, r0, ip
     f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     f14:	bf24      	itt	cs
     f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     f22:	bf24      	itt	cs
     f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     f30:	bf24      	itt	cs
     f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     f3a:	011b      	lsls	r3, r3, #4
     f3c:	bf18      	it	ne
     f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     f42:	d1e0      	bne.n	f06 <__aeabi_fdiv+0x46>
     f44:	2afd      	cmp	r2, #253	; 0xfd
     f46:	f63f af50 	bhi.w	dea <__aeabi_fmul+0x92>
     f4a:	428b      	cmp	r3, r1
     f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f50:	bf08      	it	eq
     f52:	f020 0001 	biceq.w	r0, r0, #1
     f56:	4770      	bx	lr
     f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f60:	327f      	adds	r2, #127	; 0x7f
     f62:	bfc2      	ittt	gt
     f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f6c:	4770      	bxgt	lr
     f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f72:	f04f 0300 	mov.w	r3, #0
     f76:	3a01      	subs	r2, #1
     f78:	e737      	b.n	dea <__aeabi_fmul+0x92>
     f7a:	f092 0f00 	teq	r2, #0
     f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f82:	bf02      	ittt	eq
     f84:	0040      	lsleq	r0, r0, #1
     f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f8a:	3a01      	subeq	r2, #1
     f8c:	d0f9      	beq.n	f82 <__aeabi_fdiv+0xc2>
     f8e:	ea40 000c 	orr.w	r0, r0, ip
     f92:	f093 0f00 	teq	r3, #0
     f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f9a:	bf02      	ittt	eq
     f9c:	0049      	lsleq	r1, r1, #1
     f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     fa2:	3b01      	subeq	r3, #1
     fa4:	d0f9      	beq.n	f9a <__aeabi_fdiv+0xda>
     fa6:	ea41 010c 	orr.w	r1, r1, ip
     faa:	e795      	b.n	ed8 <__aeabi_fdiv+0x18>
     fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     fb0:	ea92 0f0c 	teq	r2, ip
     fb4:	d108      	bne.n	fc8 <__aeabi_fdiv+0x108>
     fb6:	0242      	lsls	r2, r0, #9
     fb8:	f47f af7d 	bne.w	eb6 <__aeabi_fmul+0x15e>
     fbc:	ea93 0f0c 	teq	r3, ip
     fc0:	f47f af70 	bne.w	ea4 <__aeabi_fmul+0x14c>
     fc4:	4608      	mov	r0, r1
     fc6:	e776      	b.n	eb6 <__aeabi_fmul+0x15e>
     fc8:	ea93 0f0c 	teq	r3, ip
     fcc:	d104      	bne.n	fd8 <__aeabi_fdiv+0x118>
     fce:	024b      	lsls	r3, r1, #9
     fd0:	f43f af4c 	beq.w	e6c <__aeabi_fmul+0x114>
     fd4:	4608      	mov	r0, r1
     fd6:	e76e      	b.n	eb6 <__aeabi_fmul+0x15e>
     fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     fdc:	bf18      	it	ne
     fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     fe2:	d1ca      	bne.n	f7a <__aeabi_fdiv+0xba>
     fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fe8:	f47f af5c 	bne.w	ea4 <__aeabi_fmul+0x14c>
     fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     ff0:	f47f af3c 	bne.w	e6c <__aeabi_fmul+0x114>
     ff4:	e75f      	b.n	eb6 <__aeabi_fmul+0x15e>
     ff6:	bf00      	nop

00000ff8 <__gesf2>:
     ff8:	f04f 3cff 	mov.w	ip, #4294967295
     ffc:	e006      	b.n	100c <__cmpsf2+0x4>
     ffe:	bf00      	nop

00001000 <__lesf2>:
    1000:	f04f 0c01 	mov.w	ip, #1
    1004:	e002      	b.n	100c <__cmpsf2+0x4>
    1006:	bf00      	nop

00001008 <__cmpsf2>:
    1008:	f04f 0c01 	mov.w	ip, #1
    100c:	f84d cd04 	str.w	ip, [sp, #-4]!
    1010:	ea4f 0240 	mov.w	r2, r0, lsl #1
    1014:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    101c:	bf18      	it	ne
    101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    1022:	d011      	beq.n	1048 <__cmpsf2+0x40>
    1024:	b001      	add	sp, #4
    1026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    102a:	bf18      	it	ne
    102c:	ea90 0f01 	teqne	r0, r1
    1030:	bf58      	it	pl
    1032:	ebb2 0003 	subspl.w	r0, r2, r3
    1036:	bf88      	it	hi
    1038:	17c8      	asrhi	r0, r1, #31
    103a:	bf38      	it	cc
    103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    1040:	bf18      	it	ne
    1042:	f040 0001 	orrne.w	r0, r0, #1
    1046:	4770      	bx	lr
    1048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    104c:	d102      	bne.n	1054 <__cmpsf2+0x4c>
    104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    1052:	d105      	bne.n	1060 <__cmpsf2+0x58>
    1054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1058:	d1e4      	bne.n	1024 <__cmpsf2+0x1c>
    105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    105e:	d0e1      	beq.n	1024 <__cmpsf2+0x1c>
    1060:	f85d 0b04 	ldr.w	r0, [sp], #4
    1064:	4770      	bx	lr
    1066:	bf00      	nop

00001068 <__aeabi_cfrcmple>:
    1068:	4684      	mov	ip, r0
    106a:	4608      	mov	r0, r1
    106c:	4661      	mov	r1, ip
    106e:	e7ff      	b.n	1070 <__aeabi_cfcmpeq>

00001070 <__aeabi_cfcmpeq>:
    1070:	b50f      	push	{r0, r1, r2, r3, lr}
    1072:	f7ff ffc9 	bl	1008 <__cmpsf2>
    1076:	2800      	cmp	r0, #0
    1078:	bf48      	it	mi
    107a:	f110 0f00 	cmnmi.w	r0, #0
    107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001080 <__aeabi_fcmpeq>:
    1080:	f84d ed08 	str.w	lr, [sp, #-8]!
    1084:	f7ff fff4 	bl	1070 <__aeabi_cfcmpeq>
    1088:	bf0c      	ite	eq
    108a:	2001      	moveq	r0, #1
    108c:	2000      	movne	r0, #0
    108e:	f85d fb08 	ldr.w	pc, [sp], #8
    1092:	bf00      	nop

00001094 <__aeabi_fcmplt>:
    1094:	f84d ed08 	str.w	lr, [sp, #-8]!
    1098:	f7ff ffea 	bl	1070 <__aeabi_cfcmpeq>
    109c:	bf34      	ite	cc
    109e:	2001      	movcc	r0, #1
    10a0:	2000      	movcs	r0, #0
    10a2:	f85d fb08 	ldr.w	pc, [sp], #8
    10a6:	bf00      	nop

000010a8 <__aeabi_fcmple>:
    10a8:	f84d ed08 	str.w	lr, [sp, #-8]!
    10ac:	f7ff ffe0 	bl	1070 <__aeabi_cfcmpeq>
    10b0:	bf94      	ite	ls
    10b2:	2001      	movls	r0, #1
    10b4:	2000      	movhi	r0, #0
    10b6:	f85d fb08 	ldr.w	pc, [sp], #8
    10ba:	bf00      	nop

000010bc <__aeabi_fcmpge>:
    10bc:	f84d ed08 	str.w	lr, [sp, #-8]!
    10c0:	f7ff ffd2 	bl	1068 <__aeabi_cfrcmple>
    10c4:	bf94      	ite	ls
    10c6:	2001      	movls	r0, #1
    10c8:	2000      	movhi	r0, #0
    10ca:	f85d fb08 	ldr.w	pc, [sp], #8
    10ce:	bf00      	nop

000010d0 <__aeabi_fcmpgt>:
    10d0:	f84d ed08 	str.w	lr, [sp, #-8]!
    10d4:	f7ff ffc8 	bl	1068 <__aeabi_cfrcmple>
    10d8:	bf34      	ite	cc
    10da:	2001      	movcc	r0, #1
    10dc:	2000      	movcs	r0, #0
    10de:	f85d fb08 	ldr.w	pc, [sp], #8
    10e2:	bf00      	nop

000010e4 <__aeabi_f2iz>:
    10e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10ec:	d30f      	bcc.n	110e <__aeabi_f2iz+0x2a>
    10ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10f6:	d90d      	bls.n	1114 <__aeabi_f2iz+0x30>
    10f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1100:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    1104:	fa23 f002 	lsr.w	r0, r3, r2
    1108:	bf18      	it	ne
    110a:	4240      	negne	r0, r0
    110c:	4770      	bx	lr
    110e:	f04f 0000 	mov.w	r0, #0
    1112:	4770      	bx	lr
    1114:	f112 0f61 	cmn.w	r2, #97	; 0x61
    1118:	d101      	bne.n	111e <__aeabi_f2iz+0x3a>
    111a:	0242      	lsls	r2, r0, #9
    111c:	d105      	bne.n	112a <__aeabi_f2iz+0x46>
    111e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    1122:	bf08      	it	eq
    1124:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    1128:	4770      	bx	lr
    112a:	f04f 0000 	mov.w	r0, #0
    112e:	4770      	bx	lr

00001130 <__aeabi_uldivmod>:
    1130:	b953      	cbnz	r3, 1148 <__aeabi_uldivmod+0x18>
    1132:	b94a      	cbnz	r2, 1148 <__aeabi_uldivmod+0x18>
    1134:	2900      	cmp	r1, #0
    1136:	bf08      	it	eq
    1138:	2800      	cmpeq	r0, #0
    113a:	bf1c      	itt	ne
    113c:	f04f 31ff 	movne.w	r1, #4294967295
    1140:	f04f 30ff 	movne.w	r0, #4294967295
    1144:	f000 b9a4 	b.w	1490 <__aeabi_idiv0>
    1148:	f1ad 0c08 	sub.w	ip, sp, #8
    114c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1150:	f000 f83e 	bl	11d0 <__udivmoddi4>
    1154:	f8dd e004 	ldr.w	lr, [sp, #4]
    1158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    115c:	b004      	add	sp, #16
    115e:	4770      	bx	lr

00001160 <__aeabi_d2lz>:
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4605      	mov	r5, r0
    1164:	460c      	mov	r4, r1
    1166:	4628      	mov	r0, r5
    1168:	4621      	mov	r1, r4
    116a:	2200      	movs	r2, #0
    116c:	2300      	movs	r3, #0
    116e:	f7ff fc45 	bl	9fc <__aeabi_dcmplt>
    1172:	b928      	cbnz	r0, 1180 <__aeabi_d2lz+0x20>
    1174:	4628      	mov	r0, r5
    1176:	4621      	mov	r1, r4
    1178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    117c:	f000 b80a 	b.w	1194 <__aeabi_d2ulz>
    1180:	4628      	mov	r0, r5
    1182:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    1186:	f000 f805 	bl	1194 <__aeabi_d2ulz>
    118a:	4240      	negs	r0, r0
    118c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1190:	bd38      	pop	{r3, r4, r5, pc}
    1192:	bf00      	nop

00001194 <__aeabi_d2ulz>:
    1194:	b5d0      	push	{r4, r6, r7, lr}
    1196:	4b0c      	ldr	r3, [pc, #48]	; (11c8 <__aeabi_d2ulz+0x34>)
    1198:	2200      	movs	r2, #0
    119a:	4606      	mov	r6, r0
    119c:	460f      	mov	r7, r1
    119e:	f7ff f9bb 	bl	518 <__aeabi_dmul>
    11a2:	f000 f977 	bl	1494 <__aeabi_d2uiz>
    11a6:	4604      	mov	r4, r0
    11a8:	f7ff f93c 	bl	424 <__aeabi_ui2d>
    11ac:	4b07      	ldr	r3, [pc, #28]	; (11cc <__aeabi_d2ulz+0x38>)
    11ae:	2200      	movs	r2, #0
    11b0:	f7ff f9b2 	bl	518 <__aeabi_dmul>
    11b4:	4602      	mov	r2, r0
    11b6:	460b      	mov	r3, r1
    11b8:	4630      	mov	r0, r6
    11ba:	4639      	mov	r1, r7
    11bc:	f7fe fff4 	bl	1a8 <__aeabi_dsub>
    11c0:	f000 f968 	bl	1494 <__aeabi_d2uiz>
    11c4:	4621      	mov	r1, r4
    11c6:	bdd0      	pop	{r4, r6, r7, pc}
    11c8:	3df00000 	.word	0x3df00000
    11cc:	41f00000 	.word	0x41f00000

000011d0 <__udivmoddi4>:
    11d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11d4:	9e08      	ldr	r6, [sp, #32]
    11d6:	460d      	mov	r5, r1
    11d8:	4604      	mov	r4, r0
    11da:	468e      	mov	lr, r1
    11dc:	2b00      	cmp	r3, #0
    11de:	f040 8082 	bne.w	12e6 <__udivmoddi4+0x116>
    11e2:	428a      	cmp	r2, r1
    11e4:	4617      	mov	r7, r2
    11e6:	d946      	bls.n	1276 <__udivmoddi4+0xa6>
    11e8:	fab2 f282 	clz	r2, r2
    11ec:	b14a      	cbz	r2, 1202 <__udivmoddi4+0x32>
    11ee:	f1c2 0120 	rsb	r1, r2, #32
    11f2:	fa05 f302 	lsl.w	r3, r5, r2
    11f6:	fa20 f101 	lsr.w	r1, r0, r1
    11fa:	4097      	lsls	r7, r2
    11fc:	ea41 0e03 	orr.w	lr, r1, r3
    1200:	4094      	lsls	r4, r2
    1202:	ea4f 4817 	mov.w	r8, r7, lsr #16
    1206:	0c23      	lsrs	r3, r4, #16
    1208:	fbbe fcf8 	udiv	ip, lr, r8
    120c:	b2b9      	uxth	r1, r7
    120e:	fb08 ee1c 	mls	lr, r8, ip, lr
    1212:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
    1216:	fb0c f001 	mul.w	r0, ip, r1
    121a:	4298      	cmp	r0, r3
    121c:	d90a      	bls.n	1234 <__udivmoddi4+0x64>
    121e:	18fb      	adds	r3, r7, r3
    1220:	f10c 35ff 	add.w	r5, ip, #4294967295
    1224:	f080 8116 	bcs.w	1454 <__udivmoddi4+0x284>
    1228:	4298      	cmp	r0, r3
    122a:	f240 8113 	bls.w	1454 <__udivmoddi4+0x284>
    122e:	f1ac 0c02 	sub.w	ip, ip, #2
    1232:	443b      	add	r3, r7
    1234:	1a1b      	subs	r3, r3, r0
    1236:	b2a4      	uxth	r4, r4
    1238:	fbb3 f0f8 	udiv	r0, r3, r8
    123c:	fb08 3310 	mls	r3, r8, r0, r3
    1240:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    1244:	fb00 f101 	mul.w	r1, r0, r1
    1248:	42a1      	cmp	r1, r4
    124a:	d909      	bls.n	1260 <__udivmoddi4+0x90>
    124c:	193c      	adds	r4, r7, r4
    124e:	f100 33ff 	add.w	r3, r0, #4294967295
    1252:	f080 8101 	bcs.w	1458 <__udivmoddi4+0x288>
    1256:	42a1      	cmp	r1, r4
    1258:	f240 80fe 	bls.w	1458 <__udivmoddi4+0x288>
    125c:	3802      	subs	r0, #2
    125e:	443c      	add	r4, r7
    1260:	1a64      	subs	r4, r4, r1
    1262:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1266:	2100      	movs	r1, #0
    1268:	b11e      	cbz	r6, 1272 <__udivmoddi4+0xa2>
    126a:	40d4      	lsrs	r4, r2
    126c:	2300      	movs	r3, #0
    126e:	e9c6 4300 	strd	r4, r3, [r6]
    1272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1276:	b902      	cbnz	r2, 127a <__udivmoddi4+0xaa>
    1278:	deff      	udf	#255	; 0xff
    127a:	fab2 f282 	clz	r2, r2
    127e:	2a00      	cmp	r2, #0
    1280:	d14f      	bne.n	1322 <__udivmoddi4+0x152>
    1282:	1bcb      	subs	r3, r1, r7
    1284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1288:	fa1f f887 	uxth.w	r8, r7
    128c:	2101      	movs	r1, #1
    128e:	fbb3 fcfe 	udiv	ip, r3, lr
    1292:	0c25      	lsrs	r5, r4, #16
    1294:	fb0e 331c 	mls	r3, lr, ip, r3
    1298:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    129c:	fb08 f30c 	mul.w	r3, r8, ip
    12a0:	42ab      	cmp	r3, r5
    12a2:	d907      	bls.n	12b4 <__udivmoddi4+0xe4>
    12a4:	197d      	adds	r5, r7, r5
    12a6:	f10c 30ff 	add.w	r0, ip, #4294967295
    12aa:	d202      	bcs.n	12b2 <__udivmoddi4+0xe2>
    12ac:	42ab      	cmp	r3, r5
    12ae:	f200 80e7 	bhi.w	1480 <__udivmoddi4+0x2b0>
    12b2:	4684      	mov	ip, r0
    12b4:	1aed      	subs	r5, r5, r3
    12b6:	b2a3      	uxth	r3, r4
    12b8:	fbb5 f0fe 	udiv	r0, r5, lr
    12bc:	fb0e 5510 	mls	r5, lr, r0, r5
    12c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    12c4:	fb08 f800 	mul.w	r8, r8, r0
    12c8:	45a0      	cmp	r8, r4
    12ca:	d907      	bls.n	12dc <__udivmoddi4+0x10c>
    12cc:	193c      	adds	r4, r7, r4
    12ce:	f100 33ff 	add.w	r3, r0, #4294967295
    12d2:	d202      	bcs.n	12da <__udivmoddi4+0x10a>
    12d4:	45a0      	cmp	r8, r4
    12d6:	f200 80d7 	bhi.w	1488 <__udivmoddi4+0x2b8>
    12da:	4618      	mov	r0, r3
    12dc:	eba4 0408 	sub.w	r4, r4, r8
    12e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    12e4:	e7c0      	b.n	1268 <__udivmoddi4+0x98>
    12e6:	428b      	cmp	r3, r1
    12e8:	d908      	bls.n	12fc <__udivmoddi4+0x12c>
    12ea:	2e00      	cmp	r6, #0
    12ec:	f000 80af 	beq.w	144e <__udivmoddi4+0x27e>
    12f0:	2100      	movs	r1, #0
    12f2:	e9c6 0500 	strd	r0, r5, [r6]
    12f6:	4608      	mov	r0, r1
    12f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12fc:	fab3 f183 	clz	r1, r3
    1300:	2900      	cmp	r1, #0
    1302:	d14b      	bne.n	139c <__udivmoddi4+0x1cc>
    1304:	42ab      	cmp	r3, r5
    1306:	d302      	bcc.n	130e <__udivmoddi4+0x13e>
    1308:	4282      	cmp	r2, r0
    130a:	f200 80b7 	bhi.w	147c <__udivmoddi4+0x2ac>
    130e:	1a84      	subs	r4, r0, r2
    1310:	eb65 0303 	sbc.w	r3, r5, r3
    1314:	2001      	movs	r0, #1
    1316:	469e      	mov	lr, r3
    1318:	2e00      	cmp	r6, #0
    131a:	d0aa      	beq.n	1272 <__udivmoddi4+0xa2>
    131c:	e9c6 4e00 	strd	r4, lr, [r6]
    1320:	e7a7      	b.n	1272 <__udivmoddi4+0xa2>
    1322:	f1c2 0c20 	rsb	ip, r2, #32
    1326:	fa01 f302 	lsl.w	r3, r1, r2
    132a:	4097      	lsls	r7, r2
    132c:	fa20 f00c 	lsr.w	r0, r0, ip
    1330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1334:	fa21 fc0c 	lsr.w	ip, r1, ip
    1338:	4318      	orrs	r0, r3
    133a:	fbbc f1fe 	udiv	r1, ip, lr
    133e:	0c05      	lsrs	r5, r0, #16
    1340:	fb0e cc11 	mls	ip, lr, r1, ip
    1344:	fa1f f887 	uxth.w	r8, r7
    1348:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    134c:	fb01 f308 	mul.w	r3, r1, r8
    1350:	42ab      	cmp	r3, r5
    1352:	fa04 f402 	lsl.w	r4, r4, r2
    1356:	d909      	bls.n	136c <__udivmoddi4+0x19c>
    1358:	197d      	adds	r5, r7, r5
    135a:	f101 3cff 	add.w	ip, r1, #4294967295
    135e:	f080 808b 	bcs.w	1478 <__udivmoddi4+0x2a8>
    1362:	42ab      	cmp	r3, r5
    1364:	f240 8088 	bls.w	1478 <__udivmoddi4+0x2a8>
    1368:	3902      	subs	r1, #2
    136a:	443d      	add	r5, r7
    136c:	1aeb      	subs	r3, r5, r3
    136e:	b285      	uxth	r5, r0
    1370:	fbb3 f0fe 	udiv	r0, r3, lr
    1374:	fb0e 3310 	mls	r3, lr, r0, r3
    1378:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    137c:	fb00 f308 	mul.w	r3, r0, r8
    1380:	42ab      	cmp	r3, r5
    1382:	d907      	bls.n	1394 <__udivmoddi4+0x1c4>
    1384:	197d      	adds	r5, r7, r5
    1386:	f100 3cff 	add.w	ip, r0, #4294967295
    138a:	d271      	bcs.n	1470 <__udivmoddi4+0x2a0>
    138c:	42ab      	cmp	r3, r5
    138e:	d96f      	bls.n	1470 <__udivmoddi4+0x2a0>
    1390:	3802      	subs	r0, #2
    1392:	443d      	add	r5, r7
    1394:	1aeb      	subs	r3, r5, r3
    1396:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    139a:	e778      	b.n	128e <__udivmoddi4+0xbe>
    139c:	f1c1 0c20 	rsb	ip, r1, #32
    13a0:	408b      	lsls	r3, r1
    13a2:	fa22 f70c 	lsr.w	r7, r2, ip
    13a6:	431f      	orrs	r7, r3
    13a8:	fa20 f40c 	lsr.w	r4, r0, ip
    13ac:	fa05 f301 	lsl.w	r3, r5, r1
    13b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    13b4:	fa25 f50c 	lsr.w	r5, r5, ip
    13b8:	431c      	orrs	r4, r3
    13ba:	0c23      	lsrs	r3, r4, #16
    13bc:	fbb5 f9fe 	udiv	r9, r5, lr
    13c0:	fa1f f887 	uxth.w	r8, r7
    13c4:	fb0e 5519 	mls	r5, lr, r9, r5
    13c8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
    13cc:	fb09 fa08 	mul.w	sl, r9, r8
    13d0:	45aa      	cmp	sl, r5
    13d2:	fa02 f201 	lsl.w	r2, r2, r1
    13d6:	fa00 f301 	lsl.w	r3, r0, r1
    13da:	d908      	bls.n	13ee <__udivmoddi4+0x21e>
    13dc:	197d      	adds	r5, r7, r5
    13de:	f109 30ff 	add.w	r0, r9, #4294967295
    13e2:	d247      	bcs.n	1474 <__udivmoddi4+0x2a4>
    13e4:	45aa      	cmp	sl, r5
    13e6:	d945      	bls.n	1474 <__udivmoddi4+0x2a4>
    13e8:	f1a9 0902 	sub.w	r9, r9, #2
    13ec:	443d      	add	r5, r7
    13ee:	eba5 050a 	sub.w	r5, r5, sl
    13f2:	b2a4      	uxth	r4, r4
    13f4:	fbb5 f0fe 	udiv	r0, r5, lr
    13f8:	fb0e 5510 	mls	r5, lr, r0, r5
    13fc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    1400:	fb00 f808 	mul.w	r8, r0, r8
    1404:	45a0      	cmp	r8, r4
    1406:	d907      	bls.n	1418 <__udivmoddi4+0x248>
    1408:	193c      	adds	r4, r7, r4
    140a:	f100 35ff 	add.w	r5, r0, #4294967295
    140e:	d22d      	bcs.n	146c <__udivmoddi4+0x29c>
    1410:	45a0      	cmp	r8, r4
    1412:	d92b      	bls.n	146c <__udivmoddi4+0x29c>
    1414:	3802      	subs	r0, #2
    1416:	443c      	add	r4, r7
    1418:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    141c:	eba4 0408 	sub.w	r4, r4, r8
    1420:	fba0 8902 	umull	r8, r9, r0, r2
    1424:	454c      	cmp	r4, r9
    1426:	46c6      	mov	lr, r8
    1428:	464d      	mov	r5, r9
    142a:	d319      	bcc.n	1460 <__udivmoddi4+0x290>
    142c:	d016      	beq.n	145c <__udivmoddi4+0x28c>
    142e:	b15e      	cbz	r6, 1448 <__udivmoddi4+0x278>
    1430:	ebb3 020e 	subs.w	r2, r3, lr
    1434:	eb64 0405 	sbc.w	r4, r4, r5
    1438:	fa04 fc0c 	lsl.w	ip, r4, ip
    143c:	40ca      	lsrs	r2, r1
    143e:	ea4c 0202 	orr.w	r2, ip, r2
    1442:	40cc      	lsrs	r4, r1
    1444:	e9c6 2400 	strd	r2, r4, [r6]
    1448:	2100      	movs	r1, #0
    144a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    144e:	4631      	mov	r1, r6
    1450:	4630      	mov	r0, r6
    1452:	e70e      	b.n	1272 <__udivmoddi4+0xa2>
    1454:	46ac      	mov	ip, r5
    1456:	e6ed      	b.n	1234 <__udivmoddi4+0x64>
    1458:	4618      	mov	r0, r3
    145a:	e701      	b.n	1260 <__udivmoddi4+0x90>
    145c:	4543      	cmp	r3, r8
    145e:	d2e6      	bcs.n	142e <__udivmoddi4+0x25e>
    1460:	ebb8 0e02 	subs.w	lr, r8, r2
    1464:	eb69 0507 	sbc.w	r5, r9, r7
    1468:	3801      	subs	r0, #1
    146a:	e7e0      	b.n	142e <__udivmoddi4+0x25e>
    146c:	4628      	mov	r0, r5
    146e:	e7d3      	b.n	1418 <__udivmoddi4+0x248>
    1470:	4660      	mov	r0, ip
    1472:	e78f      	b.n	1394 <__udivmoddi4+0x1c4>
    1474:	4681      	mov	r9, r0
    1476:	e7ba      	b.n	13ee <__udivmoddi4+0x21e>
    1478:	4661      	mov	r1, ip
    147a:	e777      	b.n	136c <__udivmoddi4+0x19c>
    147c:	4608      	mov	r0, r1
    147e:	e74b      	b.n	1318 <__udivmoddi4+0x148>
    1480:	f1ac 0c02 	sub.w	ip, ip, #2
    1484:	443d      	add	r5, r7
    1486:	e715      	b.n	12b4 <__udivmoddi4+0xe4>
    1488:	3802      	subs	r0, #2
    148a:	443c      	add	r4, r7
    148c:	e726      	b.n	12dc <__udivmoddi4+0x10c>
    148e:	bf00      	nop

00001490 <__aeabi_idiv0>:
    1490:	4770      	bx	lr
    1492:	bf00      	nop

00001494 <__aeabi_d2uiz>:
    1494:	004a      	lsls	r2, r1, #1
    1496:	d211      	bcs.n	14bc <__aeabi_d2uiz+0x28>
    1498:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    149c:	d211      	bcs.n	14c2 <__aeabi_d2uiz+0x2e>
    149e:	d50d      	bpl.n	14bc <__aeabi_d2uiz+0x28>
    14a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    14a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    14a8:	d40e      	bmi.n	14c8 <__aeabi_d2uiz+0x34>
    14aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    14ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    14b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    14b6:	fa23 f002 	lsr.w	r0, r3, r2
    14ba:	4770      	bx	lr
    14bc:	f04f 0000 	mov.w	r0, #0
    14c0:	4770      	bx	lr
    14c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    14c6:	d102      	bne.n	14ce <__aeabi_d2uiz+0x3a>
    14c8:	f04f 30ff 	mov.w	r0, #4294967295
    14cc:	4770      	bx	lr
    14ce:	f04f 0000 	mov.w	r0, #0
    14d2:	4770      	bx	lr

000014d4 <__aeabi_dcmpun>:
    14d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    14d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14dc:	d102      	bne.n	14e4 <__aeabi_dcmpun+0x10>
    14de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14e2:	d10a      	bne.n	14fa <__aeabi_dcmpun+0x26>
    14e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ec:	d102      	bne.n	14f4 <__aeabi_dcmpun+0x20>
    14ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14f2:	d102      	bne.n	14fa <__aeabi_dcmpun+0x26>
    14f4:	f04f 0000 	mov.w	r0, #0
    14f8:	4770      	bx	lr
    14fa:	f04f 0001 	mov.w	r0, #1
    14fe:	4770      	bx	lr

00001500 <strcmp>:
    1500:	f810 2b01 	ldrb.w	r2, [r0], #1
    1504:	f811 3b01 	ldrb.w	r3, [r1], #1
    1508:	2a01      	cmp	r2, #1
    150a:	bf28      	it	cs
    150c:	429a      	cmpcs	r2, r3
    150e:	d0f7      	beq.n	1500 <strcmp>
    1510:	1ad0      	subs	r0, r2, r3
    1512:	4770      	bx	lr

00001514 <strlen>:
    1514:	4603      	mov	r3, r0
    1516:	f813 2b01 	ldrb.w	r2, [r3], #1
    151a:	2a00      	cmp	r2, #0
    151c:	d1fb      	bne.n	1516 <strlen+0x2>
    151e:	1a18      	subs	r0, r3, r0
    1520:	3801      	subs	r0, #1
    1522:	4770      	bx	lr
    1524:	0000      	movs	r0, r0
	...

00001528 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    1528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    152c:	b082      	sub	sp, #8
    152e:	4607      	mov	r7, r0
    1530:	460d      	mov	r5, r1
    1532:	4616      	mov	r6, r2
    1534:	461c      	mov	r4, r3
    1536:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    153a:	68c8      	ldr	r0, [r1, #12]
    153c:	f7fe ff94 	bl	468 <__aeabi_f2d>
    1540:	4680      	mov	r8, r0
    1542:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    1544:	68f0      	ldr	r0, [r6, #12]
    1546:	f7fe ff8f 	bl	468 <__aeabi_f2d>
    154a:	4602      	mov	r2, r0
    154c:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    154e:	4640      	mov	r0, r8
    1550:	4649      	mov	r1, r9
    1552:	f7fe ffe1 	bl	518 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    1556:	b1ec      	cbz	r4, 1594 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    1558:	4680      	mov	r8, r0
    155a:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    155c:	68e0      	ldr	r0, [r4, #12]
    155e:	f7fe ff83 	bl	468 <__aeabi_f2d>
    1562:	4602      	mov	r2, r0
    1564:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    1566:	4640      	mov	r0, r8
    1568:	4649      	mov	r1, r9
    156a:	f7fe fe1d 	bl	1a8 <__aeabi_dsub>
    156e:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    1570:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    1574:	f8da 000c 	ldr.w	r0, [sl, #12]
    1578:	f7fe ff76 	bl	468 <__aeabi_f2d>
    157c:	4602      	mov	r2, r0
    157e:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1580:	4640      	mov	r0, r8
    1582:	4621      	mov	r1, r4
    1584:	f7ff f8f2 	bl	76c <__aeabi_ddiv>
    1588:	a30d      	add	r3, pc, #52	; (adr r3, 15c0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    158a:	e9d3 2300 	ldrd	r2, r3, [r3]
    158e:	f7ff fa3f 	bl	a10 <__aeabi_dcmple>
    1592:	b150      	cbz	r0, 15aa <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    1594:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1596:	9300      	str	r3, [sp, #0]
    1598:	4653      	mov	r3, sl
    159a:	4632      	mov	r2, r6
    159c:	4629      	mov	r1, r5
    159e:	4638      	mov	r0, r7
    15a0:	f007 fc92 	bl	8ec8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    15a4:	b002      	add	sp, #8
    15a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    15aa:	697c      	ldr	r4, [r7, #20]
    15ac:	4b06      	ldr	r3, [pc, #24]	; (15c8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    15ae:	9300      	str	r3, [sp, #0]
    15b0:	f44f 739f 	mov.w	r3, #318	; 0x13e
    15b4:	4a05      	ldr	r2, [pc, #20]	; (15cc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    15b6:	4906      	ldr	r1, [pc, #24]	; (15d0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    15b8:	4638      	mov	r0, r7
    15ba:	47a0      	blx	r4
    15bc:	2001      	movs	r0, #1
    15be:	e7f1      	b.n	15a4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    15c0:	47ae147b 	.word	0x47ae147b
    15c4:	3f947ae1 	.word	0x3f947ae1
    15c8:	00056fb4 	.word	0x00056fb4
    15cc:	00056f24 	.word	0x00056f24
    15d0:	00056d20 	.word	0x00056d20
    15d4:	00000000 	.word	0x00000000

000015d8 <_dtoa_r>:
    15d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    15dc:	6a44      	ldr	r4, [r0, #36]	; 0x24
    15de:	b099      	sub	sp, #100	; 0x64
    15e0:	4616      	mov	r6, r2
    15e2:	461f      	mov	r7, r3
    15e4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    15e8:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    15ec:	4605      	mov	r5, r0
    15ee:	b93c      	cbnz	r4, 1600 <_dtoa_r+0x28>
    15f0:	2010      	movs	r0, #16
    15f2:	f00b f809 	bl	c608 <malloc>
    15f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
    15fa:	6268      	str	r0, [r5, #36]	; 0x24
    15fc:	6004      	str	r4, [r0, #0]
    15fe:	60c4      	str	r4, [r0, #12]
    1600:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1602:	6819      	ldr	r1, [r3, #0]
    1604:	b151      	cbz	r1, 161c <_dtoa_r+0x44>
    1606:	685a      	ldr	r2, [r3, #4]
    1608:	604a      	str	r2, [r1, #4]
    160a:	2301      	movs	r3, #1
    160c:	4093      	lsls	r3, r2
    160e:	608b      	str	r3, [r1, #8]
    1610:	4628      	mov	r0, r5
    1612:	f00e fff9 	bl	10608 <_Bfree>
    1616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1618:	2200      	movs	r2, #0
    161a:	601a      	str	r2, [r3, #0]
    161c:	1e3b      	subs	r3, r7, #0
    161e:	bfb9      	ittee	lt
    1620:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    1624:	9305      	strlt	r3, [sp, #20]
    1626:	2300      	movge	r3, #0
    1628:	f8c8 3000 	strge.w	r3, [r8]
    162c:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1630:	4ba7      	ldr	r3, [pc, #668]	; (18d0 <_dtoa_r+0x2f8>)
    1632:	bfbc      	itt	lt
    1634:	2201      	movlt	r2, #1
    1636:	f8c8 2000 	strlt.w	r2, [r8]
    163a:	ea33 0309 	bics.w	r3, r3, r9
    163e:	d119      	bne.n	1674 <_dtoa_r+0x9c>
    1640:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1642:	f242 730f 	movw	r3, #9999	; 0x270f
    1646:	6013      	str	r3, [r2, #0]
    1648:	f3c9 0313 	ubfx	r3, r9, #0, #20
    164c:	4333      	orrs	r3, r6
    164e:	f000 856d 	beq.w	212c <_dtoa_r+0xb54>
    1652:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1654:	b953      	cbnz	r3, 166c <_dtoa_r+0x94>
    1656:	4b9f      	ldr	r3, [pc, #636]	; (18d4 <_dtoa_r+0x2fc>)
    1658:	e023      	b.n	16a2 <_dtoa_r+0xca>
    165a:	4b9f      	ldr	r3, [pc, #636]	; (18d8 <_dtoa_r+0x300>)
    165c:	9303      	str	r3, [sp, #12]
    165e:	3308      	adds	r3, #8
    1660:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1662:	6013      	str	r3, [r2, #0]
    1664:	9803      	ldr	r0, [sp, #12]
    1666:	b019      	add	sp, #100	; 0x64
    1668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    166c:	4b99      	ldr	r3, [pc, #612]	; (18d4 <_dtoa_r+0x2fc>)
    166e:	9303      	str	r3, [sp, #12]
    1670:	3303      	adds	r3, #3
    1672:	e7f5      	b.n	1660 <_dtoa_r+0x88>
    1674:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1678:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    167c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1680:	2200      	movs	r2, #0
    1682:	2300      	movs	r3, #0
    1684:	f7ff f9b0 	bl	9e8 <__aeabi_dcmpeq>
    1688:	4680      	mov	r8, r0
    168a:	b160      	cbz	r0, 16a6 <_dtoa_r+0xce>
    168c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    168e:	2301      	movs	r3, #1
    1690:	6013      	str	r3, [r2, #0]
    1692:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1694:	2b00      	cmp	r3, #0
    1696:	f000 8546 	beq.w	2126 <_dtoa_r+0xb4e>
    169a:	4b90      	ldr	r3, [pc, #576]	; (18dc <_dtoa_r+0x304>)
    169c:	9a26      	ldr	r2, [sp, #152]	; 0x98
    169e:	6013      	str	r3, [r2, #0]
    16a0:	3b01      	subs	r3, #1
    16a2:	9303      	str	r3, [sp, #12]
    16a4:	e7de      	b.n	1664 <_dtoa_r+0x8c>
    16a6:	ab16      	add	r3, sp, #88	; 0x58
    16a8:	9301      	str	r3, [sp, #4]
    16aa:	ab17      	add	r3, sp, #92	; 0x5c
    16ac:	9300      	str	r3, [sp, #0]
    16ae:	4628      	mov	r0, r5
    16b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    16b4:	f00f f9e0 	bl	10a78 <__d2b>
    16b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
    16bc:	4683      	mov	fp, r0
    16be:	2c00      	cmp	r4, #0
    16c0:	d07e      	beq.n	17c0 <_dtoa_r+0x1e8>
    16c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    16c4:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    16c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    16cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    16d0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    16d4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    16d8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    16dc:	4b80      	ldr	r3, [pc, #512]	; (18e0 <_dtoa_r+0x308>)
    16de:	2200      	movs	r2, #0
    16e0:	f7fe fd62 	bl	1a8 <__aeabi_dsub>
    16e4:	a374      	add	r3, pc, #464	; (adr r3, 18b8 <_dtoa_r+0x2e0>)
    16e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    16ea:	f7fe ff15 	bl	518 <__aeabi_dmul>
    16ee:	a374      	add	r3, pc, #464	; (adr r3, 18c0 <_dtoa_r+0x2e8>)
    16f0:	e9d3 2300 	ldrd	r2, r3, [r3]
    16f4:	f7fe fd5a 	bl	1ac <__adddf3>
    16f8:	4606      	mov	r6, r0
    16fa:	4620      	mov	r0, r4
    16fc:	460f      	mov	r7, r1
    16fe:	f7fe fea1 	bl	444 <__aeabi_i2d>
    1702:	a371      	add	r3, pc, #452	; (adr r3, 18c8 <_dtoa_r+0x2f0>)
    1704:	e9d3 2300 	ldrd	r2, r3, [r3]
    1708:	f7fe ff06 	bl	518 <__aeabi_dmul>
    170c:	4602      	mov	r2, r0
    170e:	460b      	mov	r3, r1
    1710:	4630      	mov	r0, r6
    1712:	4639      	mov	r1, r7
    1714:	f7fe fd4a 	bl	1ac <__adddf3>
    1718:	4606      	mov	r6, r0
    171a:	460f      	mov	r7, r1
    171c:	f7ff f996 	bl	a4c <__aeabi_d2iz>
    1720:	2200      	movs	r2, #0
    1722:	4682      	mov	sl, r0
    1724:	2300      	movs	r3, #0
    1726:	4630      	mov	r0, r6
    1728:	4639      	mov	r1, r7
    172a:	f7ff f967 	bl	9fc <__aeabi_dcmplt>
    172e:	b148      	cbz	r0, 1744 <_dtoa_r+0x16c>
    1730:	4650      	mov	r0, sl
    1732:	f7fe fe87 	bl	444 <__aeabi_i2d>
    1736:	4632      	mov	r2, r6
    1738:	463b      	mov	r3, r7
    173a:	f7ff f955 	bl	9e8 <__aeabi_dcmpeq>
    173e:	b908      	cbnz	r0, 1744 <_dtoa_r+0x16c>
    1740:	f10a 3aff 	add.w	sl, sl, #4294967295
    1744:	f1ba 0f16 	cmp.w	sl, #22
    1748:	d857      	bhi.n	17fa <_dtoa_r+0x222>
    174a:	4b66      	ldr	r3, [pc, #408]	; (18e4 <_dtoa_r+0x30c>)
    174c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1750:	e9d3 2300 	ldrd	r2, r3, [r3]
    1754:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1758:	f7ff f950 	bl	9fc <__aeabi_dcmplt>
    175c:	2800      	cmp	r0, #0
    175e:	d04e      	beq.n	17fe <_dtoa_r+0x226>
    1760:	f10a 3aff 	add.w	sl, sl, #4294967295
    1764:	2300      	movs	r3, #0
    1766:	930f      	str	r3, [sp, #60]	; 0x3c
    1768:	9b16      	ldr	r3, [sp, #88]	; 0x58
    176a:	1b1c      	subs	r4, r3, r4
    176c:	1e63      	subs	r3, r4, #1
    176e:	9309      	str	r3, [sp, #36]	; 0x24
    1770:	bf45      	ittet	mi
    1772:	f1c4 0301 	rsbmi	r3, r4, #1
    1776:	9306      	strmi	r3, [sp, #24]
    1778:	2300      	movpl	r3, #0
    177a:	2300      	movmi	r3, #0
    177c:	bf4c      	ite	mi
    177e:	9309      	strmi	r3, [sp, #36]	; 0x24
    1780:	9306      	strpl	r3, [sp, #24]
    1782:	f1ba 0f00 	cmp.w	sl, #0
    1786:	db3c      	blt.n	1802 <_dtoa_r+0x22a>
    1788:	9b09      	ldr	r3, [sp, #36]	; 0x24
    178a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    178e:	4453      	add	r3, sl
    1790:	9309      	str	r3, [sp, #36]	; 0x24
    1792:	2300      	movs	r3, #0
    1794:	930a      	str	r3, [sp, #40]	; 0x28
    1796:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1798:	2b09      	cmp	r3, #9
    179a:	f200 80b5 	bhi.w	1908 <_dtoa_r+0x330>
    179e:	2b05      	cmp	r3, #5
    17a0:	bfc4      	itt	gt
    17a2:	3b04      	subgt	r3, #4
    17a4:	9322      	strgt	r3, [sp, #136]	; 0x88
    17a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    17a8:	f1a3 0302 	sub.w	r3, r3, #2
    17ac:	bfcc      	ite	gt
    17ae:	2400      	movgt	r4, #0
    17b0:	2401      	movle	r4, #1
    17b2:	2b03      	cmp	r3, #3
    17b4:	f200 80b4 	bhi.w	1920 <_dtoa_r+0x348>
    17b8:	e8df f003 	tbb	[pc, r3]
    17bc:	a47a982d 	.word	0xa47a982d
    17c0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    17c4:	441c      	add	r4, r3
    17c6:	f204 4332 	addw	r3, r4, #1074	; 0x432
    17ca:	2b20      	cmp	r3, #32
    17cc:	bfc3      	ittte	gt
    17ce:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    17d2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    17d6:	fa09 f303 	lslgt.w	r3, r9, r3
    17da:	f1c3 0320 	rsble	r3, r3, #32
    17de:	bfc6      	itte	gt
    17e0:	fa26 f000 	lsrgt.w	r0, r6, r0
    17e4:	4318      	orrgt	r0, r3
    17e6:	fa06 f003 	lslle.w	r0, r6, r3
    17ea:	f7fe fe1b 	bl	424 <__aeabi_ui2d>
    17ee:	2301      	movs	r3, #1
    17f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    17f4:	3c01      	subs	r4, #1
    17f6:	9313      	str	r3, [sp, #76]	; 0x4c
    17f8:	e770      	b.n	16dc <_dtoa_r+0x104>
    17fa:	2301      	movs	r3, #1
    17fc:	e7b3      	b.n	1766 <_dtoa_r+0x18e>
    17fe:	900f      	str	r0, [sp, #60]	; 0x3c
    1800:	e7b2      	b.n	1768 <_dtoa_r+0x190>
    1802:	9b06      	ldr	r3, [sp, #24]
    1804:	eba3 030a 	sub.w	r3, r3, sl
    1808:	9306      	str	r3, [sp, #24]
    180a:	f1ca 0300 	rsb	r3, sl, #0
    180e:	930a      	str	r3, [sp, #40]	; 0x28
    1810:	2300      	movs	r3, #0
    1812:	930e      	str	r3, [sp, #56]	; 0x38
    1814:	e7bf      	b.n	1796 <_dtoa_r+0x1be>
    1816:	2300      	movs	r3, #0
    1818:	930b      	str	r3, [sp, #44]	; 0x2c
    181a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    181c:	2b00      	cmp	r3, #0
    181e:	f300 8082 	bgt.w	1926 <_dtoa_r+0x34e>
    1822:	f04f 0901 	mov.w	r9, #1
    1826:	f8cd 9020 	str.w	r9, [sp, #32]
    182a:	464b      	mov	r3, r9
    182c:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    1830:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    1832:	2200      	movs	r2, #0
    1834:	6072      	str	r2, [r6, #4]
    1836:	2204      	movs	r2, #4
    1838:	f102 0014 	add.w	r0, r2, #20
    183c:	4298      	cmp	r0, r3
    183e:	6871      	ldr	r1, [r6, #4]
    1840:	d977      	bls.n	1932 <_dtoa_r+0x35a>
    1842:	4628      	mov	r0, r5
    1844:	f00e feac 	bl	105a0 <_Balloc>
    1848:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    184a:	6030      	str	r0, [r6, #0]
    184c:	681b      	ldr	r3, [r3, #0]
    184e:	9303      	str	r3, [sp, #12]
    1850:	9b08      	ldr	r3, [sp, #32]
    1852:	2b0e      	cmp	r3, #14
    1854:	f200 80ee 	bhi.w	1a34 <_dtoa_r+0x45c>
    1858:	2c00      	cmp	r4, #0
    185a:	f000 80eb 	beq.w	1a34 <_dtoa_r+0x45c>
    185e:	f1ba 0f00 	cmp.w	sl, #0
    1862:	dd7a      	ble.n	195a <_dtoa_r+0x382>
    1864:	4a1f      	ldr	r2, [pc, #124]	; (18e4 <_dtoa_r+0x30c>)
    1866:	f00a 030f 	and.w	r3, sl, #15
    186a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    186e:	e9d3 3400 	ldrd	r3, r4, [r3]
    1872:	f41a 7f80 	tst.w	sl, #256	; 0x100
    1876:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    187a:	ea4f 142a 	mov.w	r4, sl, asr #4
    187e:	d05c      	beq.n	193a <_dtoa_r+0x362>
    1880:	4b19      	ldr	r3, [pc, #100]	; (18e8 <_dtoa_r+0x310>)
    1882:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1886:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    188a:	f7fe ff6f 	bl	76c <__aeabi_ddiv>
    188e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1892:	f004 040f 	and.w	r4, r4, #15
    1896:	2703      	movs	r7, #3
    1898:	4e13      	ldr	r6, [pc, #76]	; (18e8 <_dtoa_r+0x310>)
    189a:	2c00      	cmp	r4, #0
    189c:	d14f      	bne.n	193e <_dtoa_r+0x366>
    189e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    18a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    18a6:	f7fe ff61 	bl	76c <__aeabi_ddiv>
    18aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
    18ae:	e06e      	b.n	198e <_dtoa_r+0x3b6>
    18b0:	2301      	movs	r3, #1
    18b2:	e7b1      	b.n	1818 <_dtoa_r+0x240>
    18b4:	f3af 8000 	nop.w
    18b8:	636f4361 	.word	0x636f4361
    18bc:	3fd287a7 	.word	0x3fd287a7
    18c0:	8b60c8b3 	.word	0x8b60c8b3
    18c4:	3fc68a28 	.word	0x3fc68a28
    18c8:	509f79fb 	.word	0x509f79fb
    18cc:	3fd34413 	.word	0x3fd34413
    18d0:	7ff00000 	.word	0x7ff00000
    18d4:	00057a07 	.word	0x00057a07
    18d8:	000579fe 	.word	0x000579fe
    18dc:	000579db 	.word	0x000579db
    18e0:	3ff80000 	.word	0x3ff80000
    18e4:	00010f80 	.word	0x00010f80
    18e8:	00010f58 	.word	0x00010f58
    18ec:	2300      	movs	r3, #0
    18ee:	930b      	str	r3, [sp, #44]	; 0x2c
    18f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    18f2:	eb0a 0903 	add.w	r9, sl, r3
    18f6:	f109 0301 	add.w	r3, r9, #1
    18fa:	2b01      	cmp	r3, #1
    18fc:	9308      	str	r3, [sp, #32]
    18fe:	bfb8      	it	lt
    1900:	2301      	movlt	r3, #1
    1902:	e795      	b.n	1830 <_dtoa_r+0x258>
    1904:	2301      	movs	r3, #1
    1906:	e7f2      	b.n	18ee <_dtoa_r+0x316>
    1908:	2401      	movs	r4, #1
    190a:	2300      	movs	r3, #0
    190c:	9322      	str	r3, [sp, #136]	; 0x88
    190e:	940b      	str	r4, [sp, #44]	; 0x2c
    1910:	f04f 39ff 	mov.w	r9, #4294967295
    1914:	2200      	movs	r2, #0
    1916:	f8cd 9020 	str.w	r9, [sp, #32]
    191a:	2312      	movs	r3, #18
    191c:	9223      	str	r2, [sp, #140]	; 0x8c
    191e:	e787      	b.n	1830 <_dtoa_r+0x258>
    1920:	2301      	movs	r3, #1
    1922:	930b      	str	r3, [sp, #44]	; 0x2c
    1924:	e7f4      	b.n	1910 <_dtoa_r+0x338>
    1926:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    192a:	f8cd 9020 	str.w	r9, [sp, #32]
    192e:	464b      	mov	r3, r9
    1930:	e77e      	b.n	1830 <_dtoa_r+0x258>
    1932:	3101      	adds	r1, #1
    1934:	6071      	str	r1, [r6, #4]
    1936:	0052      	lsls	r2, r2, #1
    1938:	e77e      	b.n	1838 <_dtoa_r+0x260>
    193a:	2702      	movs	r7, #2
    193c:	e7ac      	b.n	1898 <_dtoa_r+0x2c0>
    193e:	07e1      	lsls	r1, r4, #31
    1940:	d508      	bpl.n	1954 <_dtoa_r+0x37c>
    1942:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1946:	e9d6 2300 	ldrd	r2, r3, [r6]
    194a:	f7fe fde5 	bl	518 <__aeabi_dmul>
    194e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1952:	3701      	adds	r7, #1
    1954:	1064      	asrs	r4, r4, #1
    1956:	3608      	adds	r6, #8
    1958:	e79f      	b.n	189a <_dtoa_r+0x2c2>
    195a:	f000 80a5 	beq.w	1aa8 <_dtoa_r+0x4d0>
    195e:	f1ca 0400 	rsb	r4, sl, #0
    1962:	4ba4      	ldr	r3, [pc, #656]	; (1bf4 <_dtoa_r+0x61c>)
    1964:	4ea4      	ldr	r6, [pc, #656]	; (1bf8 <_dtoa_r+0x620>)
    1966:	f004 020f 	and.w	r2, r4, #15
    196a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    196e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1972:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1976:	f7fe fdcf 	bl	518 <__aeabi_dmul>
    197a:	e9cd 0104 	strd	r0, r1, [sp, #16]
    197e:	1124      	asrs	r4, r4, #4
    1980:	2300      	movs	r3, #0
    1982:	2702      	movs	r7, #2
    1984:	2c00      	cmp	r4, #0
    1986:	f040 8084 	bne.w	1a92 <_dtoa_r+0x4ba>
    198a:	2b00      	cmp	r3, #0
    198c:	d18d      	bne.n	18aa <_dtoa_r+0x2d2>
    198e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1990:	2b00      	cmp	r3, #0
    1992:	f000 808b 	beq.w	1aac <_dtoa_r+0x4d4>
    1996:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    199a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    199e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    19a2:	4b96      	ldr	r3, [pc, #600]	; (1bfc <_dtoa_r+0x624>)
    19a4:	2200      	movs	r2, #0
    19a6:	f7ff f829 	bl	9fc <__aeabi_dcmplt>
    19aa:	2800      	cmp	r0, #0
    19ac:	d07e      	beq.n	1aac <_dtoa_r+0x4d4>
    19ae:	9b08      	ldr	r3, [sp, #32]
    19b0:	2b00      	cmp	r3, #0
    19b2:	d07b      	beq.n	1aac <_dtoa_r+0x4d4>
    19b4:	f1b9 0f00 	cmp.w	r9, #0
    19b8:	dd38      	ble.n	1a2c <_dtoa_r+0x454>
    19ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    19be:	4b90      	ldr	r3, [pc, #576]	; (1c00 <_dtoa_r+0x628>)
    19c0:	2200      	movs	r2, #0
    19c2:	f7fe fda9 	bl	518 <__aeabi_dmul>
    19c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
    19ca:	f10a 38ff 	add.w	r8, sl, #4294967295
    19ce:	3701      	adds	r7, #1
    19d0:	464c      	mov	r4, r9
    19d2:	4638      	mov	r0, r7
    19d4:	f7fe fd36 	bl	444 <__aeabi_i2d>
    19d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    19dc:	f7fe fd9c 	bl	518 <__aeabi_dmul>
    19e0:	4b88      	ldr	r3, [pc, #544]	; (1c04 <_dtoa_r+0x62c>)
    19e2:	2200      	movs	r2, #0
    19e4:	f7fe fbe2 	bl	1ac <__adddf3>
    19e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    19ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    19f0:	9611      	str	r6, [sp, #68]	; 0x44
    19f2:	2c00      	cmp	r4, #0
    19f4:	d15d      	bne.n	1ab2 <_dtoa_r+0x4da>
    19f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    19fa:	4b83      	ldr	r3, [pc, #524]	; (1c08 <_dtoa_r+0x630>)
    19fc:	2200      	movs	r2, #0
    19fe:	f7fe fbd3 	bl	1a8 <__aeabi_dsub>
    1a02:	4602      	mov	r2, r0
    1a04:	460b      	mov	r3, r1
    1a06:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1a0a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1a0c:	4633      	mov	r3, r6
    1a0e:	f7ff f813 	bl	a38 <__aeabi_dcmpgt>
    1a12:	2800      	cmp	r0, #0
    1a14:	f040 8297 	bne.w	1f46 <_dtoa_r+0x96e>
    1a18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1a1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1a1e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    1a22:	f7fe ffeb 	bl	9fc <__aeabi_dcmplt>
    1a26:	2800      	cmp	r0, #0
    1a28:	f040 828b 	bne.w	1f42 <_dtoa_r+0x96a>
    1a2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    1a30:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1a34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    1a36:	2b00      	cmp	r3, #0
    1a38:	f2c0 8151 	blt.w	1cde <_dtoa_r+0x706>
    1a3c:	f1ba 0f0e 	cmp.w	sl, #14
    1a40:	f300 814d 	bgt.w	1cde <_dtoa_r+0x706>
    1a44:	4b6b      	ldr	r3, [pc, #428]	; (1bf4 <_dtoa_r+0x61c>)
    1a46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1a4a:	e9d3 3400 	ldrd	r3, r4, [r3]
    1a4e:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1a52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1a54:	2b00      	cmp	r3, #0
    1a56:	f280 80db 	bge.w	1c10 <_dtoa_r+0x638>
    1a5a:	9b08      	ldr	r3, [sp, #32]
    1a5c:	2b00      	cmp	r3, #0
    1a5e:	f300 80d7 	bgt.w	1c10 <_dtoa_r+0x638>
    1a62:	f040 826d 	bne.w	1f40 <_dtoa_r+0x968>
    1a66:	4b68      	ldr	r3, [pc, #416]	; (1c08 <_dtoa_r+0x630>)
    1a68:	2200      	movs	r2, #0
    1a6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1a6e:	f7fe fd53 	bl	518 <__aeabi_dmul>
    1a72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1a76:	f7fe ffd5 	bl	a24 <__aeabi_dcmpge>
    1a7a:	9c08      	ldr	r4, [sp, #32]
    1a7c:	4626      	mov	r6, r4
    1a7e:	2800      	cmp	r0, #0
    1a80:	f040 8243 	bne.w	1f0a <_dtoa_r+0x932>
    1a84:	9f03      	ldr	r7, [sp, #12]
    1a86:	2331      	movs	r3, #49	; 0x31
    1a88:	f807 3b01 	strb.w	r3, [r7], #1
    1a8c:	f10a 0a01 	add.w	sl, sl, #1
    1a90:	e23f      	b.n	1f12 <_dtoa_r+0x93a>
    1a92:	07e2      	lsls	r2, r4, #31
    1a94:	d505      	bpl.n	1aa2 <_dtoa_r+0x4ca>
    1a96:	e9d6 2300 	ldrd	r2, r3, [r6]
    1a9a:	f7fe fd3d 	bl	518 <__aeabi_dmul>
    1a9e:	3701      	adds	r7, #1
    1aa0:	2301      	movs	r3, #1
    1aa2:	1064      	asrs	r4, r4, #1
    1aa4:	3608      	adds	r6, #8
    1aa6:	e76d      	b.n	1984 <_dtoa_r+0x3ac>
    1aa8:	2702      	movs	r7, #2
    1aaa:	e770      	b.n	198e <_dtoa_r+0x3b6>
    1aac:	9c08      	ldr	r4, [sp, #32]
    1aae:	46d0      	mov	r8, sl
    1ab0:	e78f      	b.n	19d2 <_dtoa_r+0x3fa>
    1ab2:	9903      	ldr	r1, [sp, #12]
    1ab4:	4b4f      	ldr	r3, [pc, #316]	; (1bf4 <_dtoa_r+0x61c>)
    1ab6:	4421      	add	r1, r4
    1ab8:	9112      	str	r1, [sp, #72]	; 0x48
    1aba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1abc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1ac0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1ac4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1ac8:	2900      	cmp	r1, #0
    1aca:	d046      	beq.n	1b5a <_dtoa_r+0x582>
    1acc:	494f      	ldr	r1, [pc, #316]	; (1c0c <_dtoa_r+0x634>)
    1ace:	2000      	movs	r0, #0
    1ad0:	f7fe fe4c 	bl	76c <__aeabi_ddiv>
    1ad4:	463b      	mov	r3, r7
    1ad6:	4632      	mov	r2, r6
    1ad8:	f7fe fb66 	bl	1a8 <__aeabi_dsub>
    1adc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1ae0:	9f03      	ldr	r7, [sp, #12]
    1ae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1ae6:	f7fe ffb1 	bl	a4c <__aeabi_d2iz>
    1aea:	4604      	mov	r4, r0
    1aec:	f7fe fcaa 	bl	444 <__aeabi_i2d>
    1af0:	4602      	mov	r2, r0
    1af2:	460b      	mov	r3, r1
    1af4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1af8:	f7fe fb56 	bl	1a8 <__aeabi_dsub>
    1afc:	3430      	adds	r4, #48	; 0x30
    1afe:	4602      	mov	r2, r0
    1b00:	460b      	mov	r3, r1
    1b02:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1b06:	f807 4b01 	strb.w	r4, [r7], #1
    1b0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1b0e:	f7fe ff75 	bl	9fc <__aeabi_dcmplt>
    1b12:	2800      	cmp	r0, #0
    1b14:	d165      	bne.n	1be2 <_dtoa_r+0x60a>
    1b16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1b1a:	4938      	ldr	r1, [pc, #224]	; (1bfc <_dtoa_r+0x624>)
    1b1c:	2000      	movs	r0, #0
    1b1e:	f7fe fb43 	bl	1a8 <__aeabi_dsub>
    1b22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1b26:	f7fe ff69 	bl	9fc <__aeabi_dcmplt>
    1b2a:	2800      	cmp	r0, #0
    1b2c:	f040 80b6 	bne.w	1c9c <_dtoa_r+0x6c4>
    1b30:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b32:	429f      	cmp	r7, r3
    1b34:	f43f af7a 	beq.w	1a2c <_dtoa_r+0x454>
    1b38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1b3c:	4b30      	ldr	r3, [pc, #192]	; (1c00 <_dtoa_r+0x628>)
    1b3e:	2200      	movs	r2, #0
    1b40:	f7fe fcea 	bl	518 <__aeabi_dmul>
    1b44:	4b2e      	ldr	r3, [pc, #184]	; (1c00 <_dtoa_r+0x628>)
    1b46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b4a:	2200      	movs	r2, #0
    1b4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b50:	f7fe fce2 	bl	518 <__aeabi_dmul>
    1b54:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1b58:	e7c3      	b.n	1ae2 <_dtoa_r+0x50a>
    1b5a:	4630      	mov	r0, r6
    1b5c:	4639      	mov	r1, r7
    1b5e:	f7fe fcdb 	bl	518 <__aeabi_dmul>
    1b62:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b66:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b68:	9c03      	ldr	r4, [sp, #12]
    1b6a:	9314      	str	r3, [sp, #80]	; 0x50
    1b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b70:	f7fe ff6c 	bl	a4c <__aeabi_d2iz>
    1b74:	9015      	str	r0, [sp, #84]	; 0x54
    1b76:	f7fe fc65 	bl	444 <__aeabi_i2d>
    1b7a:	4602      	mov	r2, r0
    1b7c:	460b      	mov	r3, r1
    1b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b82:	f7fe fb11 	bl	1a8 <__aeabi_dsub>
    1b86:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1b88:	3330      	adds	r3, #48	; 0x30
    1b8a:	f804 3b01 	strb.w	r3, [r4], #1
    1b8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b90:	429c      	cmp	r4, r3
    1b92:	4606      	mov	r6, r0
    1b94:	460f      	mov	r7, r1
    1b96:	f04f 0200 	mov.w	r2, #0
    1b9a:	d124      	bne.n	1be6 <_dtoa_r+0x60e>
    1b9c:	4b1b      	ldr	r3, [pc, #108]	; (1c0c <_dtoa_r+0x634>)
    1b9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1ba2:	f7fe fb03 	bl	1ac <__adddf3>
    1ba6:	4602      	mov	r2, r0
    1ba8:	460b      	mov	r3, r1
    1baa:	4630      	mov	r0, r6
    1bac:	4639      	mov	r1, r7
    1bae:	f7fe ff43 	bl	a38 <__aeabi_dcmpgt>
    1bb2:	2800      	cmp	r0, #0
    1bb4:	d171      	bne.n	1c9a <_dtoa_r+0x6c2>
    1bb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1bba:	4914      	ldr	r1, [pc, #80]	; (1c0c <_dtoa_r+0x634>)
    1bbc:	2000      	movs	r0, #0
    1bbe:	f7fe faf3 	bl	1a8 <__aeabi_dsub>
    1bc2:	4602      	mov	r2, r0
    1bc4:	460b      	mov	r3, r1
    1bc6:	4630      	mov	r0, r6
    1bc8:	4639      	mov	r1, r7
    1bca:	f7fe ff17 	bl	9fc <__aeabi_dcmplt>
    1bce:	2800      	cmp	r0, #0
    1bd0:	f43f af2c 	beq.w	1a2c <_dtoa_r+0x454>
    1bd4:	9f14      	ldr	r7, [sp, #80]	; 0x50
    1bd6:	1e7b      	subs	r3, r7, #1
    1bd8:	9314      	str	r3, [sp, #80]	; 0x50
    1bda:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    1bde:	2b30      	cmp	r3, #48	; 0x30
    1be0:	d0f8      	beq.n	1bd4 <_dtoa_r+0x5fc>
    1be2:	46c2      	mov	sl, r8
    1be4:	e049      	b.n	1c7a <_dtoa_r+0x6a2>
    1be6:	4b06      	ldr	r3, [pc, #24]	; (1c00 <_dtoa_r+0x628>)
    1be8:	f7fe fc96 	bl	518 <__aeabi_dmul>
    1bec:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1bf0:	e7bc      	b.n	1b6c <_dtoa_r+0x594>
    1bf2:	bf00      	nop
    1bf4:	00010f80 	.word	0x00010f80
    1bf8:	00010f58 	.word	0x00010f58
    1bfc:	3ff00000 	.word	0x3ff00000
    1c00:	40240000 	.word	0x40240000
    1c04:	401c0000 	.word	0x401c0000
    1c08:	40140000 	.word	0x40140000
    1c0c:	3fe00000 	.word	0x3fe00000
    1c10:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    1c14:	9f03      	ldr	r7, [sp, #12]
    1c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c1a:	4640      	mov	r0, r8
    1c1c:	4649      	mov	r1, r9
    1c1e:	f7fe fda5 	bl	76c <__aeabi_ddiv>
    1c22:	f7fe ff13 	bl	a4c <__aeabi_d2iz>
    1c26:	4604      	mov	r4, r0
    1c28:	f7fe fc0c 	bl	444 <__aeabi_i2d>
    1c2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c30:	f7fe fc72 	bl	518 <__aeabi_dmul>
    1c34:	f104 0630 	add.w	r6, r4, #48	; 0x30
    1c38:	460b      	mov	r3, r1
    1c3a:	4602      	mov	r2, r0
    1c3c:	4649      	mov	r1, r9
    1c3e:	4640      	mov	r0, r8
    1c40:	f7fe fab2 	bl	1a8 <__aeabi_dsub>
    1c44:	f807 6b01 	strb.w	r6, [r7], #1
    1c48:	9e03      	ldr	r6, [sp, #12]
    1c4a:	9b08      	ldr	r3, [sp, #32]
    1c4c:	1bbe      	subs	r6, r7, r6
    1c4e:	42b3      	cmp	r3, r6
    1c50:	d138      	bne.n	1cc4 <_dtoa_r+0x6ec>
    1c52:	4602      	mov	r2, r0
    1c54:	460b      	mov	r3, r1
    1c56:	f7fe faa9 	bl	1ac <__adddf3>
    1c5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c5e:	4680      	mov	r8, r0
    1c60:	4689      	mov	r9, r1
    1c62:	f7fe fee9 	bl	a38 <__aeabi_dcmpgt>
    1c66:	bb58      	cbnz	r0, 1cc0 <_dtoa_r+0x6e8>
    1c68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c6c:	4640      	mov	r0, r8
    1c6e:	4649      	mov	r1, r9
    1c70:	f7fe feba 	bl	9e8 <__aeabi_dcmpeq>
    1c74:	b108      	cbz	r0, 1c7a <_dtoa_r+0x6a2>
    1c76:	07e1      	lsls	r1, r4, #31
    1c78:	d422      	bmi.n	1cc0 <_dtoa_r+0x6e8>
    1c7a:	4628      	mov	r0, r5
    1c7c:	4659      	mov	r1, fp
    1c7e:	f00e fcc3 	bl	10608 <_Bfree>
    1c82:	2300      	movs	r3, #0
    1c84:	703b      	strb	r3, [r7, #0]
    1c86:	9b24      	ldr	r3, [sp, #144]	; 0x90
    1c88:	f10a 0001 	add.w	r0, sl, #1
    1c8c:	6018      	str	r0, [r3, #0]
    1c8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1c90:	2b00      	cmp	r3, #0
    1c92:	f43f ace7 	beq.w	1664 <_dtoa_r+0x8c>
    1c96:	601f      	str	r7, [r3, #0]
    1c98:	e4e4      	b.n	1664 <_dtoa_r+0x8c>
    1c9a:	4627      	mov	r7, r4
    1c9c:	463b      	mov	r3, r7
    1c9e:	461f      	mov	r7, r3
    1ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    1ca4:	2a39      	cmp	r2, #57	; 0x39
    1ca6:	d107      	bne.n	1cb8 <_dtoa_r+0x6e0>
    1ca8:	9a03      	ldr	r2, [sp, #12]
    1caa:	429a      	cmp	r2, r3
    1cac:	d1f7      	bne.n	1c9e <_dtoa_r+0x6c6>
    1cae:	9903      	ldr	r1, [sp, #12]
    1cb0:	2230      	movs	r2, #48	; 0x30
    1cb2:	f108 0801 	add.w	r8, r8, #1
    1cb6:	700a      	strb	r2, [r1, #0]
    1cb8:	781a      	ldrb	r2, [r3, #0]
    1cba:	3201      	adds	r2, #1
    1cbc:	701a      	strb	r2, [r3, #0]
    1cbe:	e790      	b.n	1be2 <_dtoa_r+0x60a>
    1cc0:	46d0      	mov	r8, sl
    1cc2:	e7eb      	b.n	1c9c <_dtoa_r+0x6c4>
    1cc4:	4ba1      	ldr	r3, [pc, #644]	; (1f4c <_dtoa_r+0x974>)
    1cc6:	2200      	movs	r2, #0
    1cc8:	f7fe fc26 	bl	518 <__aeabi_dmul>
    1ccc:	2200      	movs	r2, #0
    1cce:	2300      	movs	r3, #0
    1cd0:	4680      	mov	r8, r0
    1cd2:	4689      	mov	r9, r1
    1cd4:	f7fe fe88 	bl	9e8 <__aeabi_dcmpeq>
    1cd8:	2800      	cmp	r0, #0
    1cda:	d09c      	beq.n	1c16 <_dtoa_r+0x63e>
    1cdc:	e7cd      	b.n	1c7a <_dtoa_r+0x6a2>
    1cde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1ce0:	2a00      	cmp	r2, #0
    1ce2:	f000 80cd 	beq.w	1e80 <_dtoa_r+0x8a8>
    1ce6:	9a22      	ldr	r2, [sp, #136]	; 0x88
    1ce8:	2a01      	cmp	r2, #1
    1cea:	f300 80af 	bgt.w	1e4c <_dtoa_r+0x874>
    1cee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    1cf0:	2a00      	cmp	r2, #0
    1cf2:	f000 80a7 	beq.w	1e44 <_dtoa_r+0x86c>
    1cf6:	f203 4333 	addw	r3, r3, #1075	; 0x433
    1cfa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1cfc:	9f06      	ldr	r7, [sp, #24]
    1cfe:	9a06      	ldr	r2, [sp, #24]
    1d00:	441a      	add	r2, r3
    1d02:	9206      	str	r2, [sp, #24]
    1d04:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1d06:	2101      	movs	r1, #1
    1d08:	441a      	add	r2, r3
    1d0a:	4628      	mov	r0, r5
    1d0c:	9209      	str	r2, [sp, #36]	; 0x24
    1d0e:	f00e fd1e 	bl	1074e <__i2b>
    1d12:	4606      	mov	r6, r0
    1d14:	2f00      	cmp	r7, #0
    1d16:	dd0c      	ble.n	1d32 <_dtoa_r+0x75a>
    1d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d1a:	2b00      	cmp	r3, #0
    1d1c:	dd09      	ble.n	1d32 <_dtoa_r+0x75a>
    1d1e:	42bb      	cmp	r3, r7
    1d20:	9a06      	ldr	r2, [sp, #24]
    1d22:	bfa8      	it	ge
    1d24:	463b      	movge	r3, r7
    1d26:	1ad2      	subs	r2, r2, r3
    1d28:	9206      	str	r2, [sp, #24]
    1d2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1d2c:	1aff      	subs	r7, r7, r3
    1d2e:	1ad3      	subs	r3, r2, r3
    1d30:	9309      	str	r3, [sp, #36]	; 0x24
    1d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d34:	b1f3      	cbz	r3, 1d74 <_dtoa_r+0x79c>
    1d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1d38:	2b00      	cmp	r3, #0
    1d3a:	f000 80a5 	beq.w	1e88 <_dtoa_r+0x8b0>
    1d3e:	2c00      	cmp	r4, #0
    1d40:	dd10      	ble.n	1d64 <_dtoa_r+0x78c>
    1d42:	4631      	mov	r1, r6
    1d44:	4622      	mov	r2, r4
    1d46:	4628      	mov	r0, r5
    1d48:	f00b fd16 	bl	d778 <__pow5mult>
    1d4c:	465a      	mov	r2, fp
    1d4e:	4601      	mov	r1, r0
    1d50:	4606      	mov	r6, r0
    1d52:	4628      	mov	r0, r5
    1d54:	f00e fd04 	bl	10760 <__multiply>
    1d58:	4659      	mov	r1, fp
    1d5a:	4680      	mov	r8, r0
    1d5c:	4628      	mov	r0, r5
    1d5e:	f00e fc53 	bl	10608 <_Bfree>
    1d62:	46c3      	mov	fp, r8
    1d64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d66:	1b1a      	subs	r2, r3, r4
    1d68:	d004      	beq.n	1d74 <_dtoa_r+0x79c>
    1d6a:	4659      	mov	r1, fp
    1d6c:	4628      	mov	r0, r5
    1d6e:	f00b fd03 	bl	d778 <__pow5mult>
    1d72:	4683      	mov	fp, r0
    1d74:	2101      	movs	r1, #1
    1d76:	4628      	mov	r0, r5
    1d78:	f00e fce9 	bl	1074e <__i2b>
    1d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1d7e:	2b00      	cmp	r3, #0
    1d80:	4604      	mov	r4, r0
    1d82:	f340 8083 	ble.w	1e8c <_dtoa_r+0x8b4>
    1d86:	461a      	mov	r2, r3
    1d88:	4601      	mov	r1, r0
    1d8a:	4628      	mov	r0, r5
    1d8c:	f00b fcf4 	bl	d778 <__pow5mult>
    1d90:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1d92:	2b01      	cmp	r3, #1
    1d94:	4604      	mov	r4, r0
    1d96:	dd7c      	ble.n	1e92 <_dtoa_r+0x8ba>
    1d98:	f04f 0800 	mov.w	r8, #0
    1d9c:	6923      	ldr	r3, [r4, #16]
    1d9e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    1da2:	6918      	ldr	r0, [r3, #16]
    1da4:	f00e fc85 	bl	106b2 <__hi0bits>
    1da8:	f1c0 0020 	rsb	r0, r0, #32
    1dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1dae:	4418      	add	r0, r3
    1db0:	f010 001f 	ands.w	r0, r0, #31
    1db4:	f000 808e 	beq.w	1ed4 <_dtoa_r+0x8fc>
    1db8:	f1c0 0320 	rsb	r3, r0, #32
    1dbc:	2b04      	cmp	r3, #4
    1dbe:	f340 8087 	ble.w	1ed0 <_dtoa_r+0x8f8>
    1dc2:	f1c0 001c 	rsb	r0, r0, #28
    1dc6:	9b06      	ldr	r3, [sp, #24]
    1dc8:	4403      	add	r3, r0
    1dca:	9306      	str	r3, [sp, #24]
    1dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1dce:	4403      	add	r3, r0
    1dd0:	4407      	add	r7, r0
    1dd2:	9309      	str	r3, [sp, #36]	; 0x24
    1dd4:	9b06      	ldr	r3, [sp, #24]
    1dd6:	2b00      	cmp	r3, #0
    1dd8:	dd05      	ble.n	1de6 <_dtoa_r+0x80e>
    1dda:	4659      	mov	r1, fp
    1ddc:	461a      	mov	r2, r3
    1dde:	4628      	mov	r0, r5
    1de0:	f00e fd5a 	bl	10898 <__lshift>
    1de4:	4683      	mov	fp, r0
    1de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1de8:	2b00      	cmp	r3, #0
    1dea:	dd05      	ble.n	1df8 <_dtoa_r+0x820>
    1dec:	4621      	mov	r1, r4
    1dee:	461a      	mov	r2, r3
    1df0:	4628      	mov	r0, r5
    1df2:	f00e fd51 	bl	10898 <__lshift>
    1df6:	4604      	mov	r4, r0
    1df8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d06c      	beq.n	1ed8 <_dtoa_r+0x900>
    1dfe:	4621      	mov	r1, r4
    1e00:	4658      	mov	r0, fp
    1e02:	f00e fda8 	bl	10956 <__mcmp>
    1e06:	2800      	cmp	r0, #0
    1e08:	da66      	bge.n	1ed8 <_dtoa_r+0x900>
    1e0a:	2300      	movs	r3, #0
    1e0c:	4659      	mov	r1, fp
    1e0e:	220a      	movs	r2, #10
    1e10:	4628      	mov	r0, r5
    1e12:	f00e fc10 	bl	10636 <__multadd>
    1e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1e18:	f10a 3aff 	add.w	sl, sl, #4294967295
    1e1c:	4683      	mov	fp, r0
    1e1e:	2b00      	cmp	r3, #0
    1e20:	f000 818b 	beq.w	213a <_dtoa_r+0xb62>
    1e24:	4631      	mov	r1, r6
    1e26:	2300      	movs	r3, #0
    1e28:	220a      	movs	r2, #10
    1e2a:	4628      	mov	r0, r5
    1e2c:	f00e fc03 	bl	10636 <__multadd>
    1e30:	f1b9 0f00 	cmp.w	r9, #0
    1e34:	4606      	mov	r6, r0
    1e36:	f300 8091 	bgt.w	1f5c <_dtoa_r+0x984>
    1e3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e3c:	2b02      	cmp	r3, #2
    1e3e:	f340 808d 	ble.w	1f5c <_dtoa_r+0x984>
    1e42:	e051      	b.n	1ee8 <_dtoa_r+0x910>
    1e44:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1e46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    1e4a:	e756      	b.n	1cfa <_dtoa_r+0x722>
    1e4c:	9b08      	ldr	r3, [sp, #32]
    1e4e:	1e5c      	subs	r4, r3, #1
    1e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e52:	42a3      	cmp	r3, r4
    1e54:	bfbf      	itttt	lt
    1e56:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    1e58:	940a      	strlt	r4, [sp, #40]	; 0x28
    1e5a:	1ae2      	sublt	r2, r4, r3
    1e5c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    1e5e:	bfb6      	itet	lt
    1e60:	189b      	addlt	r3, r3, r2
    1e62:	1b1c      	subge	r4, r3, r4
    1e64:	930e      	strlt	r3, [sp, #56]	; 0x38
    1e66:	9b08      	ldr	r3, [sp, #32]
    1e68:	bfb8      	it	lt
    1e6a:	2400      	movlt	r4, #0
    1e6c:	2b00      	cmp	r3, #0
    1e6e:	bfb9      	ittee	lt
    1e70:	9b06      	ldrlt	r3, [sp, #24]
    1e72:	9a08      	ldrlt	r2, [sp, #32]
    1e74:	9f06      	ldrge	r7, [sp, #24]
    1e76:	9b08      	ldrge	r3, [sp, #32]
    1e78:	bfbc      	itt	lt
    1e7a:	1a9f      	sublt	r7, r3, r2
    1e7c:	2300      	movlt	r3, #0
    1e7e:	e73e      	b.n	1cfe <_dtoa_r+0x726>
    1e80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1e82:	9f06      	ldr	r7, [sp, #24]
    1e84:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1e86:	e745      	b.n	1d14 <_dtoa_r+0x73c>
    1e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1e8a:	e76e      	b.n	1d6a <_dtoa_r+0x792>
    1e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e8e:	2b01      	cmp	r3, #1
    1e90:	dc19      	bgt.n	1ec6 <_dtoa_r+0x8ee>
    1e92:	9b04      	ldr	r3, [sp, #16]
    1e94:	b9bb      	cbnz	r3, 1ec6 <_dtoa_r+0x8ee>
    1e96:	9b05      	ldr	r3, [sp, #20]
    1e98:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1e9c:	b99b      	cbnz	r3, 1ec6 <_dtoa_r+0x8ee>
    1e9e:	9b05      	ldr	r3, [sp, #20]
    1ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    1ea4:	0d1b      	lsrs	r3, r3, #20
    1ea6:	051b      	lsls	r3, r3, #20
    1ea8:	b183      	cbz	r3, 1ecc <_dtoa_r+0x8f4>
    1eaa:	9b06      	ldr	r3, [sp, #24]
    1eac:	3301      	adds	r3, #1
    1eae:	9306      	str	r3, [sp, #24]
    1eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1eb2:	3301      	adds	r3, #1
    1eb4:	9309      	str	r3, [sp, #36]	; 0x24
    1eb6:	f04f 0801 	mov.w	r8, #1
    1eba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	f47f af6d 	bne.w	1d9c <_dtoa_r+0x7c4>
    1ec2:	2001      	movs	r0, #1
    1ec4:	e772      	b.n	1dac <_dtoa_r+0x7d4>
    1ec6:	f04f 0800 	mov.w	r8, #0
    1eca:	e7f6      	b.n	1eba <_dtoa_r+0x8e2>
    1ecc:	4698      	mov	r8, r3
    1ece:	e7f4      	b.n	1eba <_dtoa_r+0x8e2>
    1ed0:	d080      	beq.n	1dd4 <_dtoa_r+0x7fc>
    1ed2:	4618      	mov	r0, r3
    1ed4:	301c      	adds	r0, #28
    1ed6:	e776      	b.n	1dc6 <_dtoa_r+0x7ee>
    1ed8:	9b08      	ldr	r3, [sp, #32]
    1eda:	2b00      	cmp	r3, #0
    1edc:	dc38      	bgt.n	1f50 <_dtoa_r+0x978>
    1ede:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1ee0:	2b02      	cmp	r3, #2
    1ee2:	dd35      	ble.n	1f50 <_dtoa_r+0x978>
    1ee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1ee8:	f1b9 0f00 	cmp.w	r9, #0
    1eec:	d10d      	bne.n	1f0a <_dtoa_r+0x932>
    1eee:	4621      	mov	r1, r4
    1ef0:	464b      	mov	r3, r9
    1ef2:	2205      	movs	r2, #5
    1ef4:	4628      	mov	r0, r5
    1ef6:	f00e fb9e 	bl	10636 <__multadd>
    1efa:	4601      	mov	r1, r0
    1efc:	4604      	mov	r4, r0
    1efe:	4658      	mov	r0, fp
    1f00:	f00e fd29 	bl	10956 <__mcmp>
    1f04:	2800      	cmp	r0, #0
    1f06:	f73f adbd 	bgt.w	1a84 <_dtoa_r+0x4ac>
    1f0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1f0c:	9f03      	ldr	r7, [sp, #12]
    1f0e:	ea6f 0a03 	mvn.w	sl, r3
    1f12:	f04f 0800 	mov.w	r8, #0
    1f16:	4621      	mov	r1, r4
    1f18:	4628      	mov	r0, r5
    1f1a:	f00e fb75 	bl	10608 <_Bfree>
    1f1e:	2e00      	cmp	r6, #0
    1f20:	f43f aeab 	beq.w	1c7a <_dtoa_r+0x6a2>
    1f24:	f1b8 0f00 	cmp.w	r8, #0
    1f28:	d005      	beq.n	1f36 <_dtoa_r+0x95e>
    1f2a:	45b0      	cmp	r8, r6
    1f2c:	d003      	beq.n	1f36 <_dtoa_r+0x95e>
    1f2e:	4641      	mov	r1, r8
    1f30:	4628      	mov	r0, r5
    1f32:	f00e fb69 	bl	10608 <_Bfree>
    1f36:	4631      	mov	r1, r6
    1f38:	4628      	mov	r0, r5
    1f3a:	f00e fb65 	bl	10608 <_Bfree>
    1f3e:	e69c      	b.n	1c7a <_dtoa_r+0x6a2>
    1f40:	2400      	movs	r4, #0
    1f42:	4626      	mov	r6, r4
    1f44:	e7e1      	b.n	1f0a <_dtoa_r+0x932>
    1f46:	46c2      	mov	sl, r8
    1f48:	4626      	mov	r6, r4
    1f4a:	e59b      	b.n	1a84 <_dtoa_r+0x4ac>
    1f4c:	40240000 	.word	0x40240000
    1f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f52:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1f56:	2b00      	cmp	r3, #0
    1f58:	f000 80f6 	beq.w	2148 <_dtoa_r+0xb70>
    1f5c:	2f00      	cmp	r7, #0
    1f5e:	dd05      	ble.n	1f6c <_dtoa_r+0x994>
    1f60:	4631      	mov	r1, r6
    1f62:	463a      	mov	r2, r7
    1f64:	4628      	mov	r0, r5
    1f66:	f00e fc97 	bl	10898 <__lshift>
    1f6a:	4606      	mov	r6, r0
    1f6c:	f1b8 0f00 	cmp.w	r8, #0
    1f70:	d055      	beq.n	201e <_dtoa_r+0xa46>
    1f72:	6871      	ldr	r1, [r6, #4]
    1f74:	4628      	mov	r0, r5
    1f76:	f00e fb13 	bl	105a0 <_Balloc>
    1f7a:	6932      	ldr	r2, [r6, #16]
    1f7c:	3202      	adds	r2, #2
    1f7e:	4607      	mov	r7, r0
    1f80:	0092      	lsls	r2, r2, #2
    1f82:	f106 010c 	add.w	r1, r6, #12
    1f86:	300c      	adds	r0, #12
    1f88:	f00e f85a 	bl	10040 <memcpy>
    1f8c:	2201      	movs	r2, #1
    1f8e:	4639      	mov	r1, r7
    1f90:	4628      	mov	r0, r5
    1f92:	f00e fc81 	bl	10898 <__lshift>
    1f96:	9b03      	ldr	r3, [sp, #12]
    1f98:	3301      	adds	r3, #1
    1f9a:	9308      	str	r3, [sp, #32]
    1f9c:	9b03      	ldr	r3, [sp, #12]
    1f9e:	444b      	add	r3, r9
    1fa0:	930a      	str	r3, [sp, #40]	; 0x28
    1fa2:	9b04      	ldr	r3, [sp, #16]
    1fa4:	f003 0301 	and.w	r3, r3, #1
    1fa8:	46b0      	mov	r8, r6
    1faa:	9309      	str	r3, [sp, #36]	; 0x24
    1fac:	4606      	mov	r6, r0
    1fae:	9b08      	ldr	r3, [sp, #32]
    1fb0:	4621      	mov	r1, r4
    1fb2:	3b01      	subs	r3, #1
    1fb4:	4658      	mov	r0, fp
    1fb6:	9304      	str	r3, [sp, #16]
    1fb8:	f00e fa0e 	bl	103d8 <quorem>
    1fbc:	4603      	mov	r3, r0
    1fbe:	3330      	adds	r3, #48	; 0x30
    1fc0:	9006      	str	r0, [sp, #24]
    1fc2:	4641      	mov	r1, r8
    1fc4:	4658      	mov	r0, fp
    1fc6:	930b      	str	r3, [sp, #44]	; 0x2c
    1fc8:	f00e fcc5 	bl	10956 <__mcmp>
    1fcc:	4632      	mov	r2, r6
    1fce:	4681      	mov	r9, r0
    1fd0:	4621      	mov	r1, r4
    1fd2:	4628      	mov	r0, r5
    1fd4:	f00e fcda 	bl	1098c <__mdiff>
    1fd8:	68c2      	ldr	r2, [r0, #12]
    1fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fdc:	4607      	mov	r7, r0
    1fde:	bb02      	cbnz	r2, 2022 <_dtoa_r+0xa4a>
    1fe0:	4601      	mov	r1, r0
    1fe2:	4658      	mov	r0, fp
    1fe4:	f00e fcb7 	bl	10956 <__mcmp>
    1fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fea:	4602      	mov	r2, r0
    1fec:	4639      	mov	r1, r7
    1fee:	4628      	mov	r0, r5
    1ff0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    1ff4:	f00e fb08 	bl	10608 <_Bfree>
    1ff8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1ffa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1ffc:	9f08      	ldr	r7, [sp, #32]
    1ffe:	ea43 0102 	orr.w	r1, r3, r2
    2002:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2004:	430b      	orrs	r3, r1
    2006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2008:	d10d      	bne.n	2026 <_dtoa_r+0xa4e>
    200a:	2b39      	cmp	r3, #57	; 0x39
    200c:	d029      	beq.n	2062 <_dtoa_r+0xa8a>
    200e:	f1b9 0f00 	cmp.w	r9, #0
    2012:	dd01      	ble.n	2018 <_dtoa_r+0xa40>
    2014:	9b06      	ldr	r3, [sp, #24]
    2016:	3331      	adds	r3, #49	; 0x31
    2018:	9a04      	ldr	r2, [sp, #16]
    201a:	7013      	strb	r3, [r2, #0]
    201c:	e77b      	b.n	1f16 <_dtoa_r+0x93e>
    201e:	4630      	mov	r0, r6
    2020:	e7b9      	b.n	1f96 <_dtoa_r+0x9be>
    2022:	2201      	movs	r2, #1
    2024:	e7e2      	b.n	1fec <_dtoa_r+0xa14>
    2026:	f1b9 0f00 	cmp.w	r9, #0
    202a:	db06      	blt.n	203a <_dtoa_r+0xa62>
    202c:	9922      	ldr	r1, [sp, #136]	; 0x88
    202e:	ea41 0909 	orr.w	r9, r1, r9
    2032:	9909      	ldr	r1, [sp, #36]	; 0x24
    2034:	ea59 0101 	orrs.w	r1, r9, r1
    2038:	d120      	bne.n	207c <_dtoa_r+0xaa4>
    203a:	2a00      	cmp	r2, #0
    203c:	ddec      	ble.n	2018 <_dtoa_r+0xa40>
    203e:	4659      	mov	r1, fp
    2040:	2201      	movs	r2, #1
    2042:	4628      	mov	r0, r5
    2044:	9308      	str	r3, [sp, #32]
    2046:	f00e fc27 	bl	10898 <__lshift>
    204a:	4621      	mov	r1, r4
    204c:	4683      	mov	fp, r0
    204e:	f00e fc82 	bl	10956 <__mcmp>
    2052:	2800      	cmp	r0, #0
    2054:	9b08      	ldr	r3, [sp, #32]
    2056:	dc02      	bgt.n	205e <_dtoa_r+0xa86>
    2058:	d1de      	bne.n	2018 <_dtoa_r+0xa40>
    205a:	07da      	lsls	r2, r3, #31
    205c:	d5dc      	bpl.n	2018 <_dtoa_r+0xa40>
    205e:	2b39      	cmp	r3, #57	; 0x39
    2060:	d1d8      	bne.n	2014 <_dtoa_r+0xa3c>
    2062:	9a04      	ldr	r2, [sp, #16]
    2064:	2339      	movs	r3, #57	; 0x39
    2066:	7013      	strb	r3, [r2, #0]
    2068:	463b      	mov	r3, r7
    206a:	461f      	mov	r7, r3
    206c:	3b01      	subs	r3, #1
    206e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    2072:	2a39      	cmp	r2, #57	; 0x39
    2074:	d050      	beq.n	2118 <_dtoa_r+0xb40>
    2076:	3201      	adds	r2, #1
    2078:	701a      	strb	r2, [r3, #0]
    207a:	e74c      	b.n	1f16 <_dtoa_r+0x93e>
    207c:	2a00      	cmp	r2, #0
    207e:	dd03      	ble.n	2088 <_dtoa_r+0xab0>
    2080:	2b39      	cmp	r3, #57	; 0x39
    2082:	d0ee      	beq.n	2062 <_dtoa_r+0xa8a>
    2084:	3301      	adds	r3, #1
    2086:	e7c7      	b.n	2018 <_dtoa_r+0xa40>
    2088:	9a08      	ldr	r2, [sp, #32]
    208a:	990a      	ldr	r1, [sp, #40]	; 0x28
    208c:	f802 3c01 	strb.w	r3, [r2, #-1]
    2090:	428a      	cmp	r2, r1
    2092:	d02a      	beq.n	20ea <_dtoa_r+0xb12>
    2094:	4659      	mov	r1, fp
    2096:	2300      	movs	r3, #0
    2098:	220a      	movs	r2, #10
    209a:	4628      	mov	r0, r5
    209c:	f00e facb 	bl	10636 <__multadd>
    20a0:	45b0      	cmp	r8, r6
    20a2:	4683      	mov	fp, r0
    20a4:	f04f 0300 	mov.w	r3, #0
    20a8:	f04f 020a 	mov.w	r2, #10
    20ac:	4641      	mov	r1, r8
    20ae:	4628      	mov	r0, r5
    20b0:	d107      	bne.n	20c2 <_dtoa_r+0xaea>
    20b2:	f00e fac0 	bl	10636 <__multadd>
    20b6:	4680      	mov	r8, r0
    20b8:	4606      	mov	r6, r0
    20ba:	9b08      	ldr	r3, [sp, #32]
    20bc:	3301      	adds	r3, #1
    20be:	9308      	str	r3, [sp, #32]
    20c0:	e775      	b.n	1fae <_dtoa_r+0x9d6>
    20c2:	f00e fab8 	bl	10636 <__multadd>
    20c6:	4631      	mov	r1, r6
    20c8:	4680      	mov	r8, r0
    20ca:	2300      	movs	r3, #0
    20cc:	220a      	movs	r2, #10
    20ce:	4628      	mov	r0, r5
    20d0:	f00e fab1 	bl	10636 <__multadd>
    20d4:	4606      	mov	r6, r0
    20d6:	e7f0      	b.n	20ba <_dtoa_r+0xae2>
    20d8:	f1b9 0f00 	cmp.w	r9, #0
    20dc:	9a03      	ldr	r2, [sp, #12]
    20de:	bfcc      	ite	gt
    20e0:	464f      	movgt	r7, r9
    20e2:	2701      	movle	r7, #1
    20e4:	4417      	add	r7, r2
    20e6:	f04f 0800 	mov.w	r8, #0
    20ea:	4659      	mov	r1, fp
    20ec:	2201      	movs	r2, #1
    20ee:	4628      	mov	r0, r5
    20f0:	9308      	str	r3, [sp, #32]
    20f2:	f00e fbd1 	bl	10898 <__lshift>
    20f6:	4621      	mov	r1, r4
    20f8:	4683      	mov	fp, r0
    20fa:	f00e fc2c 	bl	10956 <__mcmp>
    20fe:	2800      	cmp	r0, #0
    2100:	dcb2      	bgt.n	2068 <_dtoa_r+0xa90>
    2102:	d102      	bne.n	210a <_dtoa_r+0xb32>
    2104:	9b08      	ldr	r3, [sp, #32]
    2106:	07db      	lsls	r3, r3, #31
    2108:	d4ae      	bmi.n	2068 <_dtoa_r+0xa90>
    210a:	463b      	mov	r3, r7
    210c:	461f      	mov	r7, r3
    210e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    2112:	2a30      	cmp	r2, #48	; 0x30
    2114:	d0fa      	beq.n	210c <_dtoa_r+0xb34>
    2116:	e6fe      	b.n	1f16 <_dtoa_r+0x93e>
    2118:	9a03      	ldr	r2, [sp, #12]
    211a:	429a      	cmp	r2, r3
    211c:	d1a5      	bne.n	206a <_dtoa_r+0xa92>
    211e:	f10a 0a01 	add.w	sl, sl, #1
    2122:	2331      	movs	r3, #49	; 0x31
    2124:	e779      	b.n	201a <_dtoa_r+0xa42>
    2126:	4b13      	ldr	r3, [pc, #76]	; (2174 <_dtoa_r+0xb9c>)
    2128:	f7ff babb 	b.w	16a2 <_dtoa_r+0xca>
    212c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    212e:	2b00      	cmp	r3, #0
    2130:	f47f aa93 	bne.w	165a <_dtoa_r+0x82>
    2134:	4b10      	ldr	r3, [pc, #64]	; (2178 <_dtoa_r+0xba0>)
    2136:	f7ff bab4 	b.w	16a2 <_dtoa_r+0xca>
    213a:	f1b9 0f00 	cmp.w	r9, #0
    213e:	dc03      	bgt.n	2148 <_dtoa_r+0xb70>
    2140:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2142:	2b02      	cmp	r3, #2
    2144:	f73f aed0 	bgt.w	1ee8 <_dtoa_r+0x910>
    2148:	9f03      	ldr	r7, [sp, #12]
    214a:	4621      	mov	r1, r4
    214c:	4658      	mov	r0, fp
    214e:	f00e f943 	bl	103d8 <quorem>
    2152:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2156:	f807 3b01 	strb.w	r3, [r7], #1
    215a:	9a03      	ldr	r2, [sp, #12]
    215c:	1aba      	subs	r2, r7, r2
    215e:	4591      	cmp	r9, r2
    2160:	ddba      	ble.n	20d8 <_dtoa_r+0xb00>
    2162:	4659      	mov	r1, fp
    2164:	2300      	movs	r3, #0
    2166:	220a      	movs	r2, #10
    2168:	4628      	mov	r0, r5
    216a:	f00e fa64 	bl	10636 <__multadd>
    216e:	4683      	mov	fp, r0
    2170:	e7eb      	b.n	214a <_dtoa_r+0xb72>
    2172:	bf00      	nop
    2174:	000579da 	.word	0x000579da
    2178:	000579fe 	.word	0x000579fe

0000217c <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    217c:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    217e:	2825      	cmp	r0, #37	; 0x25
    2180:	d00c      	beq.n	219c <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    2182:	4b0c      	ldr	r3, [pc, #48]	; (21b4 <_Z18ee_serial_callbackc+0x38>)
    2184:	681a      	ldr	r2, [r3, #0]
    2186:	490c      	ldr	r1, [pc, #48]	; (21b8 <_Z18ee_serial_callbackc+0x3c>)
    2188:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    218a:	681b      	ldr	r3, [r3, #0]
    218c:	2b4f      	cmp	r3, #79	; 0x4f
    218e:	d80e      	bhi.n	21ae <_Z18ee_serial_callbackc+0x32>
    2190:	4b08      	ldr	r3, [pc, #32]	; (21b4 <_Z18ee_serial_callbackc+0x38>)
    2192:	681b      	ldr	r3, [r3, #0]
    2194:	3301      	adds	r3, #1
    2196:	4a07      	ldr	r2, [pc, #28]	; (21b4 <_Z18ee_serial_callbackc+0x38>)
    2198:	6013      	str	r3, [r2, #0]
  }
}
    219a:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    219c:	4c05      	ldr	r4, [pc, #20]	; (21b4 <_Z18ee_serial_callbackc+0x38>)
    219e:	6823      	ldr	r3, [r4, #0]
    21a0:	4805      	ldr	r0, [pc, #20]	; (21b8 <_Z18ee_serial_callbackc+0x3c>)
    21a2:	2500      	movs	r5, #0
    21a4:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    21a6:	f00b fc26 	bl	d9f6 <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    21aa:	6025      	str	r5, [r4, #0]
    21ac:	e7f5      	b.n	219a <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    21ae:	2350      	movs	r3, #80	; 0x50
    21b0:	e7f1      	b.n	2196 <_Z18ee_serial_callbackc+0x1a>
    21b2:	bf00      	nop
    21b4:	20000554 	.word	0x20000554
    21b8:	20000500 	.word	0x20000500

000021bc <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    21bc:	b508      	push	{r3, lr}
  th_serialport_initialize();
    21be:	f00b fc34 	bl	da2a <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    21c2:	f000 fb01 	bl	27c8 <_Z23th_timestamp_initializev>
  th_final_initialize();
    21c6:	f000 fb09 	bl	27dc <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    21ca:	4805      	ldr	r0, [pc, #20]	; (21e0 <_Z23ee_benchmark_initializev+0x24>)
    21cc:	f00b fc1f 	bl	da0e <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    21d0:	4b04      	ldr	r3, [pc, #16]	; (21e4 <_Z23ee_benchmark_initializev+0x28>)
    21d2:	2201      	movs	r2, #1
    21d4:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    21d6:	4804      	ldr	r0, [pc, #16]	; (21e8 <_Z23ee_benchmark_initializev+0x2c>)
    21d8:	f00b fc19 	bl	da0e <_Z9th_printfPKcz>
  
}
    21dc:	bd08      	pop	{r3, pc}
    21de:	bf00      	nop
    21e0:	00011048 	.word	0x00011048
    21e4:	2001bb44 	.word	0x2001bb44
    21e8:	00011058 	.word	0x00011058

000021ec <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    21ec:	b570      	push	{r4, r5, r6, lr}
    21ee:	4604      	mov	r4, r0
    21f0:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    21f2:	f000 fa59 	bl	26a8 <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    21f6:	4629      	mov	r1, r5
    21f8:	4811      	ldr	r0, [pc, #68]	; (2240 <_Z8ee_inferjj+0x54>)
    21fa:	f00b fc08 	bl	da0e <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    21fe:	1e6e      	subs	r6, r5, #1
    2200:	b11d      	cbz	r5, 220a <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    2202:	f000 fa3d 	bl	2680 <_Z8th_inferv>
  while (n_warmup-- > 0) {
    2206:	4635      	mov	r5, r6
    2208:	e7f9      	b.n	21fe <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    220a:	480e      	ldr	r0, [pc, #56]	; (2244 <_Z8ee_inferjj+0x58>)
    220c:	f00b fbff 	bl	da0e <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    2210:	4621      	mov	r1, r4
    2212:	480d      	ldr	r0, [pc, #52]	; (2248 <_Z8ee_inferjj+0x5c>)
    2214:	f00b fbfb 	bl	da0e <_Z9th_printfPKcz>
  th_timestamp();
    2218:	f000 faa2 	bl	2760 <_Z12th_timestampv>
  th_pre();
    221c:	f00b fbe9 	bl	d9f2 <_Z6th_prev>
  while (n-- > 0) {
    2220:	1e65      	subs	r5, r4, #1
    2222:	b11c      	cbz	r4, 222c <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    2224:	f000 fa2c 	bl	2680 <_Z8th_inferv>
  while (n-- > 0) {
    2228:	462c      	mov	r4, r5
    222a:	e7f9      	b.n	2220 <_Z8ee_inferjj+0x34>
  }
  th_post();
    222c:	f00b fbe2 	bl	d9f4 <_Z7th_postv>
  th_timestamp();
    2230:	f000 fa96 	bl	2760 <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    2234:	4805      	ldr	r0, [pc, #20]	; (224c <_Z8ee_inferjj+0x60>)
    2236:	f00b fbea 	bl	da0e <_Z9th_printfPKcz>
  th_results();
    223a:	f000 fa7f 	bl	273c <_Z10th_resultsv>
}
    223e:	bd70      	pop	{r4, r5, r6, pc}
    2240:	00011064 	.word	0x00011064
    2244:	00011078 	.word	0x00011078
    2248:	00011088 	.word	0x00011088
    224c:	0001109c 	.word	0x0001109c

00002250 <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    2250:	b570      	push	{r4, r5, r6, lr}
    2252:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    2254:	2250      	movs	r2, #80	; 0x50
    2256:	4951      	ldr	r1, [pc, #324]	; (239c <_Z15ee_buffer_parsePc+0x14c>)
    2258:	f00e f864 	bl	10324 <strncmp>
    225c:	b110      	cbz	r0, 2264 <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    225e:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    2260:	b002      	add	sp, #8
    2262:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    2264:	494e      	ldr	r1, [pc, #312]	; (23a0 <_Z15ee_buffer_parsePc+0x150>)
    2266:	f00a ff31 	bl	d0cc <strtok>
  if (p_next == NULL) {
    226a:	4605      	mov	r5, r0
    226c:	b1d8      	cbz	r0, 22a6 <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    226e:	2250      	movs	r2, #80	; 0x50
    2270:	494c      	ldr	r1, [pc, #304]	; (23a4 <_Z15ee_buffer_parsePc+0x154>)
    2272:	f00e f857 	bl	10324 <strncmp>
    2276:	bb50      	cbnz	r0, 22ce <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2278:	4949      	ldr	r1, [pc, #292]	; (23a0 <_Z15ee_buffer_parsePc+0x150>)
    227a:	f00a ff27 	bl	d0cc <strtok>
    if (p_next == NULL) {
    227e:	b1b8      	cbz	r0, 22b0 <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    2280:	f00d feda 	bl	10038 <atoi>
    2284:	4601      	mov	r1, r0
    2286:	4b48      	ldr	r3, [pc, #288]	; (23a8 <_Z15ee_buffer_parsePc+0x158>)
    2288:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    228a:	b1b0      	cbz	r0, 22ba <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    228c:	4b47      	ldr	r3, [pc, #284]	; (23ac <_Z15ee_buffer_parsePc+0x15c>)
    228e:	2200      	movs	r2, #0
    2290:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    2292:	f5b0 3fc8 	cmp.w	r0, #102400	; 0x19000
    2296:	d915      	bls.n	22c4 <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    2298:	f44f 32c8 	mov.w	r2, #102400	; 0x19000
    229c:	4844      	ldr	r0, [pc, #272]	; (23b0 <_Z15ee_buffer_parsePc+0x160>)
    229e:	f00b fbb6 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22a2:	2000      	movs	r0, #0
    22a4:	e7dc      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    22a6:	4843      	ldr	r0, [pc, #268]	; (23b4 <_Z15ee_buffer_parsePc+0x164>)
    22a8:	f00b fbb1 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22ac:	2000      	movs	r0, #0
    22ae:	e7d7      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    22b0:	4841      	ldr	r0, [pc, #260]	; (23b8 <_Z15ee_buffer_parsePc+0x168>)
    22b2:	f00b fbac 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22b6:	2000      	movs	r0, #0
    22b8:	e7d2      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    22ba:	4840      	ldr	r0, [pc, #256]	; (23bc <_Z15ee_buffer_parsePc+0x16c>)
    22bc:	f00b fba7 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22c0:	2000      	movs	r0, #0
    22c2:	e7cd      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    22c4:	483e      	ldr	r0, [pc, #248]	; (23c0 <_Z15ee_buffer_parsePc+0x170>)
    22c6:	f00b fba2 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22ca:	2000      	movs	r0, #0
    22cc:	e7c8      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    22ce:	2250      	movs	r2, #80	; 0x50
    22d0:	493c      	ldr	r1, [pc, #240]	; (23c4 <_Z15ee_buffer_parsePc+0x174>)
    22d2:	4628      	mov	r0, r5
    22d4:	f00e f826 	bl	10324 <strncmp>
    22d8:	bb60      	cbnz	r0, 2334 <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    22da:	2400      	movs	r4, #0
    22dc:	e012      	b.n	2304 <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    22de:	483a      	ldr	r0, [pc, #232]	; (23c8 <_Z15ee_buffer_parsePc+0x178>)
    22e0:	f00b fb95 	bl	da0e <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    22e4:	4b39      	ldr	r3, [pc, #228]	; (23cc <_Z15ee_buffer_parsePc+0x17c>)
    22e6:	5d19      	ldrb	r1, [r3, r4]
    22e8:	4839      	ldr	r0, [pc, #228]	; (23d0 <_Z15ee_buffer_parsePc+0x180>)
    22ea:	f00b fb90 	bl	da0e <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    22ee:	3401      	adds	r4, #1
    22f0:	f014 0f07 	tst.w	r4, #7
    22f4:	d003      	beq.n	22fe <_Z15ee_buffer_parsePc+0xae>
    22f6:	4b2c      	ldr	r3, [pc, #176]	; (23a8 <_Z15ee_buffer_parsePc+0x158>)
    22f8:	681b      	ldr	r3, [r3, #0]
    22fa:	429c      	cmp	r4, r3
    22fc:	d10c      	bne.n	2318 <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    22fe:	4835      	ldr	r0, [pc, #212]	; (23d4 <_Z15ee_buffer_parsePc+0x184>)
    2300:	f00b fb85 	bl	da0e <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    2304:	4b28      	ldr	r3, [pc, #160]	; (23a8 <_Z15ee_buffer_parsePc+0x158>)
    2306:	681b      	ldr	r3, [r3, #0]
    2308:	42a3      	cmp	r3, r4
    230a:	d909      	bls.n	2320 <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    230c:	f014 0f07 	tst.w	r4, #7
    2310:	d0e5      	beq.n	22de <_Z15ee_buffer_parsePc+0x8e>
    2312:	2c00      	cmp	r4, #0
    2314:	d1e6      	bne.n	22e4 <_Z15ee_buffer_parsePc+0x94>
    2316:	e7e2      	b.n	22de <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    2318:	482f      	ldr	r0, [pc, #188]	; (23d8 <_Z15ee_buffer_parsePc+0x188>)
    231a:	f00b fb78 	bl	da0e <_Z9th_printfPKcz>
    231e:	e7f1      	b.n	2304 <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    2320:	f014 0f07 	tst.w	r4, #7
    2324:	d101      	bne.n	232a <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    2326:	2000      	movs	r0, #0
    2328:	e79a      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    232a:	482a      	ldr	r0, [pc, #168]	; (23d4 <_Z15ee_buffer_parsePc+0x184>)
    232c:	f00b fb6f 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2330:	2000      	movs	r0, #0
    2332:	e795      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    2334:	2150      	movs	r1, #80	; 0x50
    2336:	4628      	mov	r0, r5
    2338:	f00b fb61 	bl	d9fe <_Z10th_strnlenPKcj>
    233c:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    233e:	f010 0401 	ands.w	r4, r0, #1
    2342:	d11f      	bne.n	2384 <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    2344:	2300      	movs	r3, #0
    2346:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    234a:	42b4      	cmp	r4, r6
    234c:	d224      	bcs.n	2398 <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    234e:	1c63      	adds	r3, r4, #1
    2350:	5d2a      	ldrb	r2, [r5, r4]
    2352:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    2356:	5ceb      	ldrb	r3, [r5, r3]
    2358:	3402      	adds	r4, #2
    235a:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    235e:	a801      	add	r0, sp, #4
    2360:	f00b fac0 	bl	d8e4 <_Z9ee_hexdecPc>
      if (res < 0) {
    2364:	2800      	cmp	r0, #0
    2366:	db11      	blt.n	238c <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    2368:	4a10      	ldr	r2, [pc, #64]	; (23ac <_Z15ee_buffer_parsePc+0x15c>)
    236a:	6813      	ldr	r3, [r2, #0]
    236c:	4917      	ldr	r1, [pc, #92]	; (23cc <_Z15ee_buffer_parsePc+0x17c>)
    236e:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    2370:	3301      	adds	r3, #1
    2372:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    2374:	4a0c      	ldr	r2, [pc, #48]	; (23a8 <_Z15ee_buffer_parsePc+0x158>)
    2376:	6812      	ldr	r2, [r2, #0]
    2378:	4293      	cmp	r3, r2
    237a:	d1e6      	bne.n	234a <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    237c:	4817      	ldr	r0, [pc, #92]	; (23dc <_Z15ee_buffer_parsePc+0x18c>)
    237e:	f00b fb46 	bl	da0e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    2382:	e007      	b.n	2394 <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    2384:	4816      	ldr	r0, [pc, #88]	; (23e0 <_Z15ee_buffer_parsePc+0x190>)
    2386:	f00b fb42 	bl	da0e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    238a:	e003      	b.n	2394 <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    238c:	a901      	add	r1, sp, #4
    238e:	4815      	ldr	r0, [pc, #84]	; (23e4 <_Z15ee_buffer_parsePc+0x194>)
    2390:	f00b fb3d 	bl	da0e <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2394:	2000      	movs	r0, #0
    2396:	e763      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    2398:	2000      	movs	r0, #0
    239a:	e761      	b.n	2260 <_Z15ee_buffer_parsePc+0x10>
    239c:	000110ac 	.word	0x000110ac
    23a0:	000110b0 	.word	0x000110b0
    23a4:	000110e0 	.word	0x000110e0
    23a8:	200004fc 	.word	0x200004fc
    23ac:	200004f8 	.word	0x200004f8
    23b0:	00011144 	.word	0x00011144
    23b4:	000110b4 	.word	0x000110b4
    23b8:	000110e8 	.word	0x000110e8
    23bc:	00011118 	.word	0x00011118
    23c0:	00011174 	.word	0x00011174
    23c4:	00011190 	.word	0x00011190
    23c8:	00011198 	.word	0x00011198
    23cc:	20000558 	.word	0x20000558
    23d0:	000111a4 	.word	0x000111a4
    23d4:	000577e8 	.word	0x000577e8
    23d8:	000111a0 	.word	0x000111a0
    23dc:	000111f4 	.word	0x000111f4
    23e0:	000111ac 	.word	0x000111ac
    23e4:	000111d4 	.word	0x000111d4

000023e8 <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    23e8:	b510      	push	{r4, lr}
    23ea:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    23ec:	2250      	movs	r2, #80	; 0x50
    23ee:	493b      	ldr	r1, [pc, #236]	; (24dc <_Z16ee_profile_parsePc+0xf4>)
    23f0:	f00d ff98 	bl	10324 <strncmp>
    23f4:	b948      	cbnz	r0, 240a <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    23f6:	493a      	ldr	r1, [pc, #232]	; (24e0 <_Z16ee_profile_parsePc+0xf8>)
    23f8:	483a      	ldr	r0, [pc, #232]	; (24e4 <_Z16ee_profile_parsePc+0xfc>)
    23fa:	f00b fb08 	bl	da0e <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    23fe:	493a      	ldr	r1, [pc, #232]	; (24e8 <_Z16ee_profile_parsePc+0x100>)
    2400:	483a      	ldr	r0, [pc, #232]	; (24ec <_Z16ee_profile_parsePc+0x104>)
    2402:	f00b fb04 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2406:	2000      	movs	r0, #0
}
    2408:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    240a:	2250      	movs	r2, #80	; 0x50
    240c:	4938      	ldr	r1, [pc, #224]	; (24f0 <_Z16ee_profile_parsePc+0x108>)
    240e:	4620      	mov	r0, r4
    2410:	f00d ff88 	bl	10324 <strncmp>
    2414:	bb30      	cbnz	r0, 2464 <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    2416:	4932      	ldr	r1, [pc, #200]	; (24e0 <_Z16ee_profile_parsePc+0xf8>)
    2418:	4836      	ldr	r0, [pc, #216]	; (24f4 <_Z16ee_profile_parsePc+0x10c>)
    241a:	f00b faf8 	bl	da0e <_Z9th_printfPKcz>
    th_printf("\r\n");
    241e:	4836      	ldr	r0, [pc, #216]	; (24f8 <_Z16ee_profile_parsePc+0x110>)
    2420:	f00b faf5 	bl	da0e <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    2424:	4835      	ldr	r0, [pc, #212]	; (24fc <_Z16ee_profile_parsePc+0x114>)
    2426:	f00b faf2 	bl	da0e <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    242a:	4835      	ldr	r0, [pc, #212]	; (2500 <_Z16ee_profile_parsePc+0x118>)
    242c:	f00b faef 	bl	da0e <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    2430:	4834      	ldr	r0, [pc, #208]	; (2504 <_Z16ee_profile_parsePc+0x11c>)
    2432:	f00b faec 	bl	da0e <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    2436:	4834      	ldr	r0, [pc, #208]	; (2508 <_Z16ee_profile_parsePc+0x120>)
    2438:	f00b fae9 	bl	da0e <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    243c:	4833      	ldr	r0, [pc, #204]	; (250c <_Z16ee_profile_parsePc+0x124>)
    243e:	f00b fae6 	bl	da0e <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    2442:	4833      	ldr	r0, [pc, #204]	; (2510 <_Z16ee_profile_parsePc+0x128>)
    2444:	f00b fae3 	bl	da0e <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    2448:	4832      	ldr	r0, [pc, #200]	; (2514 <_Z16ee_profile_parsePc+0x12c>)
    244a:	f00b fae0 	bl	da0e <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    244e:	4832      	ldr	r0, [pc, #200]	; (2518 <_Z16ee_profile_parsePc+0x130>)
    2450:	f00b fadd 	bl	da0e <_Z9th_printfPKcz>
    th_printf(
    2454:	4831      	ldr	r0, [pc, #196]	; (251c <_Z16ee_profile_parsePc+0x134>)
    2456:	f00b fada 	bl	da0e <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    245a:	4831      	ldr	r0, [pc, #196]	; (2520 <_Z16ee_profile_parsePc+0x138>)
    245c:	f00b fad7 	bl	da0e <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2460:	2000      	movs	r0, #0
    2462:	e7d1      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    2464:	4620      	mov	r0, r4
    2466:	f7ff fef3 	bl	2250 <_Z15ee_buffer_parsePc>
    246a:	2800      	cmp	r0, #0
    246c:	d0cc      	beq.n	2408 <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    246e:	2250      	movs	r2, #80	; 0x50
    2470:	492c      	ldr	r1, [pc, #176]	; (2524 <_Z16ee_profile_parsePc+0x13c>)
    2472:	4620      	mov	r0, r4
    2474:	f00d ff56 	bl	10324 <strncmp>
    2478:	bb18      	cbnz	r0, 24c2 <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    247a:	492b      	ldr	r1, [pc, #172]	; (2528 <_Z16ee_profile_parsePc+0x140>)
    247c:	f00a fe26 	bl	d0cc <strtok>
    if (p_next) {
    2480:	b1b0      	cbz	r0, 24b0 <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    2482:	f00d fdd9 	bl	10038 <atoi>
      if (i <= 0) {
    2486:	1e04      	subs	r4, r0, #0
    2488:	dd0d      	ble.n	24a6 <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    248a:	4927      	ldr	r1, [pc, #156]	; (2528 <_Z16ee_profile_parsePc+0x140>)
    248c:	2000      	movs	r0, #0
    248e:	f00a fe1d 	bl	d0cc <strtok>
      if (p_next) {
    2492:	b1a0      	cbz	r0, 24be <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    2494:	f00d fdd0 	bl	10038 <atoi>
        if (i < 0) {
    2498:	1e01      	subs	r1, r0, #0
    249a:	da0b      	bge.n	24b4 <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    249c:	4823      	ldr	r0, [pc, #140]	; (252c <_Z16ee_profile_parsePc+0x144>)
    249e:	f00b fab6 	bl	da0e <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    24a2:	2000      	movs	r0, #0
    24a4:	e7b0      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    24a6:	4822      	ldr	r0, [pc, #136]	; (2530 <_Z16ee_profile_parsePc+0x148>)
    24a8:	f00b fab1 	bl	da0e <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    24ac:	2000      	movs	r0, #0
    24ae:	e7ab      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    24b0:	210a      	movs	r1, #10
    size_t n = 1;
    24b2:	2401      	movs	r4, #1
    ee_infer(n, w);
    24b4:	4620      	mov	r0, r4
    24b6:	f7ff fe99 	bl	21ec <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    24ba:	2000      	movs	r0, #0
    24bc:	e7a4      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    24be:	210a      	movs	r1, #10
    24c0:	e7f8      	b.n	24b4 <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    24c2:	2250      	movs	r2, #80	; 0x50
    24c4:	491b      	ldr	r1, [pc, #108]	; (2534 <_Z16ee_profile_parsePc+0x14c>)
    24c6:	4620      	mov	r0, r4
    24c8:	f00d ff2c 	bl	10324 <strncmp>
    24cc:	b108      	cbz	r0, 24d2 <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    24ce:	2001      	movs	r0, #1
    24d0:	e79a      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
    th_results();
    24d2:	f000 f933 	bl	273c <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    24d6:	2000      	movs	r0, #0
    24d8:	e796      	b.n	2408 <_Z16ee_profile_parsePc+0x20>
    24da:	bf00      	nop
    24dc:	00011204 	.word	0x00011204
    24e0:	0001120c 	.word	0x0001120c
    24e4:	00011230 	.word	0x00011230
    24e8:	00011244 	.word	0x00011244
    24ec:	0001124c 	.word	0x0001124c
    24f0:	0001125c 	.word	0x0001125c
    24f4:	00011264 	.word	0x00011264
    24f8:	000577e8 	.word	0x000577e8
    24fc:	0001126c 	.word	0x0001126c
    2500:	00011294 	.word	0x00011294
    2504:	000112c4 	.word	0x000112c4
    2508:	000112ec 	.word	0x000112ec
    250c:	00011320 	.word	0x00011320
    2510:	00011358 	.word	0x00011358
    2514:	00011390 	.word	0x00011390
    2518:	000113ac 	.word	0x000113ac
    251c:	000113dc 	.word	0x000113dc
    2520:	00011424 	.word	0x00011424
    2524:	00011454 	.word	0x00011454
    2528:	000110b0 	.word	0x000110b0
    252c:	00011484 	.word	0x00011484
    2530:	0001145c 	.word	0x0001145c
    2534:	000114a8 	.word	0x000114a8

00002538 <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    2538:	4b14      	ldr	r3, [pc, #80]	; (258c <_Z33ee_serial_command_parser_callbackPc+0x54>)
    253a:	781b      	ldrb	r3, [r3, #0]
    253c:	b903      	cbnz	r3, 2540 <_Z33ee_serial_command_parser_callbackPc+0x8>
    253e:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    2540:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    2542:	4913      	ldr	r1, [pc, #76]	; (2590 <_Z33ee_serial_command_parser_callbackPc+0x58>)
    2544:	f00a fdc2 	bl	d0cc <strtok>
    2548:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    254a:	2250      	movs	r2, #80	; 0x50
    254c:	4911      	ldr	r1, [pc, #68]	; (2594 <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    254e:	f00d fee9 	bl	10324 <strncmp>
    2552:	b940      	cbnz	r0, 2566 <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    2554:	4a10      	ldr	r2, [pc, #64]	; (2598 <_Z33ee_serial_command_parser_callbackPc+0x60>)
    2556:	4911      	ldr	r1, [pc, #68]	; (259c <_Z33ee_serial_command_parser_callbackPc+0x64>)
    2558:	4811      	ldr	r0, [pc, #68]	; (25a0 <_Z33ee_serial_command_parser_callbackPc+0x68>)
    255a:	f00b fa58 	bl	da0e <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    255e:	4811      	ldr	r0, [pc, #68]	; (25a4 <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    2560:	f00b fa55 	bl	da0e <_Z9th_printfPKcz>
}
    2564:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    2566:	2250      	movs	r2, #80	; 0x50
    2568:	490f      	ldr	r1, [pc, #60]	; (25a8 <_Z33ee_serial_command_parser_callbackPc+0x70>)
    256a:	4620      	mov	r0, r4
    256c:	f00d feda 	bl	10324 <strncmp>
    2570:	b910      	cbnz	r0, 2578 <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    2572:	f000 f8f5 	bl	2760 <_Z12th_timestampv>
    2576:	e7f2      	b.n	255e <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    2578:	4620      	mov	r0, r4
    257a:	f7ff ff35 	bl	23e8 <_Z16ee_profile_parsePc>
    257e:	2800      	cmp	r0, #0
    2580:	d0ed      	beq.n	255e <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    2582:	4621      	mov	r1, r4
    2584:	4809      	ldr	r0, [pc, #36]	; (25ac <_Z33ee_serial_command_parser_callbackPc+0x74>)
    2586:	f00b fa42 	bl	da0e <_Z9th_printfPKcz>
    258a:	e7e8      	b.n	255e <_Z33ee_serial_command_parser_callbackPc+0x26>
    258c:	2001bb44 	.word	0x2001bb44
    2590:	000110b0 	.word	0x000110b0
    2594:	000114b0 	.word	0x000114b0
    2598:	000114b8 	.word	0x000114b8
    259c:	000114c4 	.word	0x000114c4
    25a0:	000114c8 	.word	0x000114c8
    25a4:	00011058 	.word	0x00011058
    25a8:	000114dc 	.word	0x000114dc
    25ac:	000114e8 	.word	0x000114e8

000025b0 <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    25b0:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    25b2:	4b06      	ldr	r3, [pc, #24]	; (25cc <_Z13ee_get_bufferPhj+0x1c>)
    25b4:	681c      	ldr	r4, [r3, #0]
    25b6:	428c      	cmp	r4, r1
    25b8:	d900      	bls.n	25bc <_Z13ee_get_bufferPhj+0xc>
    25ba:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    25bc:	b118      	cbz	r0, 25c6 <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    25be:	4622      	mov	r2, r4
    25c0:	4903      	ldr	r1, [pc, #12]	; (25d0 <_Z13ee_get_bufferPhj+0x20>)
    25c2:	f00d fd3d 	bl	10040 <memcpy>
  }
  return len;
    25c6:	4620      	mov	r0, r4
    25c8:	bd10      	pop	{r4, pc}
    25ca:	bf00      	nop
    25cc:	200004f8 	.word	0x200004f8
    25d0:	20000558 	.word	0x20000558

000025d4 <_Z10copy_inputv>:
tflite::MicroInterpreter* interpreter = nullptr;
TfLiteTensor* model_input = nullptr;

// copy input into interpreter's buffer
void copy_input() {
  int8_t *model_input_buffer = model_input->data.int8;
    25d4:	4b06      	ldr	r3, [pc, #24]	; (25f0 <_Z10copy_inputv+0x1c>)
    25d6:	681b      	ldr	r3, [r3, #0]
    25d8:	6859      	ldr	r1, [r3, #4]
  int8_t *feature_buffer_ptr = input_quantized;

  // Copy feature buffer to input tensor
  for (int i = 0; i < kFeatureElementCount; i++) {
    25da:	2300      	movs	r3, #0
    25dc:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    25e0:	da04      	bge.n	25ec <_Z10copy_inputv+0x18>
    model_input_buffer[i] = feature_buffer_ptr[i];
    25e2:	4a04      	ldr	r2, [pc, #16]	; (25f4 <_Z10copy_inputv+0x20>)
    25e4:	56d2      	ldrsb	r2, [r2, r3]
    25e6:	54ca      	strb	r2, [r1, r3]
  for (int i = 0; i < kFeatureElementCount; i++) {
    25e8:	3301      	adds	r3, #1
    25ea:	e7f7      	b.n	25dc <_Z10copy_inputv+0x8>
  }
}
    25ec:	4770      	bx	lr
    25ee:	bf00      	nop
    25f0:	2001a308 	.word	0x2001a308
    25f4:	2001a080 	.word	0x2001a080

000025f8 <_Z16calculate_resultv>:

// calculate |output - input|
void calculate_result(){
    25f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  float diffsum = 0;

  TfLiteTensor* output = interpreter->output(0);
    25fc:	2100      	movs	r1, #0
    25fe:	4b1c      	ldr	r3, [pc, #112]	; (2670 <_Z16calculate_resultv+0x78>)
    2600:	6818      	ldr	r0, [r3, #0]
    2602:	f004 f985 	bl	6910 <_ZN6tflite16MicroInterpreter6outputEj>
    2606:	4607      	mov	r7, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    2608:	2400      	movs	r4, #0
  float diffsum = 0;
    260a:	2500      	movs	r5, #0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    260c:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    2610:	d225      	bcs.n	265e <_Z16calculate_resultv+0x66>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    2612:	687b      	ldr	r3, [r7, #4]
    2614:	f913 9004 	ldrsb.w	r9, [r3, r4]
    2618:	4e15      	ldr	r6, [pc, #84]	; (2670 <_Z16calculate_resultv+0x78>)
    261a:	2100      	movs	r1, #0
    261c:	6830      	ldr	r0, [r6, #0]
    261e:	f004 f977 	bl	6910 <_ZN6tflite16MicroInterpreter6outputEj>
    2622:	f8d0 800c 	ldr.w	r8, [r0, #12]
                                            interpreter->output(0)->params.zero_point);
    2626:	2100      	movs	r1, #0
    2628:	6830      	ldr	r0, [r6, #0]
    262a:	f004 f971 	bl	6910 <_ZN6tflite16MicroInterpreter6outputEj>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    262e:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    2630:	eba9 0000 	sub.w	r0, r9, r0
    2634:	f7fe fb3c 	bl	cb0 <__aeabi_i2f>
    2638:	4601      	mov	r1, r0
    263a:	4640      	mov	r0, r8
    263c:	f7fe fb8c 	bl	d58 <__aeabi_fmul>
    float diff = converted - input_float[i];
    2640:	4b0c      	ldr	r3, [pc, #48]	; (2674 <_Z16calculate_resultv+0x7c>)
    2642:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
    2646:	f7fe fa7d 	bl	b44 <__aeabi_fsub>
    264a:	4601      	mov	r1, r0
    diffsum += diff * diff;
    264c:	f7fe fb84 	bl	d58 <__aeabi_fmul>
    2650:	4601      	mov	r1, r0
    2652:	4628      	mov	r0, r5
    2654:	f7fe fa78 	bl	b48 <__addsf3>
    2658:	4605      	mov	r5, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    265a:	3401      	adds	r4, #1
    265c:	e7d6      	b.n	260c <_Z16calculate_resultv+0x14>
  }
  diffsum /= kFeatureElementCount;
    265e:	4906      	ldr	r1, [pc, #24]	; (2678 <_Z16calculate_resultv+0x80>)
    2660:	4628      	mov	r0, r5
    2662:	f7fe fc2d 	bl	ec0 <__aeabi_fdiv>

  result = diffsum;
    2666:	4b05      	ldr	r3, [pc, #20]	; (267c <_Z16calculate_resultv+0x84>)
    2668:	6018      	str	r0, [r3, #0]
}
    266a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    266e:	bf00      	nop
    2670:	2001a300 	.word	0x2001a300
    2674:	20019680 	.word	0x20019680
    2678:	44200000 	.word	0x44200000
    267c:	2001a30c 	.word	0x2001a30c

00002680 <_Z8th_inferv>:
   */
  th_printf("m-results-[%0.3f]\r\n", result);
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() {
    2680:	b508      	push	{r3, lr}

  // Run the model on the spectrogram input and make sure it succeeds.
  TfLiteStatus invoke_status = interpreter->Invoke();
    2682:	4b06      	ldr	r3, [pc, #24]	; (269c <_Z8th_inferv+0x1c>)
    2684:	6818      	ldr	r0, [r3, #0]
    2686:	f004 ff21 	bl	74cc <_ZN6tflite16MicroInterpreter6InvokeEv>
  if (invoke_status != kTfLiteOk) {
    268a:	b900      	cbnz	r0, 268e <_Z8th_inferv+0xe>
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    return;
  }
}
    268c:	bd08      	pop	{r3, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    268e:	4904      	ldr	r1, [pc, #16]	; (26a0 <_Z8th_inferv+0x20>)
    2690:	4b04      	ldr	r3, [pc, #16]	; (26a4 <_Z8th_inferv+0x24>)
    2692:	6818      	ldr	r0, [r3, #0]
    2694:	f00d f917 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2698:	e7f8      	b.n	268c <_Z8th_inferv+0xc>
    269a:	bf00      	nop
    269c:	2001a300 	.word	0x2001a300
    26a0:	00011504 	.word	0x00011504
    26a4:	2001967c 	.word	0x2001967c

000026a8 <_Z14th_load_tensorv>:
void th_load_tensor() {
    26a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input_float),
    26aa:	f44f 6120 	mov.w	r1, #2560	; 0xa00
    26ae:	481f      	ldr	r0, [pc, #124]	; (272c <_Z14th_load_tensorv+0x84>)
    26b0:	f7ff ff7e 	bl	25b0 <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(float) != kInputSize) {
    26b4:	f5a0 6320 	sub.w	r3, r0, #2560	; 0xa00
    26b8:	2b03      	cmp	r3, #3
    26ba:	d80c      	bhi.n	26d6 <_Z14th_load_tensorv+0x2e>
  float input_scale = interpreter->input(0)->params.scale;
    26bc:	4c1c      	ldr	r4, [pc, #112]	; (2730 <_Z14th_load_tensorv+0x88>)
    26be:	2100      	movs	r1, #0
    26c0:	6820      	ldr	r0, [r4, #0]
    26c2:	f004 f981 	bl	69c8 <_ZN6tflite16MicroInterpreter5inputEj>
    26c6:	68c7      	ldr	r7, [r0, #12]
  int input_zero_point = interpreter->input(0)->params.zero_point;
    26c8:	2100      	movs	r1, #0
    26ca:	6820      	ldr	r0, [r4, #0]
    26cc:	f004 f97c 	bl	69c8 <_ZN6tflite16MicroInterpreter5inputEj>
    26d0:	6906      	ldr	r6, [r0, #16]
  for (int i = 0; i < kInputSize; i++) {
    26d2:	2400      	movs	r4, #0
    26d4:	e00b      	b.n	26ee <_Z14th_load_tensorv+0x46>
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(float),
    26d6:	f44f 7220 	mov.w	r2, #640	; 0x280
    26da:	0881      	lsrs	r1, r0, #2
    26dc:	4815      	ldr	r0, [pc, #84]	; (2734 <_Z14th_load_tensorv+0x8c>)
    26de:	f00b f996 	bl	da0e <_Z9th_printfPKcz>
    return;
    26e2:	e021      	b.n	2728 <_Z14th_load_tensorv+0x80>
}

inline int8_t QuantizeFloatToInt8(float value, float scale, int zero_point) {
  int32_t result = round(value / scale) + zero_point;
  if (result < INT8_MIN) {
    result = INT8_MIN;
    26e4:	f06f 007f 	mvn.w	r0, #127	; 0x7f
    input_quantized[i] = QuantizeFloatToInt8(
    26e8:	4b13      	ldr	r3, [pc, #76]	; (2738 <_Z14th_load_tensorv+0x90>)
    26ea:	5518      	strb	r0, [r3, r4]
  for (int i = 0; i < kInputSize; i++) {
    26ec:	3401      	adds	r4, #1
    26ee:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    26f2:	da17      	bge.n	2724 <_Z14th_load_tensorv+0x7c>
  int32_t result = round(value / scale) + zero_point;
    26f4:	4639      	mov	r1, r7
    26f6:	4b0d      	ldr	r3, [pc, #52]	; (272c <_Z14th_load_tensorv+0x84>)
    26f8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    26fc:	f7fe fbe0 	bl	ec0 <__aeabi_fdiv>
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
    2700:	f009 ff2e 	bl	c560 <roundf>
    2704:	4605      	mov	r5, r0
    2706:	4630      	mov	r0, r6
    2708:	f7fe fad2 	bl	cb0 <__aeabi_i2f>
    270c:	4629      	mov	r1, r5
    270e:	f7fe fa1b 	bl	b48 <__addsf3>
    2712:	f7fe fce7 	bl	10e4 <__aeabi_f2iz>
  if (result < INT8_MIN) {
    2716:	f110 0f80 	cmn.w	r0, #128	; 0x80
    271a:	dbe3      	blt.n	26e4 <_Z14th_load_tensorv+0x3c>
  }
  if (result > INT8_MAX) {
    271c:	287f      	cmp	r0, #127	; 0x7f
    271e:	dde3      	ble.n	26e8 <_Z14th_load_tensorv+0x40>
    result = INT8_MAX;
    2720:	207f      	movs	r0, #127	; 0x7f
    2722:	e7e1      	b.n	26e8 <_Z14th_load_tensorv+0x40>
  copy_input();
    2724:	f7ff ff56 	bl	25d4 <_Z10copy_inputv>
}
    2728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    272a:	bf00      	nop
    272c:	20019680 	.word	0x20019680
    2730:	2001a300 	.word	0x2001a300
    2734:	00011514 	.word	0x00011514
    2738:	2001a080 	.word	0x2001a080

0000273c <_Z10th_resultsv>:
void th_results() {
    273c:	b508      	push	{r3, lr}
  calculate_result();
    273e:	f7ff ff5b 	bl	25f8 <_Z16calculate_resultv>
  th_printf("m-results-[%0.3f]\r\n", result);
    2742:	4b05      	ldr	r3, [pc, #20]	; (2758 <_Z10th_resultsv+0x1c>)
    2744:	6818      	ldr	r0, [r3, #0]
    2746:	f7fd fe8f 	bl	468 <__aeabi_f2d>
    274a:	4602      	mov	r2, r0
    274c:	460b      	mov	r3, r1
    274e:	4803      	ldr	r0, [pc, #12]	; (275c <_Z10th_resultsv+0x20>)
    2750:	f00b f95d 	bl	da0e <_Z9th_printfPKcz>
}
    2754:	bd08      	pop	{r3, pc}
    2756:	bf00      	nop
    2758:	2001a30c 	.word	0x2001a30c
    275c:	0001153c 	.word	0x0001153c

00002760 <_Z12th_timestampv>:
// #endif
}



void th_timestamp(void) {
    2760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		(void)arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t)ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    2762:	f00d fc38 	bl	ffd6 <z_impl_k_uptime_ticks>
/* Step 3. Release driver */
       g_timestampPin = 1;

/* USER CODE 1 END */
#else
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    2766:	014e      	lsls	r6, r1, #5
    2768:	0143      	lsls	r3, r0, #5
    276a:	ea46 62d0 	orr.w	r2, r6, r0, lsr #27
    276e:	1a1b      	subs	r3, r3, r0
    2770:	eb62 0201 	sbc.w	r2, r2, r1
    2774:	0256      	lsls	r6, r2, #9
    2776:	ea46 56d3 	orr.w	r6, r6, r3, lsr #23
    277a:	025f      	lsls	r7, r3, #9
    277c:	4632      	mov	r2, r6
    277e:	183b      	adds	r3, r7, r0
    2780:	eb41 0202 	adc.w	r2, r1, r2
    2784:	0197      	lsls	r7, r2, #6
    2786:	ea47 6793 	orr.w	r7, r7, r3, lsr #26
    278a:	019e      	lsls	r6, r3, #6
    278c:	1af3      	subs	r3, r6, r3
    278e:	eb67 0202 	sbc.w	r2, r7, r2
    2792:	181c      	adds	r4, r3, r0
    2794:	eb42 0501 	adc.w	r5, r2, r1
    2798:	4623      	mov	r3, r4
    279a:	4629      	mov	r1, r5
    279c:	2c00      	cmp	r4, #0
    279e:	f175 0200 	sbcs.w	r2, r5, #0
    27a2:	db06      	blt.n	27b2 <_Z12th_timestampv+0x52>
    27a4:	0bdb      	lsrs	r3, r3, #15
       unsigned long microSeconds = (unsigned long) uptime_usec;
       /* USER CODE 2 BEGIN */
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
    27a6:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
    27aa:	4806      	ldr	r0, [pc, #24]	; (27c4 <_Z12th_timestampv+0x64>)
    27ac:	f00b f92f 	bl	da0e <_Z9th_printfPKcz>
#endif
}
    27b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    27b2:	f647 73ff 	movw	r3, #32767	; 0x7fff
    27b6:	18e3      	adds	r3, r4, r3
    27b8:	f04f 0100 	mov.w	r1, #0
    27bc:	eb45 0101 	adc.w	r1, r5, r1
    27c0:	e7f0      	b.n	27a4 <_Z12th_timestampv+0x44>
    27c2:	bf00      	nop
    27c4:	00011550 	.word	0x00011550

000027c8 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    27c8:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    27ca:	4803      	ldr	r0, [pc, #12]	; (27d8 <_Z23th_timestamp_initializev+0x10>)
    27cc:	f00b f91f 	bl	da0e <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    27d0:	f7ff ffc6 	bl	2760 <_Z12th_timestampv>
}
    27d4:	bd08      	pop	{r3, pc}
    27d6:	bf00      	nop
    27d8:	00011560 	.word	0x00011560

000027dc <_Z19th_final_initializev>:
void th_final_initialize(void) {
    27dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    27de:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroErrorReporter micro_error_reporter;
    27e0:	4b9c      	ldr	r3, [pc, #624]	; (2a54 <_Z19th_final_initializev+0x278>)
    27e2:	681b      	ldr	r3, [r3, #0]
    27e4:	f013 0f01 	tst.w	r3, #1
    27e8:	d035      	beq.n	2856 <_Z19th_final_initializev+0x7a>
  error_reporter = &micro_error_reporter;
    27ea:	4b9b      	ldr	r3, [pc, #620]	; (2a58 <_Z19th_final_initializev+0x27c>)
    27ec:	4a9b      	ldr	r2, [pc, #620]	; (2a5c <_Z19th_final_initializev+0x280>)
    27ee:	601a      	str	r2, [r3, #0]
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    27f0:	489b      	ldr	r0, [pc, #620]	; (2a60 <_Z19th_final_initializev+0x284>)
    27f2:	f00b f941 	bl	da78 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    27f6:	4604      	mov	r4, r0
  model = tflite::GetModel(g_model);
    27f8:	4b9a      	ldr	r3, [pc, #616]	; (2a64 <_Z19th_final_initializev+0x288>)
    27fa:	6018      	str	r0, [r3, #0]
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    27fc:	f00b f92a 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    2800:	1a25      	subs	r5, r4, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    2802:	4628      	mov	r0, r5
    2804:	f00b f92c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    2808:	2804      	cmp	r0, #4
    280a:	d92d      	bls.n	2868 <_Z19th_final_initializev+0x8c>
    280c:	1d28      	adds	r0, r5, #4
    280e:	f00b f927 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename T> T GetField(voffset_t field, T defaultval) const {
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    2812:	b358      	cbz	r0, 286c <_Z19th_final_initializev+0x90>
    2814:	4420      	add	r0, r4
    2816:	f00b f917 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    281a:	4602      	mov	r2, r0
  if (model->version() != TFLITE_SCHEMA_VERSION) {
    281c:	2a03      	cmp	r2, #3
    281e:	d127      	bne.n	2870 <_Z19th_final_initializev+0x94>
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    2820:	4b91      	ldr	r3, [pc, #580]	; (2a68 <_Z19th_final_initializev+0x28c>)
    2822:	681b      	ldr	r3, [r3, #0]
    2824:	f013 0f01 	tst.w	r3, #1
    2828:	d028      	beq.n	287c <_Z19th_final_initializev+0xa0>
  if (micro_op_resolver.AddFullyConnected() != kTfLiteOk) {
    282a:	a804      	add	r0, sp, #16
    282c:	f007 f894 	bl	9958 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    2830:	488e      	ldr	r0, [pc, #568]	; (2a6c <_Z19th_final_initializev+0x290>)
    2832:	6803      	ldr	r3, [r0, #0]
    2834:	699b      	ldr	r3, [r3, #24]
    2836:	2109      	movs	r1, #9
    2838:	4798      	blx	r3
    283a:	2800      	cmp	r0, #0
    283c:	d02e      	beq.n	289c <_Z19th_final_initializev+0xc0>
      if (error_reporter_ != nullptr) {
    283e:	4b8b      	ldr	r3, [pc, #556]	; (2a6c <_Z19th_final_initializev+0x290>)
    2840:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2842:	b118      	cbz	r0, 284c <_Z19th_final_initializev+0x70>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2844:	2209      	movs	r2, #9
    2846:	498a      	ldr	r1, [pc, #552]	; (2a70 <_Z19th_final_initializev+0x294>)
    2848:	f00d f83d 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    284c:	2401      	movs	r4, #1
    284e:	2c00      	cmp	r4, #0
    2850:	d050      	beq.n	28f4 <_Z19th_final_initializev+0x118>
}
    2852:	b00d      	add	sp, #52	; 0x34
    2854:	bdf0      	pop	{r4, r5, r6, r7, pc}
  static tflite::MicroErrorReporter micro_error_reporter;
    2856:	4b7f      	ldr	r3, [pc, #508]	; (2a54 <_Z19th_final_initializev+0x278>)
    2858:	2201      	movs	r2, #1
    285a:	601a      	str	r2, [r3, #0]
    285c:	4a85      	ldr	r2, [pc, #532]	; (2a74 <_Z19th_final_initializev+0x298>)
    285e:	4986      	ldr	r1, [pc, #536]	; (2a78 <_Z19th_final_initializev+0x29c>)
    2860:	487e      	ldr	r0, [pc, #504]	; (2a5c <_Z19th_final_initializev+0x280>)
    2862:	f00b fd86 	bl	e372 <__aeabi_atexit>
    2866:	e7c0      	b.n	27ea <_Z19th_final_initializev+0xe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    2868:	2000      	movs	r0, #0
    286a:	e7d2      	b.n	2812 <_Z19th_final_initializev+0x36>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    286c:	2200      	movs	r2, #0
    286e:	e7d5      	b.n	281c <_Z19th_final_initializev+0x40>
    TF_LITE_REPORT_ERROR(error_reporter,
    2870:	2303      	movs	r3, #3
    2872:	4982      	ldr	r1, [pc, #520]	; (2a7c <_Z19th_final_initializev+0x2a0>)
    2874:	4879      	ldr	r0, [pc, #484]	; (2a5c <_Z19th_final_initializev+0x280>)
    2876:	f00d f826 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    287a:	e7ea      	b.n	2852 <_Z19th_final_initializev+0x76>
      : error_reporter_(error_reporter) {}
    287c:	487b      	ldr	r0, [pc, #492]	; (2a6c <_Z19th_final_initializev+0x290>)
    287e:	4b80      	ldr	r3, [pc, #512]	; (2a80 <_Z19th_final_initializev+0x2a4>)
    2880:	6003      	str	r3, [r0, #0]
    2882:	2300      	movs	r3, #0
    2884:	6643      	str	r3, [r0, #100]	; 0x64
    2886:	6783      	str	r3, [r0, #120]	; 0x78
    2888:	4b74      	ldr	r3, [pc, #464]	; (2a5c <_Z19th_final_initializev+0x280>)
    288a:	67c3      	str	r3, [r0, #124]	; 0x7c
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    288c:	4b76      	ldr	r3, [pc, #472]	; (2a68 <_Z19th_final_initializev+0x28c>)
    288e:	2201      	movs	r2, #1
    2890:	601a      	str	r2, [r3, #0]
    2892:	4a78      	ldr	r2, [pc, #480]	; (2a74 <_Z19th_final_initializev+0x298>)
    2894:	497b      	ldr	r1, [pc, #492]	; (2a84 <_Z19th_final_initializev+0x2a8>)
    2896:	f00b fd6c 	bl	e372 <__aeabi_atexit>
    289a:	e7c6      	b.n	282a <_Z19th_final_initializev+0x4e>
    }

    if (registrations_len_ >= tOpCount) {
    289c:	4b73      	ldr	r3, [pc, #460]	; (2a6c <_Z19th_final_initializev+0x290>)
    289e:	6e5e      	ldr	r6, [r3, #100]	; 0x64
    28a0:	2e02      	cmp	r6, #2
    28a2:	d81e      	bhi.n	28e2 <_Z19th_final_initializev+0x106>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    28a4:	4f71      	ldr	r7, [pc, #452]	; (2a6c <_Z19th_final_initializev+0x290>)
    28a6:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    28aa:	f10c 0404 	add.w	r4, ip, #4
    28ae:	ad04      	add	r5, sp, #16
    28b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    28b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    28b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    28b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    28bc:	2209      	movs	r2, #9
    28be:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    28c2:	3601      	adds	r6, #1
    28c4:	667e      	str	r6, [r7, #100]	; 0x64

    builtin_codes_[num_buitin_ops_] = op;
    28c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    28c8:	18f9      	adds	r1, r7, r3
    28ca:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    28ce:	f103 021a 	add.w	r2, r3, #26
    28d2:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    28d6:	496c      	ldr	r1, [pc, #432]	; (2a88 <_Z19th_final_initializev+0x2ac>)
    28d8:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    28da:	3301      	adds	r3, #1
    28dc:	67bb      	str	r3, [r7, #120]	; 0x78

    return kTfLiteOk;
    28de:	2400      	movs	r4, #0
    28e0:	e7b5      	b.n	284e <_Z19th_final_initializev+0x72>
      if (error_reporter_) {
    28e2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28e4:	b120      	cbz	r0, 28f0 <_Z19th_final_initializev+0x114>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28e6:	2303      	movs	r3, #3
    28e8:	2209      	movs	r2, #9
    28ea:	4968      	ldr	r1, [pc, #416]	; (2a8c <_Z19th_final_initializev+0x2b0>)
    28ec:	f00c ffeb 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28f0:	2401      	movs	r4, #1
    28f2:	e7ac      	b.n	284e <_Z19th_final_initializev+0x72>
    return AddBuiltin(BuiltinOperator_QUANTIZE, Register_QUANTIZE(),
    28f4:	a804      	add	r0, sp, #16
    28f6:	f007 fb41 	bl	9f7c <_ZN6tflite17Register_QUANTIZEEv>
    if (FindOp(op) != nullptr) {
    28fa:	485c      	ldr	r0, [pc, #368]	; (2a6c <_Z19th_final_initializev+0x290>)
    28fc:	6803      	ldr	r3, [r0, #0]
    28fe:	699b      	ldr	r3, [r3, #24]
    2900:	2172      	movs	r1, #114	; 0x72
    2902:	4798      	blx	r3
    2904:	2800      	cmp	r0, #0
    2906:	d047      	beq.n	2998 <_Z19th_final_initializev+0x1bc>
      if (error_reporter_ != nullptr) {
    2908:	4b58      	ldr	r3, [pc, #352]	; (2a6c <_Z19th_final_initializev+0x290>)
    290a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    290c:	b118      	cbz	r0, 2916 <_Z19th_final_initializev+0x13a>
        TF_LITE_REPORT_ERROR(error_reporter_,
    290e:	2272      	movs	r2, #114	; 0x72
    2910:	4957      	ldr	r1, [pc, #348]	; (2a70 <_Z19th_final_initializev+0x294>)
    2912:	f00c ffd8 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2916:	2401      	movs	r4, #1
  if (micro_op_resolver.AddQuantize() != kTfLiteOk) {
    2918:	2c00      	cmp	r4, #0
    291a:	d19a      	bne.n	2852 <_Z19th_final_initializev+0x76>
                      tflite::ops::micro::Register_DEQUANTIZE(),
    291c:	a804      	add	r0, sp, #16
    291e:	f006 fda3 	bl	9468 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>
    if (FindOp(op) != nullptr) {
    2922:	4852      	ldr	r0, [pc, #328]	; (2a6c <_Z19th_final_initializev+0x290>)
    2924:	6803      	ldr	r3, [r0, #0]
    2926:	699b      	ldr	r3, [r3, #24]
    2928:	2106      	movs	r1, #6
    292a:	4798      	blx	r3
    292c:	2800      	cmp	r0, #0
    292e:	d063      	beq.n	29f8 <_Z19th_final_initializev+0x21c>
      if (error_reporter_ != nullptr) {
    2930:	4b4e      	ldr	r3, [pc, #312]	; (2a6c <_Z19th_final_initializev+0x290>)
    2932:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2934:	b118      	cbz	r0, 293e <_Z19th_final_initializev+0x162>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2936:	2206      	movs	r2, #6
    2938:	494d      	ldr	r1, [pc, #308]	; (2a70 <_Z19th_final_initializev+0x294>)
    293a:	f00c ffc4 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    293e:	2401      	movs	r4, #1
  if (micro_op_resolver.AddDequantize() != kTfLiteOk) {
    2940:	2c00      	cmp	r4, #0
    2942:	d186      	bne.n	2852 <_Z19th_final_initializev+0x76>
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2944:	4b52      	ldr	r3, [pc, #328]	; (2a90 <_Z19th_final_initializev+0x2b4>)
    2946:	681b      	ldr	r3, [r3, #0]
    2948:	f013 0f01 	tst.w	r3, #1
    294c:	f000 80ae 	beq.w	2aac <_Z19th_final_initializev+0x2d0>
  interpreter = &static_interpreter;
    2950:	4850      	ldr	r0, [pc, #320]	; (2a94 <_Z19th_final_initializev+0x2b8>)
    2952:	4b51      	ldr	r3, [pc, #324]	; (2a98 <_Z19th_final_initializev+0x2bc>)
    2954:	6018      	str	r0, [r3, #0]
  TfLiteStatus allocate_status = interpreter->AllocateTensors();
    2956:	f004 faa1 	bl	6e9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  if (allocate_status != kTfLiteOk) {
    295a:	2800      	cmp	r0, #0
    295c:	f040 80bf 	bne.w	2ade <_Z19th_final_initializev+0x302>
  model_input = interpreter->input(0);
    2960:	2100      	movs	r1, #0
    2962:	4b4d      	ldr	r3, [pc, #308]	; (2a98 <_Z19th_final_initializev+0x2bc>)
    2964:	6818      	ldr	r0, [r3, #0]
    2966:	f004 f82f 	bl	69c8 <_ZN6tflite16MicroInterpreter5inputEj>
    296a:	4b4c      	ldr	r3, [pc, #304]	; (2a9c <_Z19th_final_initializev+0x2c0>)
    296c:	6018      	str	r0, [r3, #0]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    296e:	6883      	ldr	r3, [r0, #8]
    2970:	681a      	ldr	r2, [r3, #0]
    2972:	2a02      	cmp	r2, #2
    2974:	d10a      	bne.n	298c <_Z19th_final_initializev+0x1b0>
    2976:	685a      	ldr	r2, [r3, #4]
    2978:	2a01      	cmp	r2, #1
    297a:	d107      	bne.n	298c <_Z19th_final_initializev+0x1b0>
      (model_input->dims->data[1] !=
    297c:	689b      	ldr	r3, [r3, #8]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    297e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    2982:	d103      	bne.n	298c <_Z19th_final_initializev+0x1b0>
      (model_input->type != kTfLiteInt8)) {
    2984:	7803      	ldrb	r3, [r0, #0]
       (kFeatureSliceCount * kFeatureSliceSize)) ||
    2986:	2b09      	cmp	r3, #9
    2988:	f000 80af 	beq.w	2aea <_Z19th_final_initializev+0x30e>
    TF_LITE_REPORT_ERROR(error_reporter,
    298c:	4944      	ldr	r1, [pc, #272]	; (2aa0 <_Z19th_final_initializev+0x2c4>)
    298e:	4b32      	ldr	r3, [pc, #200]	; (2a58 <_Z19th_final_initializev+0x27c>)
    2990:	6818      	ldr	r0, [r3, #0]
    2992:	f00c ff98 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2996:	e75c      	b.n	2852 <_Z19th_final_initializev+0x76>
    if (registrations_len_ >= tOpCount) {
    2998:	4b34      	ldr	r3, [pc, #208]	; (2a6c <_Z19th_final_initializev+0x290>)
    299a:	6e5f      	ldr	r7, [r3, #100]	; 0x64
    299c:	2f02      	cmp	r7, #2
    299e:	d822      	bhi.n	29e6 <_Z19th_final_initializev+0x20a>
    registrations_[registrations_len_] = registration;
    29a0:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 2a6c <_Z19th_final_initializev+0x290>
    29a4:	eb0c 1e47 	add.w	lr, ip, r7, lsl #5
    29a8:	f10e 0504 	add.w	r5, lr, #4
    29ac:	ae04      	add	r6, sp, #16
    29ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    29b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    29b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    29b6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    29ba:	2272      	movs	r2, #114	; 0x72
    29bc:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    29c0:	3701      	adds	r7, #1
    29c2:	f8cc 7064 	str.w	r7, [ip, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    29c6:	f8dc 3078 	ldr.w	r3, [ip, #120]	; 0x78
    29ca:	eb0c 0103 	add.w	r1, ip, r3
    29ce:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    29d2:	f103 021a 	add.w	r2, r3, #26
    29d6:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    29da:	4932      	ldr	r1, [pc, #200]	; (2aa4 <_Z19th_final_initializev+0x2c8>)
    29dc:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    29de:	3301      	adds	r3, #1
    29e0:	f8cc 3078 	str.w	r3, [ip, #120]	; 0x78
    return kTfLiteOk;
    29e4:	e798      	b.n	2918 <_Z19th_final_initializev+0x13c>
      if (error_reporter_) {
    29e6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    29e8:	b120      	cbz	r0, 29f4 <_Z19th_final_initializev+0x218>
        TF_LITE_REPORT_ERROR(error_reporter_,
    29ea:	2303      	movs	r3, #3
    29ec:	2272      	movs	r2, #114	; 0x72
    29ee:	4927      	ldr	r1, [pc, #156]	; (2a8c <_Z19th_final_initializev+0x2b0>)
    29f0:	f00c ff69 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    29f4:	2401      	movs	r4, #1
    29f6:	e78f      	b.n	2918 <_Z19th_final_initializev+0x13c>
    if (registrations_len_ >= tOpCount) {
    29f8:	4b1c      	ldr	r3, [pc, #112]	; (2a6c <_Z19th_final_initializev+0x290>)
    29fa:	f8d3 c064 	ldr.w	ip, [r3, #100]	; 0x64
    29fe:	f1bc 0f02 	cmp.w	ip, #2
    2a02:	d81e      	bhi.n	2a42 <_Z19th_final_initializev+0x266>
    registrations_[registrations_len_] = registration;
    2a04:	4f19      	ldr	r7, [pc, #100]	; (2a6c <_Z19th_final_initializev+0x290>)
    2a06:	eb07 1e4c 	add.w	lr, r7, ip, lsl #5
    2a0a:	f10e 0504 	add.w	r5, lr, #4
    2a0e:	ae04      	add	r6, sp, #16
    2a10:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    2a12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    2a14:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    2a18:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2a1c:	2206      	movs	r2, #6
    2a1e:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    2a22:	f10c 0301 	add.w	r3, ip, #1
    2a26:	667b      	str	r3, [r7, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    2a28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    2a2a:	18f9      	adds	r1, r7, r3
    2a2c:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    2a30:	f103 021a 	add.w	r2, r3, #26
    2a34:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    2a38:	491b      	ldr	r1, [pc, #108]	; (2aa8 <_Z19th_final_initializev+0x2cc>)
    2a3a:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    2a3c:	3301      	adds	r3, #1
    2a3e:	67bb      	str	r3, [r7, #120]	; 0x78
    return kTfLiteOk;
    2a40:	e77e      	b.n	2940 <_Z19th_final_initializev+0x164>
      if (error_reporter_) {
    2a42:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2a44:	b120      	cbz	r0, 2a50 <_Z19th_final_initializev+0x274>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2a46:	2303      	movs	r3, #3
    2a48:	2206      	movs	r2, #6
    2a4a:	4910      	ldr	r1, [pc, #64]	; (2a8c <_Z19th_final_initializev+0x2b0>)
    2a4c:	f00c ff3b 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2a50:	2401      	movs	r4, #1
    2a52:	e775      	b.n	2940 <_Z19th_final_initializev+0x164>
    2a54:	20019560 	.word	0x20019560
    2a58:	2001967c 	.word	0x2001967c
    2a5c:	20000000 	.word	0x20000000
    2a60:	000116dc 	.word	0x000116dc
    2a64:	2001a304 	.word	0x2001a304
    2a68:	20019558 	.word	0x20019558
    2a6c:	20019564 	.word	0x20019564
    2a70:	000115c8 	.word	0x000115c8
    2a74:	2001af74 	.word	0x2001af74
    2a78:	0000d927 	.word	0x0000d927
    2a7c:	00011580 	.word	0x00011580
    2a80:	000116b8 	.word	0x000116b8
    2a84:	0000d975 	.word	0x0000d975
    2a88:	00009045 	.word	0x00009045
    2a8c:	00011618 	.word	0x00011618
    2a90:	2001955c 	.word	0x2001955c
    2a94:	200195e4 	.word	0x200195e4
    2a98:	2001a300 	.word	0x2001a300
    2a9c:	2001a308 	.word	0x2001a308
    2aa0:	00011678 	.word	0x00011678
    2aa4:	0000f8c3 	.word	0x0000f8c3
    2aa8:	0000f8bf 	.word	0x0000f8bf
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2aac:	4c11      	ldr	r4, [pc, #68]	; (2af4 <_Z19th_final_initializev+0x318>)
    2aae:	2300      	movs	r3, #0
    2ab0:	9302      	str	r3, [sp, #8]
    2ab2:	4b11      	ldr	r3, [pc, #68]	; (2af8 <_Z19th_final_initializev+0x31c>)
    2ab4:	681b      	ldr	r3, [r3, #0]
    2ab6:	9301      	str	r3, [sp, #4]
    2ab8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    2abc:	9300      	str	r3, [sp, #0]
    2abe:	4b0f      	ldr	r3, [pc, #60]	; (2afc <_Z19th_final_initializev+0x320>)
    2ac0:	4a0f      	ldr	r2, [pc, #60]	; (2b00 <_Z19th_final_initializev+0x324>)
    2ac2:	4910      	ldr	r1, [pc, #64]	; (2b04 <_Z19th_final_initializev+0x328>)
    2ac4:	6809      	ldr	r1, [r1, #0]
    2ac6:	4620      	mov	r0, r4
    2ac8:	f00c fba5 	bl	f216 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    2acc:	4b0e      	ldr	r3, [pc, #56]	; (2b08 <_Z19th_final_initializev+0x32c>)
    2ace:	2201      	movs	r2, #1
    2ad0:	601a      	str	r2, [r3, #0]
    2ad2:	4a0e      	ldr	r2, [pc, #56]	; (2b0c <_Z19th_final_initializev+0x330>)
    2ad4:	490e      	ldr	r1, [pc, #56]	; (2b10 <_Z19th_final_initializev+0x334>)
    2ad6:	4620      	mov	r0, r4
    2ad8:	f00b fc4b 	bl	e372 <__aeabi_atexit>
    2adc:	e738      	b.n	2950 <_Z19th_final_initializev+0x174>
    TF_LITE_REPORT_ERROR(error_reporter, "AllocateTensors() failed");
    2ade:	490d      	ldr	r1, [pc, #52]	; (2b14 <_Z19th_final_initializev+0x338>)
    2ae0:	4b05      	ldr	r3, [pc, #20]	; (2af8 <_Z19th_final_initializev+0x31c>)
    2ae2:	6818      	ldr	r0, [r3, #0]
    2ae4:	f00c feef 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2ae8:	e6b3      	b.n	2852 <_Z19th_final_initializev+0x76>
  th_printf("Initialized\r\n");
    2aea:	480b      	ldr	r0, [pc, #44]	; (2b18 <_Z19th_final_initializev+0x33c>)
    2aec:	f00a ff8f 	bl	da0e <_Z9th_printfPKcz>
    2af0:	e6af      	b.n	2852 <_Z19th_final_initializev+0x76>
    2af2:	bf00      	nop
    2af4:	200195e4 	.word	0x200195e4
    2af8:	2001967c 	.word	0x2001967c
    2afc:	2001a310 	.word	0x2001a310
    2b00:	20019564 	.word	0x20019564
    2b04:	2001a304 	.word	0x2001a304
    2b08:	2001955c 	.word	0x2001955c
    2b0c:	2001af74 	.word	0x2001af74
    2b10:	0000f27b 	.word	0x0000f27b
    2b14:	0001165c 	.word	0x0001165c
    2b18:	000116a0 	.word	0x000116a0

00002b1c <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    2b1c:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2b1e:	680b      	ldr	r3, [r1, #0]
    2b20:	3301      	adds	r3, #1
    2b22:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2b24:	4b01      	ldr	r3, [pc, #4]	; (2b2c <char_out+0x10>)
    2b26:	681b      	ldr	r3, [r3, #0]
    2b28:	4798      	blx	r3
}
    2b2a:	bd08      	pop	{r3, pc}
    2b2c:	20000004 	.word	0x20000004

00002b30 <__printk_hook_install>:
	_char_out = fn;
    2b30:	4b01      	ldr	r3, [pc, #4]	; (2b38 <__printk_hook_install+0x8>)
    2b32:	6018      	str	r0, [r3, #0]
}
    2b34:	4770      	bx	lr
    2b36:	bf00      	nop
    2b38:	20000004 	.word	0x20000004

00002b3c <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2b3c:	b500      	push	{lr}
    2b3e:	b083      	sub	sp, #12
    2b40:	4602      	mov	r2, r0
    2b42:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2b44:	2100      	movs	r1, #0
    2b46:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2b48:	a901      	add	r1, sp, #4
    2b4a:	4803      	ldr	r0, [pc, #12]	; (2b58 <vprintk+0x1c>)
    2b4c:	f000 f94e 	bl	2dec <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    2b50:	b003      	add	sp, #12
    2b52:	f85d fb04 	ldr.w	pc, [sp], #4
    2b56:	bf00      	nop
    2b58:	00002b1d 	.word	0x00002b1d

00002b5c <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    2b5c:	b510      	push	{r4, lr}
    2b5e:	b084      	sub	sp, #16
    2b60:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    2b62:	9001      	str	r0, [sp, #4]
    2b64:	9102      	str	r1, [sp, #8]
    2b66:	2100      	movs	r1, #0
    2b68:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    2b6a:	a901      	add	r1, sp, #4
    2b6c:	4805      	ldr	r0, [pc, #20]	; (2b84 <vsnprintk+0x28>)
    2b6e:	f000 f93d 	bl	2dec <cbvprintf>

	if (ctx.count < ctx.max) {
    2b72:	9b03      	ldr	r3, [sp, #12]
    2b74:	9a02      	ldr	r2, [sp, #8]
    2b76:	4293      	cmp	r3, r2
    2b78:	da01      	bge.n	2b7e <vsnprintk+0x22>
		str[ctx.count] = '\0';
    2b7a:	2200      	movs	r2, #0
    2b7c:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    2b7e:	9803      	ldr	r0, [sp, #12]
    2b80:	b004      	add	sp, #16
    2b82:	bd10      	pop	{r4, pc}
    2b84:	0000dacd 	.word	0x0000dacd

00002b88 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    2b88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2b8c:	b083      	sub	sp, #12
    2b8e:	4604      	mov	r4, r0
    2b90:	4608      	mov	r0, r1
    2b92:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2b94:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    2b96:	f013 0f08 	tst.w	r3, #8
    2b9a:	d105      	bne.n	2ba8 <process_event+0x20>
    2b9c:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    2ba0:	2300      	movs	r3, #0
    2ba2:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    2ba4:	9301      	str	r3, [sp, #4]
}
    2ba6:	e069      	b.n	2c7c <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    2ba8:	2901      	cmp	r1, #1
    2baa:	d009      	beq.n	2bc0 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    2bac:	f043 0320 	orr.w	r3, r3, #32
    2bb0:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    2bb2:	f385 8811 	msr	BASEPRI, r5
    2bb6:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    2bba:	b003      	add	sp, #12
    2bbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    2bc0:	f043 0310 	orr.w	r3, r3, #16
    2bc4:	83a3      	strh	r3, [r4, #28]
    2bc6:	e7f4      	b.n	2bb2 <process_event+0x2a>
			evt = process_recheck(mgr);
    2bc8:	4620      	mov	r0, r4
    2bca:	f00a ffda 	bl	db82 <process_recheck>
    2bce:	e057      	b.n	2c80 <process_event+0xf8>
			res = mgr->last_res;
    2bd0:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    2bd4:	464a      	mov	r2, r9
    2bd6:	4669      	mov	r1, sp
    2bd8:	4620      	mov	r0, r4
    2bda:	f00a ffeb 	bl	dbb4 <process_complete>
		onoff_transition_fn transit = NULL;
    2bde:	2700      	movs	r7, #0
    2be0:	e05a      	b.n	2c98 <process_event+0x110>
			transit = mgr->transitions->start;
    2be2:	6923      	ldr	r3, [r4, #16]
    2be4:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    2be6:	2106      	movs	r1, #6
    2be8:	4620      	mov	r0, r4
    2bea:	f00a ffa3 	bl	db34 <set_state>
		res = 0;
    2bee:	f04f 0900 	mov.w	r9, #0
    2bf2:	e051      	b.n	2c98 <process_event+0x110>
			transit = mgr->transitions->stop;
    2bf4:	6923      	ldr	r3, [r4, #16]
    2bf6:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    2bf8:	2104      	movs	r1, #4
    2bfa:	4620      	mov	r0, r4
    2bfc:	f00a ff9a 	bl	db34 <set_state>
		res = 0;
    2c00:	f04f 0900 	mov.w	r9, #0
    2c04:	e048      	b.n	2c98 <process_event+0x110>
			transit = mgr->transitions->reset;
    2c06:	6923      	ldr	r3, [r4, #16]
    2c08:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    2c0a:	2105      	movs	r1, #5
    2c0c:	4620      	mov	r0, r4
    2c0e:	f00a ff91 	bl	db34 <set_state>
		res = 0;
    2c12:	f04f 0900 	mov.w	r9, #0
    2c16:	e03f      	b.n	2c98 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    2c18:	2200      	movs	r2, #0
    2c1a:	e046      	b.n	2caa <process_event+0x122>
    2c1c:	2200      	movs	r2, #0
    2c1e:	e044      	b.n	2caa <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2c20:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    2c24:	83a3      	strh	r3, [r4, #28]
    2c26:	f385 8811 	msr	BASEPRI, r5
    2c2a:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2c2e:	2900      	cmp	r1, #0
    2c30:	d144      	bne.n	2cbc <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2c32:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    2c34:	b12b      	cbz	r3, 2c42 <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    2c36:	464b      	mov	r3, r9
    2c38:	4642      	mov	r2, r8
    2c3a:	4669      	mov	r1, sp
    2c3c:	4620      	mov	r0, r4
    2c3e:	f00b f82f 	bl	dca0 <notify_all>
			if (transit != NULL) {
    2c42:	b117      	cbz	r7, 2c4a <process_event+0xc2>
				transit(mgr, transition_complete);
    2c44:	4925      	ldr	r1, [pc, #148]	; (2cdc <process_event+0x154>)
    2c46:	4620      	mov	r0, r4
    2c48:	47b8      	blx	r7
	__asm__ volatile(
    2c4a:	f04f 0320 	mov.w	r3, #32
    2c4e:	f3ef 8511 	mrs	r5, BASEPRI
    2c52:	f383 8812 	msr	BASEPRI_MAX, r3
    2c56:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2c5a:	8ba3      	ldrh	r3, [r4, #28]
    2c5c:	f023 0308 	bic.w	r3, r3, #8
    2c60:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    2c62:	8ba3      	ldrh	r3, [r4, #28]
    2c64:	f013 0f10 	tst.w	r3, #16
    2c68:	d02e      	beq.n	2cc8 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    2c6a:	f023 0310 	bic.w	r3, r3, #16
    2c6e:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    2c70:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    2c72:	8ba6      	ldrh	r6, [r4, #28]
    2c74:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    2c78:	2800      	cmp	r0, #0
    2c7a:	d09a      	beq.n	2bb2 <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    2c7c:	2802      	cmp	r0, #2
    2c7e:	d0a3      	beq.n	2bc8 <process_event+0x40>
		if (evt == EVT_NOP) {
    2c80:	2800      	cmp	r0, #0
    2c82:	d096      	beq.n	2bb2 <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    2c84:	2801      	cmp	r0, #1
    2c86:	d0a3      	beq.n	2bd0 <process_event+0x48>
		} else if (evt == EVT_START) {
    2c88:	2803      	cmp	r0, #3
    2c8a:	d0aa      	beq.n	2be2 <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    2c8c:	2804      	cmp	r0, #4
    2c8e:	d0b1      	beq.n	2bf4 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    2c90:	2805      	cmp	r0, #5
    2c92:	d0b8      	beq.n	2c06 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    2c94:	2700      	movs	r7, #0
		res = 0;
    2c96:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    2c98:	8ba3      	ldrh	r3, [r4, #28]
    2c9a:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    2c9e:	45b0      	cmp	r8, r6
    2ca0:	d0ba      	beq.n	2c18 <process_event+0x90>
    2ca2:	68a2      	ldr	r2, [r4, #8]
    2ca4:	2a00      	cmp	r2, #0
    2ca6:	d0b9      	beq.n	2c1c <process_event+0x94>
    2ca8:	2201      	movs	r2, #1
		if (do_monitors
    2caa:	4611      	mov	r1, r2
    2cac:	2a00      	cmp	r2, #0
    2cae:	d1b7      	bne.n	2c20 <process_event+0x98>
    2cb0:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    2cb2:	2a00      	cmp	r2, #0
    2cb4:	d1b4      	bne.n	2c20 <process_event+0x98>
		    || (transit != NULL)) {
    2cb6:	2f00      	cmp	r7, #0
    2cb8:	d1b2      	bne.n	2c20 <process_event+0x98>
    2cba:	e7d2      	b.n	2c62 <process_event+0xda>
				notify_monitors(mgr, state, res);
    2cbc:	464a      	mov	r2, r9
    2cbe:	4641      	mov	r1, r8
    2cc0:	4620      	mov	r0, r4
    2cc2:	f00a ff3f 	bl	db44 <notify_monitors>
    2cc6:	e7b4      	b.n	2c32 <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    2cc8:	f013 0f20 	tst.w	r3, #32
    2ccc:	d004      	beq.n	2cd8 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    2cce:	f023 0320 	bic.w	r3, r3, #32
    2cd2:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    2cd4:	2002      	movs	r0, #2
    2cd6:	e7cc      	b.n	2c72 <process_event+0xea>
		evt = EVT_NOP;
    2cd8:	2000      	movs	r0, #0
    2cda:	e7ca      	b.n	2c72 <process_event+0xea>
    2cdc:	0000dccf 	.word	0x0000dccf

00002ce0 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    2ce0:	b410      	push	{r4}
    2ce2:	4604      	mov	r4, r0
	const char *sp = *str;
    2ce4:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    2ce6:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    2ce8:	7813      	ldrb	r3, [r2, #0]
    2cea:	4907      	ldr	r1, [pc, #28]	; (2d08 <extract_decimal+0x28>)
    2cec:	5c59      	ldrb	r1, [r3, r1]
    2cee:	f011 0f04 	tst.w	r1, #4
    2cf2:	d006      	beq.n	2d02 <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    2cf4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    2cf8:	3201      	adds	r2, #1
    2cfa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    2cfe:	3830      	subs	r0, #48	; 0x30
    2d00:	e7f2      	b.n	2ce8 <extract_decimal+0x8>
	}
	*str = sp;
    2d02:	6022      	str	r2, [r4, #0]
	return val;
}
    2d04:	bc10      	pop	{r4}
    2d06:	4770      	bx	lr
    2d08:	000578b9 	.word	0x000578b9

00002d0c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    2d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2d10:	b083      	sub	sp, #12
    2d12:	4604      	mov	r4, r0
    2d14:	460d      	mov	r5, r1
    2d16:	9201      	str	r2, [sp, #4]
    2d18:	469a      	mov	sl, r3
    2d1a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    2d1e:	78d3      	ldrb	r3, [r2, #3]
    2d20:	4a31      	ldr	r2, [pc, #196]	; (2de8 <encode_uint+0xdc>)
    2d22:	f813 b002 	ldrb.w	fp, [r3, r2]
    2d26:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    2d2a:	2b6f      	cmp	r3, #111	; 0x6f
    2d2c:	d00f      	beq.n	2d4e <encode_uint+0x42>
    2d2e:	d906      	bls.n	2d3e <encode_uint+0x32>
    2d30:	2b70      	cmp	r3, #112	; 0x70
    2d32:	d00f      	beq.n	2d54 <encode_uint+0x48>
    2d34:	2b78      	cmp	r3, #120	; 0x78
    2d36:	d110      	bne.n	2d5a <encode_uint+0x4e>
		return 16;
    2d38:	f04f 0910 	mov.w	r9, #16
    2d3c:	e023      	b.n	2d86 <encode_uint+0x7a>
	switch (specifier) {
    2d3e:	2b58      	cmp	r3, #88	; 0x58
    2d40:	d002      	beq.n	2d48 <encode_uint+0x3c>
    2d42:	f04f 090a 	mov.w	r9, #10
    2d46:	e01e      	b.n	2d86 <encode_uint+0x7a>
		return 16;
    2d48:	f04f 0910 	mov.w	r9, #16
    2d4c:	e01b      	b.n	2d86 <encode_uint+0x7a>
		return 8;
    2d4e:	f04f 0908 	mov.w	r9, #8
    2d52:	e018      	b.n	2d86 <encode_uint+0x7a>
		return 16;
    2d54:	f04f 0910 	mov.w	r9, #16
    2d58:	e015      	b.n	2d86 <encode_uint+0x7a>
	switch (specifier) {
    2d5a:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    2d5e:	e012      	b.n	2d86 <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d60:	b2d2      	uxtb	r2, r2
    2d62:	3230      	adds	r2, #48	; 0x30
    2d64:	b2d2      	uxtb	r2, r2
    2d66:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    2d6a:	4632      	mov	r2, r6
    2d6c:	463b      	mov	r3, r7
    2d6e:	4620      	mov	r0, r4
    2d70:	4629      	mov	r1, r5
    2d72:	f7fe f9dd 	bl	1130 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    2d76:	42bd      	cmp	r5, r7
    2d78:	bf08      	it	eq
    2d7a:	42b4      	cmpeq	r4, r6
    2d7c:	d318      	bcc.n	2db0 <encode_uint+0xa4>
    2d7e:	45d0      	cmp	r8, sl
    2d80:	d916      	bls.n	2db0 <encode_uint+0xa4>
		value /= radix;
    2d82:	4604      	mov	r4, r0
    2d84:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    2d86:	464e      	mov	r6, r9
    2d88:	2700      	movs	r7, #0
    2d8a:	464a      	mov	r2, r9
    2d8c:	463b      	mov	r3, r7
    2d8e:	4620      	mov	r0, r4
    2d90:	4629      	mov	r1, r5
    2d92:	f7fe f9cd 	bl	1130 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d96:	2a09      	cmp	r2, #9
    2d98:	d9e2      	bls.n	2d60 <encode_uint+0x54>
    2d9a:	f1bb 0f01 	cmp.w	fp, #1
    2d9e:	d003      	beq.n	2da8 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2da0:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2da2:	3257      	adds	r2, #87	; 0x57
    2da4:	b2d2      	uxtb	r2, r2
    2da6:	e7de      	b.n	2d66 <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2da8:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2daa:	3237      	adds	r2, #55	; 0x37
    2dac:	b2d2      	uxtb	r2, r2
    2dae:	e7da      	b.n	2d66 <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    2db0:	9b01      	ldr	r3, [sp, #4]
    2db2:	781b      	ldrb	r3, [r3, #0]
    2db4:	f013 0f20 	tst.w	r3, #32
    2db8:	d005      	beq.n	2dc6 <encode_uint+0xba>
		if (radix == 8) {
    2dba:	f1b9 0f08 	cmp.w	r9, #8
    2dbe:	d006      	beq.n	2dce <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    2dc0:	f1b9 0f10 	cmp.w	r9, #16
    2dc4:	d009      	beq.n	2dda <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    2dc6:	4640      	mov	r0, r8
    2dc8:	b003      	add	sp, #12
    2dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    2dce:	9a01      	ldr	r2, [sp, #4]
    2dd0:	7893      	ldrb	r3, [r2, #2]
    2dd2:	f043 0308 	orr.w	r3, r3, #8
    2dd6:	7093      	strb	r3, [r2, #2]
    2dd8:	e7f5      	b.n	2dc6 <encode_uint+0xba>
			conv->altform_0c = true;
    2dda:	9a01      	ldr	r2, [sp, #4]
    2ddc:	7893      	ldrb	r3, [r2, #2]
    2dde:	f043 0310 	orr.w	r3, r3, #16
    2de2:	7093      	strb	r3, [r2, #2]
    2de4:	e7ef      	b.n	2dc6 <encode_uint+0xba>
    2de6:	bf00      	nop
    2de8:	000578b9 	.word	0x000578b9

00002dec <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    2dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2df0:	b093      	sub	sp, #76	; 0x4c
    2df2:	4606      	mov	r6, r0
    2df4:	460d      	mov	r5, r1
    2df6:	4692      	mov	sl, r2
    2df8:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    2dfa:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    2dfc:	f89a 0000 	ldrb.w	r0, [sl]
    2e00:	2800      	cmp	r0, #0
    2e02:	f000 84d6 	beq.w	37b2 <cbvprintf+0x9c6>
		if (*fp != '%') {
    2e06:	2825      	cmp	r0, #37	; 0x25
    2e08:	d008      	beq.n	2e1c <cbvprintf+0x30>
			OUTC(*fp++);
    2e0a:	f10a 0a01 	add.w	sl, sl, #1
    2e0e:	4629      	mov	r1, r5
    2e10:	47b0      	blx	r6
    2e12:	2800      	cmp	r0, #0
    2e14:	f2c0 84ce 	blt.w	37b4 <cbvprintf+0x9c8>
    2e18:	3401      	adds	r4, #1
			continue;
    2e1a:	e7ef      	b.n	2dfc <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    2e1c:	2300      	movs	r3, #0
    2e1e:	9306      	str	r3, [sp, #24]
    2e20:	9307      	str	r3, [sp, #28]
    2e22:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    2e24:	9308      	str	r3, [sp, #32]
    2e26:	9309      	str	r3, [sp, #36]	; 0x24
    2e28:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    2e2a:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    2e2e:	f89a 3001 	ldrb.w	r3, [sl, #1]
    2e32:	2b25      	cmp	r3, #37	; 0x25
    2e34:	d001      	beq.n	2e3a <cbvprintf+0x4e>
	bool loop = true;
    2e36:	2701      	movs	r7, #1
    2e38:	e02c      	b.n	2e94 <cbvprintf+0xa8>
		conv->specifier = *sp++;
    2e3a:	f10a 0802 	add.w	r8, sl, #2
    2e3e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    2e42:	e1a8      	b.n	3196 <cbvprintf+0x3aa>
			conv->flag_dash = true;
    2e44:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e48:	f043 0304 	orr.w	r3, r3, #4
    2e4c:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    2e50:	b1ff      	cbz	r7, 2e92 <cbvprintf+0xa6>
			++sp;
    2e52:	f108 0801 	add.w	r8, r8, #1
    2e56:	e01c      	b.n	2e92 <cbvprintf+0xa6>
			conv->flag_plus = true;
    2e58:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e5c:	f043 0308 	orr.w	r3, r3, #8
    2e60:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e64:	e7f4      	b.n	2e50 <cbvprintf+0x64>
			conv->flag_space = true;
    2e66:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e6a:	f043 0310 	orr.w	r3, r3, #16
    2e6e:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e72:	e7ed      	b.n	2e50 <cbvprintf+0x64>
			conv->flag_hash = true;
    2e74:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e78:	f043 0320 	orr.w	r3, r3, #32
    2e7c:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e80:	e7e6      	b.n	2e50 <cbvprintf+0x64>
			conv->flag_zero = true;
    2e82:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2e8a:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e8e:	e7df      	b.n	2e50 <cbvprintf+0x64>
		switch (*sp) {
    2e90:	2700      	movs	r7, #0
	} while (loop);
    2e92:	b34f      	cbz	r7, 2ee8 <cbvprintf+0xfc>
		switch (*sp) {
    2e94:	f898 3000 	ldrb.w	r3, [r8]
    2e98:	3b20      	subs	r3, #32
    2e9a:	2b10      	cmp	r3, #16
    2e9c:	d8f8      	bhi.n	2e90 <cbvprintf+0xa4>
    2e9e:	a201      	add	r2, pc, #4	; (adr r2, 2ea4 <cbvprintf+0xb8>)
    2ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2ea4:	00002e67 	.word	0x00002e67
    2ea8:	00002e91 	.word	0x00002e91
    2eac:	00002e91 	.word	0x00002e91
    2eb0:	00002e75 	.word	0x00002e75
    2eb4:	00002e91 	.word	0x00002e91
    2eb8:	00002e91 	.word	0x00002e91
    2ebc:	00002e91 	.word	0x00002e91
    2ec0:	00002e91 	.word	0x00002e91
    2ec4:	00002e91 	.word	0x00002e91
    2ec8:	00002e91 	.word	0x00002e91
    2ecc:	00002e91 	.word	0x00002e91
    2ed0:	00002e59 	.word	0x00002e59
    2ed4:	00002e91 	.word	0x00002e91
    2ed8:	00002e45 	.word	0x00002e45
    2edc:	00002e91 	.word	0x00002e91
    2ee0:	00002e91 	.word	0x00002e91
    2ee4:	00002e83 	.word	0x00002e83
	if (conv->flag_zero && conv->flag_dash) {
    2ee8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2eec:	f003 0344 	and.w	r3, r3, #68	; 0x44
    2ef0:	2b44      	cmp	r3, #68	; 0x44
    2ef2:	d06d      	beq.n	2fd0 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    2ef4:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    2ef8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2efc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2f00:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    2f04:	f898 3000 	ldrb.w	r3, [r8]
    2f08:	2b2a      	cmp	r3, #42	; 0x2a
    2f0a:	d068      	beq.n	2fde <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    2f0c:	a805      	add	r0, sp, #20
    2f0e:	f7ff fee7 	bl	2ce0 <extract_decimal>
	if (sp != wp) {
    2f12:	9b05      	ldr	r3, [sp, #20]
    2f14:	4598      	cmp	r8, r3
    2f16:	d012      	beq.n	2f3e <cbvprintf+0x152>
		conv->width_present = true;
    2f18:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2f20:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    2f24:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    2f26:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    2f2a:	2800      	cmp	r0, #0
    2f2c:	db60      	blt.n	2ff0 <cbvprintf+0x204>
    2f2e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    2f30:	4313      	orrs	r3, r2
    2f32:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2f36:	f363 0241 	bfi	r2, r3, #1, #1
    2f3a:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2f3e:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    2f40:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    2f42:	781b      	ldrb	r3, [r3, #0]
    2f44:	2b2e      	cmp	r3, #46	; 0x2e
    2f46:	bf14      	ite	ne
    2f48:	2300      	movne	r3, #0
    2f4a:	2301      	moveq	r3, #1
    2f4c:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    2f50:	f363 0241 	bfi	r2, r3, #1, #1
    2f54:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    2f58:	2b00      	cmp	r3, #0
    2f5a:	d04b      	beq.n	2ff4 <cbvprintf+0x208>
	++sp;
    2f5c:	9b05      	ldr	r3, [sp, #20]
    2f5e:	1c5a      	adds	r2, r3, #1
    2f60:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    2f62:	785b      	ldrb	r3, [r3, #1]
    2f64:	2b2a      	cmp	r3, #42	; 0x2a
    2f66:	d048      	beq.n	2ffa <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    2f68:	a805      	add	r0, sp, #20
    2f6a:	f7ff feb9 	bl	2ce0 <extract_decimal>
	conv->prec_value = prec;
    2f6e:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    2f70:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f74:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    2f78:	2800      	cmp	r0, #0
    2f7a:	db47      	blt.n	300c <cbvprintf+0x220>
    2f7c:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    2f7e:	4313      	orrs	r3, r2
    2f80:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2f84:	f363 0241 	bfi	r2, r3, #1, #1
    2f88:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2f8c:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    2f90:	f898 3000 	ldrb.w	r3, [r8]
    2f94:	3b4c      	subs	r3, #76	; 0x4c
    2f96:	2b2e      	cmp	r3, #46	; 0x2e
    2f98:	f200 80dc 	bhi.w	3154 <cbvprintf+0x368>
    2f9c:	e8df f003 	tbb	[pc, r3]
    2fa0:	dadadaca 	.word	0xdadadaca
    2fa4:	dadadada 	.word	0xdadadada
    2fa8:	dadadada 	.word	0xdadadada
    2fac:	dadadada 	.word	0xdadadada
    2fb0:	dadadada 	.word	0xdadadada
    2fb4:	dadadada 	.word	0xdadadada
    2fb8:	dadadada 	.word	0xdadadada
    2fbc:	da6ada38 	.word	0xda6ada38
    2fc0:	dadada51 	.word	0xdadada51
    2fc4:	dadadada 	.word	0xdadadada
    2fc8:	dadadac0 	.word	0xdadadac0
    2fcc:	dada      	.short	0xdada
    2fce:	b6          	.byte	0xb6
    2fcf:	00          	.byte	0x00
		conv->flag_zero = false;
    2fd0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2fd4:	f36f 1386 	bfc	r3, #6, #1
    2fd8:	f88d 3020 	strb.w	r3, [sp, #32]
    2fdc:	e78a      	b.n	2ef4 <cbvprintf+0x108>
		conv->width_star = true;
    2fde:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fe2:	f043 0301 	orr.w	r3, r3, #1
    2fe6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    2fea:	4643      	mov	r3, r8
    2fec:	3301      	adds	r3, #1
    2fee:	e7a7      	b.n	2f40 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    2ff0:	2201      	movs	r2, #1
    2ff2:	e79d      	b.n	2f30 <cbvprintf+0x144>
		return sp;
    2ff4:	f8dd 8014 	ldr.w	r8, [sp, #20]
    2ff8:	e7ca      	b.n	2f90 <cbvprintf+0x1a4>
		conv->prec_star = true;
    2ffa:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2ffe:	f043 0304 	orr.w	r3, r3, #4
    3002:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    3006:	f102 0801 	add.w	r8, r2, #1
    300a:	e7c1      	b.n	2f90 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    300c:	2201      	movs	r2, #1
    300e:	e7b6      	b.n	2f7e <cbvprintf+0x192>
		if (*++sp == 'h') {
    3010:	f108 0201 	add.w	r2, r8, #1
    3014:	f898 3001 	ldrb.w	r3, [r8, #1]
    3018:	2b68      	cmp	r3, #104	; 0x68
    301a:	d008      	beq.n	302e <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    301c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3020:	2102      	movs	r1, #2
    3022:	f361 03c6 	bfi	r3, r1, #3, #4
    3026:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    302a:	4690      	mov	r8, r2
    302c:	e02b      	b.n	3086 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    302e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3032:	2201      	movs	r2, #1
    3034:	f362 03c6 	bfi	r3, r2, #3, #4
    3038:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    303c:	f108 0802 	add.w	r8, r8, #2
    3040:	e021      	b.n	3086 <cbvprintf+0x29a>
		if (*++sp == 'l') {
    3042:	f108 0201 	add.w	r2, r8, #1
    3046:	f898 3001 	ldrb.w	r3, [r8, #1]
    304a:	2b6c      	cmp	r3, #108	; 0x6c
    304c:	d008      	beq.n	3060 <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    304e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3052:	2103      	movs	r1, #3
    3054:	f361 03c6 	bfi	r3, r1, #3, #4
    3058:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    305c:	4690      	mov	r8, r2
    305e:	e012      	b.n	3086 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    3060:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3064:	2204      	movs	r2, #4
    3066:	f362 03c6 	bfi	r3, r2, #3, #4
    306a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    306e:	f108 0802 	add.w	r8, r8, #2
    3072:	e008      	b.n	3086 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    3074:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3078:	2205      	movs	r2, #5
    307a:	f362 03c6 	bfi	r3, r2, #3, #4
    307e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3082:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    3086:	f818 3b01 	ldrb.w	r3, [r8], #1
    308a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    308e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    3092:	2a37      	cmp	r2, #55	; 0x37
    3094:	f200 8150 	bhi.w	3338 <cbvprintf+0x54c>
    3098:	e8df f012 	tbh	[pc, r2, lsl #1]
    309c:	014e0126 	.word	0x014e0126
    30a0:	014e014e 	.word	0x014e014e
    30a4:	01260126 	.word	0x01260126
    30a8:	014e0126 	.word	0x014e0126
    30ac:	014e014e 	.word	0x014e014e
    30b0:	014e014e 	.word	0x014e014e
    30b4:	014e014e 	.word	0x014e014e
    30b8:	014e014e 	.word	0x014e014e
    30bc:	014e014e 	.word	0x014e014e
    30c0:	014e014e 	.word	0x014e014e
    30c4:	014e014e 	.word	0x014e014e
    30c8:	0113014e 	.word	0x0113014e
    30cc:	014e014e 	.word	0x014e014e
    30d0:	014e014e 	.word	0x014e014e
    30d4:	014e014e 	.word	0x014e014e
    30d8:	014e014e 	.word	0x014e014e
    30dc:	014e0126 	.word	0x014e0126
    30e0:	00630113 	.word	0x00630113
    30e4:	01260126 	.word	0x01260126
    30e8:	014e0126 	.word	0x014e0126
    30ec:	014e0063 	.word	0x014e0063
    30f0:	014e014e 	.word	0x014e014e
    30f4:	012f014e 	.word	0x012f014e
    30f8:	013f0113 	.word	0x013f0113
    30fc:	014e014e 	.word	0x014e014e
    3100:	014e013f 	.word	0x014e013f
    3104:	014e0113 	.word	0x014e0113
    3108:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    310c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3110:	2206      	movs	r2, #6
    3112:	f362 03c6 	bfi	r3, r2, #3, #4
    3116:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    311a:	f108 0801 	add.w	r8, r8, #1
		break;
    311e:	e7b2      	b.n	3086 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    3120:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3124:	2207      	movs	r2, #7
    3126:	f362 03c6 	bfi	r3, r2, #3, #4
    312a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    312e:	f108 0801 	add.w	r8, r8, #1
		break;
    3132:	e7a8      	b.n	3086 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    3134:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3138:	2208      	movs	r2, #8
    313a:	f362 03c6 	bfi	r3, r2, #3, #4
    313e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3142:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    3146:	f89d 3020 	ldrb.w	r3, [sp, #32]
    314a:	f043 0302 	orr.w	r3, r3, #2
    314e:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    3152:	e798      	b.n	3086 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    3154:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3158:	f36f 03c6 	bfc	r3, #3, #4
    315c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    3160:	e791      	b.n	3086 <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    3162:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    3166:	2101      	movs	r1, #1
    3168:	f361 0202 	bfi	r2, r1, #0, #3
    316c:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3170:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3174:	f002 0278 	and.w	r2, r2, #120	; 0x78
    3178:	2a40      	cmp	r2, #64	; 0x40
    317a:	f000 80aa 	beq.w	32d2 <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    317e:	2b63      	cmp	r3, #99	; 0x63
    3180:	f000 80ae 	beq.w	32e0 <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    3184:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3188:	f3c3 0240 	ubfx	r2, r3, #1, #1
    318c:	4317      	orrs	r7, r2
    318e:	f367 0341 	bfi	r3, r7, #1, #1
    3192:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    3196:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    319a:	f013 0f01 	tst.w	r3, #1
    319e:	f000 80da 	beq.w	3356 <cbvprintf+0x56a>
			width = va_arg(ap, int);
    31a2:	9b03      	ldr	r3, [sp, #12]
    31a4:	1d1a      	adds	r2, r3, #4
    31a6:	9203      	str	r2, [sp, #12]
    31a8:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    31aa:	2f00      	cmp	r7, #0
    31ac:	f2c0 80cb 	blt.w	3346 <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    31b0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    31b4:	f013 0f04 	tst.w	r3, #4
    31b8:	f000 80df 	beq.w	337a <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    31bc:	9b03      	ldr	r3, [sp, #12]
    31be:	1d1a      	adds	r2, r3, #4
    31c0:	9203      	str	r2, [sp, #12]
    31c2:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    31c6:	f1bb 0f00 	cmp.w	fp, #0
    31ca:	f2c0 80cd 	blt.w	3368 <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    31ce:	2300      	movs	r3, #0
    31d0:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    31d2:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    31d4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    31d8:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    31dc:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    31e0:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    31e4:	2b01      	cmp	r3, #1
    31e6:	f000 80d1 	beq.w	338c <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    31ea:	2b02      	cmp	r3, #2
    31ec:	f000 8116 	beq.w	341c <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    31f0:	2b04      	cmp	r3, #4
    31f2:	f000 8167 	beq.w	34c4 <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    31f6:	2b03      	cmp	r3, #3
    31f8:	f000 817e 	beq.w	34f8 <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    31fc:	f89d 9020 	ldrb.w	r9, [sp, #32]
    3200:	f019 0303 	ands.w	r3, r9, #3
    3204:	9302      	str	r3, [sp, #8]
    3206:	f040 817d 	bne.w	3504 <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    320a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    320e:	3b25      	subs	r3, #37	; 0x25
    3210:	2b53      	cmp	r3, #83	; 0x53
    3212:	f200 8233 	bhi.w	367c <cbvprintf+0x890>
    3216:	e8df f013 	tbh	[pc, r3, lsl #1]
    321a:	0181      	.short	0x0181
    321c:	02310231 	.word	0x02310231
    3220:	02310231 	.word	0x02310231
    3224:	02310231 	.word	0x02310231
    3228:	02310231 	.word	0x02310231
    322c:	02310231 	.word	0x02310231
    3230:	02310231 	.word	0x02310231
    3234:	02310231 	.word	0x02310231
    3238:	02310231 	.word	0x02310231
    323c:	02310231 	.word	0x02310231
    3240:	02310231 	.word	0x02310231
    3244:	02310231 	.word	0x02310231
    3248:	02310231 	.word	0x02310231
    324c:	02310231 	.word	0x02310231
    3250:	02310231 	.word	0x02310231
    3254:	02310231 	.word	0x02310231
    3258:	02310231 	.word	0x02310231
    325c:	02310231 	.word	0x02310231
    3260:	02310231 	.word	0x02310231
    3264:	02310231 	.word	0x02310231
    3268:	02310231 	.word	0x02310231
    326c:	02310231 	.word	0x02310231
    3270:	02310231 	.word	0x02310231
    3274:	02310231 	.word	0x02310231
    3278:	02310231 	.word	0x02310231
    327c:	02310231 	.word	0x02310231
    3280:	023101c7 	.word	0x023101c7
    3284:	02310231 	.word	0x02310231
    3288:	02310231 	.word	0x02310231
    328c:	02310231 	.word	0x02310231
    3290:	02310231 	.word	0x02310231
    3294:	01a10231 	.word	0x01a10231
    3298:	023101ab 	.word	0x023101ab
    329c:	02310231 	.word	0x02310231
    32a0:	01ab0231 	.word	0x01ab0231
    32a4:	02310231 	.word	0x02310231
    32a8:	02310231 	.word	0x02310231
    32ac:	01c70208 	.word	0x01c70208
    32b0:	023101ea 	.word	0x023101ea
    32b4:	018f0231 	.word	0x018f0231
    32b8:	01c70231 	.word	0x01c70231
    32bc:	02310231 	.word	0x02310231
    32c0:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    32c2:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    32c6:	2102      	movs	r1, #2
    32c8:	f361 0202 	bfi	r2, r1, #0, #3
    32cc:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    32d0:	e74e      	b.n	3170 <cbvprintf+0x384>
			conv->invalid = true;
    32d2:	f89d 1020 	ldrb.w	r1, [sp, #32]
    32d6:	f041 0101 	orr.w	r1, r1, #1
    32da:	f88d 1020 	strb.w	r1, [sp, #32]
    32de:	e74e      	b.n	317e <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    32e0:	1e17      	subs	r7, r2, #0
    32e2:	bf18      	it	ne
    32e4:	2701      	movne	r7, #1
    32e6:	e74d      	b.n	3184 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    32e8:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32ec:	2204      	movs	r2, #4
    32ee:	f362 0302 	bfi	r3, r2, #0, #3
    32f2:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    32f6:	2701      	movs	r7, #1
			break;
    32f8:	e744      	b.n	3184 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    32fa:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32fe:	2203      	movs	r2, #3
    3300:	f362 0302 	bfi	r3, r2, #0, #3
    3304:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3308:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    330c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    3310:	2b40      	cmp	r3, #64	; 0x40
    3312:	f47f af37 	bne.w	3184 <cbvprintf+0x398>
			unsupported = true;
    3316:	2701      	movs	r7, #1
    3318:	e734      	b.n	3184 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    331a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    331e:	2203      	movs	r2, #3
    3320:	f362 0302 	bfi	r3, r2, #0, #3
    3324:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    3328:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    332c:	f013 0f78 	tst.w	r3, #120	; 0x78
    3330:	f43f af28 	beq.w	3184 <cbvprintf+0x398>
			unsupported = true;
    3334:	2701      	movs	r7, #1
    3336:	e725      	b.n	3184 <cbvprintf+0x398>
		conv->invalid = true;
    3338:	f89d 3020 	ldrb.w	r3, [sp, #32]
    333c:	f043 0301 	orr.w	r3, r3, #1
    3340:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    3344:	e71e      	b.n	3184 <cbvprintf+0x398>
				conv->flag_dash = true;
    3346:	f89d 3020 	ldrb.w	r3, [sp, #32]
    334a:	f043 0304 	orr.w	r3, r3, #4
    334e:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    3352:	427f      	negs	r7, r7
    3354:	e72c      	b.n	31b0 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    3356:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    335a:	2b00      	cmp	r3, #0
    335c:	db02      	blt.n	3364 <cbvprintf+0x578>
		int width = -1;
    335e:	f04f 37ff 	mov.w	r7, #4294967295
    3362:	e725      	b.n	31b0 <cbvprintf+0x3c4>
			width = conv->width_value;
    3364:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3366:	e723      	b.n	31b0 <cbvprintf+0x3c4>
				conv->prec_present = false;
    3368:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    336c:	f36f 0341 	bfc	r3, #1, #1
    3370:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    3374:	f04f 3bff 	mov.w	fp, #4294967295
    3378:	e729      	b.n	31ce <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    337a:	f013 0f02 	tst.w	r3, #2
    337e:	d002      	beq.n	3386 <cbvprintf+0x59a>
			precision = conv->prec_value;
    3380:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    3384:	e723      	b.n	31ce <cbvprintf+0x3e2>
		int precision = -1;
    3386:	f04f 3bff 	mov.w	fp, #4294967295
    338a:	e720      	b.n	31ce <cbvprintf+0x3e2>
			switch (length_mod) {
    338c:	1ecb      	subs	r3, r1, #3
    338e:	2b04      	cmp	r3, #4
    3390:	d804      	bhi.n	339c <cbvprintf+0x5b0>
    3392:	e8df f003 	tbb	[pc, r3]
    3396:	1d0b      	.short	0x1d0b
    3398:	3529      	.short	0x3529
    339a:	35          	.byte	0x35
    339b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    339c:	9b03      	ldr	r3, [sp, #12]
    339e:	1d1a      	adds	r2, r3, #4
    33a0:	9203      	str	r2, [sp, #12]
    33a2:	681a      	ldr	r2, [r3, #0]
    33a4:	17d3      	asrs	r3, r2, #31
    33a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33aa:	e006      	b.n	33ba <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    33ac:	9b03      	ldr	r3, [sp, #12]
    33ae:	1d1a      	adds	r2, r3, #4
    33b0:	9203      	str	r2, [sp, #12]
    33b2:	681a      	ldr	r2, [r3, #0]
    33b4:	17d3      	asrs	r3, r2, #31
    33b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    33ba:	2901      	cmp	r1, #1
    33bc:	d028      	beq.n	3410 <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    33be:	2902      	cmp	r1, #2
    33c0:	f47f af1c 	bne.w	31fc <cbvprintf+0x410>
				value->sint = (short)value->sint;
    33c4:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    33c8:	17d3      	asrs	r3, r2, #31
    33ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
    33ce:	e715      	b.n	31fc <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    33d0:	9b03      	ldr	r3, [sp, #12]
    33d2:	3307      	adds	r3, #7
    33d4:	f023 0307 	bic.w	r3, r3, #7
    33d8:	f103 0208 	add.w	r2, r3, #8
    33dc:	9203      	str	r2, [sp, #12]
    33de:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    33e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33e6:	e7e8      	b.n	33ba <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    33e8:	9b03      	ldr	r3, [sp, #12]
    33ea:	3307      	adds	r3, #7
    33ec:	f023 0307 	bic.w	r3, r3, #7
    33f0:	f103 0208 	add.w	r2, r3, #8
    33f4:	9203      	str	r2, [sp, #12]
    33f6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    33fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33fe:	e7dc      	b.n	33ba <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    3400:	9b03      	ldr	r3, [sp, #12]
    3402:	1d1a      	adds	r2, r3, #4
    3404:	9203      	str	r2, [sp, #12]
    3406:	681a      	ldr	r2, [r3, #0]
    3408:	17d3      	asrs	r3, r2, #31
				value->sint =
    340a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    340e:	e7d4      	b.n	33ba <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    3410:	f89d 3018 	ldrb.w	r3, [sp, #24]
    3414:	9306      	str	r3, [sp, #24]
    3416:	2300      	movs	r3, #0
    3418:	9307      	str	r3, [sp, #28]
    341a:	e6ef      	b.n	31fc <cbvprintf+0x410>
			switch (length_mod) {
    341c:	1ecb      	subs	r3, r1, #3
    341e:	2b04      	cmp	r3, #4
    3420:	d804      	bhi.n	342c <cbvprintf+0x640>
    3422:	e8df f003 	tbb	[pc, r3]
    3426:	1f0b      	.short	0x1f0b
    3428:	4135      	.short	0x4135
    342a:	41          	.byte	0x41
    342b:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    342c:	9b03      	ldr	r3, [sp, #12]
    342e:	1d1a      	adds	r2, r3, #4
    3430:	9203      	str	r2, [sp, #12]
    3432:	681b      	ldr	r3, [r3, #0]
    3434:	9306      	str	r3, [sp, #24]
    3436:	2300      	movs	r3, #0
    3438:	9307      	str	r3, [sp, #28]
				break;
    343a:	e01e      	b.n	347a <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    343c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    3440:	2b63      	cmp	r3, #99	; 0x63
    3442:	d007      	beq.n	3454 <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    3444:	9b03      	ldr	r3, [sp, #12]
    3446:	1d1a      	adds	r2, r3, #4
    3448:	9203      	str	r2, [sp, #12]
    344a:	681b      	ldr	r3, [r3, #0]
    344c:	9306      	str	r3, [sp, #24]
    344e:	2300      	movs	r3, #0
    3450:	9307      	str	r3, [sp, #28]
    3452:	e012      	b.n	347a <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    3454:	9b03      	ldr	r3, [sp, #12]
    3456:	1d1a      	adds	r2, r3, #4
    3458:	9203      	str	r2, [sp, #12]
    345a:	681b      	ldr	r3, [r3, #0]
    345c:	9306      	str	r3, [sp, #24]
    345e:	2300      	movs	r3, #0
    3460:	9307      	str	r3, [sp, #28]
    3462:	e00a      	b.n	347a <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    3464:	9b03      	ldr	r3, [sp, #12]
    3466:	3307      	adds	r3, #7
    3468:	f023 0307 	bic.w	r3, r3, #7
    346c:	f103 0208 	add.w	r2, r3, #8
    3470:	9203      	str	r2, [sp, #12]
    3472:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    3476:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    347a:	2901      	cmp	r1, #1
    347c:	d01c      	beq.n	34b8 <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    347e:	2902      	cmp	r1, #2
    3480:	f47f aebc 	bne.w	31fc <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    3484:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    3488:	9306      	str	r3, [sp, #24]
    348a:	2300      	movs	r3, #0
    348c:	9307      	str	r3, [sp, #28]
    348e:	e6b5      	b.n	31fc <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    3490:	9b03      	ldr	r3, [sp, #12]
    3492:	3307      	adds	r3, #7
    3494:	f023 0307 	bic.w	r3, r3, #7
    3498:	f103 0208 	add.w	r2, r3, #8
    349c:	9203      	str	r2, [sp, #12]
    349e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    34a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    34a6:	e7e8      	b.n	347a <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    34a8:	9b03      	ldr	r3, [sp, #12]
    34aa:	1d1a      	adds	r2, r3, #4
    34ac:	9203      	str	r2, [sp, #12]
    34ae:	681b      	ldr	r3, [r3, #0]
				value->uint =
    34b0:	9306      	str	r3, [sp, #24]
    34b2:	2300      	movs	r3, #0
    34b4:	9307      	str	r3, [sp, #28]
				break;
    34b6:	e7e0      	b.n	347a <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    34b8:	f89d 3018 	ldrb.w	r3, [sp, #24]
    34bc:	9306      	str	r3, [sp, #24]
    34be:	2300      	movs	r3, #0
    34c0:	9307      	str	r3, [sp, #28]
    34c2:	e69b      	b.n	31fc <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    34c4:	2908      	cmp	r1, #8
    34c6:	d00b      	beq.n	34e0 <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    34c8:	9b03      	ldr	r3, [sp, #12]
    34ca:	3307      	adds	r3, #7
    34cc:	f023 0307 	bic.w	r3, r3, #7
    34d0:	f103 0208 	add.w	r2, r3, #8
    34d4:	9203      	str	r2, [sp, #12]
    34d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    34da:	e9cd 2306 	strd	r2, r3, [sp, #24]
    34de:	e68d      	b.n	31fc <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    34e0:	9b03      	ldr	r3, [sp, #12]
    34e2:	3307      	adds	r3, #7
    34e4:	f023 0307 	bic.w	r3, r3, #7
    34e8:	f103 0208 	add.w	r2, r3, #8
    34ec:	9203      	str	r2, [sp, #12]
    34ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    34f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    34f6:	e681      	b.n	31fc <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    34f8:	9b03      	ldr	r3, [sp, #12]
    34fa:	1d1a      	adds	r2, r3, #4
    34fc:	9203      	str	r2, [sp, #12]
    34fe:	681b      	ldr	r3, [r3, #0]
    3500:	9306      	str	r3, [sp, #24]
    3502:	e67b      	b.n	31fc <cbvprintf+0x410>
			OUTS(sp, fp);
    3504:	4643      	mov	r3, r8
    3506:	4652      	mov	r2, sl
    3508:	4629      	mov	r1, r5
    350a:	4630      	mov	r0, r6
    350c:	f00a fd65 	bl	dfda <outs>
    3510:	2800      	cmp	r0, #0
    3512:	f2c0 814f 	blt.w	37b4 <cbvprintf+0x9c8>
    3516:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    3518:	46c2      	mov	sl, r8
			continue;
    351a:	e46f      	b.n	2dfc <cbvprintf+0x10>
		case '%':
			OUTC('%');
    351c:	4629      	mov	r1, r5
    351e:	2025      	movs	r0, #37	; 0x25
    3520:	47b0      	blx	r6
    3522:	2800      	cmp	r0, #0
    3524:	f2c0 8146 	blt.w	37b4 <cbvprintf+0x9c8>
    3528:	3401      	adds	r4, #1
		char sign = 0;
    352a:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    352e:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3532:	f04f 0a00 	mov.w	sl, #0
			break;
    3536:	e0a7      	b.n	3688 <cbvprintf+0x89c>
		case 's': {
			bps = (const char *)value->ptr;
    3538:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    353c:	f1bb 0f00 	cmp.w	fp, #0
    3540:	db08      	blt.n	3554 <cbvprintf+0x768>
				len = strnlen(bps, precision);
    3542:	4659      	mov	r1, fp
    3544:	4650      	mov	r0, sl
    3546:	f00c ff12 	bl	1036e <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    354a:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    354e:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    3552:	e099      	b.n	3688 <cbvprintf+0x89c>
				len = strlen(bps);
    3554:	4650      	mov	r0, sl
    3556:	f7fd ffdd 	bl	1514 <strlen>
    355a:	e7f6      	b.n	354a <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    355c:	9b06      	ldr	r3, [sp, #24]
    355e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    3562:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    3566:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    356a:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    356e:	e08b      	b.n	3688 <cbvprintf+0x89c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    3570:	f019 0f08 	tst.w	r9, #8
    3574:	d105      	bne.n	3582 <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3576:	f019 0910 	ands.w	r9, r9, #16
    357a:	d004      	beq.n	3586 <cbvprintf+0x79a>
				sign = ' ';
    357c:	f04f 0920 	mov.w	r9, #32
    3580:	e001      	b.n	3586 <cbvprintf+0x79a>
				sign = '+';
    3582:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3586:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    358a:	2a00      	cmp	r2, #0
    358c:	f173 0100 	sbcs.w	r1, r3, #0
    3590:	db02      	blt.n	3598 <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    3592:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3596:	e009      	b.n	35ac <cbvprintf+0x7c0>
				value->uint = (uint_value_type)-sint;
    3598:	4252      	negs	r2, r2
    359a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    359e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    35a2:	f04f 092d 	mov.w	r9, #45	; 0x2d
    35a6:	e001      	b.n	35ac <cbvprintf+0x7c0>
		switch (conv->specifier) {
    35a8:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    35ac:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    35b0:	9300      	str	r3, [sp, #0]
    35b2:	ab0c      	add	r3, sp, #48	; 0x30
    35b4:	aa08      	add	r2, sp, #32
    35b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    35ba:	f7ff fba7 	bl	2d0c <encode_uint>
    35be:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    35c0:	f1bb 0f00 	cmp.w	fp, #0
    35c4:	f2c0 8090 	blt.w	36e8 <cbvprintf+0x8fc>
				size_t len = bpe - bps;
    35c8:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    35cc:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    35d0:	f89d 2020 	ldrb.w	r2, [sp, #32]
    35d4:	f36f 1286 	bfc	r2, #6, #1
    35d8:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    35dc:	459b      	cmp	fp, r3
    35de:	f240 8086 	bls.w	36ee <cbvprintf+0x902>
					conv->pad0_value = precision - (int)len;
    35e2:	ebab 0303 	sub.w	r3, fp, r3
    35e6:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    35e8:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    35ec:	e04c      	b.n	3688 <cbvprintf+0x89c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    35ee:	9806      	ldr	r0, [sp, #24]
    35f0:	b930      	cbnz	r0, 3600 <cbvprintf+0x814>
		char sign = 0;
    35f2:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    35f6:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 37bc <cbvprintf+0x9d0>
			bps = "(nil)";
    35fa:	f1ab 0a05 	sub.w	sl, fp, #5
    35fe:	e043      	b.n	3688 <cbvprintf+0x89c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    3600:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3604:	9300      	str	r3, [sp, #0]
    3606:	ab0c      	add	r3, sp, #48	; 0x30
    3608:	aa08      	add	r2, sp, #32
    360a:	2100      	movs	r1, #0
    360c:	f7ff fb7e 	bl	2d0c <encode_uint>
    3610:	4682      	mov	sl, r0
				conv->altform_0c = true;
    3612:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3616:	f043 0310 	orr.w	r3, r3, #16
    361a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    361e:	2378      	movs	r3, #120	; 0x78
    3620:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    3624:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    3628:	e7ca      	b.n	35c0 <cbvprintf+0x7d4>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    362a:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    362c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3630:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    3634:	2b07      	cmp	r3, #7
    3636:	d806      	bhi.n	3646 <cbvprintf+0x85a>
    3638:	e8df f003 	tbb	[pc, r3]
    363c:	100e0c04 	.word	0x100e0c04
    3640:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    3644:	6014      	str	r4, [r2, #0]
		char sign = 0;
    3646:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    364a:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    364e:	f04f 0a00 	mov.w	sl, #0
}
    3652:	e019      	b.n	3688 <cbvprintf+0x89c>
		*(signed char *)dp = (signed char)count;
    3654:	7014      	strb	r4, [r2, #0]
		break;
    3656:	e7f6      	b.n	3646 <cbvprintf+0x85a>
		*(short *)dp = (short)count;
    3658:	8014      	strh	r4, [r2, #0]
		break;
    365a:	e7f4      	b.n	3646 <cbvprintf+0x85a>
		*(long *)dp = (long)count;
    365c:	6014      	str	r4, [r2, #0]
		break;
    365e:	e7f2      	b.n	3646 <cbvprintf+0x85a>
		*(long long *)dp = (long long)count;
    3660:	4620      	mov	r0, r4
    3662:	17e1      	asrs	r1, r4, #31
    3664:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3668:	e7ed      	b.n	3646 <cbvprintf+0x85a>
		*(intmax_t *)dp = (intmax_t)count;
    366a:	4620      	mov	r0, r4
    366c:	17e1      	asrs	r1, r4, #31
    366e:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3672:	e7e8      	b.n	3646 <cbvprintf+0x85a>
		*(size_t *)dp = (size_t)count;
    3674:	6014      	str	r4, [r2, #0]
		break;
    3676:	e7e6      	b.n	3646 <cbvprintf+0x85a>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3678:	6014      	str	r4, [r2, #0]
		break;
    367a:	e7e4      	b.n	3646 <cbvprintf+0x85a>
		switch (conv->specifier) {
    367c:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3680:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3684:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3688:	f1ba 0f00 	cmp.w	sl, #0
    368c:	f000 808e 	beq.w	37ac <cbvprintf+0x9c0>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    3690:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3694:	f1b9 0f00 	cmp.w	r9, #0
    3698:	d000      	beq.n	369c <cbvprintf+0x8b0>
			nj_len += 1U;
    369a:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    369c:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    36a0:	f011 0f10 	tst.w	r1, #16
    36a4:	d026      	beq.n	36f4 <cbvprintf+0x908>
			nj_len += 2U;
    36a6:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    36a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    36aa:	4413      	add	r3, r2
		if (conv->pad_fp) {
    36ac:	f011 0f40 	tst.w	r1, #64	; 0x40
    36b0:	d001      	beq.n	36b6 <cbvprintf+0x8ca>
			nj_len += conv->pad0_pre_exp;
    36b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    36b4:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    36b6:	2f00      	cmp	r7, #0
    36b8:	dd32      	ble.n	3720 <cbvprintf+0x934>
			width -= (int)nj_len;
    36ba:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    36bc:	f89d 3020 	ldrb.w	r3, [sp, #32]
    36c0:	f013 0f04 	tst.w	r3, #4
    36c4:	d12c      	bne.n	3720 <cbvprintf+0x934>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    36c6:	f013 0f40 	tst.w	r3, #64	; 0x40
    36ca:	d018      	beq.n	36fe <cbvprintf+0x912>
					if (sign != 0) {
    36cc:	f1b9 0f00 	cmp.w	r9, #0
    36d0:	d018      	beq.n	3704 <cbvprintf+0x918>
						OUTC(sign);
    36d2:	4629      	mov	r1, r5
    36d4:	4648      	mov	r0, r9
    36d6:	47b0      	blx	r6
    36d8:	2800      	cmp	r0, #0
    36da:	db6b      	blt.n	37b4 <cbvprintf+0x9c8>
    36dc:	3401      	adds	r4, #1
						sign = 0;
    36de:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    36e2:	2330      	movs	r3, #48	; 0x30
    36e4:	9302      	str	r3, [sp, #8]
    36e6:	e00f      	b.n	3708 <cbvprintf+0x91c>
		const char *bpe = buf + sizeof(buf);
    36e8:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    36ec:	e7cc      	b.n	3688 <cbvprintf+0x89c>
    36ee:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    36f2:	e7c9      	b.n	3688 <cbvprintf+0x89c>
		} else if (conv->altform_0) {
    36f4:	f011 0f08 	tst.w	r1, #8
    36f8:	d0d6      	beq.n	36a8 <cbvprintf+0x8bc>
			nj_len += 1U;
    36fa:	3201      	adds	r2, #1
    36fc:	e7d4      	b.n	36a8 <cbvprintf+0x8bc>
				char pad = ' ';
    36fe:	2320      	movs	r3, #32
    3700:	9302      	str	r3, [sp, #8]
    3702:	e001      	b.n	3708 <cbvprintf+0x91c>
					pad = '0';
    3704:	2330      	movs	r3, #48	; 0x30
    3706:	9302      	str	r3, [sp, #8]
    3708:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    370a:	1e5f      	subs	r7, r3, #1
    370c:	2b00      	cmp	r3, #0
    370e:	dd07      	ble.n	3720 <cbvprintf+0x934>
					OUTC(pad);
    3710:	4629      	mov	r1, r5
    3712:	9802      	ldr	r0, [sp, #8]
    3714:	47b0      	blx	r6
    3716:	2800      	cmp	r0, #0
    3718:	db4c      	blt.n	37b4 <cbvprintf+0x9c8>
    371a:	3401      	adds	r4, #1
				while (width-- > 0) {
    371c:	463b      	mov	r3, r7
    371e:	e7f4      	b.n	370a <cbvprintf+0x91e>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    3720:	f1b9 0f00 	cmp.w	r9, #0
    3724:	d005      	beq.n	3732 <cbvprintf+0x946>
			OUTC(sign);
    3726:	4629      	mov	r1, r5
    3728:	4648      	mov	r0, r9
    372a:	47b0      	blx	r6
    372c:	2800      	cmp	r0, #0
    372e:	db41      	blt.n	37b4 <cbvprintf+0x9c8>
    3730:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    3732:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3736:	f3c3 1200 	ubfx	r2, r3, #4, #1
    373a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    373e:	4313      	orrs	r3, r2
    3740:	d005      	beq.n	374e <cbvprintf+0x962>
				OUTC('0');
    3742:	4629      	mov	r1, r5
    3744:	2030      	movs	r0, #48	; 0x30
    3746:	47b0      	blx	r6
    3748:	2800      	cmp	r0, #0
    374a:	db33      	blt.n	37b4 <cbvprintf+0x9c8>
    374c:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    374e:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3752:	f013 0f10 	tst.w	r3, #16
    3756:	d006      	beq.n	3766 <cbvprintf+0x97a>
				OUTC(conv->specifier);
    3758:	4629      	mov	r1, r5
    375a:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    375e:	47b0      	blx	r6
    3760:	2800      	cmp	r0, #0
    3762:	db27      	blt.n	37b4 <cbvprintf+0x9c8>
    3764:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    3766:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    3768:	f103 39ff 	add.w	r9, r3, #4294967295
    376c:	2b00      	cmp	r3, #0
    376e:	dd07      	ble.n	3780 <cbvprintf+0x994>
				OUTC('0');
    3770:	4629      	mov	r1, r5
    3772:	2030      	movs	r0, #48	; 0x30
    3774:	47b0      	blx	r6
    3776:	2800      	cmp	r0, #0
    3778:	db1c      	blt.n	37b4 <cbvprintf+0x9c8>
    377a:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    377c:	464b      	mov	r3, r9
    377e:	e7f3      	b.n	3768 <cbvprintf+0x97c>
			}

			OUTS(bps, bpe);
    3780:	465b      	mov	r3, fp
    3782:	4652      	mov	r2, sl
    3784:	4629      	mov	r1, r5
    3786:	4630      	mov	r0, r6
    3788:	f00a fc27 	bl	dfda <outs>
    378c:	2800      	cmp	r0, #0
    378e:	db11      	blt.n	37b4 <cbvprintf+0x9c8>
    3790:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    3792:	2f00      	cmp	r7, #0
    3794:	dd07      	ble.n	37a6 <cbvprintf+0x9ba>
			OUTC(' ');
    3796:	4629      	mov	r1, r5
    3798:	2020      	movs	r0, #32
    379a:	47b0      	blx	r6
    379c:	2800      	cmp	r0, #0
    379e:	db09      	blt.n	37b4 <cbvprintf+0x9c8>
    37a0:	3401      	adds	r4, #1
			--width;
    37a2:	3f01      	subs	r7, #1
    37a4:	e7f5      	b.n	3792 <cbvprintf+0x9a6>
		fp = extract_conversion(conv, sp);
    37a6:	46c2      	mov	sl, r8
    37a8:	f7ff bb28 	b.w	2dfc <cbvprintf+0x10>
    37ac:	46c2      	mov	sl, r8
    37ae:	f7ff bb25 	b.w	2dfc <cbvprintf+0x10>
		}
	}

	return count;
    37b2:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    37b4:	b013      	add	sp, #76	; 0x4c
    37b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    37ba:	bf00      	nop
    37bc:	000550d1 	.word	0x000550d1

000037c0 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    37c0:	b508      	push	{r3, lr}
    37c2:	4604      	mov	r4, r0
    37c4:	f04f 0220 	mov.w	r2, #32
    37c8:	f3ef 8311 	mrs	r3, BASEPRI
    37cc:	f382 8812 	msr	BASEPRI_MAX, r2
    37d0:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    37d4:	f00b fa32 	bl	ec3c <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    37d8:	4620      	mov	r0, r4
    37da:	f000 fe0d 	bl	43f8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    37de:	4803      	ldr	r0, [pc, #12]	; (37ec <sys_reboot+0x2c>)
    37e0:	f00a f98c 	bl	dafc <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    37e4:	f000 fa02 	bl	3bec <arch_cpu_idle>
    37e8:	e7fc      	b.n	37e4 <sys_reboot+0x24>
    37ea:	bf00      	nop
    37ec:	000550d4 	.word	0x000550d4

000037f0 <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    37f0:	b1c1      	cbz	r1, 3824 <tty_init+0x34>
{
    37f2:	b508      	push	{r3, lr}
    37f4:	4602      	mov	r2, r0
    37f6:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    37f8:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    37fa:	2300      	movs	r3, #0
    37fc:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    37fe:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3800:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3802:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3804:	87d3      	strh	r3, [r2, #62]	; 0x3e
    3806:	8793      	strh	r3, [r2, #60]	; 0x3c
    3808:	83d3      	strh	r3, [r2, #30]
    380a:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    380c:	f04f 33ff 	mov.w	r3, #4294967295
    3810:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3812:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3814:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    3816:	b143      	cbz	r3, 382a <tty_init+0x3a>
    3818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    381a:	b143      	cbz	r3, 382e <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    381c:	4905      	ldr	r1, [pc, #20]	; (3834 <tty_init+0x44>)
    381e:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    3820:	2000      	movs	r0, #0
}
    3822:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3824:	f06f 0012 	mvn.w	r0, #18
}
    3828:	4770      	bx	lr
	return 0;
    382a:	2000      	movs	r0, #0
    382c:	e7f9      	b.n	3822 <tty_init+0x32>
    382e:	2000      	movs	r0, #0
    3830:	e7f7      	b.n	3822 <tty_init+0x32>
    3832:	bf00      	nop
    3834:	0000e1ef 	.word	0x0000e1ef

00003838 <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    3838:	b500      	push	{lr}
    383a:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    383c:	2201      	movs	r2, #1
    383e:	f10d 0107 	add.w	r1, sp, #7
    3842:	4805      	ldr	r0, [pc, #20]	; (3858 <console_getchar+0x20>)
    3844:	f00a fd19 	bl	e27a <tty_read>
	if (res < 0) {
    3848:	2800      	cmp	r0, #0
    384a:	db01      	blt.n	3850 <console_getchar+0x18>
		return res;
	}

	return c;
    384c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    3850:	b003      	add	sp, #12
    3852:	f85d fb04 	ldr.w	pc, [sp], #4
    3856:	bf00      	nop
    3858:	2001af20 	.word	0x2001af20

0000385c <console_init>:

int console_init(void)
{
    385c:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    385e:	4810      	ldr	r0, [pc, #64]	; (38a0 <console_init+0x44>)
    3860:	f00c f969 	bl	fb36 <z_device_ready>
    3864:	b1b0      	cbz	r0, 3894 <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    3866:	490e      	ldr	r1, [pc, #56]	; (38a0 <console_init+0x44>)
    3868:	480e      	ldr	r0, [pc, #56]	; (38a4 <console_init+0x48>)
    386a:	f7ff ffc1 	bl	37f0 <tty_init>

	if (ret) {
    386e:	4604      	mov	r4, r0
    3870:	b970      	cbnz	r0, 3890 <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    3872:	4b0b      	ldr	r3, [pc, #44]	; (38a0 <console_init+0x44>)
    3874:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    3876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3878:	b17b      	cbz	r3, 389a <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    387a:	4d0a      	ldr	r5, [pc, #40]	; (38a4 <console_init+0x48>)
    387c:	2210      	movs	r2, #16
    387e:	490a      	ldr	r1, [pc, #40]	; (38a8 <console_init+0x4c>)
    3880:	4628      	mov	r0, r5
    3882:	f00a fd3b 	bl	e2fc <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    3886:	2210      	movs	r2, #16
    3888:	4908      	ldr	r1, [pc, #32]	; (38ac <console_init+0x50>)
    388a:	4628      	mov	r0, r5
    388c:	f00a fd1b 	bl	e2c6 <tty_set_rx_buf>

	return 0;
}
    3890:	4620      	mov	r0, r4
    3892:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    3894:	f06f 0412 	mvn.w	r4, #18
    3898:	e7fa      	b.n	3890 <console_init+0x34>
			return -ENOTSUP;
    389a:	f06f 0485 	mvn.w	r4, #133	; 0x85
    389e:	e7f7      	b.n	3890 <console_init+0x34>
    38a0:	00010ca4 	.word	0x00010ca4
    38a4:	2001af20 	.word	0x2001af20
    38a8:	2001af64 	.word	0x2001af64
    38ac:	2001af10 	.word	0x2001af10

000038b0 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    38b0:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    38b2:	4c04      	ldr	r4, [pc, #16]	; (38c4 <__do_init_array_aux+0x14>)
    38b4:	4b04      	ldr	r3, [pc, #16]	; (38c8 <__do_init_array_aux+0x18>)
    38b6:	429c      	cmp	r4, r3
    38b8:	d203      	bcs.n	38c2 <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    38ba:	f854 3b04 	ldr.w	r3, [r4], #4
    38be:	4798      	blx	r3
		func++) {
    38c0:	e7f8      	b.n	38b4 <__do_init_array_aux+0x4>
	}
}
    38c2:	bd10      	pop	{r4, pc}
    38c4:	00010e8c 	.word	0x00010e8c
    38c8:	00010e8c 	.word	0x00010e8c

000038cc <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    38cc:	4b06      	ldr	r3, [pc, #24]	; (38e8 <__do_global_ctors_aux+0x1c>)
    38ce:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    38d0:	b14b      	cbz	r3, 38e6 <__do_global_ctors_aux+0x1a>
{
    38d2:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    38d4:	1e5c      	subs	r4, r3, #1
    38d6:	4a04      	ldr	r2, [pc, #16]	; (38e8 <__do_global_ctors_aux+0x1c>)
    38d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    38dc:	4798      	blx	r3
    38de:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    38e0:	2c00      	cmp	r4, #0
    38e2:	d1f7      	bne.n	38d4 <__do_global_ctors_aux+0x8>
	}
}
    38e4:	bd10      	pop	{r4, pc}
    38e6:	4770      	bx	lr
    38e8:	00010e84 	.word	0x00010e84

000038ec <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    38ec:	4b1b      	ldr	r3, [pc, #108]	; (395c <pm_system_resume+0x70>)
    38ee:	681b      	ldr	r3, [r3, #0]
    38f0:	2b00      	cmp	r3, #0
    38f2:	d132      	bne.n	395a <pm_system_resume+0x6e>
{
    38f4:	b530      	push	{r4, r5, lr}
    38f6:	b085      	sub	sp, #20
		post_ops_done = 1;
    38f8:	4b18      	ldr	r3, [pc, #96]	; (395c <pm_system_resume+0x70>)
    38fa:	2201      	movs	r2, #1
    38fc:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    38fe:	4b18      	ldr	r3, [pc, #96]	; (3960 <pm_system_resume+0x74>)
    3900:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3904:	ab04      	add	r3, sp, #16
    3906:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    390a:	4b16      	ldr	r3, [pc, #88]	; (3964 <pm_system_resume+0x78>)
    390c:	b163      	cbz	r3, 3928 <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    390e:	f00a fe1c 	bl	e54a <pm_power_state_exit_post_ops>
    3912:	f04f 0320 	mov.w	r3, #32
    3916:	f3ef 8511 	mrs	r5, BASEPRI
    391a:	f383 8812 	msr	BASEPRI_MAX, r3
    391e:	f3bf 8f6f 	isb	sy
    3922:	4b11      	ldr	r3, [pc, #68]	; (3968 <pm_system_resume+0x7c>)
    3924:	681c      	ldr	r4, [r3, #0]
    3926:	e00a      	b.n	393e <pm_system_resume+0x52>
	__asm__ volatile(
    3928:	2300      	movs	r3, #0
    392a:	f383 8811 	msr	BASEPRI, r3
    392e:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    3932:	e7ee      	b.n	3912 <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3934:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3936:	b10c      	cbz	r4, 393c <pm_system_resume+0x50>
	return node->next;
    3938:	6823      	ldr	r3, [r4, #0]
    393a:	b143      	cbz	r3, 394e <pm_system_resume+0x62>
{
    393c:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    393e:	b134      	cbz	r4, 394e <pm_system_resume+0x62>
			callback = notifier->state_exit;
    3940:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    3942:	2b00      	cmp	r3, #0
    3944:	d0f6      	beq.n	3934 <pm_system_resume+0x48>
			callback(z_power_state.state);
    3946:	4a06      	ldr	r2, [pc, #24]	; (3960 <pm_system_resume+0x74>)
    3948:	7810      	ldrb	r0, [r2, #0]
    394a:	4798      	blx	r3
    394c:	e7f2      	b.n	3934 <pm_system_resume+0x48>
	__asm__ volatile(
    394e:	f385 8811 	msr	BASEPRI, r5
    3952:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    3956:	b005      	add	sp, #20
    3958:	bd30      	pop	{r4, r5, pc}
    395a:	4770      	bx	lr
    395c:	20000008 	.word	0x20000008
    3960:	2001af80 	.word	0x2001af80
    3964:	0000e54b 	.word	0x0000e54b
    3968:	2001af78 	.word	0x2001af78

0000396c <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    396c:	b570      	push	{r4, r5, r6, lr}
    396e:	b088      	sub	sp, #32
    3970:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    3972:	4c2a      	ldr	r4, [pc, #168]	; (3a1c <pm_system_suspend+0xb0>)
    3974:	466d      	mov	r5, sp
    3976:	4601      	mov	r1, r0
    3978:	4628      	mov	r0, r5
    397a:	f00a fcdb 	bl	e334 <pm_policy_next_state>
    397e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    3982:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    3986:	7820      	ldrb	r0, [r4, #0]
    3988:	2800      	cmp	r0, #0
    398a:	d045      	beq.n	3a18 <pm_system_suspend+0xac>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    398c:	4b24      	ldr	r3, [pc, #144]	; (3a20 <pm_system_suspend+0xb4>)
    398e:	2200      	movs	r2, #0
    3990:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    3992:	f1b6 3fff 	cmp.w	r6, #4294967295
    3996:	d10c      	bne.n	39b2 <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    3998:	f007 fe5c 	bl	b654 <k_sched_lock>
	__asm__ volatile(
    399c:	f04f 0320 	mov.w	r3, #32
    39a0:	f3ef 8511 	mrs	r5, BASEPRI
    39a4:	f383 8812 	msr	BASEPRI_MAX, r3
    39a8:	f3bf 8f6f 	isb	sy
	return list->head;
    39ac:	4b1d      	ldr	r3, [pc, #116]	; (3a24 <pm_system_suspend+0xb8>)
    39ae:	681c      	ldr	r4, [r3, #0]
    39b0:	e016      	b.n	39e0 <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    39b2:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    39b4:	0c59      	lsrs	r1, r3, #17
    39b6:	03d8      	lsls	r0, r3, #15
    39b8:	4c1b      	ldr	r4, [pc, #108]	; (3a28 <pm_system_suspend+0xbc>)
    39ba:	4a1c      	ldr	r2, [pc, #112]	; (3a2c <pm_system_suspend+0xc0>)
    39bc:	2300      	movs	r3, #0
    39be:	1900      	adds	r0, r0, r4
    39c0:	f04f 0400 	mov.w	r4, #0
    39c4:	eb44 0101 	adc.w	r1, r4, r1
    39c8:	f7fd fbb2 	bl	1130 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    39cc:	2101      	movs	r1, #1
    39ce:	1a30      	subs	r0, r6, r0
    39d0:	f00c fad2 	bl	ff78 <z_set_timeout_expiry>
    39d4:	e7e0      	b.n	3998 <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    39d6:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    39d8:	b10c      	cbz	r4, 39de <pm_system_suspend+0x72>
	return node->next;
    39da:	6823      	ldr	r3, [r4, #0]
    39dc:	b143      	cbz	r3, 39f0 <pm_system_suspend+0x84>
{
    39de:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    39e0:	b134      	cbz	r4, 39f0 <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    39e2:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    39e4:	2b00      	cmp	r3, #0
    39e6:	d0f6      	beq.n	39d6 <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    39e8:	4a0c      	ldr	r2, [pc, #48]	; (3a1c <pm_system_suspend+0xb0>)
    39ea:	7810      	ldrb	r0, [r2, #0]
    39ec:	4798      	blx	r3
    39ee:	e7f2      	b.n	39d6 <pm_system_suspend+0x6a>
	__asm__ volatile(
    39f0:	f385 8811 	msr	BASEPRI, r5
    39f4:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    39f8:	4b08      	ldr	r3, [pc, #32]	; (3a1c <pm_system_suspend+0xb0>)
    39fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    39fe:	ab08      	add	r3, sp, #32
    3a00:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3a04:	4b0a      	ldr	r3, [pc, #40]	; (3a30 <pm_system_suspend+0xc4>)
    3a06:	b10b      	cbz	r3, 3a0c <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3a08:	f00a fd8c 	bl	e524 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3a0c:	f7ff ff6e 	bl	38ec <pm_system_resume>
	k_sched_unlock();
    3a10:	f008 f81e 	bl	ba50 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3a14:	4b01      	ldr	r3, [pc, #4]	; (3a1c <pm_system_suspend+0xb0>)
    3a16:	7818      	ldrb	r0, [r3, #0]
}
    3a18:	b008      	add	sp, #32
    3a1a:	bd70      	pop	{r4, r5, r6, pc}
    3a1c:	2001af80 	.word	0x2001af80
    3a20:	20000008 	.word	0x20000008
    3a24:	2001af78 	.word	0x2001af78
    3a28:	000f423f 	.word	0x000f423f
    3a2c:	000f4240 	.word	0x000f4240
    3a30:	0000e525 	.word	0x0000e525

00003a34 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3a34:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3a36:	4802      	ldr	r0, [pc, #8]	; (3a40 <nrf_cc3xx_platform_abort_init+0xc>)
    3a38:	f008 fb76 	bl	c128 <nrf_cc3xx_platform_set_abort>
}
    3a3c:	bd08      	pop	{r3, pc}
    3a3e:	bf00      	nop
    3a40:	00055100 	.word	0x00055100

00003a44 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3a44:	b1d0      	cbz	r0, 3a7c <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3a46:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3a48:	6842      	ldr	r2, [r0, #4]
    3a4a:	2a04      	cmp	r2, #4
    3a4c:	d005      	beq.n	3a5a <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3a4e:	b1d2      	cbz	r2, 3a86 <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    3a50:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3a52:	f007 fcef 	bl	b434 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3a56:	2000      	movs	r0, #0
    }
}
    3a58:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    3a5a:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3a5c:	2200      	movs	r2, #0
    3a5e:	f3bf 8f5b 	dmb	ish
    3a62:	e853 1f00 	ldrex	r1, [r3]
    3a66:	2901      	cmp	r1, #1
    3a68:	d103      	bne.n	3a72 <mutex_unlock_platform+0x2e>
    3a6a:	e843 2000 	strex	r0, r2, [r3]
    3a6e:	2800      	cmp	r0, #0
    3a70:	d1f7      	bne.n	3a62 <mutex_unlock_platform+0x1e>
    3a72:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3a76:	d104      	bne.n	3a82 <mutex_unlock_platform+0x3e>
    3a78:	4610      	mov	r0, r2
    3a7a:	e7ed      	b.n	3a58 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3a7c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3a80:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3a82:	4802      	ldr	r0, [pc, #8]	; (3a8c <mutex_unlock_platform+0x48>)
    3a84:	e7e8      	b.n	3a58 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3a86:	4802      	ldr	r0, [pc, #8]	; (3a90 <mutex_unlock_platform+0x4c>)
    3a88:	e7e6      	b.n	3a58 <mutex_unlock_platform+0x14>
    3a8a:	bf00      	nop
    3a8c:	ffff8fe9 	.word	0xffff8fe9
    3a90:	ffff8fea 	.word	0xffff8fea

00003a94 <mutex_lock_platform>:
    if(mutex == NULL) {
    3a94:	b320      	cbz	r0, 3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3a96:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    3a98:	6842      	ldr	r2, [r0, #4]
    3a9a:	2a04      	cmp	r2, #4
    3a9c:	d002      	beq.n	3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3a9e:	b992      	cbnz	r2, 3ac6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2e>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3aa0:	4811      	ldr	r0, [pc, #68]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3aa2:	e00f      	b.n	3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    3aa4:	6803      	ldr	r3, [r0, #0]
    3aa6:	2201      	movs	r2, #1
    3aa8:	f3bf 8f5b 	dmb	ish
    3aac:	e853 1f00 	ldrex	r1, [r3]
    3ab0:	2900      	cmp	r1, #0
    3ab2:	d103      	bne.n	3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>
    3ab4:	e843 2000 	strex	r0, r2, [r3]
    3ab8:	2800      	cmp	r0, #0
    3aba:	d1f7      	bne.n	3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>
    3abc:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3ac0:	d10c      	bne.n	3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>
    3ac2:	2000      	movs	r0, #0
}
    3ac4:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    3ac6:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    3ac8:	f04f 32ff 	mov.w	r2, #4294967295
    3acc:	f04f 33ff 	mov.w	r3, #4294967295
    3ad0:	f007 fc26 	bl	b320 <z_impl_k_mutex_lock>
        if (ret == 0) {
    3ad4:	2800      	cmp	r0, #0
    3ad6:	d0f5      	beq.n	3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    3ad8:	4804      	ldr	r0, [pc, #16]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3ada:	e7f3      	b.n	3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3adc:	4803      	ldr	r0, [pc, #12]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3ade:	e7f1      	b.n	3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3ae0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3ae4:	4770      	bx	lr
    3ae6:	bf00      	nop
    3ae8:	ffff8fea 	.word	0xffff8fea
    3aec:	ffff8fe9 	.word	0xffff8fe9

00003af0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3af0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3af2:	4604      	mov	r4, r0
    3af4:	b190      	cbz	r0, 3b1c <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3af6:	6863      	ldr	r3, [r4, #4]
    3af8:	2b04      	cmp	r3, #4
    3afa:	d00e      	beq.n	3b1a <mutex_free_platform+0x2a>
    3afc:	2b08      	cmp	r3, #8
    3afe:	d00c      	beq.n	3b1a <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3b00:	b15b      	cbz	r3, 3b1a <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    3b02:	f013 0f02 	tst.w	r3, #2
    3b06:	d10e      	bne.n	3b26 <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3b08:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    3b0a:	2200      	movs	r2, #0
    3b0c:	601a      	str	r2, [r3, #0]
    3b0e:	605a      	str	r2, [r3, #4]
    3b10:	609a      	str	r2, [r3, #8]
    3b12:	60da      	str	r2, [r3, #12]
    3b14:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    3b16:	2300      	movs	r3, #0
    3b18:	6063      	str	r3, [r4, #4]
}
    3b1a:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3b1c:	4b05      	ldr	r3, [pc, #20]	; (3b34 <mutex_free_platform+0x44>)
    3b1e:	685b      	ldr	r3, [r3, #4]
    3b20:	4805      	ldr	r0, [pc, #20]	; (3b38 <mutex_free_platform+0x48>)
    3b22:	4798      	blx	r3
    3b24:	e7e7      	b.n	3af6 <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    3b26:	4621      	mov	r1, r4
    3b28:	4804      	ldr	r0, [pc, #16]	; (3b3c <mutex_free_platform+0x4c>)
    3b2a:	f00c f851 	bl	fbd0 <k_mem_slab_free>
        mutex->mutex = NULL;
    3b2e:	2300      	movs	r3, #0
    3b30:	6023      	str	r3, [r4, #0]
    3b32:	e7f0      	b.n	3b16 <mutex_free_platform+0x26>
    3b34:	2000009c 	.word	0x2000009c
    3b38:	00055108 	.word	0x00055108
    3b3c:	2001af8c 	.word	0x2001af8c

00003b40 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3b40:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3b42:	4604      	mov	r4, r0
    3b44:	b178      	cbz	r0, 3b66 <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3b46:	6863      	ldr	r3, [r4, #4]
    3b48:	2b04      	cmp	r3, #4
    3b4a:	d00b      	beq.n	3b64 <mutex_init_platform+0x24>
    3b4c:	2b08      	cmp	r3, #8
    3b4e:	d009      	beq.n	3b64 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3b50:	b90b      	cbnz	r3, 3b56 <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    3b52:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3b54:	b163      	cbz	r3, 3b70 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    3b56:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    3b58:	f00c f8b5 	bl	fcc6 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    3b5c:	6863      	ldr	r3, [r4, #4]
    3b5e:	f043 0301 	orr.w	r3, r3, #1
    3b62:	6063      	str	r3, [r4, #4]
}
    3b64:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3b66:	4b10      	ldr	r3, [pc, #64]	; (3ba8 <mutex_init_platform+0x68>)
    3b68:	685b      	ldr	r3, [r3, #4]
    3b6a:	4810      	ldr	r0, [pc, #64]	; (3bac <mutex_init_platform+0x6c>)
    3b6c:	4798      	blx	r3
    3b6e:	e7ea      	b.n	3b46 <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    3b70:	f04f 32ff 	mov.w	r2, #4294967295
    3b74:	f04f 33ff 	mov.w	r3, #4294967295
    3b78:	4621      	mov	r1, r4
    3b7a:	480d      	ldr	r0, [pc, #52]	; (3bb0 <mutex_init_platform+0x70>)
    3b7c:	f007 faa8 	bl	b0d0 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    3b80:	b908      	cbnz	r0, 3b86 <mutex_init_platform+0x46>
    3b82:	6823      	ldr	r3, [r4, #0]
    3b84:	b91b      	cbnz	r3, 3b8e <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    3b86:	4b08      	ldr	r3, [pc, #32]	; (3ba8 <mutex_init_platform+0x68>)
    3b88:	685b      	ldr	r3, [r3, #4]
    3b8a:	480a      	ldr	r0, [pc, #40]	; (3bb4 <mutex_init_platform+0x74>)
    3b8c:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3b8e:	6823      	ldr	r3, [r4, #0]
    3b90:	2200      	movs	r2, #0
    3b92:	601a      	str	r2, [r3, #0]
    3b94:	605a      	str	r2, [r3, #4]
    3b96:	609a      	str	r2, [r3, #8]
    3b98:	60da      	str	r2, [r3, #12]
    3b9a:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    3b9c:	6863      	ldr	r3, [r4, #4]
    3b9e:	f043 0302 	orr.w	r3, r3, #2
    3ba2:	6063      	str	r3, [r4, #4]
    3ba4:	e7d7      	b.n	3b56 <mutex_init_platform+0x16>
    3ba6:	bf00      	nop
    3ba8:	2000009c 	.word	0x2000009c
    3bac:	00055108 	.word	0x00055108
    3bb0:	2001af8c 	.word	0x2001af8c
    3bb4:	00055130 	.word	0x00055130

00003bb8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    3bb8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    3bba:	2340      	movs	r3, #64	; 0x40
    3bbc:	2214      	movs	r2, #20
    3bbe:	4904      	ldr	r1, [pc, #16]	; (3bd0 <nrf_cc3xx_platform_mutex_init+0x18>)
    3bc0:	4804      	ldr	r0, [pc, #16]	; (3bd4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    3bc2:	f00b fff6 	bl	fbb2 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    3bc6:	4904      	ldr	r1, [pc, #16]	; (3bd8 <nrf_cc3xx_platform_mutex_init+0x20>)
    3bc8:	4804      	ldr	r0, [pc, #16]	; (3bdc <nrf_cc3xx_platform_mutex_init+0x24>)
    3bca:	f008 fb0f 	bl	c1ec <nrf_cc3xx_platform_set_mutexes>
}
    3bce:	bd08      	pop	{r3, pc}
    3bd0:	2001afac 	.word	0x2001afac
    3bd4:	2001af8c 	.word	0x2001af8c
    3bd8:	00055170 	.word	0x00055170
    3bdc:	00055160 	.word	0x00055160

00003be0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3be0:	4901      	ldr	r1, [pc, #4]	; (3be8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3be2:	2210      	movs	r2, #16
	str	r2, [r1]
    3be4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3be6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3be8:	e000ed10 	.word	0xe000ed10

00003bec <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3bec:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3bee:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3bf0:	f380 8811 	msr	BASEPRI, r0
	isb
    3bf4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    3bf8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3bfc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3bfe:	b662      	cpsie	i
	isb
    3c00:	f3bf 8f6f 	isb	sy

	bx	lr
    3c04:	4770      	bx	lr
    3c06:	bf00      	nop

00003c08 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3c08:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3c0a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3c0c:	f381 8811 	msr	BASEPRI, r1

	wfe
    3c10:	bf20      	wfe

	msr	BASEPRI, r0
    3c12:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3c16:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3c18:	4770      	bx	lr
    3c1a:	bf00      	nop

00003c1c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3c1c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3c1e:	2b00      	cmp	r3, #0
    3c20:	db08      	blt.n	3c34 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3c22:	f000 001f 	and.w	r0, r0, #31
    3c26:	095b      	lsrs	r3, r3, #5
    3c28:	2201      	movs	r2, #1
    3c2a:	fa02 f000 	lsl.w	r0, r2, r0
    3c2e:	4a02      	ldr	r2, [pc, #8]	; (3c38 <arch_irq_enable+0x1c>)
    3c30:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3c34:	4770      	bx	lr
    3c36:	bf00      	nop
    3c38:	e000e100 	.word	0xe000e100

00003c3c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3c3c:	0942      	lsrs	r2, r0, #5
    3c3e:	4b05      	ldr	r3, [pc, #20]	; (3c54 <arch_irq_is_enabled+0x18>)
    3c40:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3c44:	f000 001f 	and.w	r0, r0, #31
    3c48:	2301      	movs	r3, #1
    3c4a:	fa03 f000 	lsl.w	r0, r3, r0
}
    3c4e:	4010      	ands	r0, r2
    3c50:	4770      	bx	lr
    3c52:	bf00      	nop
    3c54:	e000e100 	.word	0xe000e100

00003c58 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    3c58:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3c5a:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3c5c:	2b00      	cmp	r3, #0
    3c5e:	db08      	blt.n	3c72 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3c60:	0149      	lsls	r1, r1, #5
    3c62:	b2c9      	uxtb	r1, r1
    3c64:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3c68:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3c6c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    3c70:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3c72:	f000 000f 	and.w	r0, r0, #15
    3c76:	0149      	lsls	r1, r1, #5
    3c78:	b2c9      	uxtb	r1, r1
    3c7a:	4b01      	ldr	r3, [pc, #4]	; (3c80 <z_arm_irq_priority_set+0x28>)
    3c7c:	5419      	strb	r1, [r3, r0]
}
    3c7e:	4770      	bx	lr
    3c80:	e000ed14 	.word	0xe000ed14

00003c84 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3c84:	bf30      	wfi
    b z_SysNmiOnReset
    3c86:	f7ff bffd 	b.w	3c84 <z_SysNmiOnReset>
    3c8a:	bf00      	nop

00003c8c <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    3c8c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3c8e:	4b0b      	ldr	r3, [pc, #44]	; (3cbc <z_arm_prep_c+0x30>)
    3c90:	4a0b      	ldr	r2, [pc, #44]	; (3cc0 <z_arm_prep_c+0x34>)
    3c92:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3c96:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3c98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3c9c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3ca0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3ca4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3ca8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3cac:	f007 f9b0 	bl	b010 <z_bss_zero>
	z_data_copy();
    3cb0:	f008 f83e 	bl	bd30 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3cb4:	f000 fa18 	bl	40e8 <z_arm_interrupt_init>
	z_cstart();
    3cb8:	f007 f9b6 	bl	b028 <z_cstart>
    3cbc:	e000ed00 	.word	0xe000ed00
    3cc0:	00000000 	.word	0x00000000

00003cc4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3cc4:	4a0a      	ldr	r2, [pc, #40]	; (3cf0 <arch_swap+0x2c>)
    3cc6:	6893      	ldr	r3, [r2, #8]
    3cc8:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    3ccc:	4909      	ldr	r1, [pc, #36]	; (3cf4 <arch_swap+0x30>)
    3cce:	6809      	ldr	r1, [r1, #0]
    3cd0:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3cd4:	4908      	ldr	r1, [pc, #32]	; (3cf8 <arch_swap+0x34>)
    3cd6:	684b      	ldr	r3, [r1, #4]
    3cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3cdc:	604b      	str	r3, [r1, #4]
    3cde:	2300      	movs	r3, #0
    3ce0:	f383 8811 	msr	BASEPRI, r3
    3ce4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3ce8:	6893      	ldr	r3, [r2, #8]
}
    3cea:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    3cee:	4770      	bx	lr
    3cf0:	2001bad8 	.word	0x2001bad8
    3cf4:	00057738 	.word	0x00057738
    3cf8:	e000ed00 	.word	0xe000ed00

00003cfc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3cfc:	4913      	ldr	r1, [pc, #76]	; (3d4c <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3cfe:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3d00:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    3d04:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    3d06:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3d0a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3d0e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3d10:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    3d14:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3d18:	4f0d      	ldr	r7, [pc, #52]	; (3d50 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3d1a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3d1e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    3d20:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    3d22:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    3d24:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    3d28:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3d2a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3d2e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    3d32:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    3d34:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    3d36:	f000 fa79 	bl	422c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    3d3a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3d3e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3d42:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3d46:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3d4a:	4770      	bx	lr
    ldr r1, =_kernel
    3d4c:	2001bad8 	.word	0x2001bad8
    ldr v4, =_SCS_ICSR
    3d50:	e000ed04 	.word	0xe000ed04

00003d54 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3d54:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3d58:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3d5a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3d5e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3d62:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3d64:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3d68:	2902      	cmp	r1, #2
    beq _oops
    3d6a:	d0ff      	beq.n	3d6c <_oops>

00003d6c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3d6c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3d6e:	f00a faee 	bl	e34e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3d72:	bd01      	pop	{r0, pc}

00003d74 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    3d74:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3d76:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    3d7a:	490d      	ldr	r1, [pc, #52]	; (3db0 <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    3d7c:	f021 0101 	bic.w	r1, r1, #1
    3d80:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    3d84:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3d88:	9b01      	ldr	r3, [sp, #4]
    3d8a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    3d8e:	9b02      	ldr	r3, [sp, #8]
    3d90:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3d94:	9b03      	ldr	r3, [sp, #12]
    3d96:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3d9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3d9e:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    3da2:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3da4:	2300      	movs	r3, #0
    3da6:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3daa:	bc10      	pop	{r4}
    3dac:	4770      	bx	lr
    3dae:	bf00      	nop
    3db0:	0000dddb 	.word	0x0000dddb

00003db4 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    3db4:	4b16      	ldr	r3, [pc, #88]	; (3e10 <z_check_thread_stack_fail+0x5c>)
    3db6:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    3db8:	b1da      	cbz	r2, 3df2 <z_check_thread_stack_fail+0x3e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3dba:	f110 0f16 	cmn.w	r0, #22
    3dbe:	d01a      	beq.n	3df6 <z_check_thread_stack_fail+0x42>
{
    3dc0:	b410      	push	{r4}
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3dc2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    3dc6:	f1a3 0420 	sub.w	r4, r3, #32
    3dca:	4284      	cmp	r4, r0
    3dcc:	d805      	bhi.n	3dda <z_check_thread_stack_fail+0x26>
    3dce:	4283      	cmp	r3, r0
    3dd0:	d908      	bls.n	3de4 <z_check_thread_stack_fail+0x30>
    3dd2:	428b      	cmp	r3, r1
    3dd4:	d808      	bhi.n	3de8 <z_check_thread_stack_fail+0x34>
    3dd6:	2100      	movs	r1, #0
    3dd8:	e000      	b.n	3ddc <z_check_thread_stack_fail+0x28>
    3dda:	2100      	movs	r1, #0
    3ddc:	b931      	cbnz	r1, 3dec <z_check_thread_stack_fail+0x38>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    3dde:	2000      	movs	r0, #0
}
    3de0:	bc10      	pop	{r4}
    3de2:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3de4:	2100      	movs	r1, #0
    3de6:	e7f9      	b.n	3ddc <z_check_thread_stack_fail+0x28>
    3de8:	2101      	movs	r1, #1
    3dea:	e7f7      	b.n	3ddc <z_check_thread_stack_fail+0x28>
		return thread->stack_info.start;
    3dec:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    3df0:	e7f6      	b.n	3de0 <z_check_thread_stack_fail+0x2c>
		return 0;
    3df2:	2000      	movs	r0, #0
    3df4:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3df6:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    3dfa:	428b      	cmp	r3, r1
    3dfc:	bf94      	ite	ls
    3dfe:	2100      	movls	r1, #0
    3e00:	2101      	movhi	r1, #1
    3e02:	b909      	cbnz	r1, 3e08 <z_check_thread_stack_fail+0x54>
	return 0;
    3e04:	2000      	movs	r0, #0
}
    3e06:	4770      	bx	lr
		return thread->stack_info.start;
    3e08:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    3e0c:	4770      	bx	lr
    3e0e:	bf00      	nop
    3e10:	2001bad8 	.word	0x2001bad8

00003e14 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    3e14:	b508      	push	{r3, lr}
    3e16:	460d      	mov	r5, r1
    3e18:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3e1a:	4b08      	ldr	r3, [pc, #32]	; (3e3c <arch_switch_to_main_thread+0x28>)
    3e1c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    3e1e:	f000 fa05 	bl	422c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    3e22:	4620      	mov	r0, r4
    3e24:	f385 8809 	msr	PSP, r5
    3e28:	2100      	movs	r1, #0
    3e2a:	b663      	cpsie	if
    3e2c:	f381 8811 	msr	BASEPRI, r1
    3e30:	f3bf 8f6f 	isb	sy
    3e34:	2200      	movs	r2, #0
    3e36:	2300      	movs	r3, #0
    3e38:	f009 ffcf 	bl	ddda <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3e3c:	2001bad8 	.word	0x2001bad8

00003e40 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3e40:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    3e42:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    3e44:	4a0b      	ldr	r2, [pc, #44]	; (3e74 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    3e46:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    3e48:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3e4a:	bf1e      	ittt	ne
	movne	r1, #0
    3e4c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3e4e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    3e50:	f00b ff11 	blne	fc76 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    3e54:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    3e56:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3e5a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3e5e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3e62:	4905      	ldr	r1, [pc, #20]	; (3e78 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3e64:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    3e66:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3e68:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3e6a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3e6e:	4903      	ldr	r1, [pc, #12]	; (3e7c <_isr_wrapper+0x3c>)
	bx r1
    3e70:	4708      	bx	r1
    3e72:	0000      	.short	0x0000
	ldr r2, =_kernel
    3e74:	2001bad8 	.word	0x2001bad8
	ldr r1, =_sw_isr_table
    3e78:	00010d04 	.word	0x00010d04
	ldr r1, =z_arm_int_exit
    3e7c:	00003e81 	.word	0x00003e81

00003e80 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3e80:	4b04      	ldr	r3, [pc, #16]	; (3e94 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3e82:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3e84:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    3e86:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3e88:	d003      	beq.n	3e92 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3e8a:	4903      	ldr	r1, [pc, #12]	; (3e98 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3e90:	600a      	str	r2, [r1, #0]

00003e92 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3e92:	4770      	bx	lr
	ldr r3, =_kernel
    3e94:	2001bad8 	.word	0x2001bad8
	ldr r1, =_SCS_ICSR
    3e98:	e000ed04 	.word	0xe000ed04

00003e9c <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    3e9c:	b510      	push	{r4, lr}
    3e9e:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3ea0:	4b12      	ldr	r3, [pc, #72]	; (3eec <bus_fault+0x50>)
    3ea2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ea8:	f413 7f00 	tst.w	r3, #512	; 0x200
    3eac:	d00b      	beq.n	3ec6 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    3eae:	4b0f      	ldr	r3, [pc, #60]	; (3eec <bus_fault+0x50>)
    3eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3eb4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3eb8:	d005      	beq.n	3ec6 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    3eba:	b121      	cbz	r1, 3ec6 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3ebc:	4a0b      	ldr	r2, [pc, #44]	; (3eec <bus_fault+0x50>)
    3ebe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3ec0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3ec4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3ec6:	4b09      	ldr	r3, [pc, #36]	; (3eec <bus_fault+0x50>)
    3ec8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ecc:	f413 7f80 	tst.w	r3, #256	; 0x100
    3ed0:	d101      	bne.n	3ed6 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3ed2:	4b06      	ldr	r3, [pc, #24]	; (3eec <bus_fault+0x50>)
    3ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3ed6:	4a05      	ldr	r2, [pc, #20]	; (3eec <bus_fault+0x50>)
    3ed8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3eda:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3ede:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3ee0:	2101      	movs	r1, #1
    3ee2:	f00a fa4d 	bl	e380 <memory_fault_recoverable>
    3ee6:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3ee8:	2000      	movs	r0, #0
    3eea:	bd10      	pop	{r4, pc}
    3eec:	e000ed00 	.word	0xe000ed00

00003ef0 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3ef0:	4b07      	ldr	r3, [pc, #28]	; (3f10 <usage_fault+0x20>)
    3ef2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3ef6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3ef8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3efa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f00:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    3f04:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    3f08:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    3f0a:	2000      	movs	r0, #0
    3f0c:	4770      	bx	lr
    3f0e:	bf00      	nop
    3f10:	e000ed00 	.word	0xe000ed00

00003f14 <mem_manage_fault>:
{
    3f14:	b570      	push	{r4, r5, r6, lr}
    3f16:	4605      	mov	r5, r0
    3f18:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3f1a:	4b20      	ldr	r3, [pc, #128]	; (3f9c <mem_manage_fault+0x88>)
    3f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3f1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f22:	f013 0f02 	tst.w	r3, #2
    3f26:	d00c      	beq.n	3f42 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    3f28:	4b1c      	ldr	r3, [pc, #112]	; (3f9c <mem_manage_fault+0x88>)
    3f2a:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f2e:	f013 0f80 	tst.w	r3, #128	; 0x80
    3f32:	d025      	beq.n	3f80 <mem_manage_fault+0x6c>
			if (from_hard_fault != 0) {
    3f34:	b139      	cbz	r1, 3f46 <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3f36:	4a19      	ldr	r2, [pc, #100]	; (3f9c <mem_manage_fault+0x88>)
    3f38:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3f3e:	6293      	str	r3, [r2, #40]	; 0x28
    3f40:	e001      	b.n	3f46 <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    3f42:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3f46:	4b15      	ldr	r3, [pc, #84]	; (3f9c <mem_manage_fault+0x88>)
    3f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f4e:	f013 0f10 	tst.w	r3, #16
    3f52:	d104      	bne.n	3f5e <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3f54:	4b11      	ldr	r3, [pc, #68]	; (3f9c <mem_manage_fault+0x88>)
    3f56:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3f58:	f014 0402 	ands.w	r4, r4, #2
    3f5c:	d004      	beq.n	3f68 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    3f5e:	4b0f      	ldr	r3, [pc, #60]	; (3f9c <mem_manage_fault+0x88>)
    3f60:	685c      	ldr	r4, [r3, #4]
    3f62:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    3f66:	d10e      	bne.n	3f86 <mem_manage_fault+0x72>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    3f68:	4a0c      	ldr	r2, [pc, #48]	; (3f9c <mem_manage_fault+0x88>)
    3f6a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f6c:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    3f70:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3f72:	2101      	movs	r1, #1
    3f74:	4628      	mov	r0, r5
    3f76:	f00a fa03 	bl	e380 <memory_fault_recoverable>
    3f7a:	7030      	strb	r0, [r6, #0]
}
    3f7c:	4620      	mov	r0, r4
    3f7e:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    3f80:	f06f 0015 	mvn.w	r0, #21
    3f84:	e7df      	b.n	3f46 <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    3f86:	4629      	mov	r1, r5
    3f88:	f7ff ff14 	bl	3db4 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    3f8c:	4604      	mov	r4, r0
    3f8e:	2800      	cmp	r0, #0
    3f90:	d0ea      	beq.n	3f68 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    3f92:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    3f96:	2402      	movs	r4, #2
    3f98:	e7e6      	b.n	3f68 <mem_manage_fault+0x54>
    3f9a:	bf00      	nop
    3f9c:	e000ed00 	.word	0xe000ed00

00003fa0 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    3fa0:	b510      	push	{r4, lr}
    3fa2:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    3fa4:	2300      	movs	r3, #0
    3fa6:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3fa8:	4b1b      	ldr	r3, [pc, #108]	; (4018 <hard_fault+0x78>)
    3faa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    3fac:	f010 0002 	ands.w	r0, r0, #2
    3fb0:	d12d      	bne.n	400e <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    3fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3fb4:	2b00      	cmp	r3, #0
    3fb6:	db2b      	blt.n	4010 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3fb8:	4b17      	ldr	r3, [pc, #92]	; (4018 <hard_fault+0x78>)
    3fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3fbc:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    3fc0:	d027      	beq.n	4012 <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3fc2:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    3fc4:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3fc8:	f64d 7302 	movw	r3, #57090	; 0xdf02
    3fcc:	429a      	cmp	r2, r3
    3fce:	d010      	beq.n	3ff2 <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    3fd0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3fd4:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    3fd8:	781b      	ldrb	r3, [r3, #0]
    3fda:	b963      	cbnz	r3, 3ff6 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    3fdc:	4b0f      	ldr	r3, [pc, #60]	; (401c <hard_fault+0x7c>)
    3fde:	781b      	ldrb	r3, [r3, #0]
    3fe0:	b97b      	cbnz	r3, 4002 <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    3fe2:	4b0f      	ldr	r3, [pc, #60]	; (4020 <hard_fault+0x80>)
    3fe4:	881b      	ldrh	r3, [r3, #0]
    3fe6:	b29b      	uxth	r3, r3
    3fe8:	b193      	cbz	r3, 4010 <hard_fault+0x70>
			reason = usage_fault(esf);
    3fea:	4620      	mov	r0, r4
    3fec:	f7ff ff80 	bl	3ef0 <usage_fault>
    3ff0:	e00e      	b.n	4010 <hard_fault+0x70>
			reason = esf->basic.r0;
    3ff2:	6820      	ldr	r0, [r4, #0]
    3ff4:	e00c      	b.n	4010 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    3ff6:	460a      	mov	r2, r1
    3ff8:	2101      	movs	r1, #1
    3ffa:	4620      	mov	r0, r4
    3ffc:	f7ff ff8a 	bl	3f14 <mem_manage_fault>
    4000:	e006      	b.n	4010 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    4002:	460a      	mov	r2, r1
    4004:	2101      	movs	r1, #1
    4006:	4620      	mov	r0, r4
    4008:	f7ff ff48 	bl	3e9c <bus_fault>
    400c:	e000      	b.n	4010 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    400e:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    4010:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4012:	4618      	mov	r0, r3
	return reason;
    4014:	e7fc      	b.n	4010 <hard_fault+0x70>
    4016:	bf00      	nop
    4018:	e000ed00 	.word	0xe000ed00
    401c:	e000ed29 	.word	0xe000ed29
    4020:	e000ed2a 	.word	0xe000ed2a

00004024 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    4024:	b5f0      	push	{r4, r5, r6, r7, lr}
    4026:	b08b      	sub	sp, #44	; 0x2c
    4028:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    402a:	4b25      	ldr	r3, [pc, #148]	; (40c0 <z_arm_fault+0x9c>)
    402c:	6859      	ldr	r1, [r3, #4]
    402e:	f3c1 0108 	ubfx	r1, r1, #0, #9
    4032:	2300      	movs	r3, #0
    4034:	f383 8811 	msr	BASEPRI, r3
    4038:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    403c:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    4040:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    4044:	d115      	bne.n	4072 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    4046:	f002 030c 	and.w	r3, r2, #12
    404a:	2b08      	cmp	r3, #8
    404c:	d014      	beq.n	4078 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    404e:	f012 0f08 	tst.w	r2, #8
    4052:	d00b      	beq.n	406c <z_arm_fault+0x48>
	*nested_exc = false;
    4054:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    4056:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    405a:	4620      	mov	r0, r4
    405c:	f00a f995 	bl	e38a <fault_handle>
    4060:	4606      	mov	r6, r0
	if (recoverable) {
    4062:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    4066:	b153      	cbz	r3, 407e <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    4068:	b00b      	add	sp, #44	; 0x2c
    406a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    406c:	4604      	mov	r4, r0
			*nested_exc = true;
    406e:	2701      	movs	r7, #1
    4070:	e7f1      	b.n	4056 <z_arm_fault+0x32>
	*nested_exc = false;
    4072:	2700      	movs	r7, #0
		return NULL;
    4074:	463c      	mov	r4, r7
    4076:	e7ee      	b.n	4056 <z_arm_fault+0x32>
	*nested_exc = false;
    4078:	2700      	movs	r7, #0
		return NULL;
    407a:	463c      	mov	r4, r7
    407c:	e7eb      	b.n	4056 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    407e:	ad01      	add	r5, sp, #4
    4080:	6820      	ldr	r0, [r4, #0]
    4082:	6861      	ldr	r1, [r4, #4]
    4084:	68a2      	ldr	r2, [r4, #8]
    4086:	68e3      	ldr	r3, [r4, #12]
    4088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    408a:	6920      	ldr	r0, [r4, #16]
    408c:	6961      	ldr	r1, [r4, #20]
    408e:	69a2      	ldr	r2, [r4, #24]
    4090:	69e3      	ldr	r3, [r4, #28]
    4092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    4094:	b14f      	cbz	r7, 40aa <z_arm_fault+0x86>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    4096:	9b08      	ldr	r3, [sp, #32]
    4098:	f3c3 0208 	ubfx	r2, r3, #0, #9
    409c:	b95a      	cbnz	r2, 40b6 <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    409e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    40a2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    40a6:	9308      	str	r3, [sp, #32]
    40a8:	e005      	b.n	40b6 <z_arm_fault+0x92>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    40aa:	9b08      	ldr	r3, [sp, #32]
    40ac:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    40b0:	f023 0301 	bic.w	r3, r3, #1
    40b4:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    40b6:	a901      	add	r1, sp, #4
    40b8:	4630      	mov	r0, r6
    40ba:	f00a f944 	bl	e346 <z_arm_fatal_error>
    40be:	e7d3      	b.n	4068 <z_arm_fault+0x44>
    40c0:	e000ed00 	.word	0xe000ed00

000040c4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    40c4:	4a02      	ldr	r2, [pc, #8]	; (40d0 <z_arm_fault_init+0xc>)
    40c6:	6953      	ldr	r3, [r2, #20]
    40c8:	f043 0310 	orr.w	r3, r3, #16
    40cc:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    40ce:	4770      	bx	lr
    40d0:	e000ed00 	.word	0xe000ed00

000040d4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    40d4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    40d8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    40dc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    40de:	4672      	mov	r2, lr
	bl z_arm_fault
    40e0:	f7ff ffa0 	bl	4024 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    40e4:	bd01      	pop	{r0, pc}
    40e6:	bf00      	nop

000040e8 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    40e8:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    40ea:	e006      	b.n	40fa <z_arm_interrupt_init+0x12>
    40ec:	f002 010f 	and.w	r1, r2, #15
    40f0:	4b09      	ldr	r3, [pc, #36]	; (4118 <z_arm_interrupt_init+0x30>)
    40f2:	440b      	add	r3, r1
    40f4:	2120      	movs	r1, #32
    40f6:	7619      	strb	r1, [r3, #24]
    40f8:	3201      	adds	r2, #1
    40fa:	2a2f      	cmp	r2, #47	; 0x2f
    40fc:	dc0a      	bgt.n	4114 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    40fe:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    4100:	2b00      	cmp	r3, #0
    4102:	dbf3      	blt.n	40ec <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4104:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4108:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    410c:	2120      	movs	r1, #32
    410e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    4112:	e7f1      	b.n	40f8 <z_arm_interrupt_init+0x10>
	}
}
    4114:	4770      	bx	lr
    4116:	bf00      	nop
    4118:	e000ecfc 	.word	0xe000ecfc

0000411c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    411c:	2000      	movs	r0, #0
    msr CONTROL, r0
    411e:	f380 8814 	msr	CONTROL, r0
    isb
    4122:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    4126:	f00c fd67 	bl	10bf8 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    412a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    412c:	490d      	ldr	r1, [pc, #52]	; (4164 <__start+0x48>)
    str r0, [r1]
    412e:	6008      	str	r0, [r1, #0]
    dsb
    4130:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4134:	480c      	ldr	r0, [pc, #48]	; (4168 <__start+0x4c>)
    msr msp, r0
    4136:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    413a:	f000 f829 	bl	4190 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    413e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    4140:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    4144:	4809      	ldr	r0, [pc, #36]	; (416c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    4146:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    414a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    414c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    4150:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    4154:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    4156:	4308      	orrs	r0, r1
    msr CONTROL, r0
    4158:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    415c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    4160:	f7ff fd94 	bl	3c8c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    4164:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4168:	20023d20 	.word	0x20023d20
    ldr r0, =z_interrupt_stacks
    416c:	20023ea0 	.word	0x20023ea0

00004170 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    4170:	4b06      	ldr	r3, [pc, #24]	; (418c <z_arm_clear_arm_mpu_config+0x1c>)
    4172:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    4174:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    4178:	2300      	movs	r3, #0
    417a:	4283      	cmp	r3, r0
    417c:	da05      	bge.n	418a <z_arm_clear_arm_mpu_config+0x1a>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    417e:	4a03      	ldr	r2, [pc, #12]	; (418c <z_arm_clear_arm_mpu_config+0x1c>)
    4180:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    4182:	2100      	movs	r1, #0
    4184:	6111      	str	r1, [r2, #16]
    4186:	3301      	adds	r3, #1
    4188:	e7f7      	b.n	417a <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    418a:	4770      	bx	lr
    418c:	e000ed90 	.word	0xe000ed90

00004190 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    4190:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    4192:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    4194:	2400      	movs	r4, #0
    4196:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    419a:	f7ff ffe9 	bl	4170 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    419e:	4623      	mov	r3, r4
    41a0:	e008      	b.n	41b4 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    41a2:	f103 0120 	add.w	r1, r3, #32
    41a6:	4a0e      	ldr	r2, [pc, #56]	; (41e0 <z_arm_init_arch_hw_at_boot+0x50>)
    41a8:	f04f 30ff 	mov.w	r0, #4294967295
    41ac:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    41b0:	3301      	adds	r3, #1
    41b2:	b2db      	uxtb	r3, r3
    41b4:	2b07      	cmp	r3, #7
    41b6:	d9f4      	bls.n	41a2 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    41b8:	2300      	movs	r3, #0
    41ba:	e008      	b.n	41ce <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    41bc:	f103 0160 	add.w	r1, r3, #96	; 0x60
    41c0:	4a07      	ldr	r2, [pc, #28]	; (41e0 <z_arm_init_arch_hw_at_boot+0x50>)
    41c2:	f04f 30ff 	mov.w	r0, #4294967295
    41c6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    41ca:	3301      	adds	r3, #1
    41cc:	b2db      	uxtb	r3, r3
    41ce:	2b07      	cmp	r3, #7
    41d0:	d9f4      	bls.n	41bc <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    41d2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    41d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    41d8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    41dc:	bd10      	pop	{r4, pc}
    41de:	bf00      	nop
    41e0:	e000e100 	.word	0xe000e100

000041e4 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    41e4:	b508      	push	{r3, lr}
	if (_current == thread) {
    41e6:	4b08      	ldr	r3, [pc, #32]	; (4208 <z_impl_k_thread_abort+0x24>)
    41e8:	689b      	ldr	r3, [r3, #8]
    41ea:	4283      	cmp	r3, r0
    41ec:	d002      	beq.n	41f4 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    41ee:	f007 fd77 	bl	bce0 <z_thread_abort>
}
    41f2:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    41f4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    41f8:	2b00      	cmp	r3, #0
    41fa:	d0f8      	beq.n	41ee <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    41fc:	4a03      	ldr	r2, [pc, #12]	; (420c <z_impl_k_thread_abort+0x28>)
    41fe:	6853      	ldr	r3, [r2, #4]
    4200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4204:	6053      	str	r3, [r2, #4]
    4206:	e7f2      	b.n	41ee <z_impl_k_thread_abort+0xa>
    4208:	2001bad8 	.word	0x2001bad8
    420c:	e000ed00 	.word	0xe000ed00

00004210 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    4210:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    4212:	4b03      	ldr	r3, [pc, #12]	; (4220 <z_arm_configure_static_mpu_regions+0x10>)
    4214:	4a03      	ldr	r2, [pc, #12]	; (4224 <z_arm_configure_static_mpu_regions+0x14>)
    4216:	2101      	movs	r1, #1
    4218:	4803      	ldr	r0, [pc, #12]	; (4228 <z_arm_configure_static_mpu_regions+0x18>)
    421a:	f00a f93c 	bl	e496 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    421e:	bd08      	pop	{r3, pc}
    4220:	20040000 	.word	0x20040000
    4224:	20000000 	.word	0x20000000
    4228:	00055184 	.word	0x00055184

0000422c <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    422c:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    422e:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    4232:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    4234:	4804      	ldr	r0, [pc, #16]	; (4248 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    4236:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    4238:	2320      	movs	r3, #32
    423a:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    423c:	4b03      	ldr	r3, [pc, #12]	; (424c <z_arm_configure_dynamic_mpu_regions+0x20>)
    423e:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    4240:	2101      	movs	r1, #1
    4242:	f00a f92c 	bl	e49e <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    4246:	bd08      	pop	{r3, pc}
    4248:	2001b4ac 	.word	0x2001b4ac
    424c:	150b0000 	.word	0x150b0000

00004250 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    4250:	4a06      	ldr	r2, [pc, #24]	; (426c <region_init+0x1c>)
    4252:	6090      	str	r0, [r2, #8]

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4254:	680b      	ldr	r3, [r1, #0]
    4256:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    425a:	4303      	orrs	r3, r0
    425c:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4260:	60d3      	str	r3, [r2, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    4262:	688b      	ldr	r3, [r1, #8]
    4264:	f043 0301 	orr.w	r3, r3, #1
    4268:	6113      	str	r3, [r2, #16]
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    426a:	4770      	bx	lr
    426c:	e000ed90 	.word	0xe000ed90

00004270 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    4270:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    4272:	4c03      	ldr	r4, [pc, #12]	; (4280 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    4274:	2301      	movs	r3, #1
    4276:	7822      	ldrb	r2, [r4, #0]
    4278:	f00a f8e5 	bl	e446 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    427c:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    427e:	bd10      	pop	{r4, pc}
    4280:	2001bb45 	.word	0x2001bb45

00004284 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    4284:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    4286:	2300      	movs	r3, #0
    4288:	4a08      	ldr	r2, [pc, #32]	; (42ac <mpu_configure_dynamic_mpu_regions+0x28>)
    428a:	7812      	ldrb	r2, [r2, #0]
    428c:	f00a f8db 	bl	e446 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    4290:	f110 0f16 	cmn.w	r0, #22
    4294:	d008      	beq.n	42a8 <mpu_configure_dynamic_mpu_regions+0x24>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    4296:	4603      	mov	r3, r0
    4298:	2b07      	cmp	r3, #7
    429a:	dc05      	bgt.n	42a8 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    429c:	4a04      	ldr	r2, [pc, #16]	; (42b0 <mpu_configure_dynamic_mpu_regions+0x2c>)
    429e:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    42a0:	2100      	movs	r1, #0
    42a2:	6111      	str	r1, [r2, #16]
    42a4:	3301      	adds	r3, #1
    42a6:	e7f7      	b.n	4298 <mpu_configure_dynamic_mpu_regions+0x14>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    42a8:	bd08      	pop	{r3, pc}
    42aa:	bf00      	nop
    42ac:	2001bb45 	.word	0x2001bb45
    42b0:	e000ed90 	.word	0xe000ed90

000042b4 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    42b4:	4b03      	ldr	r3, [pc, #12]	; (42c4 <arm_core_mpu_enable+0x10>)
    42b6:	2205      	movs	r2, #5
    42b8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    42ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    42be:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    42c2:	4770      	bx	lr
    42c4:	e000ed90 	.word	0xe000ed90

000042c8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    42c8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    42cc:	4b01      	ldr	r3, [pc, #4]	; (42d4 <arm_core_mpu_disable+0xc>)
    42ce:	2200      	movs	r2, #0
    42d0:	605a      	str	r2, [r3, #4]
}
    42d2:	4770      	bx	lr
    42d4:	e000ed90 	.word	0xe000ed90

000042d8 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    42d8:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    42da:	4b0e      	ldr	r3, [pc, #56]	; (4314 <z_arm_mpu_init+0x3c>)
    42dc:	681d      	ldr	r5, [r3, #0]
    42de:	2d08      	cmp	r5, #8
    42e0:	d815      	bhi.n	430e <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    42e2:	f7ff fff1 	bl	42c8 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    42e6:	2400      	movs	r4, #0
    42e8:	42a5      	cmp	r5, r4
    42ea:	d90a      	bls.n	4302 <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    42ec:	4b09      	ldr	r3, [pc, #36]	; (4314 <z_arm_mpu_init+0x3c>)
    42ee:	6859      	ldr	r1, [r3, #4]
    42f0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    42f4:	0093      	lsls	r3, r2, #2
    42f6:	4419      	add	r1, r3
    42f8:	4620      	mov	r0, r4
    42fa:	f7ff ffa9 	bl	4250 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    42fe:	3401      	adds	r4, #1
    4300:	e7f2      	b.n	42e8 <z_arm_mpu_init+0x10>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4302:	4b05      	ldr	r3, [pc, #20]	; (4318 <z_arm_mpu_init+0x40>)
    4304:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    4306:	f7ff ffd5 	bl	42b4 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    430a:	2000      	movs	r0, #0
}
    430c:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    430e:	f04f 30ff 	mov.w	r0, #4294967295
    4312:	e7fb      	b.n	430c <z_arm_mpu_init+0x34>
    4314:	000551a8 	.word	0x000551a8
    4318:	2001bb45 	.word	0x2001bb45

0000431c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    431c:	4b01      	ldr	r3, [pc, #4]	; (4324 <__stdout_hook_install+0x8>)
    431e:	6018      	str	r0, [r3, #0]
}
    4320:	4770      	bx	lr
    4322:	bf00      	nop
    4324:	20000030 	.word	0x20000030

00004328 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    4328:	b570      	push	{r4, r5, r6, lr}
    432a:	4606      	mov	r6, r0
    432c:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    432e:	2400      	movs	r4, #0
    4330:	e000      	b.n	4334 <z_impl_zephyr_read_stdin+0xc>
    4332:	3401      	adds	r4, #1
    4334:	42ac      	cmp	r4, r5
    4336:	da08      	bge.n	434a <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    4338:	4b05      	ldr	r3, [pc, #20]	; (4350 <z_impl_zephyr_read_stdin+0x28>)
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	4798      	blx	r3
    433e:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    4340:	280a      	cmp	r0, #10
    4342:	d001      	beq.n	4348 <z_impl_zephyr_read_stdin+0x20>
    4344:	280d      	cmp	r0, #13
    4346:	d1f4      	bne.n	4332 <z_impl_zephyr_read_stdin+0xa>
			i++;
    4348:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    434a:	4620      	mov	r0, r4
    434c:	bd70      	pop	{r4, r5, r6, pc}
    434e:	bf00      	nop
    4350:	2000002c 	.word	0x2000002c

00004354 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    4354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4356:	4605      	mov	r5, r0
    4358:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    435a:	2400      	movs	r4, #0
    435c:	e004      	b.n	4368 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    435e:	4b09      	ldr	r3, [pc, #36]	; (4384 <z_impl_zephyr_write_stdout+0x30>)
    4360:	681b      	ldr	r3, [r3, #0]
    4362:	7830      	ldrb	r0, [r6, #0]
    4364:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    4366:	3401      	adds	r4, #1
    4368:	42bc      	cmp	r4, r7
    436a:	da08      	bge.n	437e <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    436c:	192e      	adds	r6, r5, r4
    436e:	5d2b      	ldrb	r3, [r5, r4]
    4370:	2b0a      	cmp	r3, #10
    4372:	d1f4      	bne.n	435e <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    4374:	4b03      	ldr	r3, [pc, #12]	; (4384 <z_impl_zephyr_write_stdout+0x30>)
    4376:	681b      	ldr	r3, [r3, #0]
    4378:	200d      	movs	r0, #13
    437a:	4798      	blx	r3
    437c:	e7ef      	b.n	435e <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    437e:	4638      	mov	r0, r7
    4380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4382:	bf00      	nop
    4384:	20000030 	.word	0x20000030

00004388 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    4388:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    438a:	2205      	movs	r2, #5
    438c:	4902      	ldr	r1, [pc, #8]	; (4398 <_exit+0x10>)
    438e:	2001      	movs	r0, #1
    4390:	f00a f896 	bl	e4c0 <_write>
	while (1) {
    4394:	e7fe      	b.n	4394 <_exit+0xc>
    4396:	bf00      	nop
    4398:	00055190 	.word	0x00055190

0000439c <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    439c:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    439e:	4b08      	ldr	r3, [pc, #32]	; (43c0 <_sbrk+0x24>)
    43a0:	6819      	ldr	r1, [r3, #0]
    43a2:	4b08      	ldr	r3, [pc, #32]	; (43c4 <_sbrk+0x28>)
    43a4:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    43a6:	440a      	add	r2, r1
    43a8:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    43ac:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    43b0:	429a      	cmp	r2, r3
    43b2:	d202      	bcs.n	43ba <_sbrk+0x1e>
		heap_sz += count;
    43b4:	4b02      	ldr	r3, [pc, #8]	; (43c0 <_sbrk+0x24>)
    43b6:	601a      	str	r2, [r3, #0]
		ret = ptr;
    43b8:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    43ba:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    43be:	4770      	bx	lr
    43c0:	2001b4b8 	.word	0x2001b4b8
    43c4:	200246c0 	.word	0x200246c0

000043c8 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    43c8:	f04f 0320 	mov.w	r3, #32
    43cc:	f3ef 8211 	mrs	r2, BASEPRI
    43d0:	f383 8812 	msr	BASEPRI_MAX, r3
    43d4:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    43d8:	2301      	movs	r3, #1
    43da:	4906      	ldr	r1, [pc, #24]	; (43f4 <nordicsemi_nrf52_init+0x2c>)
    43dc:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    43e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    43e4:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    43e8:	f382 8811 	msr	BASEPRI, r2
    43ec:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    43f0:	2000      	movs	r0, #0
    43f2:	4770      	bx	lr
    43f4:	4001e000 	.word	0x4001e000

000043f8 <sys_arch_reboot>:
    *p_gpregret = val;
    43f8:	b2c0      	uxtb	r0, r0
    43fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    43fe:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    4402:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4406:	4905      	ldr	r1, [pc, #20]	; (441c <sys_arch_reboot+0x24>)
    4408:	68ca      	ldr	r2, [r1, #12]
    440a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    440e:	4b04      	ldr	r3, [pc, #16]	; (4420 <sys_arch_reboot+0x28>)
    4410:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4412:	60cb      	str	r3, [r1, #12]
    4414:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    4418:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    441a:	e7fd      	b.n	4418 <sys_arch_reboot+0x20>
    441c:	e000ed00 	.word	0xe000ed00
    4420:	05fa0004 	.word	0x05fa0004

00004424 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    4424:	b130      	cbz	r0, 4434 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    4426:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    4428:	0180      	lsls	r0, r0, #6
    442a:	4b03      	ldr	r3, [pc, #12]	; (4438 <arch_busy_wait+0x14>)
    442c:	f043 0301 	orr.w	r3, r3, #1
    4430:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    4432:	bd08      	pop	{r3, pc}
    4434:	4770      	bx	lr
    4436:	bf00      	nop
    4438:	00010f50 	.word	0x00010f50

0000443c <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    443c:	4800      	ldr	r0, [pc, #0]	; (4440 <get_hf_flags+0x4>)
    443e:	4770      	bx	lr
    4440:	2001b514 	.word	0x2001b514

00004444 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4444:	4b01      	ldr	r3, [pc, #4]	; (444c <get_subsys+0x8>)
    4446:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4448:	1140      	asrs	r0, r0, #5
    444a:	4770      	bx	lr
    444c:	2001b4cc 	.word	0x2001b4cc

00004450 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4450:	b538      	push	{r3, r4, r5, lr}
    4452:	4605      	mov	r5, r0
    4454:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4456:	f7ff fff5 	bl	4444 <get_subsys>
    445a:	4601      	mov	r1, r0
    445c:	2240      	movs	r2, #64	; 0x40
    445e:	4803      	ldr	r0, [pc, #12]	; (446c <onoff_stop+0x1c>)
    4460:	f00a f8f3 	bl	e64a <stop>
    4464:	4601      	mov	r1, r0
	notify(mgr, res);
    4466:	4628      	mov	r0, r5
    4468:	47a0      	blx	r4
}
    446a:	bd38      	pop	{r3, r4, r5, pc}
    446c:	00010c74 	.word	0x00010c74

00004470 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4470:	b530      	push	{r4, r5, lr}
    4472:	b083      	sub	sp, #12
    4474:	4605      	mov	r5, r0
    4476:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4478:	f7ff ffe4 	bl	4444 <get_subsys>
    447c:	4601      	mov	r1, r0
    447e:	2340      	movs	r3, #64	; 0x40
    4480:	9300      	str	r3, [sp, #0]
    4482:	4623      	mov	r3, r4
    4484:	4a05      	ldr	r2, [pc, #20]	; (449c <onoff_start+0x2c>)
    4486:	4806      	ldr	r0, [pc, #24]	; (44a0 <onoff_start+0x30>)
    4488:	f00a f8f9 	bl	e67e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    448c:	1e01      	subs	r1, r0, #0
    448e:	db01      	blt.n	4494 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    4490:	b003      	add	sp, #12
    4492:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    4494:	4628      	mov	r0, r5
    4496:	47a0      	blx	r4
}
    4498:	e7fa      	b.n	4490 <onoff_start+0x20>
    449a:	bf00      	nop
    449c:	0000e6c7 	.word	0x0000e6c7
    44a0:	00010c74 	.word	0x00010c74

000044a4 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    44a4:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    44a6:	b110      	cbz	r0, 44ae <clock_event_handler+0xa>
    44a8:	2801      	cmp	r0, #1
    44aa:	d00d      	beq.n	44c8 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    44ac:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    44ae:	2100      	movs	r1, #0
    44b0:	4808      	ldr	r0, [pc, #32]	; (44d4 <clock_event_handler+0x30>)
    44b2:	f00a f855 	bl	e560 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    44b6:	6883      	ldr	r3, [r0, #8]
    44b8:	f013 0f07 	tst.w	r3, #7
    44bc:	d1f6      	bne.n	44ac <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    44be:	2100      	movs	r1, #0
    44c0:	4804      	ldr	r0, [pc, #16]	; (44d4 <clock_event_handler+0x30>)
    44c2:	f00a f8b0 	bl	e626 <clkstarted_handle>
    44c6:	e7f1      	b.n	44ac <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    44c8:	2101      	movs	r1, #1
    44ca:	4802      	ldr	r0, [pc, #8]	; (44d4 <clock_event_handler+0x30>)
    44cc:	f00a f8ab 	bl	e626 <clkstarted_handle>
}
    44d0:	e7ec      	b.n	44ac <clock_event_handler+0x8>
    44d2:	bf00      	nop
    44d4:	00010c74 	.word	0x00010c74

000044d8 <generic_hfclk_start>:
{
    44d8:	b510      	push	{r4, lr}
	__asm__ volatile(
    44da:	f04f 0320 	mov.w	r3, #32
    44de:	f3ef 8411 	mrs	r4, BASEPRI
    44e2:	f383 8812 	msr	BASEPRI_MAX, r3
    44e6:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    44ea:	4a13      	ldr	r2, [pc, #76]	; (4538 <generic_hfclk_start+0x60>)
    44ec:	6813      	ldr	r3, [r2, #0]
    44ee:	f043 0302 	orr.w	r3, r3, #2
    44f2:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    44f4:	f013 0f01 	tst.w	r3, #1
    44f8:	d108      	bne.n	450c <generic_hfclk_start+0x34>
	bool already_started = false;
    44fa:	2300      	movs	r3, #0
	__asm__ volatile(
    44fc:	f384 8811 	msr	BASEPRI, r4
    4500:	f3bf 8f6f 	isb	sy
	if (already_started) {
    4504:	b99b      	cbnz	r3, 452e <generic_hfclk_start+0x56>
	hfclk_start();
    4506:	f00a f8e6 	bl	e6d6 <hfclk_start>
}
    450a:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    450c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4510:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4514:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4518:	f012 0f01 	tst.w	r2, #1
    451c:	d101      	bne.n	4522 <generic_hfclk_start+0x4a>
	bool already_started = false;
    451e:	2300      	movs	r3, #0
    4520:	e7ec      	b.n	44fc <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    4522:	f7ff ff8b 	bl	443c <get_hf_flags>
    4526:	f00a f86b 	bl	e600 <set_on_state>
			already_started = true;
    452a:	2301      	movs	r3, #1
    452c:	e7e6      	b.n	44fc <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    452e:	2100      	movs	r1, #0
    4530:	4802      	ldr	r0, [pc, #8]	; (453c <generic_hfclk_start+0x64>)
    4532:	f00a f878 	bl	e626 <clkstarted_handle>
		return;
    4536:	e7e8      	b.n	450a <generic_hfclk_start+0x32>
    4538:	2001b524 	.word	0x2001b524
    453c:	00010c74 	.word	0x00010c74

00004540 <generic_hfclk_stop>:
{
    4540:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4542:	4b0a      	ldr	r3, [pc, #40]	; (456c <generic_hfclk_stop+0x2c>)
    4544:	f3bf 8f5b 	dmb	ish
    4548:	e853 2f00 	ldrex	r2, [r3]
    454c:	f022 0102 	bic.w	r1, r2, #2
    4550:	e843 1000 	strex	r0, r1, [r3]
    4554:	2800      	cmp	r0, #0
    4556:	d1f7      	bne.n	4548 <generic_hfclk_stop+0x8>
    4558:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    455c:	f012 0f01 	tst.w	r2, #1
    4560:	d000      	beq.n	4564 <generic_hfclk_stop+0x24>
}
    4562:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4564:	f00a f8c1 	bl	e6ea <hfclk_stop>
    4568:	e7fb      	b.n	4562 <generic_hfclk_stop+0x22>
    456a:	bf00      	nop
    456c:	2001b524 	.word	0x2001b524

00004570 <api_blocking_start>:
{
    4570:	b500      	push	{lr}
    4572:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4574:	f8cd d000 	str.w	sp, [sp]
    4578:	f8cd d004 	str.w	sp, [sp, #4]
    457c:	2300      	movs	r3, #0
    457e:	9302      	str	r3, [sp, #8]
    4580:	2301      	movs	r3, #1
    4582:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4584:	466b      	mov	r3, sp
    4586:	4a07      	ldr	r2, [pc, #28]	; (45a4 <api_blocking_start+0x34>)
    4588:	f00a f895 	bl	e6b6 <api_start>
	if (err < 0) {
    458c:	2800      	cmp	r0, #0
    458e:	db05      	blt.n	459c <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4590:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4594:	2300      	movs	r3, #0
    4596:	4668      	mov	r0, sp
    4598:	f006 ffb4 	bl	b504 <z_impl_k_sem_take>
}
    459c:	b005      	add	sp, #20
    459e:	f85d fb04 	ldr.w	pc, [sp], #4
    45a2:	bf00      	nop
    45a4:	0000e6ff 	.word	0x0000e6ff

000045a8 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    45a8:	b570      	push	{r4, r5, r6, lr}
    45aa:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    45ac:	2200      	movs	r2, #0
    45ae:	2101      	movs	r1, #1
    45b0:	4610      	mov	r0, r2
    45b2:	f7ff fb51 	bl	3c58 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    45b6:	2000      	movs	r0, #0
    45b8:	f7ff fb30 	bl	3c1c <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    45bc:	4811      	ldr	r0, [pc, #68]	; (4604 <clk_init+0x5c>)
    45be:	f001 f969 	bl	5894 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    45c2:	4b11      	ldr	r3, [pc, #68]	; (4608 <clk_init+0x60>)
    45c4:	4298      	cmp	r0, r3
    45c6:	d11a      	bne.n	45fe <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    45c8:	f00a fbc7 	bl	ed5a <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    45cc:	2400      	movs	r4, #0
    45ce:	e003      	b.n	45d8 <clk_init+0x30>
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    45d0:	2301      	movs	r3, #1
    45d2:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    45d4:	441c      	add	r4, r3
    45d6:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    45d8:	2c01      	cmp	r4, #1
    45da:	d80e      	bhi.n	45fa <clk_init+0x52>
						get_sub_data(dev, i);
    45dc:	4621      	mov	r1, r4
    45de:	4630      	mov	r0, r6
    45e0:	f009 ffbe 	bl	e560 <get_sub_data>
    45e4:	4605      	mov	r5, r0
		err = onoff_manager_init(get_onoff_manager(dev, i),
    45e6:	4621      	mov	r1, r4
    45e8:	4630      	mov	r0, r6
    45ea:	f009 ffc4 	bl	e576 <get_onoff_manager>
    45ee:	4907      	ldr	r1, [pc, #28]	; (460c <clk_init+0x64>)
    45f0:	f009 fb7b 	bl	dcea <onoff_manager_init>
		if (err < 0) {
    45f4:	2800      	cmp	r0, #0
    45f6:	daeb      	bge.n	45d0 <clk_init+0x28>
    45f8:	e000      	b.n	45fc <clk_init+0x54>
	}

	return 0;
    45fa:	2000      	movs	r0, #0
}
    45fc:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    45fe:	f06f 0004 	mvn.w	r0, #4
    4602:	e7fb      	b.n	45fc <clk_init+0x54>
    4604:	000044a5 	.word	0x000044a5
    4608:	0bad0000 	.word	0x0bad0000
    460c:	000551f4 	.word	0x000551f4

00004610 <lfclk_spinwait>:
{
    4610:	b570      	push	{r4, r5, r6, lr}
    4612:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4614:	2801      	cmp	r0, #1
    4616:	d107      	bne.n	4628 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4618:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    461c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4620:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4624:	2b01      	cmp	r3, #1
    4626:	d058      	beq.n	46da <lfclk_spinwait+0xca>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4628:	f00b fb10 	bl	fc4c <k_is_in_isr>
    462c:	b928      	cbnz	r0, 463a <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    462e:	4b2e      	ldr	r3, [pc, #184]	; (46e8 <lfclk_spinwait+0xd8>)
    4630:	781b      	ldrb	r3, [r3, #0]
    4632:	2b00      	cmp	r3, #0
    4634:	d041      	beq.n	46ba <lfclk_spinwait+0xaa>
    4636:	2300      	movs	r3, #0
    4638:	e000      	b.n	463c <lfclk_spinwait+0x2c>
    463a:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    463c:	461c      	mov	r4, r3
    463e:	2b00      	cmp	r3, #0
    4640:	d03d      	beq.n	46be <lfclk_spinwait+0xae>
	__asm__ volatile(
    4642:	f04f 0320 	mov.w	r3, #32
    4646:	f3ef 8611 	mrs	r6, BASEPRI
    464a:	f383 8812 	msr	BASEPRI_MAX, r3
    464e:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    4652:	b924      	cbnz	r4, 465e <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    4654:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4658:	2202      	movs	r2, #2
    465a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    465e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4662:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4666:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    466a:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    466e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    4672:	d12b      	bne.n	46cc <lfclk_spinwait+0xbc>
    return false;
    4674:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4676:	b11a      	cbz	r2, 4680 <lfclk_spinwait+0x70>
    4678:	2b01      	cmp	r3, #1
    467a:	d029      	beq.n	46d0 <lfclk_spinwait+0xc0>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    467c:	2d01      	cmp	r5, #1
    467e:	d027      	beq.n	46d0 <lfclk_spinwait+0xc0>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4680:	b1fc      	cbz	r4, 46c2 <lfclk_spinwait+0xb2>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4682:	4630      	mov	r0, r6
    4684:	f7ff fac0 	bl	3c08 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4688:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    468c:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4690:	2b00      	cmp	r3, #0
    4692:	d1e4      	bne.n	465e <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4694:	4b15      	ldr	r3, [pc, #84]	; (46ec <lfclk_spinwait+0xdc>)
    4696:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    4698:	2b00      	cmp	r3, #0
    469a:	d0e0      	beq.n	465e <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    469c:	4b13      	ldr	r3, [pc, #76]	; (46ec <lfclk_spinwait+0xdc>)
    469e:	2200      	movs	r2, #0
    46a0:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    46a2:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    46a4:	2301      	movs	r3, #1
    46a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    46aa:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    46ae:	4a10      	ldr	r2, [pc, #64]	; (46f0 <lfclk_spinwait+0xe0>)
    46b0:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    46b4:	4a0f      	ldr	r2, [pc, #60]	; (46f4 <lfclk_spinwait+0xe4>)
    46b6:	6013      	str	r3, [r2, #0]
}
    46b8:	e7d1      	b.n	465e <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    46ba:	2301      	movs	r3, #1
    46bc:	e7be      	b.n	463c <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    46be:	2600      	movs	r6, #0
    46c0:	e7c7      	b.n	4652 <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    46c2:	2021      	movs	r0, #33	; 0x21
    46c4:	2100      	movs	r1, #0
    46c6:	f007 fad9 	bl	bc7c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    46ca:	e7dd      	b.n	4688 <lfclk_spinwait+0x78>
                return true;
    46cc:	2201      	movs	r2, #1
    46ce:	e7d2      	b.n	4676 <lfclk_spinwait+0x66>
	if (isr_mode) {
    46d0:	b124      	cbz	r4, 46dc <lfclk_spinwait+0xcc>
	__asm__ volatile(
    46d2:	f386 8811 	msr	BASEPRI, r6
    46d6:	f3bf 8f6f 	isb	sy
}
    46da:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    46dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    46e0:	2202      	movs	r2, #2
    46e2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    46e6:	e7f8      	b.n	46da <lfclk_spinwait+0xca>
    46e8:	2001bb47 	.word	0x2001bb47
    46ec:	40000104 	.word	0x40000104
    46f0:	e000e100 	.word	0xe000e100
    46f4:	40000008 	.word	0x40000008

000046f8 <z_nrf_clock_control_lf_on>:
{
    46f8:	b510      	push	{r4, lr}
    46fa:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    46fc:	4b10      	ldr	r3, [pc, #64]	; (4740 <z_nrf_clock_control_lf_on+0x48>)
    46fe:	2101      	movs	r1, #1
    4700:	f3bf 8f5b 	dmb	ish
    4704:	e853 2f00 	ldrex	r2, [r3]
    4708:	e843 1000 	strex	r0, r1, [r3]
    470c:	2800      	cmp	r0, #0
    470e:	d1f9      	bne.n	4704 <z_nrf_clock_control_lf_on+0xc>
    4710:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    4714:	b11a      	cbz	r2, 471e <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    4716:	1e63      	subs	r3, r4, #1
    4718:	2b01      	cmp	r3, #1
    471a:	d90c      	bls.n	4736 <z_nrf_clock_control_lf_on+0x3e>
}
    471c:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    471e:	4809      	ldr	r0, [pc, #36]	; (4744 <z_nrf_clock_control_lf_on+0x4c>)
    4720:	f009 ff29 	bl	e576 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4724:	4908      	ldr	r1, [pc, #32]	; (4748 <z_nrf_clock_control_lf_on+0x50>)
    4726:	2300      	movs	r3, #0
    4728:	604b      	str	r3, [r1, #4]
    472a:	60cb      	str	r3, [r1, #12]
    472c:	2301      	movs	r3, #1
    472e:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    4730:	f009 faf7 	bl	dd22 <onoff_request>
    4734:	e7ef      	b.n	4716 <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    4736:	4620      	mov	r0, r4
    4738:	f7ff ff6a 	bl	4610 <lfclk_spinwait>
		break;
    473c:	e7ee      	b.n	471c <z_nrf_clock_control_lf_on+0x24>
    473e:	bf00      	nop
    4740:	2001b528 	.word	0x2001b528
    4744:	00010c74 	.word	0x00010c74
    4748:	2001b4bc 	.word	0x2001b4bc

0000474c <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    474c:	b538      	push	{r3, r4, r5, lr}
    474e:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    4750:	b2c5      	uxtb	r5, r0
    4752:	4b0b      	ldr	r3, [pc, #44]	; (4780 <console_out+0x34>)
    4754:	681b      	ldr	r3, [r3, #0]
    4756:	4628      	mov	r0, r5
    4758:	4798      	blx	r3

	if (handled_by_debug_server) {
    475a:	2801      	cmp	r0, #1
    475c:	d007      	beq.n	476e <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    475e:	2c0a      	cmp	r4, #10
    4760:	d007      	beq.n	4772 <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    4762:	4b08      	ldr	r3, [pc, #32]	; (4784 <console_out+0x38>)
    4764:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4766:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4768:	685b      	ldr	r3, [r3, #4]
    476a:	4629      	mov	r1, r5
    476c:	4798      	blx	r3

	return c;
}
    476e:	4620      	mov	r0, r4
    4770:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    4772:	4b04      	ldr	r3, [pc, #16]	; (4784 <console_out+0x38>)
    4774:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4776:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4778:	685b      	ldr	r3, [r3, #4]
    477a:	210d      	movs	r1, #13
    477c:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    477e:	e7f0      	b.n	4762 <console_out+0x16>
    4780:	20000034 	.word	0x20000034
    4784:	2001b52c 	.word	0x2001b52c

00004788 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    4788:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    478a:	4c04      	ldr	r4, [pc, #16]	; (479c <uart_console_hook_install+0x14>)
    478c:	4620      	mov	r0, r4
    478e:	f7ff fdc5 	bl	431c <__stdout_hook_install>
	__printk_hook_install(console_out);
    4792:	4620      	mov	r0, r4
    4794:	f7fe f9cc 	bl	2b30 <__printk_hook_install>
}
    4798:	bd10      	pop	{r4, pc}
    479a:	bf00      	nop
    479c:	0000474d 	.word	0x0000474d

000047a0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    47a0:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    47a2:	4806      	ldr	r0, [pc, #24]	; (47bc <uart_console_init+0x1c>)
    47a4:	4b06      	ldr	r3, [pc, #24]	; (47c0 <uart_console_init+0x20>)
    47a6:	6018      	str	r0, [r3, #0]
    47a8:	f00b f9c5 	bl	fb36 <z_device_ready>
    47ac:	b118      	cbz	r0, 47b6 <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    47ae:	f7ff ffeb 	bl	4788 <uart_console_hook_install>

	return 0;
    47b2:	2000      	movs	r0, #0
}
    47b4:	bd08      	pop	{r3, pc}
		return -ENODEV;
    47b6:	f06f 0012 	mvn.w	r0, #18
    47ba:	e7fb      	b.n	47b4 <uart_console_init+0x14>
    47bc:	00010ca4 	.word	0x00010ca4
    47c0:	2001b52c 	.word	0x2001b52c

000047c4 <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    47c4:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    47c6:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    47c8:	685f      	ldr	r7, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    47ca:	4b37      	ldr	r3, [pc, #220]	; (48a8 <gpio_nrfx_config+0xe4>)
    47cc:	4013      	ands	r3, r2
    47ce:	4c37      	ldr	r4, [pc, #220]	; (48ac <gpio_nrfx_config+0xe8>)
    47d0:	42a3      	cmp	r3, r4
    47d2:	d027      	beq.n	4824 <gpio_nrfx_config+0x60>
    47d4:	d812      	bhi.n	47fc <gpio_nrfx_config+0x38>
    47d6:	2b06      	cmp	r3, #6
    47d8:	d026      	beq.n	4828 <gpio_nrfx_config+0x64>
    47da:	d904      	bls.n	47e6 <gpio_nrfx_config+0x22>
    47dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    47e0:	d109      	bne.n	47f6 <gpio_nrfx_config+0x32>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    47e2:	2401      	movs	r4, #1
    47e4:	e016      	b.n	4814 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    47e6:	b30b      	cbz	r3, 482c <gpio_nrfx_config+0x68>
    47e8:	2b02      	cmp	r3, #2
    47ea:	d101      	bne.n	47f0 <gpio_nrfx_config+0x2c>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    47ec:	2404      	movs	r4, #4
    47ee:	e011      	b.n	4814 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    47f0:	f06f 0015 	mvn.w	r0, #21
    47f4:	e046      	b.n	4884 <gpio_nrfx_config+0xc0>
    47f6:	f06f 0015 	mvn.w	r0, #21
    47fa:	e043      	b.n	4884 <gpio_nrfx_config+0xc0>
    47fc:	4c2c      	ldr	r4, [pc, #176]	; (48b0 <gpio_nrfx_config+0xec>)
    47fe:	42a3      	cmp	r3, r4
    4800:	d016      	beq.n	4830 <gpio_nrfx_config+0x6c>
    4802:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    4806:	d101      	bne.n	480c <gpio_nrfx_config+0x48>
		drive = NRF_GPIO_PIN_H0H1;
    4808:	2403      	movs	r4, #3
    480a:	e003      	b.n	4814 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    480c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    4810:	d146      	bne.n	48a0 <gpio_nrfx_config+0xdc>
		drive = NRF_GPIO_PIN_S0H1;
    4812:	2402      	movs	r4, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    4814:	f012 0f10 	tst.w	r2, #16
    4818:	d10c      	bne.n	4834 <gpio_nrfx_config+0x70>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    481a:	f012 0f20 	tst.w	r2, #32
    481e:	d033      	beq.n	4888 <gpio_nrfx_config+0xc4>
		pull = NRF_GPIO_PIN_PULLDOWN;
    4820:	2501      	movs	r5, #1
    4822:	e008      	b.n	4836 <gpio_nrfx_config+0x72>
		drive = NRF_GPIO_PIN_H0D1;
    4824:	2407      	movs	r4, #7
    4826:	e7f5      	b.n	4814 <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_S0D1;
    4828:	2406      	movs	r4, #6
    482a:	e7f3      	b.n	4814 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    482c:	2400      	movs	r4, #0
    482e:	e7f1      	b.n	4814 <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_D0H1;
    4830:	2405      	movs	r4, #5
    4832:	e7ef      	b.n	4814 <gpio_nrfx_config+0x50>
		pull = NRF_GPIO_PIN_PULLUP;
    4834:	2503      	movs	r5, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4836:	f3c2 2340 	ubfx	r3, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    483a:	f412 7f80 	tst.w	r2, #256	; 0x100
    483e:	bf0c      	ite	eq
    4840:	2601      	moveq	r6, #1
    4842:	2600      	movne	r6, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4844:	f412 7f00 	tst.w	r2, #512	; 0x200
    4848:	d006      	beq.n	4858 <gpio_nrfx_config+0x94>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    484a:	f412 6f00 	tst.w	r2, #2048	; 0x800
    484e:	d01d      	beq.n	488c <gpio_nrfx_config+0xc8>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4850:	2201      	movs	r2, #1
    4852:	408a      	lsls	r2, r1
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    4854:	f8c7 2508 	str.w	r2, [r7, #1288]	; 0x508
	return port->config;
    4858:	6842      	ldr	r2, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    485a:	7a12      	ldrb	r2, [r2, #8]
    485c:	f001 011f 	and.w	r1, r1, #31
    4860:	ea41 1242 	orr.w	r2, r1, r2, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4864:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4866:	2a01      	cmp	r2, #1
    4868:	d018      	beq.n	489c <gpio_nrfx_config+0xd8>
        case 0: return NRF_P0;
    486a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    486e:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4872:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4876:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    487a:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
    487e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4882:	2000      	movs	r0, #0
}
    4884:	bcf0      	pop	{r4, r5, r6, r7}
    4886:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4888:	2500      	movs	r5, #0
    488a:	e7d4      	b.n	4836 <gpio_nrfx_config+0x72>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    488c:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4890:	d0e2      	beq.n	4858 <gpio_nrfx_config+0x94>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4892:	2201      	movs	r2, #1
    4894:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    4896:	f8c7 250c 	str.w	r2, [r7, #1292]	; 0x50c
}
    489a:	e7dd      	b.n	4858 <gpio_nrfx_config+0x94>
        case 1: return NRF_P1;
    489c:	4a05      	ldr	r2, [pc, #20]	; (48b4 <gpio_nrfx_config+0xf0>)
    489e:	e7e6      	b.n	486e <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    48a0:	f06f 0015 	mvn.w	r0, #21
    48a4:	e7ee      	b.n	4884 <gpio_nrfx_config+0xc0>
    48a6:	bf00      	nop
    48a8:	00f00006 	.word	0x00f00006
    48ac:	00100006 	.word	0x00100006
    48b0:	00400002 	.word	0x00400002
    48b4:	50000300 	.word	0x50000300

000048b8 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    48b8:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    48ba:	6905      	ldr	r5, [r0, #16]
	return port->config;
    48bc:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    48be:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    48c0:	696a      	ldr	r2, [r5, #20]
    48c2:	69ab      	ldr	r3, [r5, #24]
    48c4:	4313      	orrs	r3, r2
    48c6:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    48ca:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    48cc:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    48ce:	e011      	b.n	48f4 <cfg_level_pins+0x3c>
		return NRF_GPIO_PIN_SENSE_HIGH;
    48d0:	f04f 0c02 	mov.w	ip, #2
    48d4:	e01d      	b.n	4912 <cfg_level_pins+0x5a>
    48d6:	4f14      	ldr	r7, [pc, #80]	; (4928 <cfg_level_pins+0x70>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    48d8:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    48dc:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    48e0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    48e4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    48e8:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    48ec:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    48f0:	3001      	adds	r0, #1
		bit <<= 1;
    48f2:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    48f4:	b1a9      	cbz	r1, 4922 <cfg_level_pins+0x6a>
		if (level_pins & bit) {
    48f6:	420b      	tst	r3, r1
    48f8:	d0fa      	beq.n	48f0 <cfg_level_pins+0x38>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    48fa:	7a34      	ldrb	r4, [r6, #8]
    48fc:	f000 021f 	and.w	r2, r0, #31
    4900:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4904:	692c      	ldr	r4, [r5, #16]
    4906:	40c4      	lsrs	r4, r0
    4908:	f014 0f01 	tst.w	r4, #1
    490c:	d1e0      	bne.n	48d0 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    490e:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    4912:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    4916:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4918:	2a01      	cmp	r2, #1
    491a:	d0dc      	beq.n	48d6 <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    491c:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    4920:	e7da      	b.n	48d8 <cfg_level_pins+0x20>
	}
}
    4922:	bcf0      	pop	{r4, r5, r6, r7}
    4924:	4770      	bx	lr
    4926:	bf00      	nop
    4928:	50000300 	.word	0x50000300

0000492c <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    492c:	b5f0      	push	{r4, r5, r6, r7, lr}
    492e:	468c      	mov	ip, r1
	return port->data;
    4930:	6903      	ldr	r3, [r0, #16]
	return port->config;
    4932:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    4934:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4936:	695a      	ldr	r2, [r3, #20]
    4938:	6998      	ldr	r0, [r3, #24]
    493a:	4302      	orrs	r2, r0
    493c:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    4940:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    4942:	f8d2 2510 	ldr.w	r2, [r2, #1296]	; 0x510

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    4946:	6918      	ldr	r0, [r3, #16]
    4948:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    494a:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    494e:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    4950:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4952:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    4954:	e015      	b.n	4982 <check_level_trigger_pins+0x56>
        case 1: return NRF_P1;
    4956:	f8df e074 	ldr.w	lr, [pc, #116]	; 49cc <check_level_trigger_pins+0xa0>
    495a:	e025      	b.n	49a8 <check_level_trigger_pins+0x7c>
    *p_pin = pin_number & 0x1F;
    495c:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4960:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4962:	2a01      	cmp	r2, #1
    4964:	d02e      	beq.n	49c4 <check_level_trigger_pins+0x98>
        case 0: return NRF_P0;
    4966:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    496a:	f506 72e0 	add.w	r2, r6, #448	; 0x1c0
    496e:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    4972:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4976:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    497a:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    497e:	3501      	adds	r5, #1
		bit <<= 1;
    4980:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    4982:	b314      	cbz	r4, 49ca <check_level_trigger_pins+0x9e>
		if (check_pins & bit) {
    4984:	4223      	tst	r3, r4
    4986:	d0fa      	beq.n	497e <check_level_trigger_pins+0x52>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4988:	7a0e      	ldrb	r6, [r1, #8]
    498a:	f005 021f 	and.w	r2, r5, #31
    498e:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    4992:	423b      	tst	r3, r7
    4994:	d1e2      	bne.n	495c <check_level_trigger_pins+0x30>
    *p_pin = pin_number & 0x1F;
    4996:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    499a:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    499e:	f1be 0f01 	cmp.w	lr, #1
    49a2:	d0d8      	beq.n	4956 <check_level_trigger_pins+0x2a>
        case 0: return NRF_P0;
    49a4:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    49a8:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    49ac:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    49b0:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    49b4:	2e02      	cmp	r6, #2
    49b6:	d1d1      	bne.n	495c <check_level_trigger_pins+0x30>
					*sense_levels |= bit;
    49b8:	f8dc 6000 	ldr.w	r6, [ip]
    49bc:	431e      	orrs	r6, r3
    49be:	f8cc 6000 	str.w	r6, [ip]
    49c2:	e7cb      	b.n	495c <check_level_trigger_pins+0x30>
        case 1: return NRF_P1;
    49c4:	f8df e004 	ldr.w	lr, [pc, #4]	; 49cc <check_level_trigger_pins+0xa0>
    49c8:	e7cf      	b.n	496a <check_level_trigger_pins+0x3e>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    49ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    49cc:	50000300 	.word	0x50000300

000049d0 <gpiote_pin_cleanup>:
{
    49d0:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    49d2:	4b14      	ldr	r3, [pc, #80]	; (4a24 <gpiote_pin_cleanup+0x54>)
    49d4:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    49d8:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    49da:	2300      	movs	r3, #0
    49dc:	e000      	b.n	49e0 <gpiote_pin_cleanup+0x10>
    49de:	3301      	adds	r3, #1
    49e0:	2b07      	cmp	r3, #7
    49e2:	d81d      	bhi.n	4a20 <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    49e4:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    49e8:	490e      	ldr	r1, [pc, #56]	; (4a24 <gpiote_pin_cleanup+0x54>)
    49ea:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    49ee:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    49f2:	4290      	cmp	r0, r2
    49f4:	d1f3      	bne.n	49de <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    49f6:	fa24 f203 	lsr.w	r2, r4, r3
    49fa:	f012 0f01 	tst.w	r2, #1
    49fe:	d0ee      	beq.n	49de <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    4a00:	460a      	mov	r2, r1
    4a02:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    4a06:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    4a0a:	f021 0101 	bic.w	r1, r1, #1
    4a0e:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    4a12:	2101      	movs	r1, #1
    4a14:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    4a16:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    4a1a:	b2d8      	uxtb	r0, r3
    4a1c:	f001 f872 	bl	5b04 <nrfx_gpiote_channel_free>
}
    4a20:	bd10      	pop	{r4, pc}
    4a22:	bf00      	nop
    4a24:	40006000 	.word	0x40006000

00004a28 <gpiote_channel_alloc>:
{
    4a28:	b570      	push	{r4, r5, r6, lr}
    4a2a:	b082      	sub	sp, #8
    4a2c:	4604      	mov	r4, r0
    4a2e:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    4a30:	f10d 0007 	add.w	r0, sp, #7
    4a34:	f001 f882 	bl	5b3c <nrfx_gpiote_channel_alloc>
    4a38:	4b1c      	ldr	r3, [pc, #112]	; (4aac <gpiote_channel_alloc+0x84>)
    4a3a:	4298      	cmp	r0, r3
    4a3c:	d132      	bne.n	4aa4 <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    4a3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4a42:	f103 0240 	add.w	r2, r3, #64	; 0x40
    4a46:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4a48:	4e19      	ldr	r6, [pc, #100]	; (4ab0 <gpiote_channel_alloc+0x88>)
    4a4a:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4a4e:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4a52:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    4a56:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    4a5a:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4a5e:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4a62:	0224      	lsls	r4, r4, #8
    4a64:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    4a68:	042d      	lsls	r5, r5, #16
    4a6a:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4a6e:	432c      	orrs	r4, r5
    4a70:	430c      	orrs	r4, r1
    4a72:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    4a76:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    4a7a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4a7e:	2000      	movs	r0, #0
    4a80:	6018      	str	r0, [r3, #0]
    4a82:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    4a84:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4a88:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4a8c:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    4a90:	f042 0201 	orr.w	r2, r2, #1
    4a94:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    4a98:	2301      	movs	r3, #1
    4a9a:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    4a9c:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    4aa0:	b002      	add	sp, #8
    4aa2:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    4aa4:	f06f 0012 	mvn.w	r0, #18
    4aa8:	e7fa      	b.n	4aa0 <gpiote_channel_alloc+0x78>
    4aaa:	bf00      	nop
    4aac:	0bad0000 	.word	0x0bad0000
    4ab0:	40006000 	.word	0x40006000

00004ab4 <gpiote_pin_int_cfg>:
{
    4ab4:	b570      	push	{r4, r5, r6, lr}
    4ab6:	460d      	mov	r5, r1
	return port->data;
    4ab8:	6906      	ldr	r6, [r0, #16]
	return port->config;
    4aba:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4abc:	7a1b      	ldrb	r3, [r3, #8]
    4abe:	f001 041f 	and.w	r4, r1, #31
    4ac2:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    4ac6:	4620      	mov	r0, r4
    4ac8:	f7ff ff82 	bl	49d0 <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    4acc:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    4ad0:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4ad2:	2b01      	cmp	r3, #1
    4ad4:	d020      	beq.n	4b18 <gpiote_pin_int_cfg+0x64>
        case 0: return NRF_P0;
    4ad6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4ada:	f500 71e0 	add.w	r1, r0, #448	; 0x1c0
    4ade:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    4ae2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4ae6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    4aea:	68f3      	ldr	r3, [r6, #12]
    4aec:	40eb      	lsrs	r3, r5
    4aee:	f013 0f01 	tst.w	r3, #1
    4af2:	d02f      	beq.n	4b54 <gpiote_pin_int_cfg+0xa0>
		if (data->trig_edge & BIT(pin)) {
    4af4:	6973      	ldr	r3, [r6, #20]
    4af6:	40eb      	lsrs	r3, r5
    4af8:	f013 0f01 	tst.w	r3, #1
    4afc:	d015      	beq.n	4b2a <gpiote_pin_int_cfg+0x76>
				if (data->double_edge & BIT(pin)) {
    4afe:	69b3      	ldr	r3, [r6, #24]
    4b00:	40eb      	lsrs	r3, r5
    4b02:	f013 0f01 	tst.w	r3, #1
    4b06:	d109      	bne.n	4b1c <gpiote_pin_int_cfg+0x68>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    4b08:	6931      	ldr	r1, [r6, #16]
    4b0a:	fa21 f505 	lsr.w	r5, r1, r5
    4b0e:	f015 0f01 	tst.w	r5, #1
    4b12:	d008      	beq.n	4b26 <gpiote_pin_int_cfg+0x72>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    4b14:	2101      	movs	r1, #1
    4b16:	e002      	b.n	4b1e <gpiote_pin_int_cfg+0x6a>
        case 1: return NRF_P1;
    4b18:	4a0f      	ldr	r2, [pc, #60]	; (4b58 <gpiote_pin_int_cfg+0xa4>)
    4b1a:	e7de      	b.n	4ada <gpiote_pin_int_cfg+0x26>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    4b1c:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    4b1e:	4620      	mov	r0, r4
    4b20:	f7ff ff82 	bl	4a28 <gpiote_channel_alloc>
    4b24:	e017      	b.n	4b56 <gpiote_pin_int_cfg+0xa2>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    4b26:	2102      	movs	r1, #2
    4b28:	e7f9      	b.n	4b1e <gpiote_pin_int_cfg+0x6a>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4b2a:	6931      	ldr	r1, [r6, #16]
    4b2c:	fa21 f505 	lsr.w	r5, r1, r5
    4b30:	f015 0f01 	tst.w	r5, #1
    4b34:	d10c      	bne.n	4b50 <gpiote_pin_int_cfg+0x9c>
	return NRF_GPIO_PIN_SENSE_LOW;
    4b36:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4b38:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    4b3c:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    4b40:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4b44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    4b48:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    4b4c:	2000      	movs	r0, #0
}
    4b4e:	e002      	b.n	4b56 <gpiote_pin_int_cfg+0xa2>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4b50:	2102      	movs	r1, #2
    4b52:	e7f1      	b.n	4b38 <gpiote_pin_int_cfg+0x84>
	int res = 0;
    4b54:	2000      	movs	r0, #0
}
    4b56:	bd70      	pop	{r4, r5, r6, pc}
    4b58:	50000300 	.word	0x50000300

00004b5c <gpio_nrfx_pin_interrupt_configure>:
{
    4b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    4b5e:	6904      	ldr	r4, [r0, #16]
	return port->config;
    4b60:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4b62:	7a2e      	ldrb	r6, [r5, #8]
    4b64:	f001 051f 	and.w	r5, r1, #31
    4b68:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    4b6c:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4b70:	d025      	beq.n	4bbe <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4b72:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    4b76:	d035      	beq.n	4be4 <gpio_nrfx_pin_interrupt_configure+0x88>
    4b78:	68e5      	ldr	r5, [r4, #12]
    4b7a:	2601      	movs	r6, #1
    4b7c:	408e      	lsls	r6, r1
    4b7e:	4335      	orrs	r5, r6
    4b80:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4b82:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4b86:	d033      	beq.n	4bf0 <gpio_nrfx_pin_interrupt_configure+0x94>
    4b88:	6962      	ldr	r2, [r4, #20]
    4b8a:	2501      	movs	r5, #1
    4b8c:	408d      	lsls	r5, r1
    4b8e:	ea22 0205 	bic.w	r2, r2, r5
    4b92:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4b94:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    4b98:	d02f      	beq.n	4bfa <gpio_nrfx_pin_interrupt_configure+0x9e>
    4b9a:	69a2      	ldr	r2, [r4, #24]
    4b9c:	2501      	movs	r5, #1
    4b9e:	408d      	lsls	r5, r1
    4ba0:	ea22 0205 	bic.w	r2, r2, r5
    4ba4:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4ba6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    4baa:	d02b      	beq.n	4c04 <gpio_nrfx_pin_interrupt_configure+0xa8>
    4bac:	6923      	ldr	r3, [r4, #16]
    4bae:	2201      	movs	r2, #1
    4bb0:	408a      	lsls	r2, r1
    4bb2:	ea23 0302 	bic.w	r3, r3, r2
    4bb6:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    4bb8:	f7ff ff7c 	bl	4ab4 <gpiote_pin_int_cfg>
}
    4bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    4bbe:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    4bc2:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4bc4:	2d01      	cmp	r5, #1
    4bc6:	d00b      	beq.n	4be0 <gpio_nrfx_pin_interrupt_configure+0x84>
        case 0: return NRF_P0;
    4bc8:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4bcc:	f506 75e0 	add.w	r5, r6, #448	; 0x1c0
    4bd0:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4bd4:	f015 0f01 	tst.w	r5, #1
    4bd8:	d0cb      	beq.n	4b72 <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    4bda:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4bde:	e7ed      	b.n	4bbc <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    4be0:	4f0b      	ldr	r7, [pc, #44]	; (4c10 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    4be2:	e7f3      	b.n	4bcc <gpio_nrfx_pin_interrupt_configure+0x70>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4be4:	68e5      	ldr	r5, [r4, #12]
    4be6:	2601      	movs	r6, #1
    4be8:	408e      	lsls	r6, r1
    4bea:	ea25 0506 	bic.w	r5, r5, r6
    4bee:	e7c7      	b.n	4b80 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4bf0:	6962      	ldr	r2, [r4, #20]
    4bf2:	2501      	movs	r5, #1
    4bf4:	408d      	lsls	r5, r1
    4bf6:	432a      	orrs	r2, r5
    4bf8:	e7cb      	b.n	4b92 <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4bfa:	69a2      	ldr	r2, [r4, #24]
    4bfc:	2501      	movs	r5, #1
    4bfe:	408d      	lsls	r5, r1
    4c00:	432a      	orrs	r2, r5
    4c02:	e7cf      	b.n	4ba4 <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4c04:	6923      	ldr	r3, [r4, #16]
    4c06:	2201      	movs	r2, #1
    4c08:	408a      	lsls	r2, r1
    4c0a:	4313      	orrs	r3, r2
    4c0c:	e7d3      	b.n	4bb6 <gpio_nrfx_pin_interrupt_configure+0x5a>
    4c0e:	bf00      	nop
    4c10:	50000300 	.word	0x50000300

00004c14 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4c14:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    4c16:	4b0b      	ldr	r3, [pc, #44]	; (4c44 <gpio_nrfx_init+0x30>)
    4c18:	781b      	ldrb	r3, [r3, #0]
    4c1a:	b10b      	cbz	r3, 4c20 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    4c1c:	2000      	movs	r0, #0
    4c1e:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    4c20:	4b08      	ldr	r3, [pc, #32]	; (4c44 <gpio_nrfx_init+0x30>)
    4c22:	2201      	movs	r2, #1
    4c24:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4c26:	2200      	movs	r2, #0
    4c28:	2105      	movs	r1, #5
    4c2a:	2006      	movs	r0, #6
    4c2c:	f7ff f814 	bl	3c58 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    4c30:	2006      	movs	r0, #6
    4c32:	f7fe fff3 	bl	3c1c <arch_irq_enable>
    4c36:	4b04      	ldr	r3, [pc, #16]	; (4c48 <gpio_nrfx_init+0x34>)
    4c38:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4c3c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4c40:	e7ec      	b.n	4c1c <gpio_nrfx_init+0x8>
    4c42:	bf00      	nop
    4c44:	2001bb46 	.word	0x2001bb46
    4c48:	40006000 	.word	0x40006000

00004c4c <gpiote_event_handler>:
{
    4c4c:	b570      	push	{r4, r5, r6, lr}
    4c4e:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    4c50:	2300      	movs	r3, #0
    4c52:	9302      	str	r3, [sp, #8]
    4c54:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    4c56:	9300      	str	r3, [sp, #0]
    4c58:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4c5a:	4b46      	ldr	r3, [pc, #280]	; (4d74 <gpiote_event_handler+0x128>)
    4c5c:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    4c5e:	b90c      	cbnz	r4, 4c64 <gpiote_event_handler+0x18>
{
    4c60:	2100      	movs	r1, #0
    4c62:	e011      	b.n	4c88 <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    4c64:	4d44      	ldr	r5, [pc, #272]	; (4d78 <gpiote_event_handler+0x12c>)
    4c66:	4669      	mov	r1, sp
    4c68:	4628      	mov	r0, r5
    4c6a:	f7ff fe5f 	bl	492c <check_level_trigger_pins>
		fired_triggers[0] =
    4c6e:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    4c70:	a901      	add	r1, sp, #4
    4c72:	f105 0018 	add.w	r0, r5, #24
    4c76:	f7ff fe59 	bl	492c <check_level_trigger_pins>
		fired_triggers[1] =
    4c7a:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4c7c:	4b3d      	ldr	r3, [pc, #244]	; (4d74 <gpiote_event_handler+0x128>)
    4c7e:	2200      	movs	r2, #0
    4c80:	601a      	str	r2, [r3, #0]
    4c82:	681b      	ldr	r3, [r3, #0]
}
    4c84:	e7ec      	b.n	4c60 <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4c86:	3101      	adds	r1, #1
    4c88:	2907      	cmp	r1, #7
    4c8a:	d82d      	bhi.n	4ce8 <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    4c8c:	f101 0340 	add.w	r3, r1, #64	; 0x40
    4c90:	009b      	lsls	r3, r3, #2
    4c92:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    4c94:	2301      	movs	r3, #1
    4c96:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    4c98:	4838      	ldr	r0, [pc, #224]	; (4d7c <gpiote_event_handler+0x130>)
    4c9a:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    4c9e:	4203      	tst	r3, r0
    4ca0:	d0f1      	beq.n	4c86 <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4ca2:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    4ca6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4caa:	681b      	ldr	r3, [r3, #0]
    4cac:	2b00      	cmp	r3, #0
    4cae:	d0ea      	beq.n	4c86 <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4cb0:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4cb4:	4831      	ldr	r0, [pc, #196]	; (4d7c <gpiote_event_handler+0x130>)
    4cb6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    4cba:	f3c0 3340 	ubfx	r3, r0, #13, #1
    4cbe:	f3c0 2004 	ubfx	r0, r0, #8, #5
    4cc2:	2501      	movs	r5, #1
    4cc4:	fa05 f000 	lsl.w	r0, r5, r0
    4cc8:	ad04      	add	r5, sp, #16
    4cca:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    4cce:	f853 5c08 	ldr.w	r5, [r3, #-8]
    4cd2:	4305      	orrs	r5, r0
    4cd4:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    4cd8:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    4cdc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ce0:	2200      	movs	r2, #0
    4ce2:	601a      	str	r2, [r3, #0]
    4ce4:	681b      	ldr	r3, [r3, #0]
}
    4ce6:	e7ce      	b.n	4c86 <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    4ce8:	9e02      	ldr	r6, [sp, #8]
    4cea:	b92e      	cbnz	r6, 4cf8 <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    4cec:	9e03      	ldr	r6, [sp, #12]
    4cee:	b9ee      	cbnz	r6, 4d2c <gpiote_event_handler+0xe0>
	if (port_event) {
    4cf0:	2c00      	cmp	r4, #0
    4cf2:	d135      	bne.n	4d60 <gpiote_event_handler+0x114>
}
    4cf4:	b004      	add	sp, #16
    4cf6:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    4cf8:	4b21      	ldr	r3, [pc, #132]	; (4d80 <gpiote_event_handler+0x134>)
    4cfa:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4cfc:	b119      	cbz	r1, 4d06 <gpiote_event_handler+0xba>
    4cfe:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4d00:	b149      	cbz	r1, 4d16 <gpiote_event_handler+0xca>
	return node->next;
    4d02:	680d      	ldr	r5, [r1, #0]
    4d04:	e007      	b.n	4d16 <gpiote_event_handler+0xca>
    4d06:	460d      	mov	r5, r1
    4d08:	e005      	b.n	4d16 <gpiote_event_handler+0xca>
    4d0a:	b16d      	cbz	r5, 4d28 <gpiote_event_handler+0xdc>
    4d0c:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4d0e:	b105      	cbz	r5, 4d12 <gpiote_event_handler+0xc6>
	return node->next;
    4d10:	682b      	ldr	r3, [r5, #0]
    4d12:	4629      	mov	r1, r5
    4d14:	461d      	mov	r5, r3
    4d16:	2900      	cmp	r1, #0
    4d18:	d0e8      	beq.n	4cec <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    4d1a:	688a      	ldr	r2, [r1, #8]
    4d1c:	4032      	ands	r2, r6
    4d1e:	d0f4      	beq.n	4d0a <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    4d20:	684b      	ldr	r3, [r1, #4]
    4d22:	4815      	ldr	r0, [pc, #84]	; (4d78 <gpiote_event_handler+0x12c>)
    4d24:	4798      	blx	r3
    4d26:	e7f0      	b.n	4d0a <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4d28:	462b      	mov	r3, r5
    4d2a:	e7f2      	b.n	4d12 <gpiote_event_handler+0xc6>
	return list->head;
    4d2c:	4b15      	ldr	r3, [pc, #84]	; (4d84 <gpiote_event_handler+0x138>)
    4d2e:	6859      	ldr	r1, [r3, #4]
    4d30:	b119      	cbz	r1, 4d3a <gpiote_event_handler+0xee>
    4d32:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4d34:	b149      	cbz	r1, 4d4a <gpiote_event_handler+0xfe>
	return node->next;
    4d36:	680d      	ldr	r5, [r1, #0]
    4d38:	e007      	b.n	4d4a <gpiote_event_handler+0xfe>
    4d3a:	460d      	mov	r5, r1
    4d3c:	e005      	b.n	4d4a <gpiote_event_handler+0xfe>
    4d3e:	b16d      	cbz	r5, 4d5c <gpiote_event_handler+0x110>
    4d40:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4d42:	b105      	cbz	r5, 4d46 <gpiote_event_handler+0xfa>
	return node->next;
    4d44:	682b      	ldr	r3, [r5, #0]
    4d46:	4629      	mov	r1, r5
    4d48:	461d      	mov	r5, r3
    4d4a:	2900      	cmp	r1, #0
    4d4c:	d0d0      	beq.n	4cf0 <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    4d4e:	688a      	ldr	r2, [r1, #8]
    4d50:	4032      	ands	r2, r6
    4d52:	d0f4      	beq.n	4d3e <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    4d54:	684b      	ldr	r3, [r1, #4]
    4d56:	480c      	ldr	r0, [pc, #48]	; (4d88 <gpiote_event_handler+0x13c>)
    4d58:	4798      	blx	r3
    4d5a:	e7f0      	b.n	4d3e <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4d5c:	462b      	mov	r3, r5
    4d5e:	e7f2      	b.n	4d46 <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    4d60:	4c05      	ldr	r4, [pc, #20]	; (4d78 <gpiote_event_handler+0x12c>)
    4d62:	4620      	mov	r0, r4
    4d64:	f7ff fda8 	bl	48b8 <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    4d68:	f104 0018 	add.w	r0, r4, #24
    4d6c:	f7ff fda4 	bl	48b8 <cfg_level_pins>
}
    4d70:	e7c0      	b.n	4cf4 <gpiote_event_handler+0xa8>
    4d72:	bf00      	nop
    4d74:	4000617c 	.word	0x4000617c
    4d78:	00010cd4 	.word	0x00010cd4
    4d7c:	40006000 	.word	0x40006000
    4d80:	2001b530 	.word	0x2001b530
    4d84:	2001b54c 	.word	0x2001b54c
    4d88:	00010cec 	.word	0x00010cec

00004d8c <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    4d8c:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    4d8e:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    4d90:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    4d94:	d06f      	beq.n	4e76 <baudrate_set+0xea>
    4d96:	d83a      	bhi.n	4e0e <baudrate_set+0x82>
    4d98:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    4d9c:	d06e      	beq.n	4e7c <baudrate_set+0xf0>
    4d9e:	d90a      	bls.n	4db6 <baudrate_set+0x2a>
    4da0:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    4da4:	d075      	beq.n	4e92 <baudrate_set+0x106>
    4da6:	d924      	bls.n	4df2 <baudrate_set+0x66>
    4da8:	f647 2312 	movw	r3, #31250	; 0x7a12
    4dac:	4299      	cmp	r1, r3
    4dae:	d12b      	bne.n	4e08 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    4db0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    4db4:	e013      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4db6:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    4dba:	d061      	beq.n	4e80 <baudrate_set+0xf4>
    4dbc:	d907      	bls.n	4dce <baudrate_set+0x42>
    4dbe:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    4dc2:	d063      	beq.n	4e8c <baudrate_set+0x100>
    4dc4:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    4dc8:	d110      	bne.n	4dec <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    4dca:	4b3c      	ldr	r3, [pc, #240]	; (4ebc <baudrate_set+0x130>)
    4dcc:	e007      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4dce:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    4dd2:	d058      	beq.n	4e86 <baudrate_set+0xfa>
    4dd4:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    4dd8:	d105      	bne.n	4de6 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    4dda:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    4dde:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    4de2:	2000      	movs	r0, #0
    4de4:	4770      	bx	lr
	switch (baudrate) {
    4de6:	f06f 0015 	mvn.w	r0, #21
    4dea:	4770      	bx	lr
    4dec:	f06f 0015 	mvn.w	r0, #21
    4df0:	4770      	bx	lr
    4df2:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    4df6:	d04e      	beq.n	4e96 <baudrate_set+0x10a>
    4df8:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    4dfc:	d101      	bne.n	4e02 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    4dfe:	4b30      	ldr	r3, [pc, #192]	; (4ec0 <baudrate_set+0x134>)
    4e00:	e7ed      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e02:	f06f 0015 	mvn.w	r0, #21
    4e06:	4770      	bx	lr
    4e08:	f06f 0015 	mvn.w	r0, #21
    4e0c:	4770      	bx	lr
    4e0e:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    4e12:	d042      	beq.n	4e9a <baudrate_set+0x10e>
    4e14:	d909      	bls.n	4e2a <baudrate_set+0x9e>
    4e16:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    4e1a:	d046      	beq.n	4eaa <baudrate_set+0x11e>
    4e1c:	d91f      	bls.n	4e5e <baudrate_set+0xd2>
    4e1e:	4b29      	ldr	r3, [pc, #164]	; (4ec4 <baudrate_set+0x138>)
    4e20:	4299      	cmp	r1, r3
    4e22:	d148      	bne.n	4eb6 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    4e24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4e28:	e7d9      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e2a:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    4e2e:	d037      	beq.n	4ea0 <baudrate_set+0x114>
    4e30:	d905      	bls.n	4e3e <baudrate_set+0xb2>
    4e32:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    4e36:	d10f      	bne.n	4e58 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    4e38:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    4e3c:	e7cf      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e3e:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    4e42:	4299      	cmp	r1, r3
    4e44:	d02e      	beq.n	4ea4 <baudrate_set+0x118>
    4e46:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    4e4a:	d102      	bne.n	4e52 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    4e4c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    4e50:	e7c5      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e52:	f06f 0015 	mvn.w	r0, #21
    4e56:	4770      	bx	lr
    4e58:	f06f 0015 	mvn.w	r0, #21
    4e5c:	4770      	bx	lr
    4e5e:	4b1a      	ldr	r3, [pc, #104]	; (4ec8 <baudrate_set+0x13c>)
    4e60:	4299      	cmp	r1, r3
    4e62:	d025      	beq.n	4eb0 <baudrate_set+0x124>
    4e64:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    4e68:	d102      	bne.n	4e70 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    4e6a:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    4e6e:	e7b6      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e70:	f06f 0015 	mvn.w	r0, #21
    4e74:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    4e76:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    4e7a:	e7b0      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    4e7c:	4b13      	ldr	r3, [pc, #76]	; (4ecc <baudrate_set+0x140>)
    4e7e:	e7ae      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    4e80:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    4e84:	e7ab      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4e86:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    4e8a:	e7a8      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    4e8c:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    4e90:	e7a5      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    4e92:	4b0f      	ldr	r3, [pc, #60]	; (4ed0 <baudrate_set+0x144>)
    4e94:	e7a3      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    4e96:	4b0f      	ldr	r3, [pc, #60]	; (4ed4 <baudrate_set+0x148>)
    4e98:	e7a1      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    4e9a:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    4e9e:	e79e      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    4ea0:	4b0d      	ldr	r3, [pc, #52]	; (4ed8 <baudrate_set+0x14c>)
    4ea2:	e79c      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    4ea4:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    4ea8:	e799      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    4eaa:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    4eae:	e796      	b.n	4dde <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    4eb0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    4eb4:	e793      	b.n	4dde <baudrate_set+0x52>
	switch (baudrate) {
    4eb6:	f06f 0015 	mvn.w	r0, #21
}
    4eba:	4770      	bx	lr
    4ebc:	0013b000 	.word	0x0013b000
    4ec0:	004ea000 	.word	0x004ea000
    4ec4:	000f4240 	.word	0x000f4240
    4ec8:	0003d090 	.word	0x0003d090
    4ecc:	00275000 	.word	0x00275000
    4ed0:	0075c000 	.word	0x0075c000
    4ed4:	003af000 	.word	0x003af000
    4ed8:	013a9000 	.word	0x013a9000

00004edc <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    4edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4ee0:	4605      	mov	r5, r0
    4ee2:	460f      	mov	r7, r1
	return dev->data;
    4ee4:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4ee8:	f00a feb0 	bl	fc4c <k_is_in_isr>
    4eec:	b920      	cbnz	r0, 4ef8 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    4eee:	4b16      	ldr	r3, [pc, #88]	; (4f48 <uarte_nrfx_poll_out+0x6c>)
    4ef0:	781b      	ldrb	r3, [r3, #0]
    4ef2:	b1ab      	cbz	r3, 4f20 <uarte_nrfx_poll_out+0x44>
    4ef4:	2300      	movs	r3, #0
    4ef6:	e000      	b.n	4efa <uarte_nrfx_poll_out+0x1e>
    4ef8:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    4efa:	b19b      	cbz	r3, 4f24 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    4efc:	f04f 0320 	mov.w	r3, #32
    4f00:	f3ef 8411 	mrs	r4, BASEPRI
    4f04:	f383 8812 	msr	BASEPRI_MAX, r3
    4f08:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    4f0c:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    4f0e:	4628      	mov	r0, r5
    4f10:	f009 fd2c 	bl	e96c <is_tx_ready>
    4f14:	b950      	cbnz	r0, 4f2c <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    4f16:	f384 8811 	msr	BASEPRI, r4
    4f1a:	f3bf 8f6f 	isb	sy
}
    4f1e:	e7ed      	b.n	4efc <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4f20:	2301      	movs	r3, #1
    4f22:	e7ea      	b.n	4efa <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    4f24:	4628      	mov	r0, r5
    4f26:	f009 fe42 	bl	ebae <wait_tx_ready>
    4f2a:	4606      	mov	r6, r0
	}

	data->char_out = c;
    4f2c:	4641      	mov	r1, r8
    4f2e:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    4f32:	2201      	movs	r2, #1
    4f34:	4628      	mov	r0, r5
    4f36:	f009 fd33 	bl	e9a0 <tx_start>
	__asm__ volatile(
    4f3a:	f386 8811 	msr	BASEPRI, r6
    4f3e:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    4f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4f46:	bf00      	nop
    4f48:	2001bb47 	.word	0x2001bb47

00004f4c <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    4f4c:	b538      	push	{r3, r4, r5, lr}
    4f4e:	4604      	mov	r4, r0
    4f50:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4f52:	f101 0016 	add.w	r0, r1, #22
    4f56:	f000 fe3f 	bl	5bd8 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    4f5a:	4b0c      	ldr	r3, [pc, #48]	; (4f8c <endtx_stoptx_ppi_init+0x40>)
    4f5c:	4298      	cmp	r0, r3
    4f5e:	d111      	bne.n	4f84 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    4f60:	7dab      	ldrb	r3, [r5, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4f62:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    4f66:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    4f68:	4a09      	ldr	r2, [pc, #36]	; (4f90 <endtx_stoptx_ppi_init+0x44>)
    4f6a:	33a2      	adds	r3, #162	; 0xa2
    4f6c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    4f70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    4f74:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    4f76:	7da9      	ldrb	r1, [r5, #22]
    4f78:	2301      	movs	r3, #1
    4f7a:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    4f7c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    4f80:	2000      	movs	r0, #0
}
    4f82:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    4f84:	f06f 0004 	mvn.w	r0, #4
    4f88:	e7fb      	b.n	4f82 <endtx_stoptx_ppi_init+0x36>
    4f8a:	bf00      	nop
    4f8c:	0bad0000 	.word	0x0bad0000
    4f90:	4001f000 	.word	0x4001f000

00004f94 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    4f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    4f96:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    4f98:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    4f9a:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4f9c:	2300      	movs	r3, #0
    4f9e:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    4fa2:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    4fa4:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    4fa6:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    4faa:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4fac:	2b01      	cmp	r3, #1
    4fae:	f000 8097 	beq.w	50e0 <uarte_instance_init+0x14c>
        case 0: return NRF_P0;
    4fb2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4fb6:	2301      	movs	r3, #1
    4fb8:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    4fba:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	nrf_gpio_cfg_output(cfg->pseltxd);
    4fbe:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    4fc0:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    4fc4:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4fc6:	2b01      	cmp	r3, #1
    4fc8:	f000 808c 	beq.w	50e4 <uarte_instance_init+0x150>
        case 0: return NRF_P0;
    4fcc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    4fd0:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    4fd4:	2203      	movs	r2, #3
    4fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    4fda:	68e3      	ldr	r3, [r4, #12]
    4fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
    4fe0:	d00c      	beq.n	4ffc <uarte_instance_init+0x68>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    4fe2:	7e21      	ldrb	r1, [r4, #24]
    *p_pin = pin_number & 0x1F;
    4fe4:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    4fe8:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4fea:	2b01      	cmp	r3, #1
    4fec:	d07c      	beq.n	50e8 <uarte_instance_init+0x154>
        case 0: return NRF_P0;
    4fee:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4ff2:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    4ff4:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    4ff8:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    4ffc:	68a2      	ldr	r2, [r4, #8]
    4ffe:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    5000:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    5004:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    5008:	6923      	ldr	r3, [r4, #16]
    500a:	f1b3 3fff 	cmp.w	r3, #4294967295
    500e:	d00c      	beq.n	502a <uarte_instance_init+0x96>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    5010:	7e61      	ldrb	r1, [r4, #25]
    *p_pin = pin_number & 0x1F;
    5012:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5016:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5018:	2b01      	cmp	r3, #1
    501a:	d067      	beq.n	50ec <uarte_instance_init+0x158>
        case 0: return NRF_P0;
    501c:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    5020:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    5022:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    5026:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    502a:	6963      	ldr	r3, [r4, #20]
    502c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5030:	d017      	beq.n	5062 <uarte_instance_init+0xce>
    *p_pin = pin_number & 0x1F;
    5032:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5036:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5038:	2b01      	cmp	r3, #1
    503a:	d059      	beq.n	50f0 <uarte_instance_init+0x15c>
        case 0: return NRF_P0;
    503c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5040:	2301      	movs	r3, #1
    5042:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    5044:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    5048:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    504a:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    504e:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5050:	2b01      	cmp	r3, #1
    5052:	d04f      	beq.n	50f4 <uarte_instance_init+0x160>
        case 0: return NRF_P0;
    5054:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    5058:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    505c:	2203      	movs	r2, #3
    505e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    5062:	6962      	ldr	r2, [r4, #20]
    5064:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    5066:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    506a:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    506e:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    5070:	3104      	adds	r1, #4
    5072:	f009 fc0e 	bl	e892 <uarte_nrfx_configure>
	if (err) {
    5076:	4607      	mov	r7, r0
    5078:	bb80      	cbnz	r0, 50dc <uarte_instance_init+0x148>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    507a:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    507c:	f013 0f08 	tst.w	r3, #8
    5080:	d13a      	bne.n	50f8 <uarte_instance_init+0x164>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5082:	2308      	movs	r3, #8
    5084:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    5088:	68e3      	ldr	r3, [r4, #12]
    508a:	f1b3 3fff 	cmp.w	r3, #4294967295
    508e:	d00c      	beq.n	50aa <uarte_instance_init+0x116>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5090:	2300      	movs	r3, #0
    5092:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    5096:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    509a:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    509e:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    50a2:	2301      	movs	r3, #1
    50a4:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    50a8:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    50aa:	6863      	ldr	r3, [r4, #4]
    50ac:	f013 0f08 	tst.w	r3, #8
    50b0:	d103      	bne.n	50ba <uarte_instance_init+0x126>
    p_reg->INTENSET = mask;
    50b2:	f44f 7380 	mov.w	r3, #256	; 0x100
    50b6:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    50ba:	6863      	ldr	r3, [r4, #4]
    50bc:	f013 0f10 	tst.w	r3, #16
    50c0:	d003      	beq.n	50ca <uarte_instance_init+0x136>
    50c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    50c6:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    50ca:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    50cc:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    50d0:	2300      	movs	r3, #0
    50d2:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    50d6:	2301      	movs	r3, #1
    50d8:	60ab      	str	r3, [r5, #8]
    50da:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    50dc:	4638      	mov	r0, r7
    50de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    50e0:	4a09      	ldr	r2, [pc, #36]	; (5108 <uarte_instance_init+0x174>)
    50e2:	e768      	b.n	4fb6 <uarte_instance_init+0x22>
    50e4:	4908      	ldr	r1, [pc, #32]	; (5108 <uarte_instance_init+0x174>)
    50e6:	e773      	b.n	4fd0 <uarte_instance_init+0x3c>
    50e8:	4f07      	ldr	r7, [pc, #28]	; (5108 <uarte_instance_init+0x174>)
    50ea:	e782      	b.n	4ff2 <uarte_instance_init+0x5e>
    50ec:	4f06      	ldr	r7, [pc, #24]	; (5108 <uarte_instance_init+0x174>)
    50ee:	e797      	b.n	5020 <uarte_instance_init+0x8c>
    50f0:	4905      	ldr	r1, [pc, #20]	; (5108 <uarte_instance_init+0x174>)
    50f2:	e7a5      	b.n	5040 <uarte_instance_init+0xac>
    50f4:	4904      	ldr	r1, [pc, #16]	; (5108 <uarte_instance_init+0x174>)
    50f6:	e7af      	b.n	5058 <uarte_instance_init+0xc4>
		err = endtx_stoptx_ppi_init(uarte, data);
    50f8:	4631      	mov	r1, r6
    50fa:	4628      	mov	r0, r5
    50fc:	f7ff ff26 	bl	4f4c <endtx_stoptx_ppi_init>
		if (err < 0) {
    5100:	2800      	cmp	r0, #0
    5102:	dabe      	bge.n	5082 <uarte_instance_init+0xee>
			return err;
    5104:	4607      	mov	r7, r0
    5106:	e7e9      	b.n	50dc <uarte_instance_init+0x148>
    5108:	50000300 	.word	0x50000300

0000510c <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    510c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    5110:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5114:	4b01      	ldr	r3, [pc, #4]	; (511c <set_comparator+0x10>)
    5116:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    511a:	4770      	bx	lr
    511c:	40011000 	.word	0x40011000

00005120 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    5120:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5124:	4b01      	ldr	r3, [pc, #4]	; (512c <get_comparator+0xc>)
    5126:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    512a:	4770      	bx	lr
    512c:	40011000 	.word	0x40011000

00005130 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5130:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5134:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    5136:	4a02      	ldr	r2, [pc, #8]	; (5140 <event_enable+0x10>)
    5138:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    513c:	4770      	bx	lr
    513e:	bf00      	nop
    5140:	40011000 	.word	0x40011000

00005144 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5144:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5148:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    514a:	4a02      	ldr	r2, [pc, #8]	; (5154 <event_disable+0x10>)
    514c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    5150:	4770      	bx	lr
    5152:	bf00      	nop
    5154:	40011000 	.word	0x40011000

00005158 <counter>:
     return p_reg->COUNTER;
    5158:	4b01      	ldr	r3, [pc, #4]	; (5160 <counter+0x8>)
    515a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    515e:	4770      	bx	lr
    5160:	40011000 	.word	0x40011000

00005164 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    5164:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    5166:	2301      	movs	r3, #1
    5168:	4083      	lsls	r3, r0
    516a:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    516c:	4a10      	ldr	r2, [pc, #64]	; (51b0 <compare_int_lock+0x4c>)
    516e:	f3bf 8f5b 	dmb	ish
    5172:	e852 1f00 	ldrex	r1, [r2]
    5176:	ea01 0c04 	and.w	ip, r1, r4
    517a:	e842 ce00 	strex	lr, ip, [r2]
    517e:	f1be 0f00 	cmp.w	lr, #0
    5182:	d1f6      	bne.n	5172 <compare_int_lock+0xe>
    5184:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5188:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    518c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    5190:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5194:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    5198:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    519c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    51a0:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    51a4:	420b      	tst	r3, r1
}
    51a6:	bf14      	ite	ne
    51a8:	2001      	movne	r0, #1
    51aa:	2000      	moveq	r0, #0
    51ac:	bd10      	pop	{r4, pc}
    51ae:	bf00      	nop
    51b0:	2001b5ac 	.word	0x2001b5ac

000051b4 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    51b4:	b570      	push	{r4, r5, r6, lr}
    51b6:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    51b8:	f009 fd54 	bl	ec64 <full_int_lock>
    51bc:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    51be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    51c2:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    51c4:	4a17      	ldr	r2, [pc, #92]	; (5224 <channel_processing_check_and_clear+0x70>)
    51c6:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    51ca:	4213      	tst	r3, r2
    51cc:	d105      	bne.n	51da <channel_processing_check_and_clear+0x26>
	bool result = false;
    51ce:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    51d0:	4628      	mov	r0, r5
    51d2:	f009 fd50 	bl	ec76 <full_int_unlock>

	return result;
}
    51d6:	4630      	mov	r0, r6
    51d8:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    51da:	2301      	movs	r3, #1
    51dc:	40a3      	lsls	r3, r4
    51de:	43db      	mvns	r3, r3
    51e0:	4a11      	ldr	r2, [pc, #68]	; (5228 <channel_processing_check_and_clear+0x74>)
    51e2:	f3bf 8f5b 	dmb	ish
    51e6:	e852 1f00 	ldrex	r1, [r2]
    51ea:	ea01 0003 	and.w	r0, r1, r3
    51ee:	e842 0600 	strex	r6, r0, [r2]
    51f2:	2e00      	cmp	r6, #0
    51f4:	d1f7      	bne.n	51e6 <channel_processing_check_and_clear+0x32>
    51f6:	f3bf 8f5b 	dmb	ish
    51fa:	b959      	cbnz	r1, 5214 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    51fc:	f104 0350 	add.w	r3, r4, #80	; 0x50
    5200:	009b      	lsls	r3, r3, #2
    5202:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5204:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5208:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    520c:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    520e:	b113      	cbz	r3, 5216 <channel_processing_check_and_clear+0x62>
    5210:	2301      	movs	r3, #1
    5212:	e000      	b.n	5216 <channel_processing_check_and_clear+0x62>
    5214:	2301      	movs	r3, #1
		if (result) {
    5216:	461e      	mov	r6, r3
    5218:	2b00      	cmp	r3, #0
    521a:	d0d9      	beq.n	51d0 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    521c:	4620      	mov	r0, r4
    521e:	f009 fd12 	bl	ec46 <event_clear>
    5222:	e7d5      	b.n	51d0 <channel_processing_check_and_clear+0x1c>
    5224:	40011000 	.word	0x40011000
    5228:	2001b5a8 	.word	0x2001b5a8

0000522c <compare_int_unlock>:
	if (key) {
    522c:	b901      	cbnz	r1, 5230 <compare_int_unlock+0x4>
}
    522e:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    5230:	2301      	movs	r3, #1
    5232:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5234:	4a11      	ldr	r2, [pc, #68]	; (527c <compare_int_unlock+0x50>)
    5236:	f3bf 8f5b 	dmb	ish
    523a:	e852 1f00 	ldrex	r1, [r2]
    523e:	4319      	orrs	r1, r3
    5240:	e842 1c00 	strex	ip, r1, [r2]
    5244:	f1bc 0f00 	cmp.w	ip, #0
    5248:	d1f7      	bne.n	523a <compare_int_unlock+0xe>
    524a:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    524e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5252:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    5254:	4a0a      	ldr	r2, [pc, #40]	; (5280 <compare_int_unlock+0x54>)
    5256:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    525a:	f3bf 8f5b 	dmb	ish
    525e:	4b09      	ldr	r3, [pc, #36]	; (5284 <compare_int_unlock+0x58>)
    5260:	681b      	ldr	r3, [r3, #0]
    5262:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5266:	fa23 f000 	lsr.w	r0, r3, r0
    526a:	f010 0f01 	tst.w	r0, #1
    526e:	d0de      	beq.n	522e <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5270:	4b05      	ldr	r3, [pc, #20]	; (5288 <compare_int_unlock+0x5c>)
    5272:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    5276:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    527a:	e7d8      	b.n	522e <compare_int_unlock+0x2>
    527c:	2001b5ac 	.word	0x2001b5ac
    5280:	40011000 	.word	0x40011000
    5284:	2001b5a8 	.word	0x2001b5a8
    5288:	e000e100 	.word	0xe000e100

0000528c <sys_clock_timeout_handler>:
{
    528c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    528e:	4607      	mov	r7, r0
    5290:	4614      	mov	r4, r2
    5292:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    5294:	4610      	mov	r0, r2
    5296:	4619      	mov	r1, r3
    5298:	f009 fce1 	bl	ec5e <absolute_time_to_cc>
    529c:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    529e:	4b15      	ldr	r3, [pc, #84]	; (52f4 <sys_clock_timeout_handler+0x68>)
    52a0:	681a      	ldr	r2, [r3, #0]
    52a2:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    52a4:	601c      	str	r4, [r3, #0]
    52a6:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    52a8:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    52ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    52b0:	d308      	bcc.n	52c4 <sys_clock_timeout_handler+0x38>
	return false;
    52b2:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    52b4:	f006 fe48 	bl	bf48 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    52b8:	4638      	mov	r0, r7
    52ba:	f7ff ff31 	bl	5120 <get_comparator>
    52be:	42a8      	cmp	r0, r5
    52c0:	d00c      	beq.n	52dc <sys_clock_timeout_handler+0x50>
}
    52c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    52c4:	4b0c      	ldr	r3, [pc, #48]	; (52f8 <sys_clock_timeout_handler+0x6c>)
    52c6:	6819      	ldr	r1, [r3, #0]
    52c8:	0a0b      	lsrs	r3, r1, #8
    52ca:	060a      	lsls	r2, r1, #24
    52cc:	1952      	adds	r2, r2, r5
    52ce:	f143 0300 	adc.w	r3, r3, #0
    52d2:	490a      	ldr	r1, [pc, #40]	; (52fc <sys_clock_timeout_handler+0x70>)
    52d4:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    52d8:	2401      	movs	r4, #1
    52da:	e7eb      	b.n	52b4 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    52dc:	b11c      	cbz	r4, 52e6 <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    52de:	4638      	mov	r0, r7
    52e0:	f7ff ff26 	bl	5130 <event_enable>
}
    52e4:	e7ed      	b.n	52c2 <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    52e6:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    52ea:	4638      	mov	r0, r7
    52ec:	f7ff ff0e 	bl	510c <set_comparator>
    52f0:	e7f5      	b.n	52de <sys_clock_timeout_handler+0x52>
    52f2:	bf00      	nop
    52f4:	20000388 	.word	0x20000388
    52f8:	2001b5b0 	.word	0x2001b5b0
    52fc:	20000370 	.word	0x20000370

00005300 <z_nrf_rtc_timer_read>:
{
    5300:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    5302:	4b0d      	ldr	r3, [pc, #52]	; (5338 <z_nrf_rtc_timer_read+0x38>)
    5304:	681b      	ldr	r3, [r3, #0]
    5306:	0a1d      	lsrs	r5, r3, #8
    5308:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    530a:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    530e:	f7ff ff23 	bl	5158 <counter>
    5312:	4603      	mov	r3, r0
	val += cntr;
    5314:	1820      	adds	r0, r4, r0
    5316:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    531a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    531e:	d20a      	bcs.n	5336 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    5320:	4b06      	ldr	r3, [pc, #24]	; (533c <z_nrf_rtc_timer_read+0x3c>)
    5322:	e9d3 2300 	ldrd	r2, r3, [r3]
    5326:	4299      	cmp	r1, r3
    5328:	bf08      	it	eq
    532a:	4290      	cmpeq	r0, r2
    532c:	d203      	bcs.n	5336 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    532e:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    5332:	f141 0100 	adc.w	r1, r1, #0
}
    5336:	bd38      	pop	{r3, r4, r5, pc}
    5338:	2001b5b0 	.word	0x2001b5b0
    533c:	20000370 	.word	0x20000370

00005340 <compare_set_nolocks>:
{
    5340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5344:	4606      	mov	r6, r0
    5346:	4614      	mov	r4, r2
    5348:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    534a:	4610      	mov	r0, r2
    534c:	4619      	mov	r1, r3
    534e:	f009 fc86 	bl	ec5e <absolute_time_to_cc>
    5352:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5354:	f7ff ffd4 	bl	5300 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5358:	42a9      	cmp	r1, r5
    535a:	bf08      	it	eq
    535c:	42a0      	cmpeq	r0, r4
    535e:	d21e      	bcs.n	539e <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    5360:	ebb4 0800 	subs.w	r8, r4, r0
    5364:	eb65 0901 	sbc.w	r9, r5, r1
    5368:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    536c:	2300      	movs	r3, #0
    536e:	454b      	cmp	r3, r9
    5370:	bf08      	it	eq
    5372:	4542      	cmpeq	r2, r8
    5374:	d32e      	bcc.n	53d4 <compare_set_nolocks+0x94>
		if (target_time != cc_data[chan].target_time) {
    5376:	4b19      	ldr	r3, [pc, #100]	; (53dc <compare_set_nolocks+0x9c>)
    5378:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    537c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5380:	42ab      	cmp	r3, r5
    5382:	bf08      	it	eq
    5384:	42a2      	cmpeq	r2, r4
    5386:	d018      	beq.n	53ba <compare_set_nolocks+0x7a>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    5388:	4639      	mov	r1, r7
    538a:	4630      	mov	r0, r6
    538c:	f009 fc78 	bl	ec80 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    5390:	4639      	mov	r1, r7
    5392:	f009 fc54 	bl	ec3e <counter_sub>
    5396:	1824      	adds	r4, r4, r0
    5398:	f145 0500 	adc.w	r5, r5, #0
    539c:	e00d      	b.n	53ba <compare_set_nolocks+0x7a>
		atomic_or(&force_isr_mask, BIT(chan));
    539e:	2301      	movs	r3, #1
    53a0:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    53a2:	4a0f      	ldr	r2, [pc, #60]	; (53e0 <compare_set_nolocks+0xa0>)
    53a4:	f3bf 8f5b 	dmb	ish
    53a8:	e852 1f00 	ldrex	r1, [r2]
    53ac:	4319      	orrs	r1, r3
    53ae:	e842 1000 	strex	r0, r1, [r2]
    53b2:	2800      	cmp	r0, #0
    53b4:	d1f8      	bne.n	53a8 <compare_set_nolocks+0x68>
    53b6:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    53ba:	4b08      	ldr	r3, [pc, #32]	; (53dc <compare_set_nolocks+0x9c>)
    53bc:	0132      	lsls	r2, r6, #4
    53be:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    53c2:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    53c6:	9908      	ldr	r1, [sp, #32]
    53c8:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    53ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    53cc:	6073      	str	r3, [r6, #4]
	return ret;
    53ce:	2000      	movs	r0, #0
}
    53d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    53d4:	f06f 0015 	mvn.w	r0, #21
    53d8:	e7fa      	b.n	53d0 <compare_set_nolocks+0x90>
    53da:	bf00      	nop
    53dc:	20000378 	.word	0x20000378
    53e0:	2001b5a8 	.word	0x2001b5a8

000053e4 <process_channel>:

static void process_channel(int32_t chan)
{
    53e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    53e8:	b082      	sub	sp, #8
    53ea:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    53ec:	f7ff fee2 	bl	51b4 <channel_processing_check_and_clear>
    53f0:	b910      	cbnz	r0, 53f8 <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    53f2:	b002      	add	sp, #8
    53f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    53f8:	f7ff ff82 	bl	5300 <z_nrf_rtc_timer_read>
    53fc:	4606      	mov	r6, r0
    53fe:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    5400:	f009 fc30 	bl	ec64 <full_int_lock>
    5404:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    5406:	4b13      	ldr	r3, [pc, #76]	; (5454 <process_channel+0x70>)
    5408:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    540c:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    5410:	454f      	cmp	r7, r9
    5412:	bf08      	it	eq
    5414:	4546      	cmpeq	r6, r8
    5416:	d20b      	bcs.n	5430 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    5418:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    541a:	4650      	mov	r0, sl
    541c:	f009 fc2b 	bl	ec76 <full_int_unlock>
		if (handler) {
    5420:	2e00      	cmp	r6, #0
    5422:	d0e6      	beq.n	53f2 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    5424:	9500      	str	r5, [sp, #0]
    5426:	4642      	mov	r2, r8
    5428:	464b      	mov	r3, r9
    542a:	4620      	mov	r0, r4
    542c:	47b0      	blx	r6
}
    542e:	e7e0      	b.n	53f2 <process_channel+0xe>
			handler = cc_data[chan].callback;
    5430:	4a08      	ldr	r2, [pc, #32]	; (5454 <process_channel+0x70>)
    5432:	0123      	lsls	r3, r4, #4
    5434:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    5438:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    543a:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    543c:	2000      	movs	r0, #0
    543e:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5440:	f04f 32ff 	mov.w	r2, #4294967295
    5444:	f04f 33ff 	mov.w	r3, #4294967295
    5448:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    544c:	4620      	mov	r0, r4
    544e:	f7ff fe79 	bl	5144 <event_disable>
    5452:	e7e2      	b.n	541a <process_channel+0x36>
    5454:	20000378 	.word	0x20000378

00005458 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    5458:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    545a:	4b0d      	ldr	r3, [pc, #52]	; (5490 <rtc_nrf_isr+0x38>)
    545c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5460:	f013 0f02 	tst.w	r3, #2
    5464:	d00a      	beq.n	547c <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5466:	4b0b      	ldr	r3, [pc, #44]	; (5494 <rtc_nrf_isr+0x3c>)
    5468:	681b      	ldr	r3, [r3, #0]
    546a:	b13b      	cbz	r3, 547c <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    546c:	4b09      	ldr	r3, [pc, #36]	; (5494 <rtc_nrf_isr+0x3c>)
    546e:	2200      	movs	r2, #0
    5470:	601a      	str	r2, [r3, #0]
    5472:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    5474:	4a08      	ldr	r2, [pc, #32]	; (5498 <rtc_nrf_isr+0x40>)
    5476:	6813      	ldr	r3, [r2, #0]
    5478:	3301      	adds	r3, #1
    547a:	6013      	str	r3, [r2, #0]
{
    547c:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    547e:	2c00      	cmp	r4, #0
    5480:	dd00      	ble.n	5484 <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    5482:	bd10      	pop	{r4, pc}
		process_channel(chan);
    5484:	4620      	mov	r0, r4
    5486:	f7ff ffad 	bl	53e4 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    548a:	3401      	adds	r4, #1
    548c:	e7f7      	b.n	547e <rtc_nrf_isr+0x26>
    548e:	bf00      	nop
    5490:	40011000 	.word	0x40011000
    5494:	40011104 	.word	0x40011104
    5498:	2001b5b0 	.word	0x2001b5b0

0000549c <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    549c:	b530      	push	{r4, r5, lr}
    549e:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    54a0:	2300      	movs	r3, #0
    54a2:	4a1f      	ldr	r2, [pc, #124]	; (5520 <sys_clock_driver_init+0x84>)
    54a4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    54a8:	2b00      	cmp	r3, #0
    54aa:	dd27      	ble.n	54fc <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    54ac:	4c1c      	ldr	r4, [pc, #112]	; (5520 <sys_clock_driver_init+0x84>)
    54ae:	2502      	movs	r5, #2
    54b0:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    54b4:	4b1b      	ldr	r3, [pc, #108]	; (5524 <sys_clock_driver_init+0x88>)
    54b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    54ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    54be:	2200      	movs	r2, #0
    54c0:	2101      	movs	r1, #1
    54c2:	2011      	movs	r0, #17
    54c4:	f7fe fbc8 	bl	3c58 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    54c8:	2011      	movs	r0, #17
    54ca:	f7fe fba7 	bl	3c1c <arch_irq_enable>
    54ce:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    54d2:	2301      	movs	r3, #1
    54d4:	4a14      	ldr	r2, [pc, #80]	; (5528 <sys_clock_driver_init+0x8c>)
    54d6:	6013      	str	r3, [r2, #0]
    54d8:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    54da:	4a14      	ldr	r2, [pc, #80]	; (552c <sys_clock_driver_init+0x90>)
    54dc:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    54de:	2400      	movs	r4, #0
    54e0:	9401      	str	r4, [sp, #4]
    54e2:	4b13      	ldr	r3, [pc, #76]	; (5530 <sys_clock_driver_init+0x94>)
    54e4:	9300      	str	r3, [sp, #0]
    54e6:	4a13      	ldr	r2, [pc, #76]	; (5534 <sys_clock_driver_init+0x98>)
    54e8:	2300      	movs	r3, #0
    54ea:	4620      	mov	r0, r4
    54ec:	f009 fc03 	bl	ecf6 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    54f0:	4628      	mov	r0, r5
    54f2:	f7ff f901 	bl	46f8 <z_nrf_clock_control_lf_on>

	return 0;
}
    54f6:	4620      	mov	r0, r4
    54f8:	b003      	add	sp, #12
    54fa:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    54fc:	4a0e      	ldr	r2, [pc, #56]	; (5538 <sys_clock_driver_init+0x9c>)
    54fe:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5502:	f04f 30ff 	mov.w	r0, #4294967295
    5506:	f04f 31ff 	mov.w	r1, #4294967295
    550a:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    550e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5512:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    5514:	4902      	ldr	r1, [pc, #8]	; (5520 <sys_clock_driver_init+0x84>)
    5516:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    551a:	3301      	adds	r3, #1
    551c:	e7c4      	b.n	54a8 <sys_clock_driver_init+0xc>
    551e:	bf00      	nop
    5520:	40011000 	.word	0x40011000
    5524:	e000e100 	.word	0xe000e100
    5528:	40011008 	.word	0x40011008
    552c:	2001b5ac 	.word	0x2001b5ac
    5530:	0000528d 	.word	0x0000528d
    5534:	007fffff 	.word	0x007fffff
    5538:	20000378 	.word	0x20000378

0000553c <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    553c:	b510      	push	{r4, lr}
    553e:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5540:	f1b0 3fff 	cmp.w	r0, #4294967295
    5544:	d007      	beq.n	5556 <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5546:	1e44      	subs	r4, r0, #1
    5548:	2c00      	cmp	r4, #0
    554a:	dd07      	ble.n	555c <sys_clock_set_timeout+0x20>
    554c:	4b11      	ldr	r3, [pc, #68]	; (5594 <sys_clock_set_timeout+0x58>)
    554e:	429c      	cmp	r4, r3
    5550:	dd05      	ble.n	555e <sys_clock_set_timeout+0x22>
    5552:	4c11      	ldr	r4, [pc, #68]	; (5598 <sys_clock_set_timeout+0x5c>)
    5554:	e003      	b.n	555e <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5556:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    555a:	e7f4      	b.n	5546 <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    555c:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    555e:	f7ff fecf 	bl	5300 <z_nrf_rtc_timer_read>
    5562:	4b0e      	ldr	r3, [pc, #56]	; (559c <sys_clock_set_timeout+0x60>)
    5564:	e9d3 2300 	ldrd	r2, r3, [r3]
    5568:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    556a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    556e:	d300      	bcc.n	5572 <sys_clock_set_timeout+0x36>
		ticks = 0;
    5570:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5572:	4404      	add	r4, r0
    5574:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    5576:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    557a:	d300      	bcc.n	557e <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    557c:	4c06      	ldr	r4, [pc, #24]	; (5598 <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    557e:	2000      	movs	r0, #0
    5580:	9001      	str	r0, [sp, #4]
    5582:	4907      	ldr	r1, [pc, #28]	; (55a0 <sys_clock_set_timeout+0x64>)
    5584:	9100      	str	r1, [sp, #0]
    5586:	1912      	adds	r2, r2, r4
    5588:	f143 0300 	adc.w	r3, r3, #0
    558c:	f009 fbb3 	bl	ecf6 <compare_set>
}
    5590:	b002      	add	sp, #8
    5592:	bd10      	pop	{r4, pc}
    5594:	007ffffe 	.word	0x007ffffe
    5598:	007fffff 	.word	0x007fffff
    559c:	20000388 	.word	0x20000388
    55a0:	0000528d 	.word	0x0000528d

000055a4 <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    55a4:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    55a6:	f7ff feab 	bl	5300 <z_nrf_rtc_timer_read>
    55aa:	4b02      	ldr	r3, [pc, #8]	; (55b4 <sys_clock_elapsed+0x10>)
    55ac:	681b      	ldr	r3, [r3, #0]
}
    55ae:	1ac0      	subs	r0, r0, r3
    55b0:	bd08      	pop	{r3, pc}
    55b2:	bf00      	nop
    55b4:	20000388 	.word	0x20000388

000055b8 <nrf52_errata_36>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55b8:	4b03      	ldr	r3, [pc, #12]	; (55c8 <nrf52_errata_36+0x10>)
    55ba:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    55bc:	2b08      	cmp	r3, #8
    55be:	d001      	beq.n	55c4 <nrf52_errata_36+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55c0:	2000      	movs	r0, #0
    55c2:	4770      	bx	lr
                        return true;
    55c4:	2001      	movs	r0, #1
    #endif
}
    55c6:	4770      	bx	lr
    55c8:	10000130 	.word	0x10000130

000055cc <nrf52_errata_66>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55cc:	4b03      	ldr	r3, [pc, #12]	; (55dc <nrf52_errata_66+0x10>)
    55ce:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    55d0:	2b08      	cmp	r3, #8
    55d2:	d001      	beq.n	55d8 <nrf52_errata_66+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55d4:	2000      	movs	r0, #0
    55d6:	4770      	bx	lr
                        return true;
    55d8:	2001      	movs	r0, #1
    #endif
}
    55da:	4770      	bx	lr
    55dc:	10000130 	.word	0x10000130

000055e0 <nrf52_errata_98>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55e0:	4b08      	ldr	r3, [pc, #32]	; (5604 <nrf52_errata_98+0x24>)
    55e2:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    55e4:	3304      	adds	r3, #4
    55e6:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    55e8:	2a08      	cmp	r2, #8
    55ea:	d001      	beq.n	55f0 <nrf52_errata_98+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    55ec:	2000      	movs	r0, #0
    55ee:	4770      	bx	lr
                switch(var2)
    55f0:	2b00      	cmp	r3, #0
    55f2:	d804      	bhi.n	55fe <nrf52_errata_98+0x1e>
    55f4:	e8df f003 	tbb	[pc, r3]
    55f8:	01          	.byte	0x01
    55f9:	00          	.byte	0x00
            if (var1 == 0x08)
    55fa:	2001      	movs	r0, #1
    55fc:	4770      	bx	lr
                        return false;
    55fe:	2000      	movs	r0, #0
    #endif
}
    5600:	4770      	bx	lr
    5602:	bf00      	nop
    5604:	10000130 	.word	0x10000130

00005608 <nrf52_errata_103>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5608:	4b08      	ldr	r3, [pc, #32]	; (562c <nrf52_errata_103+0x24>)
    560a:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    560c:	3304      	adds	r3, #4
    560e:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5610:	2a08      	cmp	r2, #8
    5612:	d001      	beq.n	5618 <nrf52_errata_103+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5614:	2000      	movs	r0, #0
    5616:	4770      	bx	lr
                switch(var2)
    5618:	2b00      	cmp	r3, #0
    561a:	d804      	bhi.n	5626 <nrf52_errata_103+0x1e>
    561c:	e8df f003 	tbb	[pc, r3]
    5620:	01          	.byte	0x01
    5621:	00          	.byte	0x00
            if (var1 == 0x08)
    5622:	2001      	movs	r0, #1
    5624:	4770      	bx	lr
                        return false;
    5626:	2000      	movs	r0, #0
    #endif
}
    5628:	4770      	bx	lr
    562a:	bf00      	nop
    562c:	10000130 	.word	0x10000130

00005630 <nrf52_errata_115>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5630:	4b08      	ldr	r3, [pc, #32]	; (5654 <nrf52_errata_115+0x24>)
    5632:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5634:	3304      	adds	r3, #4
    5636:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5638:	2a08      	cmp	r2, #8
    563a:	d001      	beq.n	5640 <nrf52_errata_115+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    563c:	2000      	movs	r0, #0
    563e:	4770      	bx	lr
                switch(var2)
    5640:	2b00      	cmp	r3, #0
    5642:	d804      	bhi.n	564e <nrf52_errata_115+0x1e>
    5644:	e8df f003 	tbb	[pc, r3]
    5648:	01          	.byte	0x01
    5649:	00          	.byte	0x00
            if (var1 == 0x08)
    564a:	2001      	movs	r0, #1
    564c:	4770      	bx	lr
                        return false;
    564e:	2000      	movs	r0, #0
    #endif
}
    5650:	4770      	bx	lr
    5652:	bf00      	nop
    5654:	10000130 	.word	0x10000130

00005658 <nrf52_errata_120>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5658:	4b08      	ldr	r3, [pc, #32]	; (567c <nrf52_errata_120+0x24>)
    565a:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    565c:	3304      	adds	r3, #4
    565e:	681b      	ldr	r3, [r3, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5660:	2a08      	cmp	r2, #8
    5662:	d001      	beq.n	5668 <nrf52_errata_120+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5664:	2000      	movs	r0, #0
    5666:	4770      	bx	lr
                switch(var2)
    5668:	2b00      	cmp	r3, #0
    566a:	d804      	bhi.n	5676 <nrf52_errata_120+0x1e>
    566c:	e8df f003 	tbb	[pc, r3]
    5670:	01          	.byte	0x01
    5671:	00          	.byte	0x00
            if (var1 == 0x08)
    5672:	2001      	movs	r0, #1
    5674:	4770      	bx	lr
                        return false;
    5676:	2000      	movs	r0, #0
    #endif
}
    5678:	4770      	bx	lr
    567a:	bf00      	nop
    567c:	10000130 	.word	0x10000130

00005680 <nrf52_errata_136>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5680:	4b03      	ldr	r3, [pc, #12]	; (5690 <nrf52_errata_136+0x10>)
    5682:	681b      	ldr	r3, [r3, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5684:	2b08      	cmp	r3, #8
    5686:	d001      	beq.n	568c <nrf52_errata_136+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5688:	2000      	movs	r0, #0
    568a:	4770      	bx	lr
                        return true;
    568c:	2001      	movs	r0, #1
    #endif
}
    568e:	4770      	bx	lr
    5690:	10000130 	.word	0x10000130

00005694 <nrf52_errata_249>:
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5694:	4b06      	ldr	r3, [pc, #24]	; (56b0 <nrf52_errata_249+0x1c>)
    5696:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5698:	4a06      	ldr	r2, [pc, #24]	; (56b4 <nrf52_errata_249+0x20>)
    569a:	6812      	ldr	r2, [r2, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    569c:	2b08      	cmp	r3, #8
    569e:	d001      	beq.n	56a4 <nrf52_errata_249+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    56a0:	2000      	movs	r0, #0
    56a2:	4770      	bx	lr
                switch(var2)
    56a4:	2a03      	cmp	r2, #3
    56a6:	d801      	bhi.n	56ac <nrf52_errata_249+0x18>
    56a8:	2000      	movs	r0, #0
    56aa:	4770      	bx	lr
                        return true;
    56ac:	2001      	movs	r0, #1
    #endif
}
    56ae:	4770      	bx	lr
    56b0:	10000130 	.word	0x10000130
    56b4:	10000134 	.word	0x10000134

000056b8 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    56b8:	4b02      	ldr	r3, [pc, #8]	; (56c4 <nvmc_wait+0xc>)
    56ba:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    56be:	2b00      	cmp	r3, #0
    56c0:	d0fa      	beq.n	56b8 <nvmc_wait>
}
    56c2:	4770      	bx	lr
    56c4:	4001e000 	.word	0x4001e000

000056c8 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    56c8:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    56ca:	4b03      	ldr	r3, [pc, #12]	; (56d8 <nvmc_config+0x10>)
    56cc:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    56d0:	f7ff fff2 	bl	56b8 <nvmc_wait>
}
    56d4:	bd08      	pop	{r3, pc}
    56d6:	bf00      	nop
    56d8:	4001e000 	.word	0x4001e000

000056dc <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    56dc:	4b01      	ldr	r3, [pc, #4]	; (56e4 <SystemCoreClockUpdate+0x8>)
    56de:	4a02      	ldr	r2, [pc, #8]	; (56e8 <SystemCoreClockUpdate+0xc>)
    56e0:	601a      	str	r2, [r3, #0]
}
    56e2:	4770      	bx	lr
    56e4:	20000090 	.word	0x20000090
    56e8:	03d09000 	.word	0x03d09000

000056ec <SystemInit>:

void SystemInit(void)
{
    56ec:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    56ee:	f7ff ff63 	bl	55b8 <nrf52_errata_36>
    56f2:	b140      	cbz	r0, 5706 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    56f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56f8:	2200      	movs	r2, #0
    56fa:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    56fe:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5702:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    5706:	f7ff ff61 	bl	55cc <nrf52_errata_66>
    570a:	2800      	cmp	r0, #0
    570c:	d046      	beq.n	579c <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    570e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5712:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    5716:	4b56      	ldr	r3, [pc, #344]	; (5870 <SystemInit+0x184>)
    5718:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    571c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5720:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5724:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    5728:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    572c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5730:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5734:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    5738:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    573c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5740:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5744:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    5748:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    574c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5750:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5754:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    5758:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    575c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5760:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5764:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    5768:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    576c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5770:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5774:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    5778:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    577c:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5780:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5784:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    5788:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    578c:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5790:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5794:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    5798:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    579c:	f7ff ff20 	bl	55e0 <nrf52_errata_98>
    57a0:	b110      	cbz	r0, 57a8 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    57a2:	4b34      	ldr	r3, [pc, #208]	; (5874 <SystemInit+0x188>)
    57a4:	4a34      	ldr	r2, [pc, #208]	; (5878 <SystemInit+0x18c>)
    57a6:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    57a8:	f7ff ff2e 	bl	5608 <nrf52_errata_103>
    57ac:	b118      	cbz	r0, 57b6 <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    57ae:	4b33      	ldr	r3, [pc, #204]	; (587c <SystemInit+0x190>)
    57b0:	22fb      	movs	r2, #251	; 0xfb
    57b2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    57b6:	f7ff ff3b 	bl	5630 <nrf52_errata_115>
    57ba:	b148      	cbz	r0, 57d0 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    57bc:	4930      	ldr	r1, [pc, #192]	; (5880 <SystemInit+0x194>)
    57be:	680b      	ldr	r3, [r1, #0]
    57c0:	f023 030f 	bic.w	r3, r3, #15
    57c4:	4a2f      	ldr	r2, [pc, #188]	; (5884 <SystemInit+0x198>)
    57c6:	6812      	ldr	r2, [r2, #0]
    57c8:	f002 020f 	and.w	r2, r2, #15
    57cc:	4313      	orrs	r3, r2
    57ce:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    57d0:	f7ff ff42 	bl	5658 <nrf52_errata_120>
    57d4:	b118      	cbz	r0, 57de <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    57d6:	4b2c      	ldr	r3, [pc, #176]	; (5888 <SystemInit+0x19c>)
    57d8:	f44f 7200 	mov.w	r2, #512	; 0x200
    57dc:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    57de:	f7ff ff4f 	bl	5680 <nrf52_errata_136>
    57e2:	b160      	cbz	r0, 57fe <SystemInit+0x112>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    57e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57e8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    57ec:	f013 0f01 	tst.w	r3, #1
    57f0:	d005      	beq.n	57fe <SystemInit+0x112>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    57f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57f6:	f06f 0201 	mvn.w	r2, #1
    57fa:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_errata_249())
    57fe:	f7ff ff49 	bl	5694 <nrf52_errata_249>
    5802:	b138      	cbz	r0, 5814 <SystemInit+0x128>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5804:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5808:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    580c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5810:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5814:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5818:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    581c:	2b00      	cmp	r3, #0
    581e:	db08      	blt.n	5832 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5820:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5824:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5828:	2b00      	cmp	r3, #0
    582a:	db02      	blt.n	5832 <SystemInit+0x146>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    582c:	f7ff ff56 	bl	56dc <SystemCoreClockUpdate>
}
    5830:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    5832:	2001      	movs	r0, #1
    5834:	f7ff ff48 	bl	56c8 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5838:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    583c:	2512      	movs	r5, #18
    583e:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    5842:	f7ff ff39 	bl	56b8 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5846:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    584a:	f7ff ff35 	bl	56b8 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    584e:	2000      	movs	r0, #0
    5850:	f7ff ff3a 	bl	56c8 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    5854:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5858:	490c      	ldr	r1, [pc, #48]	; (588c <SystemInit+0x1a0>)
    585a:	68ca      	ldr	r2, [r1, #12]
    585c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5860:	4b0b      	ldr	r3, [pc, #44]	; (5890 <SystemInit+0x1a4>)
    5862:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5864:	60cb      	str	r3, [r1, #12]
    5866:	f3bf 8f4f 	dsb	sy
    __NOP();
    586a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    586c:	e7fd      	b.n	586a <SystemInit+0x17e>
    586e:	bf00      	nop
    5870:	4000c000 	.word	0x4000c000
    5874:	4000568c 	.word	0x4000568c
    5878:	00038148 	.word	0x00038148
    587c:	4000f000 	.word	0x4000f000
    5880:	40000ee4 	.word	0x40000ee4
    5884:	10000258 	.word	0x10000258
    5888:	40029640 	.word	0x40029640
    588c:	e000ed00 	.word	0xe000ed00
    5890:	05fa0004 	.word	0x05fa0004

00005894 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5894:	4b06      	ldr	r3, [pc, #24]	; (58b0 <nrfx_clock_init+0x1c>)
    5896:	791b      	ldrb	r3, [r3, #4]
    5898:	b93b      	cbnz	r3, 58aa <nrfx_clock_init+0x16>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    589a:	4b05      	ldr	r3, [pc, #20]	; (58b0 <nrfx_clock_init+0x1c>)
    589c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    589e:	2201      	movs	r2, #1
    58a0:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    58a2:	2200      	movs	r2, #0
    58a4:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    58a6:	4803      	ldr	r0, [pc, #12]	; (58b4 <nrfx_clock_init+0x20>)
    58a8:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    58aa:	4803      	ldr	r0, [pc, #12]	; (58b8 <nrfx_clock_init+0x24>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    58ac:	4770      	bx	lr
    58ae:	bf00      	nop
    58b0:	2001b5b4 	.word	0x2001b5b4
    58b4:	0bad0000 	.word	0x0bad0000
    58b8:	0bad000c 	.word	0x0bad000c

000058bc <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    58bc:	b110      	cbz	r0, 58c4 <nrfx_clock_start+0x8>
    58be:	2801      	cmp	r0, #1
    58c0:	d025      	beq.n	590e <nrfx_clock_start+0x52>
    58c2:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    58c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    58c8:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    58cc:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    58d0:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    58d4:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    58d8:	d111      	bne.n	58fe <nrfx_clock_start+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    58da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    58de:	2200      	movs	r2, #0
    58e0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    58e4:	4b0f      	ldr	r3, [pc, #60]	; (5924 <nrfx_clock_start+0x68>)
    58e6:	2200      	movs	r2, #0
    58e8:	601a      	str	r2, [r3, #0]
    58ea:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    58ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    58f0:	2202      	movs	r2, #2
    58f2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    58f6:	3308      	adds	r3, #8
    58f8:	2201      	movs	r2, #1
    58fa:	601a      	str	r2, [r3, #0]
}
    58fc:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    58fe:	2b01      	cmp	r3, #1
    5900:	d1eb      	bne.n	58da <nrfx_clock_start+0x1e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5902:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5906:	2201      	movs	r2, #1
    5908:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    590c:	e7ea      	b.n	58e4 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    590e:	4b06      	ldr	r3, [pc, #24]	; (5928 <nrfx_clock_start+0x6c>)
    5910:	2200      	movs	r2, #0
    5912:	601a      	str	r2, [r3, #0]
    5914:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5916:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    591a:	2201      	movs	r2, #1
    591c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5920:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    5922:	4770      	bx	lr
    5924:	40000104 	.word	0x40000104
    5928:	40000100 	.word	0x40000100

0000592c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    592c:	b530      	push	{r4, r5, lr}
    592e:	b083      	sub	sp, #12
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5930:	4604      	mov	r4, r0
    5932:	b118      	cbz	r0, 593c <nrfx_clock_stop+0x10>
    5934:	2801      	cmp	r0, #1
    5936:	d013      	beq.n	5960 <nrfx_clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5938:	b003      	add	sp, #12
    593a:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    593c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5940:	2202      	movs	r2, #2
    5942:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5946:	f503 7382 	add.w	r3, r3, #260	; 0x104
    594a:	2200      	movs	r2, #0
    594c:	601a      	str	r2, [r3, #0]
    594e:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5950:	4b39      	ldr	r3, [pc, #228]	; (5a38 <nrfx_clock_stop+0x10c>)
    5952:	2201      	movs	r2, #1
    5954:	601a      	str	r2, [r3, #0]
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5956:	2c01      	cmp	r4, #1
    5958:	d00f      	beq.n	597a <nrfx_clock_stop+0x4e>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    595a:	f242 7510 	movw	r5, #10000	; 0x2710
    595e:	e052      	b.n	5a06 <nrfx_clock_stop+0xda>
    p_reg->INTENCLR = mask;
    5960:	2301      	movs	r3, #1
    5962:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5966:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    596a:	f502 7280 	add.w	r2, r2, #256	; 0x100
    596e:	2100      	movs	r1, #0
    5970:	6011      	str	r1, [r2, #0]
    5972:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5974:	4a31      	ldr	r2, [pc, #196]	; (5a3c <nrfx_clock_stop+0x110>)
    5976:	6013      	str	r3, [r2, #0]
}
    5978:	e7ed      	b.n	5956 <nrfx_clock_stop+0x2a>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    597a:	2301      	movs	r3, #1
    597c:	f88d 3007 	strb.w	r3, [sp, #7]
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    5980:	f242 7510 	movw	r5, #10000	; 0x2710
    5984:	e018      	b.n	59b8 <nrfx_clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5986:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    598a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    598e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    5992:	f8cd 3007 	str.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5996:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    599a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    599e:	d120      	bne.n	59e2 <nrfx_clock_stop+0xb6>
    return false;
    59a0:	2300      	movs	r3, #0
    59a2:	2b00      	cmp	r3, #0
    59a4:	d042      	beq.n	5a2c <nrfx_clock_stop+0x100>
    59a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    59aa:	2b01      	cmp	r3, #1
    59ac:	d13e      	bne.n	5a2c <nrfx_clock_stop+0x100>
    59ae:	2001      	movs	r0, #1
    59b0:	f009 f9cf 	bl	ed52 <nrfx_busy_wait>
    59b4:	3d01      	subs	r5, #1
    59b6:	d039      	beq.n	5a2c <nrfx_clock_stop+0x100>
    switch (domain)
    59b8:	2c00      	cmp	r4, #0
    59ba:	d0e4      	beq.n	5986 <nrfx_clock_stop+0x5a>
    59bc:	2c01      	cmp	r4, #1
    59be:	d001      	beq.n	59c4 <nrfx_clock_stop+0x98>
    59c0:	2300      	movs	r3, #0
    59c2:	e7ee      	b.n	59a2 <nrfx_clock_stop+0x76>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    59c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    59c8:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    59cc:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    59d0:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    59d4:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    59d8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    59dc:	d103      	bne.n	59e6 <nrfx_clock_stop+0xba>
    return false;
    59de:	2300      	movs	r3, #0
    59e0:	e7df      	b.n	59a2 <nrfx_clock_stop+0x76>
                return true;
    59e2:	2301      	movs	r3, #1
    59e4:	e7dd      	b.n	59a2 <nrfx_clock_stop+0x76>
                return true;
    59e6:	2301      	movs	r3, #1
    59e8:	e7db      	b.n	59a2 <nrfx_clock_stop+0x76>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    59ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    59ee:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    59f2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    59f6:	d115      	bne.n	5a24 <nrfx_clock_stop+0xf8>
    return false;
    59f8:	2300      	movs	r3, #0
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    59fa:	b1bb      	cbz	r3, 5a2c <nrfx_clock_stop+0x100>
    59fc:	2001      	movs	r0, #1
    59fe:	f009 f9a8 	bl	ed52 <nrfx_busy_wait>
    5a02:	3d01      	subs	r5, #1
    5a04:	d012      	beq.n	5a2c <nrfx_clock_stop+0x100>
    switch (domain)
    5a06:	2c00      	cmp	r4, #0
    5a08:	d0ef      	beq.n	59ea <nrfx_clock_stop+0xbe>
    5a0a:	2c01      	cmp	r4, #1
    5a0c:	d001      	beq.n	5a12 <nrfx_clock_stop+0xe6>
    5a0e:	2300      	movs	r3, #0
    5a10:	e7f3      	b.n	59fa <nrfx_clock_stop+0xce>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5a12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a16:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5a1a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5a1e:	d103      	bne.n	5a28 <nrfx_clock_stop+0xfc>
    return false;
    5a20:	2300      	movs	r3, #0
    5a22:	e7ea      	b.n	59fa <nrfx_clock_stop+0xce>
                return true;
    5a24:	2301      	movs	r3, #1
    5a26:	e7e8      	b.n	59fa <nrfx_clock_stop+0xce>
                return true;
    5a28:	2301      	movs	r3, #1
    5a2a:	e7e6      	b.n	59fa <nrfx_clock_stop+0xce>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5a2c:	2c01      	cmp	r4, #1
    5a2e:	d183      	bne.n	5938 <nrfx_clock_stop+0xc>
            m_clock_cb.hfclk_started = false;
    5a30:	4b03      	ldr	r3, [pc, #12]	; (5a40 <nrfx_clock_stop+0x114>)
    5a32:	2200      	movs	r2, #0
    5a34:	715a      	strb	r2, [r3, #5]
    5a36:	e77f      	b.n	5938 <nrfx_clock_stop+0xc>
    5a38:	4000000c 	.word	0x4000000c
    5a3c:	40000004 	.word	0x40000004
    5a40:	2001b5b4 	.word	0x2001b5b4

00005a44 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5a44:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5a46:	4b1b      	ldr	r3, [pc, #108]	; (5ab4 <nrfx_power_clock_irq_handler+0x70>)
    5a48:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5a4a:	b183      	cbz	r3, 5a6e <nrfx_power_clock_irq_handler+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a4c:	4b19      	ldr	r3, [pc, #100]	; (5ab4 <nrfx_power_clock_irq_handler+0x70>)
    5a4e:	2200      	movs	r2, #0
    5a50:	601a      	str	r2, [r3, #0]
    5a52:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5a54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a58:	2201      	movs	r2, #1
    5a5a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5a5e:	4b16      	ldr	r3, [pc, #88]	; (5ab8 <nrfx_power_clock_irq_handler+0x74>)
    5a60:	795b      	ldrb	r3, [r3, #5]
    5a62:	b923      	cbnz	r3, 5a6e <nrfx_power_clock_irq_handler+0x2a>
        {
            m_clock_cb.hfclk_started = true;
    5a64:	4b14      	ldr	r3, [pc, #80]	; (5ab8 <nrfx_power_clock_irq_handler+0x74>)
    5a66:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5a68:	681b      	ldr	r3, [r3, #0]
    5a6a:	2000      	movs	r0, #0
    5a6c:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5a6e:	4b13      	ldr	r3, [pc, #76]	; (5abc <nrfx_power_clock_irq_handler+0x78>)
    5a70:	681b      	ldr	r3, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5a72:	b19b      	cbz	r3, 5a9c <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a74:	4b11      	ldr	r3, [pc, #68]	; (5abc <nrfx_power_clock_irq_handler+0x78>)
    5a76:	2200      	movs	r2, #0
    5a78:	601a      	str	r2, [r3, #0]
    5a7a:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5a7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a80:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5a84:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    5a88:	f012 0f03 	tst.w	r2, #3
    5a8c:	d107      	bne.n	5a9e <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5a8e:	2301      	movs	r3, #1
    5a90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5a94:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a98:	3208      	adds	r2, #8
    5a9a:	6013      	str	r3, [r2, #0]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    5a9c:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    5a9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5aa2:	2202      	movs	r2, #2
    5aa4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5aa8:	4b03      	ldr	r3, [pc, #12]	; (5ab8 <nrfx_power_clock_irq_handler+0x74>)
    5aaa:	681b      	ldr	r3, [r3, #0]
    5aac:	2001      	movs	r0, #1
    5aae:	4798      	blx	r3
}
    5ab0:	e7f4      	b.n	5a9c <nrfx_power_clock_irq_handler+0x58>
    5ab2:	bf00      	nop
    5ab4:	40000100 	.word	0x40000100
    5ab8:	2001b5b4 	.word	0x2001b5b4
    5abc:	40000104 	.word	0x40000104

00005ac0 <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    5ac0:	4b04      	ldr	r3, [pc, #16]	; (5ad4 <is_allocated_channel+0x14>)
    5ac2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    5ac4:	2301      	movs	r3, #1
    5ac6:	4083      	lsls	r3, r0
    5ac8:	421a      	tst	r2, r3
}
    5aca:	bf14      	ite	ne
    5acc:	2001      	movne	r0, #1
    5ace:	2000      	moveq	r0, #0
    5ad0:	4770      	bx	lr
    5ad2:	bf00      	nop
    5ad4:	2001b5bc 	.word	0x2001b5bc

00005ad8 <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    5ad8:	2301      	movs	r3, #1
    5ada:	fa03 f000 	lsl.w	r0, r3, r0
    5ade:	4a02      	ldr	r2, [pc, #8]	; (5ae8 <channel_allocated_set+0x10>)
    5ae0:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5ae2:	4303      	orrs	r3, r0
    5ae4:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5ae6:	4770      	bx	lr
    5ae8:	2001b5bc 	.word	0x2001b5bc

00005aec <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    5aec:	2301      	movs	r3, #1
    5aee:	fa03 f000 	lsl.w	r0, r3, r0
    5af2:	4a03      	ldr	r2, [pc, #12]	; (5b00 <channel_allocated_clr+0x14>)
    5af4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5af6:	ea23 0300 	bic.w	r3, r3, r0
    5afa:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5afc:	4770      	bx	lr
    5afe:	bf00      	nop
    5b00:	2001b5bc 	.word	0x2001b5bc

00005b04 <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    5b04:	b538      	push	{r3, r4, r5, lr}
    5b06:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    5b08:	f009 f930 	bl	ed6c <is_app_channel>
    5b0c:	b908      	cbnz	r0, 5b12 <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    5b0e:	4809      	ldr	r0, [pc, #36]	; (5b34 <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5b10:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5b12:	f04f 0320 	mov.w	r3, #32
    5b16:	f3ef 8511 	mrs	r5, BASEPRI
    5b1a:	f383 8812 	msr	BASEPRI_MAX, r3
    5b1e:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    5b22:	4620      	mov	r0, r4
    5b24:	f7ff ffe2 	bl	5aec <channel_allocated_clr>
	__asm__ volatile(
    5b28:	f385 8811 	msr	BASEPRI, r5
    5b2c:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    5b30:	4801      	ldr	r0, [pc, #4]	; (5b38 <nrfx_gpiote_channel_free+0x34>)
}
    5b32:	e7ed      	b.n	5b10 <nrfx_gpiote_channel_free+0xc>
    5b34:	0bad0004 	.word	0x0bad0004
    5b38:	0bad0000 	.word	0x0bad0000

00005b3c <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    5b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5b40:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5b42:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    5b44:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    5b46:	4f17      	ldr	r7, [pc, #92]	; (5ba4 <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5b48:	e013      	b.n	5b72 <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    5b4a:	4620      	mov	r0, r4
    5b4c:	f7ff ffc4 	bl	5ad8 <channel_allocated_set>
            *p_channel = ch_idx;
    5b50:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    5b54:	4f14      	ldr	r7, [pc, #80]	; (5ba8 <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    5b56:	f386 8811 	msr	BASEPRI, r6
    5b5a:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    5b5e:	4b12      	ldr	r3, [pc, #72]	; (5ba8 <nrfx_gpiote_channel_alloc+0x6c>)
    5b60:	429f      	cmp	r7, r3
    5b62:	d01b      	beq.n	5b9c <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    5b64:	2301      	movs	r3, #1
    5b66:	fa03 f309 	lsl.w	r3, r3, r9
    5b6a:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5b6e:	3401      	adds	r4, #1
    5b70:	b2e4      	uxtb	r4, r4
    5b72:	b19d      	cbz	r5, 5b9c <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    5b74:	f04f 0320 	mov.w	r3, #32
    5b78:	f3ef 8611 	mrs	r6, BASEPRI
    5b7c:	f383 8812 	msr	BASEPRI_MAX, r3
    5b80:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    5b84:	46a1      	mov	r9, r4
    5b86:	fa25 f304 	lsr.w	r3, r5, r4
    5b8a:	f013 0f01 	tst.w	r3, #1
    5b8e:	d0e2      	beq.n	5b56 <nrfx_gpiote_channel_alloc+0x1a>
    5b90:	4620      	mov	r0, r4
    5b92:	f7ff ff95 	bl	5ac0 <is_allocated_channel>
    5b96:	2800      	cmp	r0, #0
    5b98:	d1dd      	bne.n	5b56 <nrfx_gpiote_channel_alloc+0x1a>
    5b9a:	e7d6      	b.n	5b4a <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5b9c:	4638      	mov	r0, r7
    5b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5ba2:	bf00      	nop
    5ba4:	0bad0002 	.word	0x0bad0002
    5ba8:	0bad0000 	.word	0x0bad0000

00005bac <is_allocated_channel>:
NRFX_STATIC_INLINE uint32_t nrfx_ppi_task_addr_group_disable_get(nrf_ppi_channel_group_t group);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE uint32_t nrfx_ppi_channel_to_mask(nrf_ppi_channel_t channel)
{
    return (1uL << (uint32_t) channel);
    5bac:	2301      	movs	r3, #1
    5bae:	4083      	lsls	r3, r0
 * @retval true  The channel is allocated.
 * @retval false The channel is not allocated.
 */
static bool is_allocated_channel(nrf_ppi_channel_t channel)
{
    return ((m_channels_allocated & nrfx_ppi_channel_to_mask(channel)) != 0);
    5bb0:	4a03      	ldr	r2, [pc, #12]	; (5bc0 <is_allocated_channel+0x14>)
    5bb2:	6812      	ldr	r2, [r2, #0]
    5bb4:	4213      	tst	r3, r2
}
    5bb6:	bf14      	ite	ne
    5bb8:	2001      	movne	r0, #1
    5bba:	2000      	moveq	r0, #0
    5bbc:	4770      	bx	lr
    5bbe:	bf00      	nop
    5bc0:	2001b61c 	.word	0x2001b61c

00005bc4 <channel_allocated_set>:
    5bc4:	2301      	movs	r3, #1
    5bc6:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @param[in] channel_num Specifies the channel to set the "allocated" indication.
 */
static void channel_allocated_set(nrf_ppi_channel_t channel)
{
    m_channels_allocated |= nrfx_ppi_channel_to_mask(channel);
    5bca:	4a02      	ldr	r2, [pc, #8]	; (5bd4 <channel_allocated_set+0x10>)
    5bcc:	6813      	ldr	r3, [r2, #0]
    5bce:	4303      	orrs	r3, r0
    5bd0:	6013      	str	r3, [r2, #0]
}
    5bd2:	4770      	bx	lr
    5bd4:	2001b61c 	.word	0x2001b61c

00005bd8 <nrfx_ppi_channel_alloc>:
    group_allocated_clr_all();
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    5bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5bdc:	4681      	mov	r9, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_PPI_PROG_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    5bde:	2400      	movs	r4, #0
    uint32_t mask = NRFX_PPI_PROG_APP_CHANNELS_MASK;
    5be0:	4e15      	ldr	r6, [pc, #84]	; (5c38 <nrfx_ppi_channel_alloc+0x60>)
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    5be2:	f8df 805c 	ldr.w	r8, [pc, #92]	; 5c40 <nrfx_ppi_channel_alloc+0x68>
    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    5be6:	e011      	b.n	5c0c <nrfx_ppi_channel_alloc+0x34>
    {
        nrf_ppi_channel_t channel = (nrf_ppi_channel_t)ch_idx;
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & nrfx_ppi_channel_to_mask(channel)) && (!is_allocated_channel(channel)))
        {
            channel_allocated_set(channel);
    5be8:	4620      	mov	r0, r4
    5bea:	f7ff ffeb 	bl	5bc4 <channel_allocated_set>
            *p_channel = channel;
    5bee:	f889 4000 	strb.w	r4, [r9]
            err_code   = NRFX_SUCCESS;
    5bf2:	f8df 8048 	ldr.w	r8, [pc, #72]	; 5c3c <nrfx_ppi_channel_alloc+0x64>
	__asm__ volatile(
    5bf6:	f387 8811 	msr	BASEPRI, r7
    5bfa:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();
        if (err_code == NRFX_SUCCESS)
    5bfe:	4b0f      	ldr	r3, [pc, #60]	; (5c3c <nrfx_ppi_channel_alloc+0x64>)
    5c00:	4598      	cmp	r8, r3
    5c02:	d016      	beq.n	5c32 <nrfx_ppi_channel_alloc+0x5a>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", channel);
            break;
        }
        mask &= ~nrfx_ppi_channel_to_mask(channel);
    5c04:	ea26 0605 	bic.w	r6, r6, r5
    for (uint8_t ch_idx = NRF_PPI_CHANNEL0; mask != 0; ch_idx++)
    5c08:	3401      	adds	r4, #1
    5c0a:	b2e4      	uxtb	r4, r4
    5c0c:	b18e      	cbz	r6, 5c32 <nrfx_ppi_channel_alloc+0x5a>
	__asm__ volatile(
    5c0e:	f04f 0320 	mov.w	r3, #32
    5c12:	f3ef 8711 	mrs	r7, BASEPRI
    5c16:	f383 8812 	msr	BASEPRI_MAX, r3
    5c1a:	f3bf 8f6f 	isb	sy
    5c1e:	2501      	movs	r5, #1
    5c20:	40a5      	lsls	r5, r4
        if ((mask & nrfx_ppi_channel_to_mask(channel)) && (!is_allocated_channel(channel)))
    5c22:	4235      	tst	r5, r6
    5c24:	d0e7      	beq.n	5bf6 <nrfx_ppi_channel_alloc+0x1e>
    5c26:	4620      	mov	r0, r4
    5c28:	f7ff ffc0 	bl	5bac <is_allocated_channel>
    5c2c:	2800      	cmp	r0, #0
    5c2e:	d1e2      	bne.n	5bf6 <nrfx_ppi_channel_alloc+0x1e>
    5c30:	e7da      	b.n	5be8 <nrfx_ppi_channel_alloc+0x10>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5c32:	4640      	mov	r0, r8
    5c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5c38:	000fffff 	.word	0x000fffff
    5c3c:	0bad0000 	.word	0x0bad0000
    5c40:	0bad0002 	.word	0x0bad0002

00005c44 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    5c44:	4b14      	ldr	r3, [pc, #80]	; (5c98 <_DoInit+0x54>)
    5c46:	2203      	movs	r2, #3
    5c48:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    5c4a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    5c4c:	4913      	ldr	r1, [pc, #76]	; (5c9c <_DoInit+0x58>)
    5c4e:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5c50:	4a13      	ldr	r2, [pc, #76]	; (5ca0 <_DoInit+0x5c>)
    5c52:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    5c54:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5c58:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    5c5a:	2200      	movs	r2, #0
    5c5c:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    5c5e:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5c60:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    5c62:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    5c64:	490f      	ldr	r1, [pc, #60]	; (5ca4 <_DoInit+0x60>)
    5c66:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    5c68:	2110      	movs	r1, #16
    5c6a:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    5c6c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    5c6e:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5c70:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    5c72:	4a0d      	ldr	r2, [pc, #52]	; (5ca8 <_DoInit+0x64>)
    5c74:	6810      	ldr	r0, [r2, #0]
    5c76:	f8c3 0007 	str.w	r0, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5c7a:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    5c7e:	4a0b      	ldr	r2, [pc, #44]	; (5cac <_DoInit+0x68>)
    5c80:	e892 0003 	ldmia.w	r2, {r0, r1}
    5c84:	6018      	str	r0, [r3, #0]
    5c86:	8099      	strh	r1, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5c88:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    5c8c:	2220      	movs	r2, #32
    5c8e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5c90:	f3bf 8f5f 	dmb	sy
}
    5c94:	4770      	bx	lr
    5c96:	bf00      	nop
    5c98:	2001b620 	.word	0x2001b620
    5c9c:	000552ec 	.word	0x000552ec
    5ca0:	2001b6d8 	.word	0x2001b6d8
    5ca4:	2001b6c8 	.word	0x2001b6c8
    5ca8:	000552f8 	.word	0x000552f8
    5cac:	000552fc 	.word	0x000552fc

00005cb0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    5cb0:	b570      	push	{r4, r5, r6, lr}
    5cb2:	b082      	sub	sp, #8
    5cb4:	4604      	mov	r4, r0
  if (head_ != temp_) {
    5cb6:	6905      	ldr	r5, [r0, #16]
    5cb8:	6983      	ldr	r3, [r0, #24]
    5cba:	429d      	cmp	r5, r3
    5cbc:	d006      	beq.n	5ccc <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    5cbe:	490f      	ldr	r1, [pc, #60]	; (5cfc <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    5cc0:	6840      	ldr	r0, [r0, #4]
    5cc2:	f009 fe00 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    5cc6:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    5cc8:	b002      	add	sp, #8
    5cca:	bd70      	pop	{r4, r5, r6, pc}
    5ccc:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    5cce:	4611      	mov	r1, r2
    5cd0:	6880      	ldr	r0, [r0, #8]
    5cd2:	f009 f891 	bl	edf8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    5cd6:	6963      	ldr	r3, [r4, #20]
    5cd8:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    5cda:	42b3      	cmp	r3, r6
    5cdc:	d304      	bcc.n	5ce8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    5cde:	4430      	add	r0, r6
    5ce0:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    5ce2:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    5ce4:	2000      	movs	r0, #0
    5ce6:	e7ef      	b.n	5cc8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    5ce8:	1af2      	subs	r2, r6, r3
    5cea:	9200      	str	r2, [sp, #0]
    5cec:	4632      	mov	r2, r6
    5cee:	4904      	ldr	r1, [pc, #16]	; (5d00 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    5cf0:	6860      	ldr	r0, [r4, #4]
    5cf2:	f009 fde8 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    5cf6:	2001      	movs	r0, #1
    5cf8:	e7e6      	b.n	5cc8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    5cfa:	bf00      	nop
    5cfc:	00055304 	.word	0x00055304
    5d00:	0005535c 	.word	0x0005535c

00005d04 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    5d04:	b530      	push	{r4, r5, lr}
    5d06:	b083      	sub	sp, #12
    5d08:	4605      	mov	r5, r0
    5d0a:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    5d0c:	4611      	mov	r1, r2
    5d0e:	6980      	ldr	r0, [r0, #24]
    5d10:	f009 f872 	bl	edf8 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    5d14:	696b      	ldr	r3, [r5, #20]
    5d16:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    5d18:	42a3      	cmp	r3, r4
    5d1a:	d303      	bcc.n	5d24 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    5d1c:	4404      	add	r4, r0
    5d1e:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    5d20:	b003      	add	sp, #12
    5d22:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    5d24:	1ae2      	subs	r2, r4, r3
    5d26:	9200      	str	r2, [sp, #0]
    5d28:	4622      	mov	r2, r4
    5d2a:	4903      	ldr	r1, [pc, #12]	; (5d38 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    5d2c:	6868      	ldr	r0, [r5, #4]
    5d2e:	f009 fdca 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    5d32:	2000      	movs	r0, #0
    5d34:	e7f4      	b.n	5d20 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    5d36:	bf00      	nop
    5d38:	000553a0 	.word	0x000553a0

00005d3c <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    5d3c:	b530      	push	{r4, r5, lr}
    5d3e:	b083      	sub	sp, #12
    5d40:	4604      	mov	r4, r0
    5d42:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    5d44:	6940      	ldr	r0, [r0, #20]
    5d46:	4611      	mov	r1, r2
    5d48:	1b40      	subs	r0, r0, r5
    5d4a:	f009 f85c 	bl	ee06 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    5d4e:	6923      	ldr	r3, [r4, #16]
    5d50:	4283      	cmp	r3, r0
    5d52:	d802      	bhi.n	5d5a <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    5d54:	6160      	str	r0, [r4, #20]
}
    5d56:	b003      	add	sp, #12
    5d58:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    5d5a:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    5d5c:	9300      	str	r3, [sp, #0]
    5d5e:	1aeb      	subs	r3, r5, r3
    5d60:	462a      	mov	r2, r5
    5d62:	4903      	ldr	r1, [pc, #12]	; (5d70 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    5d64:	6860      	ldr	r0, [r4, #4]
    5d66:	f009 fdae 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    5d6a:	2000      	movs	r0, #0
    5d6c:	e7f3      	b.n	5d56 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    5d6e:	bf00      	nop
    5d70:	000553ec 	.word	0x000553ec

00005d74 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    5d74:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    5d76:	4d05      	ldr	r5, [pc, #20]	; (5d8c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    5d78:	6005      	str	r5, [r0, #0]
    5d7a:	6041      	str	r1, [r0, #4]
    5d7c:	6082      	str	r2, [r0, #8]
    5d7e:	60c3      	str	r3, [r0, #12]
    5d80:	6102      	str	r2, [r0, #16]
    5d82:	6143      	str	r3, [r0, #20]
    5d84:	6182      	str	r2, [r0, #24]
    5d86:	bc30      	pop	{r4, r5}
    5d88:	4770      	bx	lr
    5d8a:	bf00      	nop
    5d8c:	00055440 	.word	0x00055440

00005d90 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    5d90:	b510      	push	{r4, lr}
    5d92:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    5d94:	b300      	cbz	r0, 5dd8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    5d96:	460c      	mov	r4, r1
    5d98:	4613      	mov	r3, r2
    5d9a:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    5d9c:	b1f4      	cbz	r4, 5ddc <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    5d9e:	4622      	mov	r2, r4
    5da0:	a801      	add	r0, sp, #4
    5da2:	f008 fffe 	bl	eda2 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    5da6:	2204      	movs	r2, #4
    5da8:	211c      	movs	r1, #28
    5daa:	eb0d 0002 	add.w	r0, sp, r2
    5dae:	f7ff ffc5 	bl	5d3c <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    5db2:	4603      	mov	r3, r0
    5db4:	b168      	cbz	r0, 5dd2 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    5db6:	4a0a      	ldr	r2, [pc, #40]	; (5de0 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    5db8:	6002      	str	r2, [r0, #0]
    5dba:	9a02      	ldr	r2, [sp, #8]
    5dbc:	6042      	str	r2, [r0, #4]
    5dbe:	9a03      	ldr	r2, [sp, #12]
    5dc0:	6082      	str	r2, [r0, #8]
    5dc2:	9a04      	ldr	r2, [sp, #16]
    5dc4:	60c2      	str	r2, [r0, #12]
    5dc6:	9a05      	ldr	r2, [sp, #20]
    5dc8:	6102      	str	r2, [r0, #16]
    5dca:	9a06      	ldr	r2, [sp, #24]
    5dcc:	6142      	str	r2, [r0, #20]
    5dce:	9a07      	ldr	r2, [sp, #28]
    5dd0:	6182      	str	r2, [r0, #24]
}
    5dd2:	4618      	mov	r0, r3
    5dd4:	b008      	add	sp, #32
    5dd6:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    5dd8:	f00a f927 	bl	1002a <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    5ddc:	f00a f925 	bl	1002a <abort>
    5de0:	00055440 	.word	0x00055440

00005de4 <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    5de4:	b508      	push	{r3, lr}
    5de6:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    5de8:	4b03      	ldr	r3, [pc, #12]	; (5df8 <DebugLog+0x14>)
    5dea:	681b      	ldr	r3, [r3, #0]
    5dec:	4903      	ldr	r1, [pc, #12]	; (5dfc <DebugLog+0x18>)
    5dee:	68d8      	ldr	r0, [r3, #12]
    5df0:	f006 fbf8 	bl	c5e4 <fiprintf>
#endif
}
    5df4:	bd08      	pop	{r3, pc}
    5df6:	bf00      	nop
    5df8:	200000fc 	.word	0x200000fc
    5dfc:	00055458 	.word	0x00055458

00005e00 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    5e00:	b500      	push	{lr}
    5e02:	b0c1      	sub	sp, #260	; 0x104
    5e04:	4602      	mov	r2, r0
    5e06:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    5e08:	f44f 7180 	mov.w	r1, #256	; 0x100
    5e0c:	4668      	mov	r0, sp
    5e0e:	f000 f917 	bl	6040 <MicroVsnprintf>
  DebugLog(log_buffer);
    5e12:	4668      	mov	r0, sp
    5e14:	f7ff ffe6 	bl	5de4 <DebugLog>
  DebugLog("\r\n");
    5e18:	4802      	ldr	r0, [pc, #8]	; (5e24 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    5e1a:	f7ff ffe3 	bl	5de4 <DebugLog>
#endif
}
    5e1e:	b041      	add	sp, #260	; 0x104
    5e20:	f85d fb04 	ldr.w	pc, [sp], #4
    5e24:	000577e8 	.word	0x000577e8

00005e28 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    5e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5e2c:	b083      	sub	sp, #12
    5e2e:	4680      	mov	r8, r0
    5e30:	468b      	mov	fp, r1
    5e32:	4692      	mov	sl, r2
    5e34:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    5e36:	4606      	mov	r6, r0
    return data_ - ReadScalar<soffset_t>(data_);
    5e38:	f007 fe0c 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    5e3c:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    5e40:	4620      	mov	r0, r4
    5e42:	f007 fe0d 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5e46:	2804      	cmp	r0, #4
    5e48:	d90d      	bls.n	5e66 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    5e4a:	1d20      	adds	r0, r4, #4
    5e4c:	f007 fe08 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    5e50:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    5e54:	b148      	cbz	r0, 5e6a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    5e56:	4620      	mov	r0, r4
    5e58:	f007 fdf6 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    5e5c:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    5e5e:	b3ac      	cbz	r4, 5ecc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    5e60:	2500      	movs	r5, #0
  int element_count = 1;
    5e62:	2701      	movs	r7, #1
    5e64:	e01e      	b.n	5ea4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5e66:	2000      	movs	r0, #0
    5e68:	e7f2      	b.n	5e50 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    5e6a:	2400      	movs	r4, #0
    5e6c:	e7f7      	b.n	5e5e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5e6e:	1d20      	adds	r0, r4, #4
    5e70:	f007 fdf6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    5e74:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    5e76:	b300      	cbz	r0, 5eba <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    5e78:	4620      	mov	r0, r4
    5e7a:	f007 fde5 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    5e7e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    5e80:	6820      	ldr	r0, [r4, #0]
    5e82:	f007 fde0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    5e86:	4285      	cmp	r5, r0
    5e88:	d221      	bcs.n	5ece <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    5e8a:	6820      	ldr	r0, [r4, #0]
    5e8c:	f007 fddb 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    5e90:	4285      	cmp	r5, r0
    5e92:	d214      	bcs.n	5ebe <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    5e94:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    5e96:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    5e9a:	f007 fdda 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    5e9e:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    5ea2:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    5ea4:	4630      	mov	r0, r6
    5ea6:	f007 fdd5 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    5eaa:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    5eac:	4620      	mov	r0, r4
    5eae:	f007 fdd7 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5eb2:	2804      	cmp	r0, #4
    5eb4:	d8db      	bhi.n	5e6e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    5eb6:	2000      	movs	r0, #0
    5eb8:	e7dc      	b.n	5e74 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    5eba:	2400      	movs	r4, #0
    5ebc:	e7e0      	b.n	5e80 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    5ebe:	4b1a      	ldr	r3, [pc, #104]	; (5f28 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    5ec0:	4a1a      	ldr	r2, [pc, #104]	; (5f2c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    5ec2:	f44f 7183 	mov.w	r1, #262	; 0x106
    5ec6:	481a      	ldr	r0, [pc, #104]	; (5f30 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    5ec8:	f006 fb6e 	bl	c5a8 <__assert_func>
  int element_count = 1;
    5ecc:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    5ece:	4640      	mov	r0, r8
    5ed0:	f007 fdc0 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    5ed4:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    5ed8:	4620      	mov	r0, r4
    5eda:	f007 fdc1 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5ede:	2806      	cmp	r0, #6
    5ee0:	d910      	bls.n	5f04 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    5ee2:	1da0      	adds	r0, r4, #6
    5ee4:	f007 fdbc 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    5ee8:	b170      	cbz	r0, 5f08 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    5eea:	4440      	add	r0, r8
    5eec:	f008 fffc 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    5ef0:	464a      	mov	r2, r9
    5ef2:	f10d 0107 	add.w	r1, sp, #7
    5ef6:	b2c0      	uxtb	r0, r0
    5ef8:	f003 f84c 	bl	8f94 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    5efc:	b130      	cbz	r0, 5f0c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    5efe:	b003      	add	sp, #12
    5f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    5f04:	2000      	movs	r0, #0
    5f06:	e7ef      	b.n	5ee8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    5f08:	2000      	movs	r0, #0
    5f0a:	e7f1      	b.n	5ef0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    5f0c:	4651      	mov	r1, sl
    5f0e:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5f12:	f008 ff84 	bl	ee1e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    5f16:	2800      	cmp	r0, #0
    5f18:	d1f1      	bne.n	5efe <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    5f1a:	f8da 3000 	ldr.w	r3, [sl]
    5f1e:	fb07 f703 	mul.w	r7, r7, r3
    5f22:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    5f26:	e7ea      	b.n	5efe <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    5f28:	00055470 	.word	0x00055470
    5f2c:	0005547c 	.word	0x0005547c
    5f30:	0005553c 	.word	0x0005553c

00005f34 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    5f34:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f36:	b089      	sub	sp, #36	; 0x24
    5f38:	9001      	str	r0, [sp, #4]
    5f3a:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    5f3c:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    5f40:	2204      	movs	r2, #4
    5f42:	eb0d 0102 	add.w	r1, sp, r2
    5f46:	a807      	add	r0, sp, #28
    5f48:	f00a f87a 	bl	10040 <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    5f4c:	9b07      	ldr	r3, [sp, #28]
    5f4e:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    5f52:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    5f54:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    5f58:	2b00      	cmp	r3, #0
    5f5a:	db0e      	blt.n	5f7a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    5f5c:	2300      	movs	r3, #0
    5f5e:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    5f60:	2c80      	cmp	r4, #128	; 0x80
    5f62:	d00e      	beq.n	5f82 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    5f64:	4b32      	ldr	r3, [pc, #200]	; (6030 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    5f66:	f10d 0c0c 	add.w	ip, sp, #12
    5f6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    5f6c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5f70:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    5f74:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    5f76:	2300      	movs	r3, #0
    5f78:	e01a      	b.n	5fb0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    5f7a:	232d      	movs	r3, #45	; 0x2d
    5f7c:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    5f80:	e7ec      	b.n	5f5c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    5f82:	b937      	cbnz	r7, 5f92 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    5f84:	4a2b      	ldr	r2, [pc, #172]	; (6034 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    5f86:	1ba9      	subs	r1, r5, r6
    5f88:	4630      	mov	r0, r6
    5f8a:	f008 ffc4 	bl	ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    5f8e:	4607      	mov	r7, r0
      return current;
    5f90:	e04a      	b.n	6028 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    5f92:	4a29      	ldr	r2, [pc, #164]	; (6038 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    5f94:	1ba9      	subs	r1, r5, r6
    5f96:	4630      	mov	r0, r6
    5f98:	f008 ffbd 	bl	ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    5f9c:	4607      	mov	r7, r0
      return current;
    5f9e:	e043      	b.n	6028 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    5fa0:	a908      	add	r1, sp, #32
    5fa2:	18c8      	adds	r0, r1, r3
    5fa4:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    5fa8:	fa27 f000 	lsr.w	r0, r7, r0
    5fac:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    5fae:	3301      	adds	r3, #1
    5fb0:	2b0c      	cmp	r3, #12
    5fb2:	ddf5      	ble.n	5fa0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    5fb4:	2331      	movs	r3, #49	; 0x31
    5fb6:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    5fb8:	232e      	movs	r3, #46	; 0x2e
    5fba:	7073      	strb	r3, [r6, #1]
  current += 1;
    5fbc:	1cb7      	adds	r7, r6, #2
  *current = 0;
    5fbe:	2300      	movs	r3, #0
    5fc0:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    5fc2:	1be9      	subs	r1, r5, r7
    5fc4:	2907      	cmp	r1, #7
    5fc6:	dd2f      	ble.n	6028 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    5fc8:	2301      	movs	r3, #1
    5fca:	2b06      	cmp	r3, #6
    5fcc:	dc03      	bgt.n	5fd6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    5fce:	2030      	movs	r0, #48	; 0x30
    5fd0:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    5fd2:	3301      	adds	r3, #1
    5fd4:	e7f9      	b.n	5fca <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    5fd6:	230a      	movs	r3, #10
    5fd8:	4638      	mov	r0, r7
    5fda:	f008 ffe9 	bl	efb0 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    5fde:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    5fe0:	2330      	movs	r3, #48	; 0x30
    5fe2:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    5fe4:	f1d1 0607 	rsbs	r6, r1, #7
    5fe8:	d00c      	beq.n	6004 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    5fea:	2300      	movs	r3, #0
    5fec:	428b      	cmp	r3, r1
    5fee:	da06      	bge.n	5ffe <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    5ff0:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    5ff4:	5582      	strb	r2, [r0, r6]
      *current = '0';
    5ff6:	2230      	movs	r2, #48	; 0x30
    5ff8:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    5ffa:	3301      	adds	r3, #1
    5ffc:	e7f6      	b.n	5fec <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    5ffe:	3007      	adds	r0, #7
    6000:	e000      	b.n	6004 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    6002:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    6004:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    6008:	2b30      	cmp	r3, #48	; 0x30
    600a:	d102      	bne.n	6012 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    600c:	1e43      	subs	r3, r0, #1
    600e:	42bb      	cmp	r3, r7
    6010:	d8f7      	bhi.n	6002 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    6012:	2300      	movs	r3, #0
    6014:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    6016:	4a09      	ldr	r2, [pc, #36]	; (603c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    6018:	1a29      	subs	r1, r5, r0
    601a:	f008 ff7c 	bl	ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    601e:	4622      	mov	r2, r4
    6020:	1a29      	subs	r1, r5, r0
    6022:	f008 ffb6 	bl	ef92 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    6026:	4607      	mov	r7, r0
  return current;
}
    6028:	4638      	mov	r0, r7
    602a:	b009      	add	sp, #36	; 0x24
    602c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    602e:	bf00      	nop
    6030:	000555b0 	.word	0x000555b0
    6034:	000555a4 	.word	0x000555a4
    6038:	000555a8 	.word	0x000555a8
    603c:	000555ac 	.word	0x000555ac

00006040 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    6040:	b5f0      	push	{r4, r5, r6, r7, lr}
    6042:	b083      	sub	sp, #12
    6044:	4607      	mov	r7, r0
    6046:	4615      	mov	r5, r2
    6048:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    604a:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    604c:	2400      	movs	r4, #0
    604e:	e07c      	b.n	614a <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6050:	1b33      	subs	r3, r6, r4
    6052:	2b0a      	cmp	r3, #10
    6054:	dd09      	ble.n	606a <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    6056:	9b01      	ldr	r3, [sp, #4]
    6058:	1d1a      	adds	r2, r3, #4
    605a:	9201      	str	r2, [sp, #4]
    605c:	6819      	ldr	r1, [r3, #0]
    605e:	1938      	adds	r0, r7, r4
    6060:	f008 ffb6 	bl	efd0 <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    6064:	4404      	add	r4, r0
          current++;
    6066:	1caa      	adds	r2, r5, #2
          break;
    6068:	e06e      	b.n	6148 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    606a:	1c60      	adds	r0, r4, #1
    606c:	2300      	movs	r3, #0
    606e:	553b      	strb	r3, [r7, r4]
            return output_index;
    6070:	e0b1      	b.n	61d6 <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6072:	1b33      	subs	r3, r6, r4
    6074:	2b0a      	cmp	r3, #10
    6076:	dd09      	ble.n	608c <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    6078:	9b01      	ldr	r3, [sp, #4]
    607a:	1d1a      	adds	r2, r3, #4
    607c:	9201      	str	r2, [sp, #4]
    607e:	6819      	ldr	r1, [r3, #0]
    6080:	1938      	adds	r0, r7, r4
    6082:	f008 ffad 	bl	efe0 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    6086:	4404      	add	r4, r0
          current++;
    6088:	1caa      	adds	r2, r5, #2
          break;
    608a:	e05d      	b.n	6148 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    608c:	1c60      	adds	r0, r4, #1
    608e:	2300      	movs	r3, #0
    6090:	553b      	strb	r3, [r7, r4]
            return output_index;
    6092:	e0a0      	b.n	61d6 <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    6094:	1b33      	subs	r3, r6, r4
    6096:	2b09      	cmp	r3, #9
    6098:	dd0f      	ble.n	60ba <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    609a:	1c63      	adds	r3, r4, #1
    609c:	2230      	movs	r2, #48	; 0x30
    609e:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    60a0:	3402      	adds	r4, #2
    60a2:	2278      	movs	r2, #120	; 0x78
    60a4:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    60a6:	9b01      	ldr	r3, [sp, #4]
    60a8:	1d1a      	adds	r2, r3, #4
    60aa:	9201      	str	r2, [sp, #4]
    60ac:	6819      	ldr	r1, [r3, #0]
    60ae:	1938      	adds	r0, r7, r4
    60b0:	f008 ff9f 	bl	eff2 <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    60b4:	4404      	add	r4, r0
          current++;
    60b6:	1caa      	adds	r2, r5, #2
          break;
    60b8:	e046      	b.n	6148 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    60ba:	1c60      	adds	r0, r4, #1
    60bc:	2300      	movs	r3, #0
    60be:	553b      	strb	r3, [r7, r4]
            return output_index;
    60c0:	e089      	b.n	61d6 <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    60c2:	1b30      	subs	r0, r6, r4
    60c4:	f7fa fdf4 	bl	cb0 <__aeabi_i2f>
    60c8:	4944      	ldr	r1, [pc, #272]	; (61dc <MicroVsnprintf+0x19c>)
    60ca:	f7fa ffe3 	bl	1094 <__aeabi_fcmplt>
    60ce:	b988      	cbnz	r0, 60f4 <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    60d0:	9b01      	ldr	r3, [sp, #4]
    60d2:	3307      	adds	r3, #7
    60d4:	f023 0307 	bic.w	r3, r3, #7
    60d8:	f103 0208 	add.w	r2, r3, #8
    60dc:	9201      	str	r2, [sp, #4]
    60de:	e9d3 0100 	ldrd	r0, r1, [r3]
    60e2:	f7fa fcdb 	bl	a9c <__aeabi_d2f>
    60e6:	4601      	mov	r1, r0
    60e8:	1938      	adds	r0, r7, r4
    60ea:	f008 ff8b 	bl	f004 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    60ee:	4404      	add	r4, r0
          current++;
    60f0:	1caa      	adds	r2, r5, #2
          break;
    60f2:	e029      	b.n	6148 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    60f4:	1c60      	adds	r0, r4, #1
    60f6:	2300      	movs	r3, #0
    60f8:	553b      	strb	r3, [r7, r4]
            return output_index;
    60fa:	e06c      	b.n	61d6 <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    60fc:	1caa      	adds	r2, r5, #2
    60fe:	553b      	strb	r3, [r7, r4]
    6100:	3401      	adds	r4, #1
          break;
    6102:	e021      	b.n	6148 <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    6104:	1b33      	subs	r3, r6, r4
    6106:	2b00      	cmp	r3, #0
    6108:	dd07      	ble.n	611a <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    610a:	9b01      	ldr	r3, [sp, #4]
    610c:	1d1a      	adds	r2, r3, #4
    610e:	9201      	str	r2, [sp, #4]
    6110:	681b      	ldr	r3, [r3, #0]
    6112:	553b      	strb	r3, [r7, r4]
          current++;
    6114:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    6116:	3401      	adds	r4, #1
          break;
    6118:	e016      	b.n	6148 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    611a:	1c60      	adds	r0, r4, #1
    611c:	2300      	movs	r3, #0
    611e:	553b      	strb	r3, [r7, r4]
            return output_index;
    6120:	e059      	b.n	61d6 <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    6122:	9b01      	ldr	r3, [sp, #4]
    6124:	1d1a      	adds	r2, r3, #4
    6126:	9201      	str	r2, [sp, #4]
    6128:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    612a:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    612c:	18e2      	adds	r2, r4, r3
    612e:	42b2      	cmp	r2, r6
    6130:	da05      	bge.n	613e <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    6132:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    6134:	b11a      	cbz	r2, 613e <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    6136:	3301      	adds	r3, #1
    6138:	553a      	strb	r2, [r7, r4]
    613a:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    613c:	e7f6      	b.n	612c <MicroVsnprintf+0xec>
          }
          current++;
    613e:	1caa      	adds	r2, r5, #2
    6140:	e002      	b.n	6148 <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    6142:	1c6a      	adds	r2, r5, #1
    6144:	553b      	strb	r3, [r7, r4]
    6146:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    6148:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    614a:	782b      	ldrb	r3, [r5, #0]
    614c:	2b00      	cmp	r3, #0
    614e:	d03f      	beq.n	61d0 <MicroVsnprintf+0x190>
    6150:	42b4      	cmp	r4, r6
    6152:	da3d      	bge.n	61d0 <MicroVsnprintf+0x190>
    if (*current == '%') {
    6154:	2b25      	cmp	r3, #37	; 0x25
    6156:	d1f4      	bne.n	6142 <MicroVsnprintf+0x102>
      current++;
    6158:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    615a:	786b      	ldrb	r3, [r5, #1]
    615c:	2b25      	cmp	r3, #37	; 0x25
    615e:	d0cd      	beq.n	60fc <MicroVsnprintf+0xbc>
    6160:	d3f2      	bcc.n	6148 <MicroVsnprintf+0x108>
    6162:	2b78      	cmp	r3, #120	; 0x78
    6164:	d8f0      	bhi.n	6148 <MicroVsnprintf+0x108>
    6166:	2b63      	cmp	r3, #99	; 0x63
    6168:	d3ee      	bcc.n	6148 <MicroVsnprintf+0x108>
    616a:	3b63      	subs	r3, #99	; 0x63
    616c:	2b15      	cmp	r3, #21
    616e:	d8eb      	bhi.n	6148 <MicroVsnprintf+0x108>
    6170:	a101      	add	r1, pc, #4	; (adr r1, 6178 <MicroVsnprintf+0x138>)
    6172:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    6176:	bf00      	nop
    6178:	00006105 	.word	0x00006105
    617c:	00006051 	.word	0x00006051
    6180:	00006149 	.word	0x00006149
    6184:	000060c3 	.word	0x000060c3
    6188:	00006149 	.word	0x00006149
    618c:	00006149 	.word	0x00006149
    6190:	00006149 	.word	0x00006149
    6194:	00006149 	.word	0x00006149
    6198:	00006149 	.word	0x00006149
    619c:	00006149 	.word	0x00006149
    61a0:	00006149 	.word	0x00006149
    61a4:	00006149 	.word	0x00006149
    61a8:	00006149 	.word	0x00006149
    61ac:	00006149 	.word	0x00006149
    61b0:	00006149 	.word	0x00006149
    61b4:	00006149 	.word	0x00006149
    61b8:	00006123 	.word	0x00006123
    61bc:	00006149 	.word	0x00006149
    61c0:	00006073 	.word	0x00006073
    61c4:	00006149 	.word	0x00006149
    61c8:	00006149 	.word	0x00006149
    61cc:	00006095 	.word	0x00006095
    }
  }
  output[output_index++] = '\0';
    61d0:	1c60      	adds	r0, r4, #1
    61d2:	2300      	movs	r3, #0
    61d4:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    61d6:	b003      	add	sp, #12
    61d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61da:	bf00      	nop
    61dc:	41600000 	.word	0x41600000

000061e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    61e0:	b570      	push	{r4, r5, r6, lr}
    61e2:	4604      	mov	r4, r0
    61e4:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    61e6:	f007 fc35 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    61ea:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    61ec:	4630      	mov	r0, r6
    61ee:	f007 fc37 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    61f2:	2808      	cmp	r0, #8
    61f4:	d918      	bls.n	6228 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    61f6:	f106 0008 	add.w	r0, r6, #8
    61fa:	f007 fc31 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    61fe:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6200:	b1a0      	cbz	r0, 622c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    6202:	4620      	mov	r0, r4
    6204:	f007 fc20 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6208:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    620a:	6820      	ldr	r0, [r4, #0]
    620c:	f007 fc1b 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6210:	4285      	cmp	r5, r0
    6212:	d20d      	bcs.n	6230 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6214:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6216:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    621a:	4620      	mov	r0, r4
    621c:	f007 fc14 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    6220:	4420      	add	r0, r4
    6222:	f008 ff05 	bl	f030 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    6226:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6228:	2000      	movs	r0, #0
    622a:	e7e8      	b.n	61fe <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    622c:	2400      	movs	r4, #0
    622e:	e7ec      	b.n	620a <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    6230:	4b03      	ldr	r3, [pc, #12]	; (6240 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    6232:	4a04      	ldr	r2, [pc, #16]	; (6244 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    6234:	f44f 7183 	mov.w	r1, #262	; 0x106
    6238:	4803      	ldr	r0, [pc, #12]	; (6248 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    623a:	f006 f9b5 	bl	c5a8 <__assert_func>
    623e:	bf00      	nop
    6240:	00055470 	.word	0x00055470
    6244:	000555c0 	.word	0x000555c0
    6248:	0005553c 	.word	0x0005553c

0000624c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    624c:	6943      	ldr	r3, [r0, #20]
    624e:	2b20      	cmp	r3, #32
    6250:	d007      	beq.n	6262 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    6252:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    6254:	2a91      	cmp	r2, #145	; 0x91
    6256:	d806      	bhi.n	6266 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    6258:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    625a:	4a04      	ldr	r2, [pc, #16]	; (626c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    625c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6260:	4770      	bx	lr
    return registration->custom_name;
    6262:	6980      	ldr	r0, [r0, #24]
    6264:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6266:	4802      	ldr	r0, [pc, #8]	; (6270 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    6268:	4770      	bx	lr
    626a:	bf00      	nop
    626c:	00055fcc 	.word	0x00055fcc
    6270:	000111f0 	.word	0x000111f0

00006274 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    6274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6278:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    627a:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    627e:	2600      	movs	r6, #0
    6280:	e024      	b.n	62cc <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    6282:	4621      	mov	r1, r4
    6284:	68e8      	ldr	r0, [r5, #12]
    6286:	f009 f90a 	bl	f49e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    628a:	3401      	adds	r4, #1
    628c:	42bc      	cmp	r4, r7
    628e:	d21c      	bcs.n	62ca <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6290:	692b      	ldr	r3, [r5, #16]
    6292:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    6296:	212c      	movs	r1, #44	; 0x2c
    6298:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    629c:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    62a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    62a4:	2b00      	cmp	r3, #0
    62a6:	d0ec      	beq.n	6282 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    62a8:	6868      	ldr	r0, [r5, #4]
    62aa:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    62ac:	4682      	mov	sl, r0
    62ae:	2800      	cmp	r0, #0
    62b0:	d0e7      	beq.n	6282 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    62b2:	4648      	mov	r0, r9
    62b4:	f7ff ffca 	bl	624c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    62b8:	4601      	mov	r1, r0
    62ba:	4653      	mov	r3, sl
    62bc:	4622      	mov	r2, r4
    62be:	480c      	ldr	r0, [pc, #48]	; (62f0 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    62c0:	f008 fd8c 	bl	eddc <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    62c4:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    62c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    62ca:	3601      	adds	r6, #1
    62cc:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    62ce:	6818      	ldr	r0, [r3, #0]
    62d0:	f007 fbb9 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    62d4:	4286      	cmp	r6, r0
    62d6:	d207      	bcs.n	62e8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    62d8:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    62da:	4631      	mov	r1, r6
    62dc:	68a8      	ldr	r0, [r5, #8]
    62de:	f7ff ff7f 	bl	61e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    62e2:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    62e4:	2400      	movs	r4, #0
    62e6:	e7d1      	b.n	628c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    62e8:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    62ec:	2000      	movs	r0, #0
    62ee:	e7ea      	b.n	62c6 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    62f0:	000556b8 	.word	0x000556b8

000062f4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    62f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62f8:	b083      	sub	sp, #12
    62fa:	4606      	mov	r6, r0
    62fc:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    62fe:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    6302:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    6304:	6983      	ldr	r3, [r0, #24]
    6306:	6818      	ldr	r0, [r3, #0]
    6308:	f007 fb9d 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    630c:	4284      	cmp	r4, r0
    630e:	d207      	bcs.n	6320 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    6310:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    6312:	4621      	mov	r1, r4
    6314:	68b0      	ldr	r0, [r6, #8]
    6316:	f7ff ff63 	bl	61e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    631a:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    631c:	2700      	movs	r7, #0
    631e:	e01d      	b.n	635c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    6320:	4602      	mov	r2, r0
    6322:	4621      	mov	r1, r4
    6324:	4827      	ldr	r0, [pc, #156]	; (63c4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    6326:	f008 fd59 	bl	eddc <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    632a:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    632c:	4628      	mov	r0, r5
    632e:	b003      	add	sp, #12
    6330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    6334:	f009 fe79 	bl	1002a <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    6338:	4640      	mov	r0, r8
    633a:	f7ff ff87 	bl	624c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    633e:	4601      	mov	r1, r0
    6340:	462b      	mov	r3, r5
    6342:	463a      	mov	r2, r7
    6344:	4820      	ldr	r0, [pc, #128]	; (63c8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    6346:	f008 fd49 	bl	eddc <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    634a:	2c00      	cmp	r4, #0
    634c:	d0ee      	beq.n	632c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    634e:	6823      	ldr	r3, [r4, #0]
    6350:	68db      	ldr	r3, [r3, #12]
    6352:	9900      	ldr	r1, [sp, #0]
    6354:	4620      	mov	r0, r4
    6356:	4798      	blx	r3
    6358:	e7e8      	b.n	632c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    635a:	3701      	adds	r7, #1
    635c:	454f      	cmp	r7, r9
    635e:	d22d      	bcs.n	63bc <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6360:	6933      	ldr	r3, [r6, #16]
    6362:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    6366:	252c      	movs	r5, #44	; 0x2c
    6368:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    636c:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6370:	4640      	mov	r0, r8
    6372:	f7ff ff6b 	bl	624c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6376:	4601      	mov	r1, r0
    6378:	6873      	ldr	r3, [r6, #4]
    637a:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    637c:	2300      	movs	r3, #0
    637e:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6380:	b124      	cbz	r4, 638c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    6382:	6823      	ldr	r3, [r4, #0]
    6384:	689b      	ldr	r3, [r3, #8]
    6386:	4620      	mov	r0, r4
    6388:	4798      	blx	r3
    638a:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    638c:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6390:	2b00      	cmp	r3, #0
    6392:	d0cf      	beq.n	6334 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    6394:	4629      	mov	r1, r5
    6396:	6870      	ldr	r0, [r6, #4]
    6398:	4798      	blx	r3
    639a:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    639c:	68f0      	ldr	r0, [r6, #12]
    639e:	6803      	ldr	r3, [r0, #0]
    63a0:	689b      	ldr	r3, [r3, #8]
    63a2:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    63a4:	2d01      	cmp	r5, #1
    63a6:	d0c7      	beq.n	6338 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    63a8:	2d00      	cmp	r5, #0
    63aa:	d1ce      	bne.n	634a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    63ac:	2c00      	cmp	r4, #0
    63ae:	d0d4      	beq.n	635a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    63b0:	6823      	ldr	r3, [r4, #0]
    63b2:	68db      	ldr	r3, [r3, #12]
    63b4:	9900      	ldr	r1, [sp, #0]
    63b6:	4620      	mov	r0, r4
    63b8:	4798      	blx	r3
    63ba:	e7ce      	b.n	635a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    63bc:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    63c0:	2500      	movs	r5, #0
    63c2:	e7b3      	b.n	632c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    63c4:	000556f0 	.word	0x000556f0
    63c8:	00055724 	.word	0x00055724

000063cc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    63cc:	b570      	push	{r4, r5, r6, lr}
    63ce:	4604      	mov	r4, r0
    63d0:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    63d2:	4a11      	ldr	r2, [pc, #68]	; (6418 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    63d4:	6002      	str	r2, [r0, #0]
    63d6:	6041      	str	r1, [r0, #4]
    63d8:	6085      	str	r5, [r0, #8]
    63da:	60c3      	str	r3, [r0, #12]
    63dc:	2300      	movs	r3, #0
    63de:	6103      	str	r3, [r0, #16]
    63e0:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    63e2:	b19d      	cbz	r5, 640c <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    63e4:	4628      	mov	r0, r5
    63e6:	f007 fb35 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    63ea:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    63ec:	4630      	mov	r0, r6
    63ee:	f007 fb37 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    63f2:	2808      	cmp	r0, #8
    63f4:	d90c      	bls.n	6410 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    63f6:	f106 0008 	add.w	r0, r6, #8
    63fa:	f007 fb31 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    63fe:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6400:	b140      	cbz	r0, 6414 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    6402:	4628      	mov	r0, r5
    6404:	f007 fb20 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6408:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    640a:	61a5      	str	r5, [r4, #24]
}
    640c:	4620      	mov	r0, r4
    640e:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6410:	2000      	movs	r0, #0
    6412:	e7f4      	b.n	63fe <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6414:	2500      	movs	r5, #0
    6416:	e7f8      	b.n	640a <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    6418:	00056220 	.word	0x00056220

0000641c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    641c:	b570      	push	{r4, r5, r6, lr}
    641e:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    6420:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6422:	4620      	mov	r0, r4
    6424:	f007 fb16 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6428:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    642a:	4630      	mov	r0, r6
    642c:	f007 fb18 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6430:	2808      	cmp	r0, #8
    6432:	d92c      	bls.n	648e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    6434:	f106 0008 	add.w	r0, r6, #8
    6438:	f007 fb12 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    643c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    643e:	b340      	cbz	r0, 6492 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    6440:	4620      	mov	r0, r4
    6442:	f007 fb01 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6446:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6448:	6820      	ldr	r0, [r4, #0]
    644a:	f007 fafc 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    644e:	4285      	cmp	r5, r0
    6450:	d221      	bcs.n	6496 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6452:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6454:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6458:	4620      	mov	r0, r4
    645a:	f007 faf5 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    645e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6460:	4620      	mov	r0, r4
    6462:	f007 faf7 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6466:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6468:	4628      	mov	r0, r5
    646a:	f007 faf9 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    646e:	2808      	cmp	r0, #8
    6470:	d918      	bls.n	64a4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    6472:	f105 0008 	add.w	r0, r5, #8
    6476:	f007 faf3 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    647a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    647c:	b1a0      	cbz	r0, 64a8 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    647e:	4620      	mov	r0, r4
    6480:	f007 fae2 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6484:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6486:	6820      	ldr	r0, [r4, #0]
    6488:	f007 fadd 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    648c:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    648e:	2000      	movs	r0, #0
    6490:	e7d4      	b.n	643c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6492:	2400      	movs	r4, #0
    6494:	e7d8      	b.n	6448 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6496:	4b05      	ldr	r3, [pc, #20]	; (64ac <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    6498:	4a05      	ldr	r2, [pc, #20]	; (64b0 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    649a:	f44f 7183 	mov.w	r1, #262	; 0x106
    649e:	4805      	ldr	r0, [pc, #20]	; (64b4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    64a0:	f006 f882 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    64a4:	2000      	movs	r0, #0
    64a6:	e7e8      	b.n	647a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    64a8:	2400      	movs	r4, #0
    64aa:	e7ec      	b.n	6486 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    64ac:	00055470 	.word	0x00055470
    64b0:	000555c0 	.word	0x000555c0
    64b4:	0005553c 	.word	0x0005553c

000064b8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    64b8:	b570      	push	{r4, r5, r6, lr}
    64ba:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    64bc:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    64be:	4620      	mov	r0, r4
    64c0:	f007 fac8 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    64c4:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    64c6:	4630      	mov	r0, r6
    64c8:	f007 faca 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    64cc:	2808      	cmp	r0, #8
    64ce:	d92b      	bls.n	6528 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    64d0:	f106 0008 	add.w	r0, r6, #8
    64d4:	f007 fac4 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    64d8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    64da:	b338      	cbz	r0, 652c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    64dc:	4620      	mov	r0, r4
    64de:	f007 fab3 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    64e2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    64e4:	6820      	ldr	r0, [r4, #0]
    64e6:	f007 faae 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    64ea:	4285      	cmp	r5, r0
    64ec:	d220      	bcs.n	6530 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    64ee:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    64f0:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    64f4:	4620      	mov	r0, r4
    64f6:	f007 faa7 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    64fa:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    64fc:	4620      	mov	r0, r4
    64fe:	f007 faa9 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6502:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6504:	4628      	mov	r0, r5
    6506:	f007 faab 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    650a:	2806      	cmp	r0, #6
    650c:	d917      	bls.n	653e <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    650e:	1da8      	adds	r0, r5, #6
    6510:	f007 faa6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6514:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6516:	b1a0      	cbz	r0, 6542 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    6518:	4620      	mov	r0, r4
    651a:	f007 fa95 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    651e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6520:	6820      	ldr	r0, [r4, #0]
    6522:	f007 fa90 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6526:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6528:	2000      	movs	r0, #0
    652a:	e7d5      	b.n	64d8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    652c:	2400      	movs	r4, #0
    652e:	e7d9      	b.n	64e4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6530:	4b05      	ldr	r3, [pc, #20]	; (6548 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    6532:	4a06      	ldr	r2, [pc, #24]	; (654c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    6534:	f44f 7183 	mov.w	r1, #262	; 0x106
    6538:	4805      	ldr	r0, [pc, #20]	; (6550 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    653a:	f006 f835 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    653e:	2000      	movs	r0, #0
    6540:	e7e8      	b.n	6514 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6542:	2400      	movs	r4, #0
    6544:	e7ec      	b.n	6520 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    6546:	bf00      	nop
    6548:	00055470 	.word	0x00055470
    654c:	000555c0 	.word	0x000555c0
    6550:	0005553c 	.word	0x0005553c

00006554 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6558:	4606      	mov	r6, r0
    655a:	460d      	mov	r5, r1
    655c:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    655e:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6560:	4620      	mov	r0, r4
    6562:	f007 fa77 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6566:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    656a:	4640      	mov	r0, r8
    656c:	f007 fa78 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6570:	2808      	cmp	r0, #8
    6572:	d93d      	bls.n	65f0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6574:	f108 0008 	add.w	r0, r8, #8
    6578:	f007 fa72 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    657c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    657e:	b3c8      	cbz	r0, 65f4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6580:	4620      	mov	r0, r4
    6582:	f007 fa61 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6586:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6588:	6820      	ldr	r0, [r4, #0]
    658a:	f007 fa5c 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    658e:	4285      	cmp	r5, r0
    6590:	d232      	bcs.n	65f8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6592:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6594:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6598:	4620      	mov	r0, r4
    659a:	f007 fa55 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    659e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    65a0:	4620      	mov	r0, r4
    65a2:	f007 fa57 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    65a6:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    65aa:	4640      	mov	r0, r8
    65ac:	f007 fa58 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    65b0:	2808      	cmp	r0, #8
    65b2:	d928      	bls.n	6606 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    65b4:	f108 0008 	add.w	r0, r8, #8
    65b8:	f007 fa52 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    65bc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    65be:	b320      	cbz	r0, 660a <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    65c0:	4620      	mov	r0, r4
    65c2:	f007 fa41 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    65c6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    65c8:	6820      	ldr	r0, [r4, #0]
    65ca:	f007 fa3c 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    65ce:	4287      	cmp	r7, r0
    65d0:	d21d      	bcs.n	660e <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    65d2:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    65d4:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    65d8:	f007 fa3b 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    65dc:	6931      	ldr	r1, [r6, #16]
    65de:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    65e2:	686b      	ldr	r3, [r5, #4]
    65e4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    65e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    65ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    65f0:	2000      	movs	r0, #0
    65f2:	e7c3      	b.n	657c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    65f4:	2400      	movs	r4, #0
    65f6:	e7c7      	b.n	6588 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    65f8:	4b08      	ldr	r3, [pc, #32]	; (661c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    65fa:	4a09      	ldr	r2, [pc, #36]	; (6620 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    65fc:	f44f 7183 	mov.w	r1, #262	; 0x106
    6600:	4808      	ldr	r0, [pc, #32]	; (6624 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6602:	f005 ffd1 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6606:	2000      	movs	r0, #0
    6608:	e7d8      	b.n	65bc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    660a:	2400      	movs	r4, #0
    660c:	e7dc      	b.n	65c8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    660e:	4b03      	ldr	r3, [pc, #12]	; (661c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6610:	4a05      	ldr	r2, [pc, #20]	; (6628 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    6612:	f44f 7183 	mov.w	r1, #262	; 0x106
    6616:	4803      	ldr	r0, [pc, #12]	; (6624 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6618:	f005 ffc6 	bl	c5a8 <__assert_func>
    661c:	00055470 	.word	0x00055470
    6620:	000555c0 	.word	0x000555c0
    6624:	0005553c 	.word	0x0005553c
    6628:	0005547c 	.word	0x0005547c

0000662c <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    662c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6630:	4606      	mov	r6, r0
    6632:	460d      	mov	r5, r1
    6634:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    6636:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6638:	4620      	mov	r0, r4
    663a:	f007 fa0b 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    663e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6642:	4640      	mov	r0, r8
    6644:	f007 fa0c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6648:	2808      	cmp	r0, #8
    664a:	d93d      	bls.n	66c8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    664c:	f108 0008 	add.w	r0, r8, #8
    6650:	f007 fa06 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6654:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6656:	b3c8      	cbz	r0, 66cc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    6658:	4620      	mov	r0, r4
    665a:	f007 f9f5 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    665e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6660:	6820      	ldr	r0, [r4, #0]
    6662:	f007 f9f0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6666:	4285      	cmp	r5, r0
    6668:	d232      	bcs.n	66d0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    666a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    666c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6670:	4620      	mov	r0, r4
    6672:	f007 f9e9 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6676:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6678:	4620      	mov	r0, r4
    667a:	f007 f9eb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    667e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6682:	4640      	mov	r0, r8
    6684:	f007 f9ec 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6688:	2806      	cmp	r0, #6
    668a:	d928      	bls.n	66de <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    668c:	f108 0006 	add.w	r0, r8, #6
    6690:	f007 f9e6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6694:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6696:	b320      	cbz	r0, 66e2 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    6698:	4620      	mov	r0, r4
    669a:	f007 f9d5 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    669e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    66a0:	6820      	ldr	r0, [r4, #0]
    66a2:	f007 f9d0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    66a6:	4287      	cmp	r7, r0
    66a8:	d21d      	bcs.n	66e6 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    66aa:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    66ac:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    66b0:	f007 f9cf 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    66b4:	6931      	ldr	r1, [r6, #16]
    66b6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    66ba:	686b      	ldr	r3, [r5, #4]
    66bc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    66c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    66c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66c8:	2000      	movs	r0, #0
    66ca:	e7c3      	b.n	6654 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66cc:	2400      	movs	r4, #0
    66ce:	e7c7      	b.n	6660 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    66d0:	4b08      	ldr	r3, [pc, #32]	; (66f4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    66d2:	4a09      	ldr	r2, [pc, #36]	; (66f8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    66d4:	f44f 7183 	mov.w	r1, #262	; 0x106
    66d8:	4808      	ldr	r0, [pc, #32]	; (66fc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    66da:	f005 ff65 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    66de:	2000      	movs	r0, #0
    66e0:	e7d8      	b.n	6694 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    66e2:	2400      	movs	r4, #0
    66e4:	e7dc      	b.n	66a0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    66e6:	4b03      	ldr	r3, [pc, #12]	; (66f4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    66e8:	4a05      	ldr	r2, [pc, #20]	; (6700 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    66ea:	f44f 7183 	mov.w	r1, #262	; 0x106
    66ee:	4803      	ldr	r0, [pc, #12]	; (66fc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    66f0:	f005 ff5a 	bl	c5a8 <__assert_func>
    66f4:	00055470 	.word	0x00055470
    66f8:	000555c0 	.word	0x000555c0
    66fc:	0005553c 	.word	0x0005553c
    6700:	0005547c 	.word	0x0005547c

00006704 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    6704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6708:	b083      	sub	sp, #12
    670a:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    670c:	2700      	movs	r7, #0
    670e:	e0c8      	b.n	68a2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    6710:	4b71      	ldr	r3, [pc, #452]	; (68d8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6712:	4a72      	ldr	r2, [pc, #456]	; (68dc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    6714:	f44f 7183 	mov.w	r1, #262	; 0x106
    6718:	4871      	ldr	r0, [pc, #452]	; (68e0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    671a:	f005 ff45 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    671e:	2000      	movs	r0, #0
    6720:	e01d      	b.n	675e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6722:	2400      	movs	r4, #0
    6724:	e022      	b.n	676c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    6726:	4b6c      	ldr	r3, [pc, #432]	; (68d8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6728:	4a6e      	ldr	r2, [pc, #440]	; (68e4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    672a:	f44f 7183 	mov.w	r1, #262	; 0x106
    672e:	486c      	ldr	r0, [pc, #432]	; (68e0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6730:	f005 ff3a 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6734:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6736:	b118      	cbz	r0, 6740 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    6738:	4420      	add	r0, r4
    673a:	f008 fc98 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    673e:	e000      	b.n	6742 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6740:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6742:	bba0      	cbnz	r0, 67ae <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6744:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6746:	4630      	mov	r0, r6
    6748:	f007 f984 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    674c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    674e:	4620      	mov	r0, r4
    6750:	f007 f986 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6754:	2804      	cmp	r0, #4
    6756:	d9e2      	bls.n	671e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6758:	1d20      	adds	r0, r4, #4
    675a:	f007 f981 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    675e:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6760:	2800      	cmp	r0, #0
    6762:	d0de      	beq.n	6722 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6764:	4620      	mov	r0, r4
    6766:	f007 f96f 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    676a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    676c:	6820      	ldr	r0, [r4, #0]
    676e:	f007 f96a 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6772:	4285      	cmp	r5, r0
    6774:	f080 8094 	bcs.w	68a0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6778:	6820      	ldr	r0, [r4, #0]
    677a:	f007 f964 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    677e:	4285      	cmp	r5, r0
    6780:	d2d1      	bcs.n	6726 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6782:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6784:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6788:	4620      	mov	r0, r4
    678a:	f007 f95d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    678e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6790:	4620      	mov	r0, r4
    6792:	f007 f95f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6796:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    679a:	4648      	mov	r0, r9
    679c:	f007 f960 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67a0:	280e      	cmp	r0, #14
    67a2:	d9c7      	bls.n	6734 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    67a4:	f109 000e 	add.w	r0, r9, #14
    67a8:	f007 f95a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    67ac:	e7c3      	b.n	6736 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    67ae:	f8d8 3010 	ldr.w	r3, [r8, #16]
    67b2:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    67b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    67ba:	6858      	ldr	r0, [r3, #4]
    67bc:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    67c0:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    67c4:	a901      	add	r1, sp, #4
    67c6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    67ca:	f008 fb6b 	bl	eea4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    67ce:	4603      	mov	r3, r0
    67d0:	2800      	cmp	r0, #0
    67d2:	d17d      	bne.n	68d0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    67d4:	4620      	mov	r0, r4
    67d6:	f007 f93d 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    67da:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    67de:	4648      	mov	r0, r9
    67e0:	f007 f93e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67e4:	2806      	cmp	r0, #6
    67e6:	d914      	bls.n	6812 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    67e8:	f109 0006 	add.w	r0, r9, #6
    67ec:	f007 f938 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    67f0:	b188      	cbz	r0, 6816 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    67f2:	4420      	add	r0, r4
    67f4:	f008 fb78 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    67f8:	2809      	cmp	r0, #9
    67fa:	d00e      	beq.n	681a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    67fc:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    67fe:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6802:	4453      	add	r3, sl
    6804:	685b      	ldr	r3, [r3, #4]
    6806:	9a01      	ldr	r2, [sp, #4]
    6808:	f853 000b 	ldr.w	r0, [r3, fp]
    680c:	f009 fc26 	bl	1005c <memset>
    6810:	e798      	b.n	6744 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6812:	2000      	movs	r0, #0
    6814:	e7ec      	b.n	67f0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6816:	2000      	movs	r0, #0
    6818:	e7ee      	b.n	67f8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    681a:	4620      	mov	r0, r4
    681c:	f007 f91a 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6820:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6824:	4648      	mov	r0, r9
    6826:	f007 f91b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    682a:	280c      	cmp	r0, #12
    682c:	d928      	bls.n	6880 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    682e:	f109 000c 	add.w	r0, r9, #12
    6832:	f007 f915 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6836:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6838:	b320      	cbz	r0, 6884 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    683a:	4620      	mov	r0, r4
    683c:	f007 f904 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6840:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6842:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6844:	4620      	mov	r0, r4
    6846:	f007 f905 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    684a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    684c:	4620      	mov	r0, r4
    684e:	f007 f907 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6852:	280a      	cmp	r0, #10
    6854:	d918      	bls.n	6888 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6856:	f104 000a 	add.w	r0, r4, #10
    685a:	f007 f901 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    685e:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6860:	b1a0      	cbz	r0, 688c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6862:	4648      	mov	r0, r9
    6864:	f007 f8f0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6868:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    686a:	f8d9 0000 	ldr.w	r0, [r9]
    686e:	f007 f8ea 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6872:	b170      	cbz	r0, 6892 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6874:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6878:	f008 fbfe 	bl	f078 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    687c:	4601      	mov	r1, r0
    687e:	e7be      	b.n	67fe <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6880:	2000      	movs	r0, #0
    6882:	e7d8      	b.n	6836 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6884:	2400      	movs	r4, #0
    6886:	e7dc      	b.n	6842 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6888:	2000      	movs	r0, #0
    688a:	e7e8      	b.n	685e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    688c:	f04f 0900 	mov.w	r9, #0
    6890:	e7eb      	b.n	686a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6892:	4b11      	ldr	r3, [pc, #68]	; (68d8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6894:	4a14      	ldr	r2, [pc, #80]	; (68e8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6896:	f44f 7183 	mov.w	r1, #262	; 0x106
    689a:	4811      	ldr	r0, [pc, #68]	; (68e0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    689c:	f005 fe84 	bl	c5a8 <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    68a0:	3701      	adds	r7, #1
    68a2:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    68a6:	6830      	ldr	r0, [r6, #0]
    68a8:	f007 f8cd 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    68ac:	4287      	cmp	r7, r0
    68ae:	d20e      	bcs.n	68ce <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    68b0:	6830      	ldr	r0, [r6, #0]
    68b2:	f007 f8c8 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    68b6:	4287      	cmp	r7, r0
    68b8:	f4bf af2a 	bcs.w	6710 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    68bc:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    68be:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    68c2:	4630      	mov	r0, r6
    68c4:	f007 f8c0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68c8:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    68ca:	2500      	movs	r5, #0
    68cc:	e73b      	b.n	6746 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    68ce:	2300      	movs	r3, #0
}
    68d0:	4618      	mov	r0, r3
    68d2:	b003      	add	sp, #12
    68d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    68d8:	00055470 	.word	0x00055470
    68dc:	000555c0 	.word	0x000555c0
    68e0:	0005553c 	.word	0x0005553c
    68e4:	00055758 	.word	0x00055758
    68e8:	0005584c 	.word	0x0005584c

000068ec <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    68ec:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    68ee:	4b05      	ldr	r3, [pc, #20]	; (6904 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    68f0:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    68f2:	4b05      	ldr	r3, [pc, #20]	; (6908 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    68f4:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    68f6:	4b05      	ldr	r3, [pc, #20]	; (690c <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    68f8:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    68fa:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    68fc:	2300      	movs	r3, #0
    68fe:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    6902:	4770      	bx	lr
    6904:	0000f1f5 	.word	0x0000f1f5
    6908:	0000f1a3 	.word	0x0000f1a3
    690c:	0000f1c1 	.word	0x0000f1c1

00006910 <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    6910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6912:	4605      	mov	r5, r0
    6914:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    6916:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6918:	4620      	mov	r0, r4
    691a:	f007 f89b 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    691e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6920:	4638      	mov	r0, r7
    6922:	f007 f89d 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6926:	2808      	cmp	r0, #8
    6928:	d92f      	bls.n	698a <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    692a:	f107 0008 	add.w	r0, r7, #8
    692e:	f007 f897 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6932:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6934:	b358      	cbz	r0, 698e <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    6936:	4620      	mov	r0, r4
    6938:	f007 f886 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    693c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    693e:	6820      	ldr	r0, [r4, #0]
    6940:	f007 f881 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6944:	b328      	cbz	r0, 6992 <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6946:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6948:	4620      	mov	r0, r4
    694a:	f007 f87d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    694e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6950:	4620      	mov	r0, r4
    6952:	f007 f87f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6956:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6958:	4638      	mov	r0, r7
    695a:	f007 f881 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    695e:	2808      	cmp	r0, #8
    6960:	d91e      	bls.n	69a0 <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    6962:	f107 0008 	add.w	r0, r7, #8
    6966:	f007 f87b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    696a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    696c:	b1d0      	cbz	r0, 69a4 <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    696e:	4620      	mov	r0, r4
    6970:	f007 f86a 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6974:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6976:	6820      	ldr	r0, [r4, #0]
    6978:	f007 f865 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    697c:	4286      	cmp	r6, r0
    697e:	d213      	bcs.n	69a8 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    6980:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    6984:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    698a:	2000      	movs	r0, #0
    698c:	e7d1      	b.n	6932 <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    698e:	2400      	movs	r4, #0
    6990:	e7d5      	b.n	693e <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6992:	4b09      	ldr	r3, [pc, #36]	; (69b8 <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    6994:	4a09      	ldr	r2, [pc, #36]	; (69bc <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    6996:	f44f 7183 	mov.w	r1, #262	; 0x106
    699a:	4809      	ldr	r0, [pc, #36]	; (69c0 <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    699c:	f005 fe04 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69a0:	2000      	movs	r0, #0
    69a2:	e7e2      	b.n	696a <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69a4:	2400      	movs	r4, #0
    69a6:	e7e6      	b.n	6976 <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    69a8:	4603      	mov	r3, r0
    69aa:	4632      	mov	r2, r6
    69ac:	4905      	ldr	r1, [pc, #20]	; (69c4 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    69ae:	68a8      	ldr	r0, [r5, #8]
    69b0:	f008 ff89 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    69b4:	2000      	movs	r0, #0
    69b6:	e7e7      	b.n	6988 <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    69b8:	00055470 	.word	0x00055470
    69bc:	000555c0 	.word	0x000555c0
    69c0:	0005553c 	.word	0x0005553c
    69c4:	00056250 	.word	0x00056250

000069c8 <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    69c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69ca:	4605      	mov	r5, r0
    69cc:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    69ce:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    69d0:	4620      	mov	r0, r4
    69d2:	f007 f83f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    69d6:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    69d8:	4638      	mov	r0, r7
    69da:	f007 f841 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69de:	2808      	cmp	r0, #8
    69e0:	d92e      	bls.n	6a40 <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    69e2:	f107 0008 	add.w	r0, r7, #8
    69e6:	f007 f83b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    69ea:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69ec:	b350      	cbz	r0, 6a44 <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    69ee:	4620      	mov	r0, r4
    69f0:	f007 f82a 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    69f4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    69f6:	6820      	ldr	r0, [r4, #0]
    69f8:	f007 f825 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    69fc:	b320      	cbz	r0, 6a48 <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    69fe:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6a00:	4620      	mov	r0, r4
    6a02:	f007 f821 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a06:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6a08:	4620      	mov	r0, r4
    6a0a:	f007 f823 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a0e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a10:	4638      	mov	r0, r7
    6a12:	f007 f825 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a16:	2806      	cmp	r0, #6
    6a18:	d91d      	bls.n	6a56 <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    6a1a:	1db8      	adds	r0, r7, #6
    6a1c:	f007 f820 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6a20:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a22:	b1d0      	cbz	r0, 6a5a <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    6a24:	4620      	mov	r0, r4
    6a26:	f007 f80f 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a2a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6a2c:	6820      	ldr	r0, [r4, #0]
    6a2e:	f007 f80a 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    6a32:	4286      	cmp	r6, r0
    6a34:	d213      	bcs.n	6a5e <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    6a36:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    6a3a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a40:	2000      	movs	r0, #0
    6a42:	e7d2      	b.n	69ea <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a44:	2400      	movs	r4, #0
    6a46:	e7d6      	b.n	69f6 <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6a48:	4b09      	ldr	r3, [pc, #36]	; (6a70 <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    6a4a:	4a0a      	ldr	r2, [pc, #40]	; (6a74 <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    6a4c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6a50:	4809      	ldr	r0, [pc, #36]	; (6a78 <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    6a52:	f005 fda9 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a56:	2000      	movs	r0, #0
    6a58:	e7e2      	b.n	6a20 <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a5a:	2400      	movs	r4, #0
    6a5c:	e7e6      	b.n	6a2c <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6a5e:	4603      	mov	r3, r0
    6a60:	4632      	mov	r2, r6
    6a62:	4906      	ldr	r1, [pc, #24]	; (6a7c <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    6a64:	68a8      	ldr	r0, [r5, #8]
    6a66:	f008 ff2e 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6a6a:	2000      	movs	r0, #0
    6a6c:	e7e7      	b.n	6a3e <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    6a6e:	bf00      	nop
    6a70:	00055470 	.word	0x00055470
    6a74:	000555c0 	.word	0x000555c0
    6a78:	0005553c 	.word	0x0005553c
    6a7c:	0005627c 	.word	0x0005627c

00006a80 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    6a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6a84:	b08b      	sub	sp, #44	; 0x2c
    6a86:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    6a88:	2300      	movs	r3, #0
    6a8a:	9305      	str	r3, [sp, #20]
    6a8c:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    6a90:	f008 fb5d 	bl	f14e <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    6a94:	9b05      	ldr	r3, [sp, #20]
    6a96:	4298      	cmp	r0, r3
    6a98:	f340 81f6 	ble.w	6e88 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    6a9c:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    6aa0:	4628      	mov	r0, r5
    6aa2:	f006 ffd7 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6aa6:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6aa8:	4620      	mov	r0, r4
    6aaa:	f006 ffd9 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6aae:	2808      	cmp	r0, #8
    6ab0:	d927      	bls.n	6b02 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    6ab2:	f104 0008 	add.w	r0, r4, #8
    6ab6:	f006 ffd3 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6aba:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6abc:	b318      	cbz	r0, 6b06 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    6abe:	4620      	mov	r0, r4
    6ac0:	f006 ffc2 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ac4:	4404      	add	r4, r0
    6ac6:	9e05      	ldr	r6, [sp, #20]
    6ac8:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    6aca:	6820      	ldr	r0, [r4, #0]
    6acc:	f006 ffbb 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6ad0:	4286      	cmp	r6, r0
    6ad2:	d21a      	bcs.n	6b0a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6ad4:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6ad6:	9b05      	ldr	r3, [sp, #20]
    6ad8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6adc:	4620      	mov	r0, r4
    6ade:	f006 ffb3 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    6ae2:	1823      	adds	r3, r4, r0
    6ae4:	9302      	str	r3, [sp, #8]
    6ae6:	d017      	beq.n	6b18 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    6ae8:	4628      	mov	r0, r5
    6aea:	f006 ffb3 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6aee:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6af0:	4620      	mov	r0, r4
    6af2:	f006 ffb5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6af6:	2806      	cmp	r0, #6
    6af8:	d910      	bls.n	6b1c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    6afa:	1da0      	adds	r0, r4, #6
    6afc:	f006 ffb0 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6b00:	e00d      	b.n	6b1e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    6b02:	2000      	movs	r0, #0
    6b04:	e7d9      	b.n	6aba <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b06:	2400      	movs	r4, #0
    6b08:	e7dd      	b.n	6ac6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    6b0a:	4b4e      	ldr	r3, [pc, #312]	; (6c44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6b0c:	4a4e      	ldr	r2, [pc, #312]	; (6c48 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    6b0e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b12:	484e      	ldr	r0, [pc, #312]	; (6c4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6b14:	f005 fd48 	bl	c5a8 <__assert_func>
    6b18:	f009 fa87 	bl	1002a <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b1c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6b1e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b20:	b178      	cbz	r0, 6b42 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    6b22:	4628      	mov	r0, r5
    6b24:	f006 ff90 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b28:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    6b2c:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    6b30:	f008 fcd4 	bl	f4dc <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    6b34:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    6b36:	9802      	ldr	r0, [sp, #8]
    6b38:	f008 fa7a 	bl	f030 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    6b3c:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    6b3e:	2700      	movs	r7, #0
    6b40:	e0dd      	b.n	6cfe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    6b42:	f04f 0900 	mov.w	r9, #0
    6b46:	e7f1      	b.n	6b2c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b48:	2000      	movs	r0, #0
    6b4a:	e0eb      	b.n	6d24 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b4c:	2400      	movs	r4, #0
    6b4e:	e0f2      	b.n	6d36 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    6b50:	4b3c      	ldr	r3, [pc, #240]	; (6c44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6b52:	4a3f      	ldr	r2, [pc, #252]	; (6c50 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    6b54:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b58:	483c      	ldr	r0, [pc, #240]	; (6c4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6b5a:	f005 fd25 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b5e:	2000      	movs	r0, #0
    6b60:	e103      	b.n	6d6a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6b62:	2600      	movs	r6, #0
    6b64:	e108      	b.n	6d78 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    6b66:	4631      	mov	r1, r6
    6b68:	483a      	ldr	r0, [pc, #232]	; (6c54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    6b6a:	f008 f937 	bl	eddc <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6b6e:	2301      	movs	r3, #1
    6b70:	461c      	mov	r4, r3
}
    6b72:	4620      	mov	r0, r4
    6b74:	b00b      	add	sp, #44	; 0x2c
    6b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    6b7a:	4b32      	ldr	r3, [pc, #200]	; (6c44 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6b7c:	4a36      	ldr	r2, [pc, #216]	; (6c58 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    6b7e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6b82:	4832      	ldr	r0, [pc, #200]	; (6c4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6b84:	f005 fd10 	bl	c5a8 <__assert_func>
    6b88:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    6b8a:	4650      	mov	r0, sl
    6b8c:	f008 feb9 	bl	f902 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    6b90:	2891      	cmp	r0, #145	; 0x91
    6b92:	d806      	bhi.n	6ba2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    6b94:	4b31      	ldr	r3, [pc, #196]	; (6c5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6b96:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    6b9a:	4831      	ldr	r0, [pc, #196]	; (6c60 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    6b9c:	f008 f91e 	bl	eddc <_Z11MicroPrintfPKcz>
        return status;
    6ba0:	e7e7      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6ba2:	4930      	ldr	r1, [pc, #192]	; (6c64 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6ba4:	e7f9      	b.n	6b9a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    6ba6:	4631      	mov	r1, r6
    6ba8:	482f      	ldr	r0, [pc, #188]	; (6c68 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    6baa:	f008 f917 	bl	eddc <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6bae:	2301      	movs	r3, #1
    6bb0:	461c      	mov	r4, r3
    6bb2:	e7de      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    6bb4:	4620      	mov	r0, r4
    6bb6:	f006 ff4d 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6bba:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6bbc:	4630      	mov	r0, r6
    6bbe:	f006 ff4f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bc2:	280e      	cmp	r0, #14
    6bc4:	d904      	bls.n	6bd0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    6bc6:	f106 000e 	add.w	r0, r6, #14
    6bca:	f006 ff49 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6bce:	e000      	b.n	6bd2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    6bd0:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6bd2:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bd4:	b160      	cbz	r0, 6bf0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    6bd6:	4630      	mov	r0, r6
    6bd8:	f006 ff36 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bdc:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    6bde:	b360      	cbz	r0, 6c3a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6be0:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6be2:	f853 0b04 	ldr.w	r0, [r3], #4
    6be6:	9301      	str	r3, [sp, #4]
    6be8:	f006 ff2d 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6bec:	4682      	mov	sl, r0
    6bee:	e131      	b.n	6e54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bf0:	2000      	movs	r0, #0
    6bf2:	e7f4      	b.n	6bde <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bf4:	2000      	movs	r0, #0
    6bf6:	e10b      	b.n	6e10 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bf8:	2300      	movs	r3, #0
    6bfa:	9301      	str	r3, [sp, #4]
    6bfc:	e113      	b.n	6e26 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    6bfe:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6c02:	d809      	bhi.n	6c18 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    6c04:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    6c06:	4b15      	ldr	r3, [pc, #84]	; (6c5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6c08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    6c0c:	4817      	ldr	r0, [pc, #92]	; (6c6c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    6c0e:	f008 f8e5 	bl	eddc <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6c12:	2301      	movs	r3, #1
    6c14:	461c      	mov	r4, r3
    6c16:	e7ac      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6c18:	4912      	ldr	r1, [pc, #72]	; (6c64 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6c1a:	e7f7      	b.n	6c0c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    6c1c:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6c20:	d804      	bhi.n	6c2c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    6c22:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    6c24:	4a0d      	ldr	r2, [pc, #52]	; (6c5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6c26:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    6c2a:	e000      	b.n	6c2e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6c2c:	490d      	ldr	r1, [pc, #52]	; (6c64 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    6c2e:	4810      	ldr	r0, [pc, #64]	; (6c70 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    6c30:	f008 f8d4 	bl	eddc <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6c34:	2301      	movs	r3, #1
    6c36:	461c      	mov	r4, r3
    6c38:	e79b      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    6c3a:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    6c3c:	f04f 0a00 	mov.w	sl, #0
    6c40:	e108      	b.n	6e54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    6c42:	bf00      	nop
    6c44:	00055470 	.word	0x00055470
    6c48:	000555c0 	.word	0x000555c0
    6c4c:	0005553c 	.word	0x0005553c
    6c50:	000562a8 	.word	0x000562a8
    6c54:	000563a0 	.word	0x000563a0
    6c58:	000563cc 	.word	0x000563cc
    6c5c:	00055fcc 	.word	0x00055fcc
    6c60:	000564cc 	.word	0x000564cc
    6c64:	000111f0 	.word	0x000111f0
    6c68:	000564fc 	.word	0x000564fc
    6c6c:	00056520 	.word	0x00056520
    6c70:	00056568 	.word	0x00056568
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c74:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6c76:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c78:	2800      	cmp	r0, #0
    6c7a:	f000 80fb 	beq.w	6e74 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    6c7e:	4630      	mov	r0, r6
    6c80:	f006 fee2 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c84:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6c86:	aa08      	add	r2, sp, #32
    6c88:	4640      	mov	r0, r8
    6c8a:	f008 fc33 	bl	f4f4 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6c8e:	2800      	cmp	r0, #0
    6c90:	f040 80ff 	bne.w	6e92 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6c94:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    6c98:	4620      	mov	r0, r4
    6c9a:	f006 fedb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c9e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ca0:	4630      	mov	r0, r6
    6ca2:	f006 fedd 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ca6:	2808      	cmp	r0, #8
    6ca8:	f240 80e6 	bls.w	6e78 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    6cac:	f106 0008 	add.w	r0, r6, #8
    6cb0:	f006 fed6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6cb4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cb6:	2800      	cmp	r0, #0
    6cb8:	f000 80e0 	beq.w	6e7c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    6cbc:	4620      	mov	r0, r4
    6cbe:	f006 fec3 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cc2:	1821      	adds	r1, r4, r0
    6cc4:	aa09      	add	r2, sp, #36	; 0x24
    6cc6:	4640      	mov	r0, r8
    6cc8:	f008 fc14 	bl	f4f4 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6ccc:	2800      	cmp	r0, #0
    6cce:	f040 80e2 	bne.w	6e96 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    6cd2:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    6cd6:	9a00      	ldr	r2, [sp, #0]
    6cd8:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    6cdc:	1974      	adds	r4, r6, r5
      *node = {};
    6cde:	2228      	movs	r2, #40	; 0x28
    6ce0:	2100      	movs	r1, #0
    6ce2:	4620      	mov	r0, r4
    6ce4:	f009 f9ba 	bl	1005c <memset>
      node->inputs = inputs_array;
    6ce8:	9b08      	ldr	r3, [sp, #32]
    6cea:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    6cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6cee:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    6cf0:	9b07      	ldr	r3, [sp, #28]
    6cf2:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    6cf4:	9b01      	ldr	r3, [sp, #4]
    6cf6:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    6cf8:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    6cfc:	3701      	adds	r7, #1
    6cfe:	9b03      	ldr	r3, [sp, #12]
    6d00:	429f      	cmp	r7, r3
    6d02:	f080 80bd 	bcs.w	6e80 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    6d06:	9c02      	ldr	r4, [sp, #8]
    6d08:	4620      	mov	r0, r4
    6d0a:	f006 fea3 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d0e:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d10:	4620      	mov	r0, r4
    6d12:	f006 fea5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d16:	280a      	cmp	r0, #10
    6d18:	f67f af16 	bls.w	6b48 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    6d1c:	f104 000a 	add.w	r0, r4, #10
    6d20:	f006 fe9e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d24:	9b02      	ldr	r3, [sp, #8]
    6d26:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d28:	2800      	cmp	r0, #0
    6d2a:	f43f af0f 	beq.w	6b4c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    6d2e:	4620      	mov	r0, r4
    6d30:	f006 fe8a 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d34:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d36:	6820      	ldr	r0, [r4, #0]
    6d38:	f006 fe85 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d3c:	4287      	cmp	r7, r0
    6d3e:	f4bf af07 	bcs.w	6b50 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d42:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6d44:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d48:	4620      	mov	r0, r4
    6d4a:	f006 fe7d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d4e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6d50:	4620      	mov	r0, r4
    6d52:	f006 fe7f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d56:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d58:	4628      	mov	r0, r5
    6d5a:	f006 fe81 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d5e:	2804      	cmp	r0, #4
    6d60:	f67f aefd 	bls.w	6b5e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    6d64:	1d28      	adds	r0, r5, #4
    6d66:	f006 fe7b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6d6a:	2800      	cmp	r0, #0
    6d6c:	f43f aef9 	beq.w	6b62 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    6d70:	4420      	add	r0, r4
    6d72:	f006 fe69 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d76:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d78:	f8d9 0000 	ldr.w	r0, [r9]
    6d7c:	f006 fe63 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    6d80:	42b0      	cmp	r0, r6
    6d82:	f67f aef0 	bls.w	6b66 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    6d86:	f8d9 0000 	ldr.w	r0, [r9]
    6d8a:	f006 fe5c 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d8e:	4286      	cmp	r6, r0
    6d90:	f4bf aef3 	bcs.w	6b7a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d94:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    6d98:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d9c:	4650      	mov	r0, sl
    6d9e:	f006 fe53 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6da2:	4482      	add	sl, r0
    6da4:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    6da8:	9a00      	ldr	r2, [sp, #0]
    6daa:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    6dae:	252c      	movs	r5, #44	; 0x2c
    6db0:	fb05 f507 	mul.w	r5, r5, r7
    6db4:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    6db6:	3328      	adds	r3, #40	; 0x28
    6db8:	f8db 2008 	ldr.w	r2, [fp, #8]
    6dbc:	f8db 1004 	ldr.w	r1, [fp, #4]
    6dc0:	4650      	mov	r0, sl
    6dc2:	f002 fa17 	bl	91f4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    6dc6:	2800      	cmp	r0, #0
    6dc8:	f47f aede 	bne.w	6b88 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    6dcc:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    6dd0:	9a00      	ldr	r2, [sp, #0]
    6dd2:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    6dd6:	442b      	add	r3, r5
                                     .registration;
    6dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    6dda:	2b00      	cmp	r3, #0
    6ddc:	f43f aee3 	beq.w	6ba6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    6de0:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    6de2:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    6de6:	2300      	movs	r3, #0
    6de8:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    6dea:	f1ba 0f20 	cmp.w	sl, #32
    6dee:	f43f aee1 	beq.w	6bb4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    6df2:	4620      	mov	r0, r4
    6df4:	f006 fe2e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6df8:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6dfc:	4640      	mov	r0, r8
    6dfe:	f006 fe2f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e02:	280e      	cmp	r0, #14
    6e04:	f67f aef6 	bls.w	6bf4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    6e08:	f108 000e 	add.w	r0, r8, #14
    6e0c:	f006 fe28 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6e10:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e14:	2800      	cmp	r0, #0
    6e16:	f43f aeef 	beq.w	6bf8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    6e1a:	4640      	mov	r0, r8
    6e1c:	f006 fe14 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e20:	eb08 0300 	add.w	r3, r8, r0
    6e24:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    6e26:	9b01      	ldr	r3, [sp, #4]
    6e28:	2b00      	cmp	r3, #0
    6e2a:	f47f aee8 	bne.w	6bfe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    6e2e:	f8db 0004 	ldr.w	r0, [fp, #4]
    6e32:	6803      	ldr	r3, [r0, #0]
    6e34:	6a1b      	ldr	r3, [r3, #32]
    6e36:	4651      	mov	r1, sl
    6e38:	4798      	blx	r3
        if (parser == nullptr) {
    6e3a:	4680      	mov	r8, r0
    6e3c:	2800      	cmp	r0, #0
    6e3e:	f43f aeed 	beq.w	6c1c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    6e42:	ab07      	add	r3, sp, #28
    6e44:	9a04      	ldr	r2, [sp, #16]
    6e46:	f8db 1008 	ldr.w	r1, [fp, #8]
    6e4a:	4620      	mov	r0, r4
    6e4c:	47c0      	blx	r8
    6e4e:	b9f0      	cbnz	r0, 6e8e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    6e50:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6e54:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    6e58:	4620      	mov	r0, r4
    6e5a:	f006 fdfb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e5e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e60:	4630      	mov	r0, r6
    6e62:	f006 fdfd 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e66:	2806      	cmp	r0, #6
    6e68:	f67f af04 	bls.w	6c74 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    6e6c:	1db0      	adds	r0, r6, #6
    6e6e:	f006 fdf7 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6e72:	e700      	b.n	6c76 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e74:	2100      	movs	r1, #0
    6e76:	e706      	b.n	6c86 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e78:	2000      	movs	r0, #0
    6e7a:	e71b      	b.n	6cb4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e7c:	2100      	movs	r1, #0
    6e7e:	e721      	b.n	6cc4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    6e80:	9b05      	ldr	r3, [sp, #20]
    6e82:	3301      	adds	r3, #1
    6e84:	9305      	str	r3, [sp, #20]
    6e86:	e601      	b.n	6a8c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    6e88:	2300      	movs	r3, #0
    6e8a:	461c      	mov	r4, r3
    6e8c:	e671      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    6e8e:	4604      	mov	r4, r0
    6e90:	e66f      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    6e92:	4604      	mov	r4, r0
    6e94:	e66d      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    6e96:	4604      	mov	r4, r0
    6e98:	e66b      	b.n	6b72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    6e9a:	bf00      	nop

00006e9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    6e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6ea0:	b083      	sub	sp, #12
    6ea2:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    6ea4:	6801      	ldr	r1, [r0, #0]
    6ea6:	6e80      	ldr	r0, [r0, #104]	; 0x68
    6ea8:	f000 fe60 	bl	7b6c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    6eac:	b170      	cbz	r0, 6ecc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    6eae:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    6eb0:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    6eb4:	4630      	mov	r0, r6
    6eb6:	f008 f8e8 	bl	f08a <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    6eba:	4628      	mov	r0, r5
    6ebc:	f7ff fde0 	bl	6a80 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    6ec0:	4603      	mov	r3, r0
    6ec2:	b158      	cbz	r0, 6edc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    6ec4:	4618      	mov	r0, r3
    6ec6:	b003      	add	sp, #12
    6ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    6ecc:	49bc      	ldr	r1, [pc, #752]	; (71c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    6ece:	68a8      	ldr	r0, [r5, #8]
    6ed0:	f008 fcf9 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    6ed4:	2301      	movs	r3, #1
    6ed6:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    6eda:	e7f3      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    6edc:	4bb9      	ldr	r3, [pc, #740]	; (71c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    6ede:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    6ee0:	2400      	movs	r4, #0
    6ee2:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    6ee4:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    6ee6:	4bb8      	ldr	r3, [pc, #736]	; (71c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    6ee8:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    6eea:	4630      	mov	r0, r6
    6eec:	f008 f8cf 	bl	f08e <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    6ef0:	4bb6      	ldr	r3, [pc, #728]	; (71cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    6ef2:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    6ef4:	4630      	mov	r0, r6
    6ef6:	f7ff f9bd 	bl	6274 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    6efa:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    6efc:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    6efe:	4bb4      	ldr	r3, [pc, #720]	; (71d0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    6f00:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    6f02:	462b      	mov	r3, r5
    6f04:	f853 1b8c 	ldr.w	r1, [r3], #140
    6f08:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    6f0a:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    6f0c:	f000 fb90 	bl	7630 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    6f10:	4603      	mov	r3, r0
    6f12:	2800      	cmp	r0, #0
    6f14:	d1d6      	bne.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    6f16:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    6f18:	6833      	ldr	r3, [r6, #0]
    6f1a:	68df      	ldr	r7, [r3, #12]
    6f1c:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6f1e:	4620      	mov	r0, r4
    6f20:	f006 fd98 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f24:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f28:	4640      	mov	r0, r8
    6f2a:	f006 fd99 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f2e:	2808      	cmp	r0, #8
    6f30:	d921      	bls.n	6f76 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    6f32:	f108 0008 	add.w	r0, r8, #8
    6f36:	f006 fd93 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f3a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f3c:	b1e8      	cbz	r0, 6f7a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    6f3e:	4620      	mov	r0, r4
    6f40:	f006 fd82 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f44:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6f46:	6820      	ldr	r0, [r4, #0]
    6f48:	f006 fd7d 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6f4c:	b1b8      	cbz	r0, 6f7e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6f4e:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6f50:	4620      	mov	r0, r4
    6f52:	f006 fd79 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f56:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6f58:	4620      	mov	r0, r4
    6f5a:	f006 fd7b 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f5e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f62:	4640      	mov	r0, r8
    6f64:	f006 fd7c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f68:	2806      	cmp	r0, #6
    6f6a:	d90f      	bls.n	6f8c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    6f6c:	f108 0006 	add.w	r0, r8, #6
    6f70:	f006 fd76 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6f74:	e00b      	b.n	6f8e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    6f76:	2000      	movs	r0, #0
    6f78:	e7df      	b.n	6f3a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f7a:	2400      	movs	r4, #0
    6f7c:	e7e3      	b.n	6f46 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    6f7e:	4b95      	ldr	r3, [pc, #596]	; (71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    6f80:	4a95      	ldr	r2, [pc, #596]	; (71d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    6f82:	f44f 7183 	mov.w	r1, #262	; 0x106
    6f86:	4895      	ldr	r0, [pc, #596]	; (71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    6f88:	f005 fb0e 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f8c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6f8e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f90:	b178      	cbz	r0, 6fb2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    6f92:	4620      	mov	r0, r4
    6f94:	f006 fd58 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f98:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6f9a:	6820      	ldr	r0, [r4, #0]
    6f9c:	f006 fd53 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    6fa0:	0081      	lsls	r1, r0, #2
    6fa2:	4630      	mov	r0, r6
    6fa4:	47b8      	blx	r7
    6fa6:	4604      	mov	r4, r0
  input_tensors_ =
    6fa8:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    6fac:	b118      	cbz	r0, 6fb6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    6fae:	2600      	movs	r6, #0
    6fb0:	e09c      	b.n	70ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fb2:	2400      	movs	r4, #0
    6fb4:	e7f1      	b.n	6f9a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    6fb6:	68ae      	ldr	r6, [r5, #8]
    6fb8:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6fba:	4628      	mov	r0, r5
    6fbc:	f006 fd4a 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6fc0:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6fc2:	4638      	mov	r0, r7
    6fc4:	f006 fd4c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fc8:	2808      	cmp	r0, #8
    6fca:	d91f      	bls.n	700c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    6fcc:	f107 0008 	add.w	r0, r7, #8
    6fd0:	f006 fd46 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6fd4:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fd6:	b1d8      	cbz	r0, 7010 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    6fd8:	4628      	mov	r0, r5
    6fda:	f006 fd35 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6fde:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6fe0:	6828      	ldr	r0, [r5, #0]
    6fe2:	f006 fd30 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6fe6:	b1a8      	cbz	r0, 7014 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6fe8:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6fea:	4628      	mov	r0, r5
    6fec:	f006 fd2c 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ff0:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6ff2:	4628      	mov	r0, r5
    6ff4:	f006 fd2e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ff8:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ffa:	4638      	mov	r0, r7
    6ffc:	f006 fd30 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7000:	2806      	cmp	r0, #6
    7002:	d90e      	bls.n	7022 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    7004:	1db8      	adds	r0, r7, #6
    7006:	f006 fd2b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    700a:	e00b      	b.n	7024 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    700c:	2000      	movs	r0, #0
    700e:	e7e1      	b.n	6fd4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7010:	4625      	mov	r5, r4
    7012:	e7e5      	b.n	6fe0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    7014:	4b6f      	ldr	r3, [pc, #444]	; (71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7016:	4a70      	ldr	r2, [pc, #448]	; (71d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7018:	f44f 7183 	mov.w	r1, #262	; 0x106
    701c:	486f      	ldr	r0, [pc, #444]	; (71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    701e:	f005 fac3 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7022:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7024:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7026:	b118      	cbz	r0, 7030 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    7028:	4628      	mov	r0, r5
    702a:	f006 fd0d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    702e:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7030:	6820      	ldr	r0, [r4, #0]
    7032:	f006 fd08 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7036:	0082      	lsls	r2, r0, #2
    7038:	4969      	ldr	r1, [pc, #420]	; (71e0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    703a:	4630      	mov	r0, r6
    703c:	f008 fc43 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7040:	2301      	movs	r3, #1
    7042:	e73f      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7044:	2000      	movs	r0, #0
    7046:	e05f      	b.n	7108 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7048:	2400      	movs	r4, #0
    704a:	e064      	b.n	7116 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    704c:	4b61      	ldr	r3, [pc, #388]	; (71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    704e:	4a62      	ldr	r2, [pc, #392]	; (71d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7050:	f44f 7183 	mov.w	r1, #262	; 0x106
    7054:	4861      	ldr	r0, [pc, #388]	; (71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7056:	f005 faa7 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    705a:	2000      	movs	r0, #0
    705c:	e071      	b.n	7142 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    705e:	2400      	movs	r4, #0
    7060:	e076      	b.n	7150 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7062:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7064:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7066:	2800      	cmp	r0, #0
    7068:	f000 808f 	beq.w	718a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    706c:	4620      	mov	r0, r4
    706e:	f006 fceb 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7072:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7074:	6820      	ldr	r0, [r4, #0]
    7076:	f006 fce6 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    707a:	2800      	cmp	r0, #0
    707c:	f000 8087 	beq.w	718e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7080:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7082:	4620      	mov	r0, r4
    7084:	f006 fce0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7088:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    708a:	4620      	mov	r0, r4
    708c:	f006 fce2 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7090:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7094:	4658      	mov	r0, fp
    7096:	f006 fce3 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    709a:	2806      	cmp	r0, #6
    709c:	d97e      	bls.n	719c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    709e:	f10b 0006 	add.w	r0, fp, #6
    70a2:	f006 fcdd 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    70a6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70a8:	2800      	cmp	r0, #0
    70aa:	d079      	beq.n	71a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    70ac:	4620      	mov	r0, r4
    70ae:	f006 fccb 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    70b2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    70b4:	6820      	ldr	r0, [r4, #0]
    70b6:	f006 fcc6 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    70ba:	4286      	cmp	r6, r0
    70bc:	d272      	bcs.n	71a4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    70be:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    70c0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    70c4:	f006 fcc5 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    70c8:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    70ca:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    70ce:	2200      	movs	r2, #0
    70d0:	9200      	str	r2, [sp, #0]
    70d2:	4652      	mov	r2, sl
    70d4:	4639      	mov	r1, r7
    70d6:	4640      	mov	r0, r8
    70d8:	47c8      	blx	r9
    70da:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    70de:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    70e2:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    70e6:	2b00      	cmp	r3, #0
    70e8:	d063      	beq.n	71b2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    70ea:	3601      	adds	r6, #1
    70ec:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    70ee:	4620      	mov	r0, r4
    70f0:	f006 fcb0 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    70f4:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    70f6:	4638      	mov	r0, r7
    70f8:	f006 fcb2 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70fc:	2808      	cmp	r0, #8
    70fe:	d9a1      	bls.n	7044 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    7100:	f107 0008 	add.w	r0, r7, #8
    7104:	f006 fcac 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7108:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    710a:	2800      	cmp	r0, #0
    710c:	d09c      	beq.n	7048 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    710e:	4620      	mov	r0, r4
    7110:	f006 fc9a 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7114:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7116:	6820      	ldr	r0, [r4, #0]
    7118:	f006 fc95 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    711c:	2800      	cmp	r0, #0
    711e:	d095      	beq.n	704c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7120:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7122:	4620      	mov	r0, r4
    7124:	f006 fc90 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7128:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    712a:	4620      	mov	r0, r4
    712c:	f006 fc92 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7130:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7132:	4638      	mov	r0, r7
    7134:	f006 fc94 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7138:	2806      	cmp	r0, #6
    713a:	d98e      	bls.n	705a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    713c:	1db8      	adds	r0, r7, #6
    713e:	f006 fc8f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7142:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7144:	2800      	cmp	r0, #0
    7146:	d08a      	beq.n	705e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    7148:	4620      	mov	r0, r4
    714a:	f006 fc7d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    714e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7150:	6820      	ldr	r0, [r4, #0]
    7152:	f006 fc78 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7156:	4286      	cmp	r6, r0
    7158:	d248      	bcs.n	71ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    715a:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    715e:	f8d8 3000 	ldr.w	r3, [r8]
    7162:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7166:	682f      	ldr	r7, [r5, #0]
    7168:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    716c:	4638      	mov	r0, r7
    716e:	f006 fc71 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7172:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7174:	4620      	mov	r0, r4
    7176:	f006 fc73 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    717a:	2808      	cmp	r0, #8
    717c:	f67f af71 	bls.w	7062 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    7180:	f104 0008 	add.w	r0, r4, #8
    7184:	f006 fc6c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7188:	e76c      	b.n	7064 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    718a:	2400      	movs	r4, #0
    718c:	e772      	b.n	7074 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    718e:	4b11      	ldr	r3, [pc, #68]	; (71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7190:	4a11      	ldr	r2, [pc, #68]	; (71d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7192:	f44f 7183 	mov.w	r1, #262	; 0x106
    7196:	4811      	ldr	r0, [pc, #68]	; (71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7198:	f005 fa06 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    719c:	2000      	movs	r0, #0
    719e:	e782      	b.n	70a6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    71a0:	2400      	movs	r4, #0
    71a2:	e787      	b.n	70b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    71a4:	4b0b      	ldr	r3, [pc, #44]	; (71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    71a6:	4a0f      	ldr	r2, [pc, #60]	; (71e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    71a8:	f44f 7183 	mov.w	r1, #262	; 0x106
    71ac:	480b      	ldr	r0, [pc, #44]	; (71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    71ae:	f005 f9fb 	bl	c5a8 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    71b2:	4632      	mov	r2, r6
    71b4:	490c      	ldr	r1, [pc, #48]	; (71e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    71b6:	68a8      	ldr	r0, [r5, #8]
    71b8:	f008 fb85 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    71bc:	2301      	movs	r3, #1
    71be:	e681      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    71c0:	00056588 	.word	0x00056588
    71c4:	0000f189 	.word	0x0000f189
    71c8:	0000f1d9 	.word	0x0000f1d9
    71cc:	0000f1e3 	.word	0x0000f1e3
    71d0:	0000f197 	.word	0x0000f197
    71d4:	00055470 	.word	0x00055470
    71d8:	000555c0 	.word	0x000555c0
    71dc:	0005553c 	.word	0x0005553c
    71e0:	000565ac 	.word	0x000565ac
    71e4:	0005547c 	.word	0x0005547c
    71e8:	000565f8 	.word	0x000565f8
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    71ec:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    71ee:	6833      	ldr	r3, [r6, #0]
    71f0:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    71f2:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    71f4:	4620      	mov	r0, r4
    71f6:	f006 fc2d 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    71fa:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    71fe:	4640      	mov	r0, r8
    7200:	f006 fc2e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7204:	2808      	cmp	r0, #8
    7206:	d904      	bls.n	7212 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    7208:	f108 0008 	add.w	r0, r8, #8
    720c:	f006 fc28 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7210:	e000      	b.n	7214 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    7212:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7214:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7216:	b360      	cbz	r0, 7272 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    7218:	4620      	mov	r0, r4
    721a:	f006 fc15 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    721e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7220:	6820      	ldr	r0, [r4, #0]
    7222:	f006 fc10 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7226:	b330      	cbz	r0, 7276 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7228:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    722a:	4620      	mov	r0, r4
    722c:	f006 fc0c 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7230:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7232:	4620      	mov	r0, r4
    7234:	f006 fc0e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7238:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    723c:	4640      	mov	r0, r8
    723e:	f006 fc0f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7242:	2808      	cmp	r0, #8
    7244:	d91e      	bls.n	7284 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    7246:	f108 0008 	add.w	r0, r8, #8
    724a:	f006 fc09 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    724e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7250:	b1d0      	cbz	r0, 7288 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    7252:	4620      	mov	r0, r4
    7254:	f006 fbf8 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7258:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    725a:	6820      	ldr	r0, [r4, #0]
    725c:	f006 fbf3 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7260:	0081      	lsls	r1, r0, #2
    7262:	4630      	mov	r0, r6
    7264:	47b8      	blx	r7
    7266:	4604      	mov	r4, r0
  output_tensors_ =
    7268:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    726c:	b170      	cbz	r0, 728c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    726e:	2600      	movs	r6, #0
    7270:	e0c6      	b.n	7400 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7272:	2400      	movs	r4, #0
    7274:	e7d4      	b.n	7220 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    7276:	4b8f      	ldr	r3, [pc, #572]	; (74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7278:	4a8f      	ldr	r2, [pc, #572]	; (74b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    727a:	f44f 7183 	mov.w	r1, #262	; 0x106
    727e:	488f      	ldr	r0, [pc, #572]	; (74bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7280:	f005 f992 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7284:	2000      	movs	r0, #0
    7286:	e7e2      	b.n	724e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7288:	2400      	movs	r4, #0
    728a:	e7e6      	b.n	725a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    728c:	68ae      	ldr	r6, [r5, #8]
    728e:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7290:	4628      	mov	r0, r5
    7292:	f006 fbdf 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7296:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7298:	4638      	mov	r0, r7
    729a:	f006 fbe1 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    729e:	2808      	cmp	r0, #8
    72a0:	d920      	bls.n	72e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    72a2:	f107 0008 	add.w	r0, r7, #8
    72a6:	f006 fbdb 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    72aa:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72ac:	b1e0      	cbz	r0, 72e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    72ae:	4628      	mov	r0, r5
    72b0:	f006 fbca 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72b4:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72b6:	6828      	ldr	r0, [r5, #0]
    72b8:	f006 fbc5 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    72bc:	b1b0      	cbz	r0, 72ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    72be:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    72c0:	4628      	mov	r0, r5
    72c2:	f006 fbc1 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72c6:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    72c8:	4628      	mov	r0, r5
    72ca:	f006 fbc3 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    72ce:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    72d0:	4638      	mov	r0, r7
    72d2:	f006 fbc5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72d6:	2808      	cmp	r0, #8
    72d8:	d90f      	bls.n	72fa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    72da:	f107 0008 	add.w	r0, r7, #8
    72de:	f006 fbbf 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    72e2:	e00b      	b.n	72fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    72e4:	2000      	movs	r0, #0
    72e6:	e7e0      	b.n	72aa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72e8:	4625      	mov	r5, r4
    72ea:	e7e4      	b.n	72b6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    72ec:	4b71      	ldr	r3, [pc, #452]	; (74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    72ee:	4a72      	ldr	r2, [pc, #456]	; (74b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    72f0:	f44f 7183 	mov.w	r1, #262	; 0x106
    72f4:	4871      	ldr	r0, [pc, #452]	; (74bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    72f6:	f005 f957 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72fa:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    72fc:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72fe:	b118      	cbz	r0, 7308 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    7300:	4628      	mov	r0, r5
    7302:	f006 fba1 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7306:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7308:	6820      	ldr	r0, [r4, #0]
    730a:	f006 fb9c 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    730e:	0082      	lsls	r2, r0, #2
    7310:	496b      	ldr	r1, [pc, #428]	; (74c0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    7312:	4630      	mov	r0, r6
    7314:	f008 fad7 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7318:	2301      	movs	r3, #1
    731a:	e5d3      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    731c:	2000      	movs	r0, #0
    731e:	e07d      	b.n	741c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7320:	2400      	movs	r4, #0
    7322:	e083      	b.n	742c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    7324:	4b63      	ldr	r3, [pc, #396]	; (74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7326:	4a64      	ldr	r2, [pc, #400]	; (74b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7328:	f44f 7183 	mov.w	r1, #262	; 0x106
    732c:	4863      	ldr	r0, [pc, #396]	; (74bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    732e:	f005 f93b 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7332:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7334:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7336:	2800      	cmp	r0, #0
    7338:	f000 8092 	beq.w	7460 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    733c:	4620      	mov	r0, r4
    733e:	f006 fb83 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7342:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7344:	6820      	ldr	r0, [r4, #0]
    7346:	f006 fb7e 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    734a:	4286      	cmp	r6, r0
    734c:	f080 80a7 	bcs.w	749e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7350:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    7354:	f8d8 3000 	ldr.w	r3, [r8]
    7358:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    735c:	682f      	ldr	r7, [r5, #0]
    735e:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7362:	4638      	mov	r0, r7
    7364:	f006 fb76 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7368:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    736a:	4620      	mov	r0, r4
    736c:	f006 fb78 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7370:	2808      	cmp	r0, #8
    7372:	d977      	bls.n	7464 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    7374:	f104 0008 	add.w	r0, r4, #8
    7378:	f006 fb72 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    737c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    737e:	2800      	cmp	r0, #0
    7380:	d072      	beq.n	7468 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    7382:	4620      	mov	r0, r4
    7384:	f006 fb60 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7388:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    738a:	6820      	ldr	r0, [r4, #0]
    738c:	f006 fb5b 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7390:	2800      	cmp	r0, #0
    7392:	d06b      	beq.n	746c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7394:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7396:	4620      	mov	r0, r4
    7398:	f006 fb56 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    739c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    739e:	4620      	mov	r0, r4
    73a0:	f006 fb58 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73a4:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73a8:	4658      	mov	r0, fp
    73aa:	f006 fb59 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73ae:	2808      	cmp	r0, #8
    73b0:	d963      	bls.n	747a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    73b2:	f10b 0008 	add.w	r0, fp, #8
    73b6:	f006 fb53 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    73ba:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73bc:	2800      	cmp	r0, #0
    73be:	d05e      	beq.n	747e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    73c0:	4620      	mov	r0, r4
    73c2:	f006 fb41 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73c6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    73c8:	6820      	ldr	r0, [r4, #0]
    73ca:	f006 fb3c 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    73ce:	4286      	cmp	r6, r0
    73d0:	d257      	bcs.n	7482 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    73d2:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    73d4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    73d8:	f006 fb3b 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    73dc:	4603      	mov	r3, r0
    73de:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    73e2:	2200      	movs	r2, #0
    73e4:	9200      	str	r2, [sp, #0]
    73e6:	4652      	mov	r2, sl
    73e8:	4639      	mov	r1, r7
    73ea:	4640      	mov	r0, r8
    73ec:	47c8      	blx	r9
    73ee:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    73f2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    73f6:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    73fa:	2b00      	cmp	r3, #0
    73fc:	d048      	beq.n	7490 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    73fe:	3601      	adds	r6, #1
    7400:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7402:	4620      	mov	r0, r4
    7404:	f006 fb26 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7408:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    740a:	4638      	mov	r0, r7
    740c:	f006 fb28 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7410:	2808      	cmp	r0, #8
    7412:	d983      	bls.n	731c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    7414:	f107 0008 	add.w	r0, r7, #8
    7418:	f006 fb22 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    741c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    741e:	2800      	cmp	r0, #0
    7420:	f43f af7e 	beq.w	7320 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    7424:	4620      	mov	r0, r4
    7426:	f006 fb0f 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    742a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    742c:	6820      	ldr	r0, [r4, #0]
    742e:	f006 fb0a 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7432:	2800      	cmp	r0, #0
    7434:	f43f af76 	beq.w	7324 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7438:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    743a:	4620      	mov	r0, r4
    743c:	f006 fb04 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7440:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7442:	4620      	mov	r0, r4
    7444:	f006 fb06 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7448:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    744a:	4638      	mov	r0, r7
    744c:	f006 fb08 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7450:	2808      	cmp	r0, #8
    7452:	f67f af6e 	bls.w	7332 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    7456:	f107 0008 	add.w	r0, r7, #8
    745a:	f006 fb01 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    745e:	e769      	b.n	7334 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7460:	2400      	movs	r4, #0
    7462:	e76f      	b.n	7344 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7464:	2000      	movs	r0, #0
    7466:	e789      	b.n	737c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7468:	2400      	movs	r4, #0
    746a:	e78e      	b.n	738a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    746c:	4b11      	ldr	r3, [pc, #68]	; (74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    746e:	4a12      	ldr	r2, [pc, #72]	; (74b8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7470:	f44f 7183 	mov.w	r1, #262	; 0x106
    7474:	4811      	ldr	r0, [pc, #68]	; (74bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7476:	f005 f897 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    747a:	2000      	movs	r0, #0
    747c:	e79d      	b.n	73ba <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    747e:	2400      	movs	r4, #0
    7480:	e7a2      	b.n	73c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    7482:	4b0c      	ldr	r3, [pc, #48]	; (74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7484:	4a0f      	ldr	r2, [pc, #60]	; (74c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    7486:	f44f 7183 	mov.w	r1, #262	; 0x106
    748a:	480c      	ldr	r0, [pc, #48]	; (74bc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    748c:	f005 f88c 	bl	c5a8 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7490:	4632      	mov	r2, r6
    7492:	490d      	ldr	r1, [pc, #52]	; (74c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    7494:	68a8      	ldr	r0, [r5, #8]
    7496:	f008 fa16 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    749a:	2301      	movs	r3, #1
    749c:	e512      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    749e:	4628      	mov	r0, r5
    74a0:	f007 fef8 	bl	f294 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    74a4:	4603      	mov	r3, r0
    74a6:	2800      	cmp	r0, #0
    74a8:	f47f ad0c 	bne.w	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    74ac:	2201      	movs	r2, #1
    74ae:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    74b2:	e507      	b.n	6ec4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    74b4:	00055470 	.word	0x00055470
    74b8:	000555c0 	.word	0x000555c0
    74bc:	0005553c 	.word	0x0005553c
    74c0:	00056620 	.word	0x00056620
    74c4:	0005547c 	.word	0x0005547c
    74c8:	0005666c 	.word	0x0005666c

000074cc <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    74cc:	b510      	push	{r4, lr}
    74ce:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    74d0:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    74d4:	b95b      	cbnz	r3, 74ee <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    74d6:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    74da:	b913      	cbnz	r3, 74e2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    74dc:	f7ff fcde 	bl	6e9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    74e0:	b920      	cbnz	r0, 74ec <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    74e2:	2100      	movs	r1, #0
    74e4:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    74e8:	f7fe ff04 	bl	62f4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    74ec:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    74ee:	4903      	ldr	r1, [pc, #12]	; (74fc <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    74f0:	6880      	ldr	r0, [r0, #8]
    74f2:	f008 f9e8 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    74f6:	2001      	movs	r0, #1
    74f8:	e7f8      	b.n	74ec <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    74fa:	bf00      	nop
    74fc:	00056694 	.word	0x00056694

00007500 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    7500:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    7502:	4c05      	ldr	r4, [pc, #20]	; (7518 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    7504:	6004      	str	r4, [r0, #0]
    7506:	6041      	str	r1, [r0, #4]
    7508:	60c2      	str	r2, [r0, #12]
    750a:	2200      	movs	r2, #0
    750c:	7402      	strb	r2, [r0, #16]
    750e:	6142      	str	r2, [r0, #20]
    7510:	6182      	str	r2, [r0, #24]
    7512:	bc10      	pop	{r4}
    7514:	4770      	bx	lr
    7516:	bf00      	nop
    7518:	00056de0 	.word	0x00056de0

0000751c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    751e:	4605      	mov	r5, r0
    7520:	460f      	mov	r7, r1
    7522:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    7524:	f007 ffb3 	bl	f48e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7528:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    752a:	4613      	mov	r3, r2
    752c:	e000      	b.n	7530 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    752e:	3201      	adds	r2, #1
    7530:	696c      	ldr	r4, [r5, #20]
    7532:	4294      	cmp	r4, r2
    7534:	d907      	bls.n	7546 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    7536:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    753a:	6864      	ldr	r4, [r4, #4]
    753c:	f1b4 3fff 	cmp.w	r4, #4294967295
    7540:	d1f5      	bne.n	752e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    7542:	3301      	adds	r3, #1
    7544:	e7f3      	b.n	752e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    7546:	2b0b      	cmp	r3, #11
    7548:	d80d      	bhi.n	7566 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    754a:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    754e:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7552:	f04f 32ff 	mov.w	r2, #4294967295
    7556:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    7558:	696b      	ldr	r3, [r5, #20]
    755a:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    755c:	696b      	ldr	r3, [r5, #20]
    755e:	3301      	adds	r3, #1
    7560:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7562:	2000      	movs	r0, #0
}
    7564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    7566:	220c      	movs	r2, #12
    7568:	4902      	ldr	r1, [pc, #8]	; (7574 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    756a:	68e8      	ldr	r0, [r5, #12]
    756c:	f008 f9ab 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7570:	2001      	movs	r0, #1
    7572:	e7f7      	b.n	7564 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7574:	000566c4 	.word	0x000566c4

00007578 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    7578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    757c:	b122      	cbz	r2, 7588 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    757e:	4607      	mov	r7, r0
    7580:	460e      	mov	r6, r1
    7582:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7584:	2500      	movs	r5, #0
    7586:	e029      	b.n	75dc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7588:	f008 fd4f 	bl	1002a <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    758c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    758e:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7590:	b390      	cbz	r0, 75f8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    7592:	4620      	mov	r0, r4
    7594:	f006 fa58 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7598:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    759a:	6820      	ldr	r0, [r4, #0]
    759c:	f006 fa53 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    75a0:	4285      	cmp	r5, r0
    75a2:	d23a      	bcs.n	761a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    75a4:	6820      	ldr	r0, [r4, #0]
    75a6:	f006 fa4e 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    75aa:	4285      	cmp	r5, r0
    75ac:	d226      	bcs.n	75fc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    75ae:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    75b0:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    75b4:	4620      	mov	r0, r4
    75b6:	f006 fa47 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    75ba:	1820      	adds	r0, r4, r0
    75bc:	d025      	beq.n	760a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    75be:	f007 fd37 	bl	f030 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    75c2:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    75c4:	681a      	ldr	r2, [r3, #0]
    75c6:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    75c8:	2204      	movs	r2, #4
    75ca:	212c      	movs	r1, #44	; 0x2c
    75cc:	fb01 f100 	mul.w	r1, r1, r0
    75d0:	4618      	mov	r0, r3
    75d2:	47a0      	blx	r4
    if (output == nullptr) {
    75d4:	b1d8      	cbz	r0, 760e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    75d6:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    75da:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    75dc:	4630      	mov	r0, r6
    75de:	f006 fa39 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    75e2:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    75e4:	4620      	mov	r0, r4
    75e6:	f006 fa3b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75ea:	2808      	cmp	r0, #8
    75ec:	d9ce      	bls.n	758c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    75ee:	f104 0008 	add.w	r0, r4, #8
    75f2:	f006 fa35 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    75f6:	e7ca      	b.n	758e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75f8:	2400      	movs	r4, #0
    75fa:	e7ce      	b.n	759a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    75fc:	4b08      	ldr	r3, [pc, #32]	; (7620 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    75fe:	4a09      	ldr	r2, [pc, #36]	; (7624 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    7600:	f44f 7183 	mov.w	r1, #262	; 0x106
    7604:	4808      	ldr	r0, [pc, #32]	; (7628 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    7606:	f004 ffcf 	bl	c5a8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    760a:	f008 fd0e 	bl	1002a <abort>
      TF_LITE_REPORT_ERROR(
    760e:	4907      	ldr	r1, [pc, #28]	; (762c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    7610:	68f8      	ldr	r0, [r7, #12]
    7612:	f008 f958 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7616:	2001      	movs	r0, #1
    7618:	e000      	b.n	761c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    761a:	2000      	movs	r0, #0
}
    761c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7620:	00055470 	.word	0x00055470
    7624:	000555c0 	.word	0x000555c0
    7628:	0005553c 	.word	0x0005553c
    762c:	000566fc 	.word	0x000566fc

00007630 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    7630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7634:	b083      	sub	sp, #12
    7636:	4605      	mov	r5, r0
    7638:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    763a:	7c03      	ldrb	r3, [r0, #16]
    763c:	b11b      	cbz	r3, 7646 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    763e:	460f      	mov	r7, r1
    7640:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7642:	2600      	movs	r6, #0
    7644:	e043      	b.n	76ce <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7646:	4930      	ldr	r1, [pc, #192]	; (7708 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    7648:	68c0      	ldr	r0, [r0, #12]
    764a:	f008 f93c 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    764e:	2301      	movs	r3, #1
    7650:	e055      	b.n	76fe <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7652:	f104 0008 	add.w	r0, r4, #8
    7656:	f006 fa03 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    765a:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    765c:	2800      	cmp	r0, #0
    765e:	d041      	beq.n	76e4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7660:	4620      	mov	r0, r4
    7662:	f006 f9f1 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7666:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7668:	6820      	ldr	r0, [r4, #0]
    766a:	f006 f9ec 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    766e:	4286      	cmp	r6, r0
    7670:	d243      	bcs.n	76fa <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7672:	6820      	ldr	r0, [r4, #0]
    7674:	f006 f9e7 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7678:	4286      	cmp	r6, r0
    767a:	d235      	bcs.n	76e8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    767c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    767e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7682:	4620      	mov	r0, r4
    7684:	f006 f9e0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    7688:	1824      	adds	r4, r4, r0
    768a:	d034      	beq.n	76f6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    768c:	682b      	ldr	r3, [r5, #0]
    768e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7690:	696a      	ldr	r2, [r5, #20]
    7692:	4641      	mov	r1, r8
    7694:	4628      	mov	r0, r5
    7696:	4798      	blx	r3
    7698:	4603      	mov	r3, r0
    769a:	bb80      	cbnz	r0, 76fe <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    769c:	682b      	ldr	r3, [r5, #0]
    769e:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    76a2:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    76a6:	9600      	str	r6, [sp, #0]
    76a8:	f8d8 3000 	ldr.w	r3, [r8]
    76ac:	f8da 2004 	ldr.w	r2, [sl, #4]
    76b0:	4639      	mov	r1, r7
    76b2:	4628      	mov	r0, r5
    76b4:	47d8      	blx	fp
    76b6:	4603      	mov	r3, r0
    76b8:	bb08      	cbnz	r0, 76fe <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    76ba:	682b      	ldr	r3, [r5, #0]
    76bc:	6a1b      	ldr	r3, [r3, #32]
    76be:	f8da 2004 	ldr.w	r2, [sl, #4]
    76c2:	4621      	mov	r1, r4
    76c4:	4628      	mov	r0, r5
    76c6:	4798      	blx	r3
    76c8:	4603      	mov	r3, r0
    76ca:	b9c0      	cbnz	r0, 76fe <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    76cc:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    76ce:	4638      	mov	r0, r7
    76d0:	f006 f9c0 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76d4:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76d6:	4620      	mov	r0, r4
    76d8:	f006 f9c2 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76dc:	2808      	cmp	r0, #8
    76de:	d8b8      	bhi.n	7652 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    76e0:	2000      	movs	r0, #0
    76e2:	e7ba      	b.n	765a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76e4:	2400      	movs	r4, #0
    76e6:	e7bf      	b.n	7668 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    76e8:	4b08      	ldr	r3, [pc, #32]	; (770c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    76ea:	4a09      	ldr	r2, [pc, #36]	; (7710 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    76ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    76f0:	4808      	ldr	r0, [pc, #32]	; (7714 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    76f2:	f004 ff59 	bl	c5a8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    76f6:	f008 fc98 	bl	1002a <abort>
  model_is_allocating_ = false;
    76fa:	2300      	movs	r3, #0
    76fc:	742b      	strb	r3, [r5, #16]
}
    76fe:	4618      	mov	r0, r3
    7700:	b003      	add	sp, #12
    7702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7706:	bf00      	nop
    7708:	00056734 	.word	0x00056734
    770c:	00055470 	.word	0x00055470
    7710:	000555c0 	.word	0x000555c0
    7714:	0005553c 	.word	0x0005553c

00007718 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    7718:	b570      	push	{r4, r5, r6, lr}
    771a:	4606      	mov	r6, r0
    771c:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    771e:	f006 f999 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7722:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7724:	4620      	mov	r0, r4
    7726:	f006 f99b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    772a:	2808      	cmp	r0, #8
    772c:	d923      	bls.n	7776 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    772e:	f104 0008 	add.w	r0, r4, #8
    7732:	f006 f995 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7736:	b300      	cbz	r0, 777a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    7738:	4430      	add	r0, r6
    773a:	f006 f985 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    773e:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7740:	6828      	ldr	r0, [r5, #0]
    7742:	f006 f980 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7746:	42b0      	cmp	r0, r6
    7748:	d919      	bls.n	777e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    774a:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    774c:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7750:	4620      	mov	r0, r4
    7752:	f006 f979 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7756:	1824      	adds	r4, r4, r0
    7758:	d025      	beq.n	77a6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    775a:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    775c:	4620      	mov	r0, r4
    775e:	f006 f979 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7762:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7764:	4620      	mov	r0, r4
    7766:	f006 f97b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    776a:	2804      	cmp	r0, #4
    776c:	d90e      	bls.n	778c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    776e:	1d20      	adds	r0, r4, #4
    7770:	f006 f976 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7774:	e00b      	b.n	778e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7776:	2000      	movs	r0, #0
    7778:	e7dd      	b.n	7736 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    777a:	2600      	movs	r6, #0
    777c:	e7e0      	b.n	7740 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    777e:	4b0d      	ldr	r3, [pc, #52]	; (77b4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7780:	4a0d      	ldr	r2, [pc, #52]	; (77b8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7782:	f44f 7183 	mov.w	r1, #262	; 0x106
    7786:	480d      	ldr	r0, [pc, #52]	; (77bc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7788:	f004 ff0e 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    778c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    778e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7790:	b158      	cbz	r0, 77aa <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7792:	4628      	mov	r0, r5
    7794:	f006 f958 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7798:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    779a:	b124      	cbz	r4, 77a6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    779c:	6820      	ldr	r0, [r4, #0]
    779e:	f006 f952 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    77a2:	b120      	cbz	r0, 77ae <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    77a4:	3404      	adds	r4, #4
}
    77a6:	4620      	mov	r0, r4
    77a8:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77aa:	2400      	movs	r4, #0
    77ac:	e7f5      	b.n	779a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    77ae:	2400      	movs	r4, #0
  return out_buffer;
    77b0:	e7f9      	b.n	77a6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    77b2:	bf00      	nop
    77b4:	00055470 	.word	0x00055470
    77b8:	00056780 	.word	0x00056780
    77bc:	0005553c 	.word	0x0005553c

000077c0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    77c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    77c4:	b082      	sub	sp, #8
    77c6:	4606      	mov	r6, r0
    77c8:	460f      	mov	r7, r1
    77ca:	4690      	mov	r8, r2
    77cc:	461d      	mov	r5, r3
    77ce:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    77d2:	4608      	mov	r0, r1
    77d4:	f006 f93e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    77d8:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    77da:	4620      	mov	r0, r4
    77dc:	f006 f940 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77e0:	2808      	cmp	r0, #8
    77e2:	d93e      	bls.n	7862 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    77e4:	f104 0008 	add.w	r0, r4, #8
    77e8:	f006 f93a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    77ec:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77ee:	2800      	cmp	r0, #0
    77f0:	d039      	beq.n	7866 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    77f2:	4620      	mov	r0, r4
    77f4:	f006 f928 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77f8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    77fa:	6820      	ldr	r0, [r4, #0]
    77fc:	f006 f923 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7800:	4581      	cmp	r9, r0
    7802:	d232      	bcs.n	786a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7804:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7806:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    780a:	4620      	mov	r0, r4
    780c:	f006 f91c 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7810:	42c4      	cmn	r4, r0
    7812:	d031      	beq.n	7878 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7814:	6833      	ldr	r3, [r6, #0]
    7816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7818:	4630      	mov	r0, r6
    781a:	4798      	blx	r3
    781c:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    781e:	6833      	ldr	r3, [r6, #0]
    7820:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7824:	2300      	movs	r3, #0
    7826:	9301      	str	r3, [sp, #4]
    7828:	f8cd 9000 	str.w	r9, [sp]
    782c:	462b      	mov	r3, r5
    782e:	4602      	mov	r2, r0
    7830:	4639      	mov	r1, r7
    7832:	4630      	mov	r0, r6
    7834:	47d0      	blx	sl
    7836:	bb08      	cbnz	r0, 787c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7838:	f1b8 0f00 	cmp.w	r8, #0
    783c:	d00d      	beq.n	785a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    783e:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7842:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7846:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    784a:	00ad      	lsls	r5, r5, #2
    784c:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    784e:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7850:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7854:	441d      	add	r5, r3
    7856:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7858:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    785a:	4620      	mov	r0, r4
    785c:	b002      	add	sp, #8
    785e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7862:	2000      	movs	r0, #0
    7864:	e7c2      	b.n	77ec <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7866:	2400      	movs	r4, #0
    7868:	e7c7      	b.n	77fa <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    786a:	4b07      	ldr	r3, [pc, #28]	; (7888 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    786c:	4a07      	ldr	r2, [pc, #28]	; (788c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    786e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7872:	4807      	ldr	r0, [pc, #28]	; (7890 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7874:	f004 fe98 	bl	c5a8 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7878:	f008 fbd7 	bl	1002a <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    787c:	4905      	ldr	r1, [pc, #20]	; (7894 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    787e:	68f0      	ldr	r0, [r6, #12]
    7880:	f008 f821 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7884:	2400      	movs	r4, #0
    7886:	e7e8      	b.n	785a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7888:	00055470 	.word	0x00055470
    788c:	000555c0 	.word	0x000555c0
    7890:	0005553c 	.word	0x0005553c
    7894:	00056874 	.word	0x00056874

00007898 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    789c:	b082      	sub	sp, #8
    789e:	4680      	mov	r8, r0
    78a0:	460e      	mov	r6, r1
    78a2:	4617      	mov	r7, r2
    78a4:	461d      	mov	r5, r3
    78a6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    78aa:	4608      	mov	r0, r1
    78ac:	f006 f8d2 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    78b0:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    78b2:	4620      	mov	r0, r4
    78b4:	f006 f8d4 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78b8:	2808      	cmp	r0, #8
    78ba:	d93e      	bls.n	793a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    78bc:	f104 0008 	add.w	r0, r4, #8
    78c0:	f006 f8ce 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    78c4:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78c6:	2800      	cmp	r0, #0
    78c8:	d039      	beq.n	793e <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    78ca:	4620      	mov	r0, r4
    78cc:	f006 f8bc 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    78d0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    78d2:	6820      	ldr	r0, [r4, #0]
    78d4:	f006 f8b7 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    78d8:	4581      	cmp	r9, r0
    78da:	d232      	bcs.n	7942 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    78dc:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    78de:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    78e2:	4620      	mov	r0, r4
    78e4:	f006 f8b0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    78e8:	42c4      	cmn	r4, r0
    78ea:	d031      	beq.n	7950 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    78ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    78f0:	6803      	ldr	r3, [r0, #0]
    78f2:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    78f4:	2204      	movs	r2, #4
    78f6:	2140      	movs	r1, #64	; 0x40
    78f8:	4798      	blx	r3
    78fa:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    78fc:	f8d8 3000 	ldr.w	r3, [r8]
    7900:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    7904:	2301      	movs	r3, #1
    7906:	9301      	str	r3, [sp, #4]
    7908:	f8cd 9000 	str.w	r9, [sp]
    790c:	462b      	mov	r3, r5
    790e:	4602      	mov	r2, r0
    7910:	4631      	mov	r1, r6
    7912:	4640      	mov	r0, r8
    7914:	47d0      	blx	sl
    7916:	b9e8      	cbnz	r0, 7954 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7918:	b15f      	cbz	r7, 7932 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    791a:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    791e:	687b      	ldr	r3, [r7, #4]
    7920:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7924:	00ad      	lsls	r5, r5, #2
    7926:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7928:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    792a:	687b      	ldr	r3, [r7, #4]
    792c:	441d      	add	r5, r3
    792e:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7930:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7932:	4620      	mov	r0, r4
    7934:	b002      	add	sp, #8
    7936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    793a:	2000      	movs	r0, #0
    793c:	e7c2      	b.n	78c4 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    793e:	2400      	movs	r4, #0
    7940:	e7c7      	b.n	78d2 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7942:	4b08      	ldr	r3, [pc, #32]	; (7964 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7944:	4a08      	ldr	r2, [pc, #32]	; (7968 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7946:	f44f 7183 	mov.w	r1, #262	; 0x106
    794a:	4808      	ldr	r0, [pc, #32]	; (796c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    794c:	f004 fe2c 	bl	c5a8 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7950:	f008 fb6b 	bl	1002a <abort>
    TF_LITE_REPORT_ERROR(
    7954:	4906      	ldr	r1, [pc, #24]	; (7970 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd8>)
    7956:	f8d8 000c 	ldr.w	r0, [r8, #12]
    795a:	f007 ffb4 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    795e:	2400      	movs	r4, #0
    7960:	e7e7      	b.n	7932 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7962:	bf00      	nop
    7964:	00055470 	.word	0x00055470
    7968:	000555c0 	.word	0x000555c0
    796c:	0005553c 	.word	0x0005553c
    7970:	000568c0 	.word	0x000568c0

00007974 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    7974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7978:	4607      	mov	r7, r0
    797a:	460c      	mov	r4, r1
    797c:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    797e:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7980:	4608      	mov	r0, r1
    7982:	f006 f867 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7986:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7988:	4628      	mov	r0, r5
    798a:	f006 f869 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    798e:	2810      	cmp	r0, #16
    7990:	d904      	bls.n	799c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    7992:	f105 0010 	add.w	r0, r5, #16
    7996:	f006 f863 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    799a:	e000      	b.n	799e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    799c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    799e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79a0:	b140      	cbz	r0, 79b4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    79a2:	4620      	mov	r0, r4
    79a4:	f006 f850 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79a8:	4404      	add	r4, r0
  if (model->metadata()) {
    79aa:	2c00      	cmp	r4, #0
    79ac:	f000 80cc 	beq.w	7b48 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    79b0:	2500      	movs	r5, #0
    79b2:	e023      	b.n	79fc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    79b4:	2400      	movs	r4, #0
    79b6:	e7f8      	b.n	79aa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79b8:	2000      	movs	r0, #0
    79ba:	e02c      	b.n	7a16 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79bc:	2400      	movs	r4, #0
    79be:	e031      	b.n	7a24 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    79c0:	4b64      	ldr	r3, [pc, #400]	; (7b54 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    79c2:	4a65      	ldr	r2, [pc, #404]	; (7b58 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e4>)
    79c4:	f44f 7183 	mov.w	r1, #262	; 0x106
    79c8:	4864      	ldr	r0, [pc, #400]	; (7b5c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    79ca:	f004 fded 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79ce:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    79d0:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79d4:	2800      	cmp	r0, #0
    79d6:	d046      	beq.n	7a66 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    79d8:	4648      	mov	r0, r9
    79da:	f006 f835 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79de:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    79e0:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    79e4:	f8df a180 	ldr.w	sl, [pc, #384]	; 7b68 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f4>
    79e8:	4650      	mov	r0, sl
    79ea:	f7f9 fd93 	bl	1514 <strlen>
    79ee:	4602      	mov	r2, r0
    79f0:	4651      	mov	r1, sl
    79f2:	4648      	mov	r0, r9
    79f4:	f008 fc96 	bl	10324 <strncmp>
    79f8:	b3c0      	cbz	r0, 7a6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    79fa:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    79fc:	4630      	mov	r0, r6
    79fe:	f006 f829 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a02:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a04:	4620      	mov	r0, r4
    7a06:	f006 f82b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a0a:	2810      	cmp	r0, #16
    7a0c:	d9d4      	bls.n	79b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    7a0e:	f104 0010 	add.w	r0, r4, #16
    7a12:	f006 f825 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7a16:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a18:	2800      	cmp	r0, #0
    7a1a:	d0cf      	beq.n	79bc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    7a1c:	4620      	mov	r0, r4
    7a1e:	f006 f813 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a22:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a24:	6820      	ldr	r0, [r4, #0]
    7a26:	f006 f80e 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7a2a:	4285      	cmp	r5, r0
    7a2c:	f080 808e 	bcs.w	7b4c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d8>
    7a30:	6820      	ldr	r0, [r4, #0]
    7a32:	f006 f808 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7a36:	4285      	cmp	r5, r0
    7a38:	d2c2      	bcs.n	79c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a3a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7a3c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7a40:	4620      	mov	r0, r4
    7a42:	f006 f801 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a46:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7a48:	4620      	mov	r0, r4
    7a4a:	f006 f803 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a4e:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a52:	4648      	mov	r0, r9
    7a54:	f006 f804 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a58:	2804      	cmp	r0, #4
    7a5a:	d9b8      	bls.n	79ce <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    7a5c:	f109 0004 	add.w	r0, r9, #4
    7a60:	f005 fffe 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7a64:	e7b4      	b.n	79d0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a66:	f04f 0900 	mov.w	r9, #0
    7a6a:	e7b9      	b.n	79e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    7a6c:	4630      	mov	r0, r6
    7a6e:	f005 fff1 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a72:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a76:	4648      	mov	r0, r9
    7a78:	f005 fff2 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a7c:	280c      	cmp	r0, #12
    7a7e:	d94e      	bls.n	7b1e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    7a80:	f109 000c 	add.w	r0, r9, #12
    7a84:	f005 ffec 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7a88:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a8c:	2800      	cmp	r0, #0
    7a8e:	d048      	beq.n	7b22 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    7a90:	4648      	mov	r0, r9
    7a92:	f005 ffd9 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a96:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7a98:	4620      	mov	r0, r4
    7a9a:	f005 ffdb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a9e:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7aa2:	4650      	mov	r0, sl
    7aa4:	f005 ffdc 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7aa8:	2806      	cmp	r0, #6
    7aaa:	d93d      	bls.n	7b28 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    7aac:	f10a 0006 	add.w	r0, sl, #6
    7ab0:	f005 ffd6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7ab4:	b3d0      	cbz	r0, 7b2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    7ab6:	4420      	add	r0, r4
    7ab8:	f005 ffc6 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7abc:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7abe:	f8d9 0000 	ldr.w	r0, [r9]
    7ac2:	f005 ffc0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7ac6:	4550      	cmp	r0, sl
    7ac8:	d933      	bls.n	7b32 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7aca:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    7ace:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7ad2:	4620      	mov	r0, r4
    7ad4:	f005 ffb8 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ad8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7ada:	4620      	mov	r0, r4
    7adc:	f005 ffba 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7ae0:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ae4:	4648      	mov	r0, r9
    7ae6:	f005 ffbb 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7aea:	2804      	cmp	r0, #4
    7aec:	d928      	bls.n	7b40 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    7aee:	f109 0004 	add.w	r0, r9, #4
    7af2:	f005 ffb5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7af6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7af8:	b320      	cbz	r0, 7b44 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    7afa:	4620      	mov	r0, r4
    7afc:	f005 ffa4 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b00:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    7b02:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    7b04:	3010      	adds	r0, #16
        *offline_planner_offsets =
    7b06:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    7b0a:	687b      	ldr	r3, [r7, #4]
    7b0c:	4293      	cmp	r3, r2
    7b0e:	f43f af74 	beq.w	79fa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    7b12:	4913      	ldr	r1, [pc, #76]	; (7b60 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ec>)
    7b14:	68f8      	ldr	r0, [r7, #12]
    7b16:	f007 fed6 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    7b1a:	2001      	movs	r0, #1
    7b1c:	e017      	b.n	7b4e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b1e:	2000      	movs	r0, #0
    7b20:	e7b2      	b.n	7a88 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b22:	f04f 0900 	mov.w	r9, #0
    7b26:	e7b7      	b.n	7a98 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b28:	2000      	movs	r0, #0
    7b2a:	e7c3      	b.n	7ab4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7b2c:	f04f 0a00 	mov.w	sl, #0
    7b30:	e7c5      	b.n	7abe <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    7b32:	4b08      	ldr	r3, [pc, #32]	; (7b54 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    7b34:	4a0b      	ldr	r2, [pc, #44]	; (7b64 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f0>)
    7b36:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b3a:	4808      	ldr	r0, [pc, #32]	; (7b5c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    7b3c:	f004 fd34 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b40:	2000      	movs	r0, #0
    7b42:	e7d8      	b.n	7af6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b44:	2000      	movs	r0, #0
    7b46:	e7dc      	b.n	7b02 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    7b48:	2000      	movs	r0, #0
    7b4a:	e000      	b.n	7b4e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    7b4c:	2000      	movs	r0, #0
}
    7b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7b52:	bf00      	nop
    7b54:	00055470 	.word	0x00055470
    7b58:	00056904 	.word	0x00056904
    7b5c:	0005553c 	.word	0x0005553c
    7b60:	000569fc 	.word	0x000569fc
    7b64:	00056780 	.word	0x00056780
    7b68:	00056da8 	.word	0x00056da8

00007b6c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    7b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    7b70:	b349      	cbz	r1, 7bc6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    7b72:	4604      	mov	r4, r0
    7b74:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    7b76:	7c03      	ldrb	r3, [r0, #16]
    7b78:	bb3b      	cbnz	r3, 7bca <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    7b7a:	2301      	movs	r3, #1
    7b7c:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7b7e:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    7b80:	6803      	ldr	r3, [r0, #0]
    7b82:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7b84:	2204      	movs	r2, #4
    7b86:	2108      	movs	r1, #8
    7b88:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    7b8a:	4603      	mov	r3, r0
    7b8c:	b118      	cbz	r0, 7b96 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    7b8e:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    7b90:	4926      	ldr	r1, [pc, #152]	; (7c2c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    7b92:	6001      	str	r1, [r0, #0]
    7b94:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    7b96:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    7b98:	4620      	mov	r0, r4
    7b9a:	f007 fc6e 	bl	f47a <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    7b9e:	2800      	cmp	r0, #0
    7ba0:	d142      	bne.n	7c28 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    7ba2:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    7ba4:	683b      	ldr	r3, [r7, #0]
    7ba6:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    7baa:	4628      	mov	r0, r5
    7bac:	f005 ff52 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7bb0:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7bb2:	4630      	mov	r0, r6
    7bb4:	f005 ff54 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7bb8:	2808      	cmp	r0, #8
    7bba:	d90c      	bls.n	7bd6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    7bbc:	f106 0008 	add.w	r0, r6, #8
    7bc0:	f005 ff4e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7bc4:	e008      	b.n	7bd8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    7bc6:	f008 fa30 	bl	1002a <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7bca:	4919      	ldr	r1, [pc, #100]	; (7c30 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    7bcc:	68c0      	ldr	r0, [r0, #12]
    7bce:	f007 fe7a 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7bd2:	2600      	movs	r6, #0
    7bd4:	e01d      	b.n	7c12 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7bd6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7bd8:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7bda:	b1e8      	cbz	r0, 7c18 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    7bdc:	4630      	mov	r0, r6
    7bde:	f005 ff33 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7be2:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7be4:	6830      	ldr	r0, [r6, #0]
    7be6:	f005 ff2e 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    7bea:	2204      	movs	r2, #4
    7bec:	00c1      	lsls	r1, r0, #3
    7bee:	4638      	mov	r0, r7
    7bf0:	47c0      	blx	r8
  if (output == nullptr) {
    7bf2:	4606      	mov	r6, r0
    7bf4:	b190      	cbz	r0, 7c1c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7bf6:	6823      	ldr	r3, [r4, #0]
    7bf8:	69db      	ldr	r3, [r3, #28]
    7bfa:	4602      	mov	r2, r0
    7bfc:	4629      	mov	r1, r5
    7bfe:	4620      	mov	r0, r4
    7c00:	4798      	blx	r3
    7c02:	b978      	cbnz	r0, 7c24 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    7c04:	6823      	ldr	r3, [r4, #0]
    7c06:	699b      	ldr	r3, [r3, #24]
    7c08:	4632      	mov	r2, r6
    7c0a:	4629      	mov	r1, r5
    7c0c:	4620      	mov	r0, r4
    7c0e:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7c10:	b940      	cbnz	r0, 7c24 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    7c12:	4630      	mov	r0, r6
    7c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c18:	2600      	movs	r6, #0
    7c1a:	e7e3      	b.n	7be4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    7c1c:	4805      	ldr	r0, [pc, #20]	; (7c34 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    7c1e:	f007 f8dd 	bl	eddc <_Z11MicroPrintfPKcz>
    return nullptr;
    7c22:	e7f6      	b.n	7c12 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7c24:	2600      	movs	r6, #0
    7c26:	e7f4      	b.n	7c12 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7c28:	2600      	movs	r6, #0
    7c2a:	e7f2      	b.n	7c12 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7c2c:	00056dc8 	.word	0x00056dc8
    7c30:	00056a48 	.word	0x00056a48
    7c34:	00056aa0 	.word	0x00056aa0

00007c38 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    7c38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7c3c:	b083      	sub	sp, #12
    7c3e:	4680      	mov	r8, r0
    7c40:	460e      	mov	r6, r1
    7c42:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7c44:	2500      	movs	r5, #0
    7c46:	e013      	b.n	7c70 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c48:	2000      	movs	r0, #0
    7c4a:	e01d      	b.n	7c88 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c4c:	2400      	movs	r4, #0
    7c4e:	e022      	b.n	7c96 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    7c50:	4b31      	ldr	r3, [pc, #196]	; (7d18 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe0>)
    7c52:	4a32      	ldr	r2, [pc, #200]	; (7d1c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
    7c54:	f44f 7183 	mov.w	r1, #262	; 0x106
    7c58:	4831      	ldr	r0, [pc, #196]	; (7d20 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe8>)
    7c5a:	f004 fca5 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c5e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7c60:	b118      	cbz	r0, 7c6a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    7c62:	4420      	add	r0, r4
    7c64:	f007 fa03 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    7c68:	e000      	b.n	7c6c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    7c6a:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    7c6c:	bb98      	cbnz	r0, 7cd6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7c6e:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7c70:	4630      	mov	r0, r6
    7c72:	f005 feef 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7c76:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7c78:	4620      	mov	r0, r4
    7c7a:	f005 fef1 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c7e:	2804      	cmp	r0, #4
    7c80:	d9e2      	bls.n	7c48 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    7c82:	1d20      	adds	r0, r4, #4
    7c84:	f005 feec 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7c88:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c8a:	2800      	cmp	r0, #0
    7c8c:	d0de      	beq.n	7c4c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    7c8e:	4620      	mov	r0, r4
    7c90:	f005 feda 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7c94:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7c96:	6820      	ldr	r0, [r4, #0]
    7c98:	f005 fed5 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7c9c:	4285      	cmp	r5, r0
    7c9e:	d236      	bcs.n	7d0e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd6>
    7ca0:	6820      	ldr	r0, [r4, #0]
    7ca2:	f005 fed0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7ca6:	4285      	cmp	r5, r0
    7ca8:	d2d2      	bcs.n	7c50 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7caa:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7cac:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7cb0:	4620      	mov	r0, r4
    7cb2:	f005 fec9 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7cb6:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7cb8:	4620      	mov	r0, r4
    7cba:	f005 fecb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7cbe:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7cc2:	4648      	mov	r0, r9
    7cc4:	f005 fecc 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cc8:	280e      	cmp	r0, #14
    7cca:	d9c8      	bls.n	7c5e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    7ccc:	f109 000e 	add.w	r0, r9, #14
    7cd0:	f005 fec6 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7cd4:	e7c4      	b.n	7c60 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    7cd6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    7cda:	0084      	lsls	r4, r0, #2
    7cdc:	a901      	add	r1, sp, #4
    7cde:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    7ce2:	f007 f8df 	bl	eea4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    7ce6:	4603      	mov	r3, r0
    7ce8:	b990      	cbnz	r0, 7d10 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    7cea:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7cee:	6803      	ldr	r3, [r0, #0]
    7cf0:	68db      	ldr	r3, [r3, #12]
    7cf2:	2210      	movs	r2, #16
    7cf4:	9901      	ldr	r1, [sp, #4]
    7cf6:	4798      	blx	r3
      eval_tensors[i].data.data =
    7cf8:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    7cfa:	2800      	cmp	r0, #0
    7cfc:	d1b7      	bne.n	7c6e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    7cfe:	9a01      	ldr	r2, [sp, #4]
    7d00:	4908      	ldr	r1, [pc, #32]	; (7d24 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xec>)
    7d02:	f8d8 000c 	ldr.w	r0, [r8, #12]
    7d06:	f007 fdde 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    7d0a:	2301      	movs	r3, #1
    7d0c:	e000      	b.n	7d10 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
      }
    }
  }
  return kTfLiteOk;
    7d0e:	2300      	movs	r3, #0
}
    7d10:	4618      	mov	r0, r3
    7d12:	b003      	add	sp, #12
    7d14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    7d18:	00055470 	.word	0x00055470
    7d1c:	00055758 	.word	0x00055758
    7d20:	0005553c 	.word	0x0005553c
    7d24:	00056ad0 	.word	0x00056ad0

00007d28 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    7d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d2c:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    7d2e:	b12b      	cbz	r3, 7d3c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x14>
    7d30:	4604      	mov	r4, r0
    7d32:	4688      	mov	r8, r1
    7d34:	4692      	mov	sl, r2
    7d36:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    7d38:	2600      	movs	r6, #0
    7d3a:	e04b      	b.n	7dd4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xac>
  TFLITE_DCHECK(eval_tensors != nullptr);
    7d3c:	f008 f975 	bl	1002a <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    7d40:	4640      	mov	r0, r8
    7d42:	f005 fe87 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d46:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d4a:	4658      	mov	r0, fp
    7d4c:	f005 fe88 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d50:	2804      	cmp	r0, #4
    7d52:	d92e      	bls.n	7db2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8a>
    7d54:	f10b 0004 	add.w	r0, fp, #4
    7d58:	f005 fe82 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d5c:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d60:	b120      	cbz	r0, 7d6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x44>
    7d62:	4658      	mov	r0, fp
    7d64:	f005 fe70 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d68:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d6c:	6838      	ldr	r0, [r7, #0]
    7d6e:	f005 fe6a 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7d72:	4286      	cmp	r6, r0
    7d74:	d21f      	bcs.n	7db6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7d76:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    7d78:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d7c:	4638      	mov	r0, r7
    7d7e:	f005 fe63 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d82:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7d84:	4638      	mov	r0, r7
    7d86:	f005 fe65 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d8a:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d8e:	4658      	mov	r0, fp
    7d90:	f005 fe66 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d94:	280e      	cmp	r0, #14
    7d96:	d915      	bls.n	7dc4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x9c>
    7d98:	f10b 000e 	add.w	r0, fp, #14
    7d9c:	f005 fe60 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7da0:	b118      	cbz	r0, 7daa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x82>
    7da2:	4438      	add	r0, r7
    7da4:	f007 f963 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    7da8:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    7daa:	9b01      	ldr	r3, [sp, #4]
    7dac:	b963      	cbnz	r3, 7dc8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa0>
    7dae:	2301      	movs	r3, #1
    7db0:	e02c      	b.n	7e0c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7db2:	2000      	movs	r0, #0
    7db4:	e7d2      	b.n	7d5c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x34>
    FLATBUFFERS_ASSERT(i < size());
    7db6:	4bb6      	ldr	r3, [pc, #728]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7db8:	4ab6      	ldr	r2, [pc, #728]	; (8094 <CONFIG_MAIN_STACK_SIZE+0x94>)
    7dba:	f44f 7183 	mov.w	r1, #262	; 0x106
    7dbe:	48b6      	ldr	r0, [pc, #728]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7dc0:	f004 fbf2 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7dc4:	2000      	movs	r0, #0
    7dc6:	e7eb      	b.n	7da0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x78>
    7dc8:	2300      	movs	r3, #0
    7dca:	e01f      	b.n	7e0c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
      current->offline_offset = kOnlinePlannedBuffer;
    7dcc:	f04f 33ff 	mov.w	r3, #4294967295
    7dd0:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    7dd2:	3601      	adds	r6, #1
    7dd4:	6863      	ldr	r3, [r4, #4]
    7dd6:	42b3      	cmp	r3, r6
    7dd8:	d920      	bls.n	7e1c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xf4>
    AllocationInfo* current = &info_[i];
    7dda:	6825      	ldr	r5, [r4, #0]
    7ddc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    7de0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    7de4:	009f      	lsls	r7, r3, #2
    7de6:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    7dea:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    7dec:	4629      	mov	r1, r5
    7dee:	f007 f859 	bl	eea4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    7df2:	9001      	str	r0, [sp, #4]
    7df4:	2800      	cmp	r0, #0
    7df6:	f040 8146 	bne.w	8086 <CONFIG_MAIN_STACK_SIZE+0x86>
    current->first_created = -1;
    7dfa:	f04f 33ff 	mov.w	r3, #4294967295
    7dfe:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    7e00:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    7e02:	f859 7007 	ldr.w	r7, [r9, r7]
    7e06:	2f00      	cmp	r7, #0
    7e08:	d09a      	beq.n	7d40 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x18>
    7e0a:	2300      	movs	r3, #0
    7e0c:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    7e0e:	f1ba 0f00 	cmp.w	sl, #0
    7e12:	d0db      	beq.n	7dcc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa4>
      current->offline_offset = offline_offsets[i];
    7e14:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    7e18:	612b      	str	r3, [r5, #16]
    7e1a:	e7da      	b.n	7dd2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xaa>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    7e1c:	4640      	mov	r0, r8
    7e1e:	f007 f907 	bl	f030 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    7e22:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    7e24:	f04f 0900 	mov.w	r9, #0
    7e28:	e01f      	b.n	7e6a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x142>
    7e2a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7e2c:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e30:	b350      	cbz	r0, 7e88 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x160>
    7e32:	4628      	mov	r0, r5
    7e34:	f005 fe08 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e38:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7e3a:	6828      	ldr	r0, [r5, #0]
    7e3c:	f005 fe03 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7e40:	4581      	cmp	r9, r0
    7e42:	d22a      	bcs.n	7e9a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x172>
    7e44:	6828      	ldr	r0, [r5, #0]
    7e46:	f005 fdfe 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7e4a:	4581      	cmp	r9, r0
    7e4c:	d21e      	bcs.n	7e8c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x164>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7e4e:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7e50:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    7e54:	f005 fdfd 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    7e58:	6823      	ldr	r3, [r4, #0]
    7e5a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    7e5e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    7e62:	2300      	movs	r3, #0
    7e64:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    7e66:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    7e6a:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    7e6c:	4640      	mov	r0, r8
    7e6e:	f005 fdf1 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e72:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e76:	4628      	mov	r0, r5
    7e78:	f005 fdf2 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e7c:	2806      	cmp	r0, #6
    7e7e:	d9d4      	bls.n	7e2a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x102>
    7e80:	1da8      	adds	r0, r5, #6
    7e82:	f005 fded 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7e86:	e7d1      	b.n	7e2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x104>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e88:	2500      	movs	r5, #0
    7e8a:	e7d6      	b.n	7e3a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x112>
    FLATBUFFERS_ASSERT(i < size());
    7e8c:	4b80      	ldr	r3, [pc, #512]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7e8e:	4a83      	ldr	r2, [pc, #524]	; (809c <CONFIG_MAIN_STACK_SIZE+0x9c>)
    7e90:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e94:	4880      	ldr	r0, [pc, #512]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7e96:	f004 fb87 	bl	c5a8 <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    7e9a:	f04f 0800 	mov.w	r8, #0
    7e9e:	e01e      	b.n	7ede <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1b6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ea0:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7ea2:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ea4:	b348      	cbz	r0, 7efa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d2>
    7ea6:	4628      	mov	r0, r5
    7ea8:	f005 fdce 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7eac:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7eae:	6828      	ldr	r0, [r5, #0]
    7eb0:	f005 fdc9 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7eb4:	4580      	cmp	r8, r0
    7eb6:	d229      	bcs.n	7f0c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e4>
    7eb8:	6828      	ldr	r0, [r5, #0]
    7eba:	f005 fdc4 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7ebe:	4580      	cmp	r8, r0
    7ec0:	d21d      	bcs.n	7efe <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ec2:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7ec4:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    7ec8:	f005 fdc3 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    7ecc:	6823      	ldr	r3, [r4, #0]
    7ece:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    7ed2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    7ed6:	1e7b      	subs	r3, r7, #1
    7ed8:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    7eda:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7ede:	4630      	mov	r0, r6
    7ee0:	f005 fdb8 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7ee4:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ee6:	4628      	mov	r0, r5
    7ee8:	f005 fdba 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7eec:	2808      	cmp	r0, #8
    7eee:	d9d7      	bls.n	7ea0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x178>
    7ef0:	f105 0008 	add.w	r0, r5, #8
    7ef4:	f005 fdb4 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7ef8:	e7d3      	b.n	7ea2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7efa:	2500      	movs	r5, #0
    7efc:	e7d7      	b.n	7eae <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x186>
    FLATBUFFERS_ASSERT(i < size());
    7efe:	4b64      	ldr	r3, [pc, #400]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7f00:	4a66      	ldr	r2, [pc, #408]	; (809c <CONFIG_MAIN_STACK_SIZE+0x9c>)
    7f02:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f06:	4864      	ldr	r0, [pc, #400]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7f08:	f004 fb4e 	bl	c5a8 <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    7f0c:	3f01      	subs	r7, #1
    7f0e:	e08d      	b.n	802c <CONFIG_MAIN_STACK_SIZE+0x2c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f10:	2000      	movs	r0, #0
    7f12:	e09b      	b.n	804c <CONFIG_MAIN_STACK_SIZE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f14:	f04f 0900 	mov.w	r9, #0
    7f18:	e0a1      	b.n	805e <CONFIG_MAIN_STACK_SIZE+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    7f1a:	4b5d      	ldr	r3, [pc, #372]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7f1c:	4a60      	ldr	r2, [pc, #384]	; (80a0 <CONFIG_MAIN_STACK_SIZE+0xa0>)
    7f1e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f22:	485d      	ldr	r0, [pc, #372]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7f24:	f004 fb40 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f28:	2000      	movs	r0, #0
    7f2a:	e019      	b.n	7f60 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x238>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f2c:	2500      	movs	r5, #0
    7f2e:	e01f      	b.n	7f70 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x248>
    FLATBUFFERS_ASSERT(i < size());
    7f30:	4b57      	ldr	r3, [pc, #348]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7f32:	4a5a      	ldr	r2, [pc, #360]	; (809c <CONFIG_MAIN_STACK_SIZE+0x9c>)
    7f34:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f38:	4857      	ldr	r0, [pc, #348]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7f3a:	f004 fb35 	bl	c5a8 <__assert_func>
        current->last_used = i;
    7f3e:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    7f40:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    7f44:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    7f46:	4648      	mov	r0, r9
    7f48:	f005 fd84 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f4c:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f50:	4628      	mov	r0, r5
    7f52:	f005 fd85 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f56:	2806      	cmp	r0, #6
    7f58:	d9e6      	bls.n	7f28 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x200>
    7f5a:	1da8      	adds	r0, r5, #6
    7f5c:	f005 fd80 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7f60:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f64:	2800      	cmp	r0, #0
    7f66:	d0e1      	beq.n	7f2c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x204>
    7f68:	4628      	mov	r0, r5
    7f6a:	f005 fd6d 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f6e:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7f70:	6828      	ldr	r0, [r5, #0]
    7f72:	f005 fd68 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7f76:	4582      	cmp	sl, r0
    7f78:	d215      	bcs.n	7fa6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x27e>
    7f7a:	6828      	ldr	r0, [r5, #0]
    7f7c:	f005 fd63 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7f80:	4582      	cmp	sl, r0
    7f82:	d2d5      	bcs.n	7f30 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x208>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7f84:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7f86:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    7f8a:	f005 fd62 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    7f8e:	6823      	ldr	r3, [r4, #0]
    7f90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    7f94:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    7f98:	68c3      	ldr	r3, [r0, #12]
    7f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    7f9e:	d0ce      	beq.n	7f3e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    7fa0:	42bb      	cmp	r3, r7
    7fa2:	dacd      	bge.n	7f40 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x218>
    7fa4:	e7cb      	b.n	7f3e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    7fa6:	f04f 0900 	mov.w	r9, #0
    7faa:	e00d      	b.n	7fc8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2a0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fac:	2000      	movs	r0, #0
    7fae:	e019      	b.n	7fe4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2bc>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fb0:	2500      	movs	r5, #0
    7fb2:	e01f      	b.n	7ff4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2cc>
    FLATBUFFERS_ASSERT(i < size());
    7fb4:	4b36      	ldr	r3, [pc, #216]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    7fb6:	4a39      	ldr	r2, [pc, #228]	; (809c <CONFIG_MAIN_STACK_SIZE+0x9c>)
    7fb8:	f44f 7183 	mov.w	r1, #262	; 0x106
    7fbc:	4836      	ldr	r0, [pc, #216]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    7fbe:	f004 faf3 	bl	c5a8 <__assert_func>
        current->first_created = i;
    7fc2:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    7fc4:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7fc8:	4640      	mov	r0, r8
    7fca:	f005 fd43 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7fce:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7fd2:	4628      	mov	r0, r5
    7fd4:	f005 fd44 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fd8:	2808      	cmp	r0, #8
    7fda:	d9e7      	bls.n	7fac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x284>
    7fdc:	f105 0008 	add.w	r0, r5, #8
    7fe0:	f005 fd3e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7fe4:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fe8:	2800      	cmp	r0, #0
    7fea:	d0e1      	beq.n	7fb0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x288>
    7fec:	4628      	mov	r0, r5
    7fee:	f005 fd2b 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ff2:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ff4:	6828      	ldr	r0, [r5, #0]
    7ff6:	f005 fd26 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7ffa:	4581      	cmp	r9, r0
    7ffc:	d215      	bcs.n	802a <CONFIG_MAIN_STACK_SIZE+0x2a>
    7ffe:	6828      	ldr	r0, [r5, #0]
    8000:	f005 fd21 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8004:	4581      	cmp	r9, r0
    8006:	d2d5      	bcs.n	7fb4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x28c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8008:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    800a:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    800e:	f005 fd20 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    8012:	6823      	ldr	r3, [r4, #0]
    8014:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8018:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    801c:	6883      	ldr	r3, [r0, #8]
    801e:	f1b3 3fff 	cmp.w	r3, #4294967295
    8022:	d0ce      	beq.n	7fc2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
    8024:	42bb      	cmp	r3, r7
    8026:	ddcd      	ble.n	7fc4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29c>
    8028:	e7cb      	b.n	7fc2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
  for (int i = (operators_size - 1); i >= 0; --i) {
    802a:	3f01      	subs	r7, #1
    802c:	2f00      	cmp	r7, #0
    802e:	db28      	blt.n	8082 <CONFIG_MAIN_STACK_SIZE+0x82>
    return data_ - ReadScalar<soffset_t>(data_);
    8030:	4630      	mov	r0, r6
    8032:	f005 fd0f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8036:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8038:	4628      	mov	r0, r5
    803a:	f005 fd11 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    803e:	280a      	cmp	r0, #10
    8040:	f67f af66 	bls.w	7f10 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e8>
    8044:	f105 000a 	add.w	r0, r5, #10
    8048:	f005 fd0a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    804c:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8050:	2800      	cmp	r0, #0
    8052:	f43f af5f 	beq.w	7f14 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1ec>
    8056:	4648      	mov	r0, r9
    8058:	f005 fcf6 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    805c:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    805e:	f8d9 0000 	ldr.w	r0, [r9]
    8062:	f005 fcf0 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8066:	4287      	cmp	r7, r0
    8068:	f4bf af57 	bcs.w	7f1a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    806c:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    8070:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8074:	4648      	mov	r0, r9
    8076:	f005 fce7 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    807a:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    807c:	f04f 0a00 	mov.w	sl, #0
    8080:	e760      	b.n	7f44 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x21c>
  return kTfLiteOk;
    8082:	2300      	movs	r3, #0
    8084:	9301      	str	r3, [sp, #4]
}
    8086:	9801      	ldr	r0, [sp, #4]
    8088:	b003      	add	sp, #12
    808a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    808e:	bf00      	nop
    8090:	00055470 	.word	0x00055470
    8094:	00055758 	.word	0x00055758
    8098:	0005553c 	.word	0x0005553c
    809c:	0005547c 	.word	0x0005547c
    80a0:	000562a8 	.word	0x000562a8

000080a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    80a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80a8:	b083      	sub	sp, #12
    80aa:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    80ae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    80b0:	b31d      	cbz	r5, 80fa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    80b2:	4607      	mov	r7, r0
    80b4:	4688      	mov	r8, r1
    80b6:	4614      	mov	r4, r2
    80b8:	469a      	mov	sl, r3
  *result = {};
    80ba:	2240      	movs	r2, #64	; 0x40
    80bc:	2100      	movs	r1, #0
    80be:	4628      	mov	r0, r5
    80c0:	f007 ffcc 	bl	1005c <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    80c4:	4620      	mov	r0, r4
    80c6:	f005 fcc5 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    80ca:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    80cc:	4630      	mov	r0, r6
    80ce:	f005 fcc7 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80d2:	2806      	cmp	r0, #6
    80d4:	d913      	bls.n	80fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    80d6:	1db0      	adds	r0, r6, #6
    80d8:	f005 fcc2 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    80dc:	b188      	cbz	r0, 8102 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    80de:	4420      	add	r0, r4
    80e0:	f006 ff02 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    80e4:	464a      	mov	r2, r9
    80e6:	4629      	mov	r1, r5
    80e8:	b2c0      	uxtb	r0, r0
    80ea:	f000 ff53 	bl	8f94 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    80ee:	4606      	mov	r6, r0
    80f0:	b148      	cbz	r0, 8106 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    80f2:	4630      	mov	r0, r6
    80f4:	b003      	add	sp, #12
    80f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    80fa:	f007 ff96 	bl	1002a <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80fe:	2000      	movs	r0, #0
    8100:	e7ec      	b.n	80dc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8102:	2000      	movs	r0, #0
    8104:	e7ee      	b.n	80e4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    8106:	4620      	mov	r0, r4
    8108:	f005 fca4 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    810c:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8110:	4658      	mov	r0, fp
    8112:	f005 fca5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8116:	280e      	cmp	r0, #14
    8118:	d93f      	bls.n	819a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    811a:	f10b 000e 	add.w	r0, fp, #14
    811e:	f005 fc9f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8122:	b118      	cbz	r0, 812c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    8124:	4420      	add	r0, r4
    8126:	f006 ffa2 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    812a:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    812c:	3e00      	subs	r6, #0
    812e:	bf18      	it	ne
    8130:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    8132:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8136:	4651      	mov	r1, sl
    8138:	4620      	mov	r0, r4
    813a:	f7ff faed 	bl	7718 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    813e:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    8140:	b368      	cbz	r0, 819e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    8142:	2301      	movs	r3, #1
    8144:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    8146:	464b      	mov	r3, r9
    8148:	aa01      	add	r2, sp, #4
    814a:	f105 0118 	add.w	r1, r5, #24
    814e:	4620      	mov	r0, r4
    8150:	f7fd fe6a 	bl	5e28 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    8154:	4606      	mov	r6, r0
    8156:	2800      	cmp	r0, #0
    8158:	d1cb      	bne.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    815a:	4620      	mov	r0, r4
    815c:	f005 fc7a 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8160:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8164:	4650      	mov	r0, sl
    8166:	f005 fc7b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    816a:	2804      	cmp	r0, #4
    816c:	d91a      	bls.n	81a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    816e:	f10a 0004 	add.w	r0, sl, #4
    8172:	f005 fc75 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8176:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    817a:	b1a8      	cbz	r0, 81a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    817c:	4650      	mov	r0, sl
    817e:	f005 fc63 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8182:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8186:	b18a      	cbz	r2, 81ac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8188:	f105 0308 	add.w	r3, r5, #8
    818c:	4649      	mov	r1, r9
    818e:	4638      	mov	r0, r7
    8190:	f007 f9a6 	bl	f4e0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8194:	b160      	cbz	r0, 81b0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    8196:	4606      	mov	r6, r0
    8198:	e7ab      	b.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    819a:	2000      	movs	r0, #0
    819c:	e7c1      	b.n	8122 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    819e:	2302      	movs	r3, #2
    81a0:	752b      	strb	r3, [r5, #20]
    81a2:	e7d0      	b.n	8146 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    81a4:	2000      	movs	r0, #0
    81a6:	e7e6      	b.n	8176 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81a8:	2200      	movs	r2, #0
    81aa:	e7ec      	b.n	8186 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    81ac:	4bb6      	ldr	r3, [pc, #728]	; (8488 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    81ae:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    81b0:	4620      	mov	r0, r4
    81b2:	f005 fc4f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81b6:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81ba:	4650      	mov	r0, sl
    81bc:	f005 fc50 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81c0:	280c      	cmp	r0, #12
    81c2:	d91a      	bls.n	81fa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    81c4:	f10a 000c 	add.w	r0, sl, #12
    81c8:	f005 fc4a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    81cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81ce:	b1b0      	cbz	r0, 81fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    81d0:	4620      	mov	r0, r4
    81d2:	f005 fc39 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81d6:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    81d8:	2c00      	cmp	r4, #0
    81da:	d08a      	beq.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    81dc:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    81de:	4620      	mov	r0, r4
    81e0:	f005 fc38 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81e4:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81e6:	4620      	mov	r0, r4
    81e8:	f005 fc3a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81ec:	2808      	cmp	r0, #8
    81ee:	d908      	bls.n	8202 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    81f0:	f104 0008 	add.w	r0, r4, #8
    81f4:	f005 fc34 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    81f8:	e004      	b.n	8204 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    81fa:	2000      	movs	r0, #0
    81fc:	e7e6      	b.n	81cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81fe:	2400      	movs	r4, #0
    8200:	e7ea      	b.n	81d8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8202:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8204:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8208:	2800      	cmp	r0, #0
    820a:	d060      	beq.n	82ce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    820c:	4620      	mov	r0, r4
    820e:	f005 fc1b 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8212:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    8214:	2c00      	cmp	r4, #0
    8216:	f43f af6c 	beq.w	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    821a:	6820      	ldr	r0, [r4, #0]
    821c:	f005 fc13 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8220:	2800      	cmp	r0, #0
    8222:	f43f af66 	beq.w	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8226:	4650      	mov	r0, sl
    8228:	f005 fc14 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    822c:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8230:	4658      	mov	r0, fp
    8232:	f005 fc15 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8236:	280a      	cmp	r0, #10
    8238:	d94b      	bls.n	82d2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    823a:	f10b 000a 	add.w	r0, fp, #10
    823e:	f005 fc0f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8242:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8246:	2800      	cmp	r0, #0
    8248:	d045      	beq.n	82d6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    824a:	4658      	mov	r0, fp
    824c:	f005 fbfc 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8250:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    8252:	2800      	cmp	r0, #0
    8254:	f43f af4d 	beq.w	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8258:	6800      	ldr	r0, [r0, #0]
    825a:	f005 fbf4 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    825e:	2800      	cmp	r0, #0
    8260:	f43f af47 	beq.w	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    8264:	6820      	ldr	r0, [r4, #0]
    8266:	f005 fbee 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    826a:	b3b0      	cbz	r0, 82da <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    826c:	6860      	ldr	r0, [r4, #4]
    826e:	f006 ff04 	bl	f07a <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    8272:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8274:	4650      	mov	r0, sl
    8276:	f005 fbed 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    827a:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    827e:	4620      	mov	r0, r4
    8280:	f005 fbee 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8284:	280a      	cmp	r0, #10
    8286:	d92f      	bls.n	82e8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    8288:	f104 000a 	add.w	r0, r4, #10
    828c:	f005 fbe8 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8290:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8294:	b350      	cbz	r0, 82ec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    8296:	4620      	mov	r0, r4
    8298:	f005 fbd6 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    829c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    829e:	6820      	ldr	r0, [r4, #0]
    82a0:	f005 fbd1 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    82a4:	b320      	cbz	r0, 82f0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    82a6:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    82aa:	f006 fee5 	bl	f078 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    82ae:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    82b0:	4650      	mov	r0, sl
    82b2:	f005 fbcf 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    82b6:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    82ba:	4620      	mov	r0, r4
    82bc:	f005 fbd0 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82c0:	2808      	cmp	r0, #8
    82c2:	d91c      	bls.n	82fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    82c4:	f104 0008 	add.w	r0, r4, #8
    82c8:	f005 fbca 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    82cc:	e018      	b.n	8300 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82ce:	2400      	movs	r4, #0
    82d0:	e7a0      	b.n	8214 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82d2:	2000      	movs	r0, #0
    82d4:	e7b5      	b.n	8242 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82d6:	2000      	movs	r0, #0
    82d8:	e7bb      	b.n	8252 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    82da:	4b6c      	ldr	r3, [pc, #432]	; (848c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    82dc:	4a6c      	ldr	r2, [pc, #432]	; (8490 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    82de:	f44f 7183 	mov.w	r1, #262	; 0x106
    82e2:	486c      	ldr	r0, [pc, #432]	; (8494 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    82e4:	f004 f960 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82e8:	2000      	movs	r0, #0
    82ea:	e7d1      	b.n	8290 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82ec:	2400      	movs	r4, #0
    82ee:	e7d6      	b.n	829e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    82f0:	4b66      	ldr	r3, [pc, #408]	; (848c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    82f2:	4a69      	ldr	r2, [pc, #420]	; (8498 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    82f4:	f44f 7183 	mov.w	r1, #262	; 0x106
    82f8:	4866      	ldr	r0, [pc, #408]	; (8494 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    82fa:	f004 f955 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82fe:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8300:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8304:	b390      	cbz	r0, 836c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    8306:	4620      	mov	r0, r4
    8308:	f005 fb9e 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    830c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    830e:	6820      	ldr	r0, [r4, #0]
    8310:	f005 fb99 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8314:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    8316:	f1b8 0f00 	cmp.w	r8, #0
    831a:	d029      	beq.n	8370 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    831c:	683b      	ldr	r3, [r7, #0]
    831e:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    8320:	2204      	movs	r2, #4
    8322:	210c      	movs	r1, #12
    8324:	4638      	mov	r0, r7
    8326:	4798      	blx	r3
    8328:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    832a:	f1bb 0f00 	cmp.w	fp, #0
    832e:	d027      	beq.n	8380 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8330:	f1b8 0f00 	cmp.w	r8, #0
    8334:	d02a      	beq.n	838c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    8336:	683b      	ldr	r3, [r7, #0]
    8338:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    833a:	4620      	mov	r0, r4
    833c:	f007 fa62 	bl	f804 <TfLiteIntArrayGetSizeInBytes>
    8340:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8342:	2204      	movs	r2, #4
    8344:	4638      	mov	r0, r7
    8346:	47b0      	blx	r6
    quantization->zero_point =
    8348:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    834c:	b340      	cbz	r0, 83a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    834e:	4650      	mov	r0, sl
    8350:	f005 fb80 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8354:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8358:	4630      	mov	r0, r6
    835a:	f005 fb81 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    835e:	2808      	cmp	r0, #8
    8360:	d924      	bls.n	83ac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    8362:	f106 0008 	add.w	r0, r6, #8
    8366:	f005 fb7b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    836a:	e020      	b.n	83ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    836c:	2400      	movs	r4, #0
    836e:	e7ce      	b.n	830e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8370:	683b      	ldr	r3, [r7, #0]
    8372:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    8374:	2204      	movs	r2, #4
    8376:	210c      	movs	r1, #12
    8378:	4638      	mov	r0, r7
    837a:	4798      	blx	r3
    837c:	4683      	mov	fp, r0
    837e:	e7d4      	b.n	832a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8380:	4946      	ldr	r1, [pc, #280]	; (849c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    8382:	4648      	mov	r0, r9
    8384:	f007 fa9f 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8388:	2601      	movs	r6, #1
    838a:	e6b2      	b.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    838c:	683b      	ldr	r3, [r7, #0]
    838e:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8390:	4620      	mov	r0, r4
    8392:	f007 fa37 	bl	f804 <TfLiteIntArrayGetSizeInBytes>
    8396:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    8398:	2204      	movs	r2, #4
    839a:	4638      	mov	r0, r7
    839c:	47b0      	blx	r6
    839e:	e7d3      	b.n	8348 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    83a0:	493f      	ldr	r1, [pc, #252]	; (84a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    83a2:	4648      	mov	r0, r9
    83a4:	f007 fa8f 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    83a8:	2601      	movs	r6, #1
    83aa:	e6a2      	b.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83ac:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    83ae:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83b2:	b1b0      	cbz	r0, 83e2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    83b4:	4630      	mov	r0, r6
    83b6:	f005 fb47 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    83ba:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    83bc:	465b      	mov	r3, fp
    83be:	4649      	mov	r1, r9
    83c0:	4638      	mov	r0, r7
    83c2:	f007 f89f 	bl	f504 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    83c6:	4606      	mov	r6, r0
    83c8:	2800      	cmp	r0, #0
    83ca:	f47f ae92 	bne.w	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    83ce:	f8db 3004 	ldr.w	r3, [fp, #4]
    83d2:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    83d4:	f8db 3004 	ldr.w	r3, [fp, #4]
    83d8:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    83dc:	f04f 0800 	mov.w	r8, #0
    83e0:	e019      	b.n	8416 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    83e2:	2200      	movs	r2, #0
    83e4:	e7ea      	b.n	83bc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83e6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    83e8:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83ec:	b320      	cbz	r0, 8438 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    83ee:	4638      	mov	r0, r7
    83f0:	f005 fb2a 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    83f4:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    83f6:	6838      	ldr	r0, [r7, #0]
    83f8:	f005 fb25 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    83fc:	4580      	cmp	r8, r0
    83fe:	d21d      	bcs.n	843c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8400:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8402:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    8406:	e9d7 0100 	ldrd	r0, r1, [r7]
    840a:	f006 fe35 	bl	f078 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    840e:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    8412:	f108 0801 	add.w	r8, r8, #1
    8416:	45a0      	cmp	r8, r4
    8418:	da17      	bge.n	844a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    841a:	4650      	mov	r0, sl
    841c:	f005 fb1a 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8420:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8424:	4638      	mov	r0, r7
    8426:	f005 fb1b 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    842a:	280a      	cmp	r0, #10
    842c:	d9db      	bls.n	83e6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    842e:	f107 000a 	add.w	r0, r7, #10
    8432:	f005 fb15 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8436:	e7d7      	b.n	83e8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8438:	2700      	movs	r7, #0
    843a:	e7dc      	b.n	83f6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    843c:	4b13      	ldr	r3, [pc, #76]	; (848c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    843e:	4a16      	ldr	r2, [pc, #88]	; (8498 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8440:	f44f 7183 	mov.w	r1, #262	; 0x106
    8444:	4813      	ldr	r0, [pc, #76]	; (8494 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8446:	f004 f8af 	bl	c5a8 <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    844a:	4650      	mov	r0, sl
    844c:	f005 fb02 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8450:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8454:	4620      	mov	r0, r4
    8456:	f005 fb03 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    845a:	2810      	cmp	r0, #16
    845c:	d90f      	bls.n	847e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    845e:	f104 0010 	add.w	r0, r4, #16
    8462:	f005 fafd 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8466:	b160      	cbz	r0, 8482 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    8468:	4450      	add	r0, sl
    846a:	f005 faf3 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    846e:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    8472:	2301      	movs	r3, #1
    8474:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    8478:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    847c:	e639      	b.n	80f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    847e:	2000      	movs	r0, #0
    8480:	e7f1      	b.n	8466 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8482:	2000      	movs	r0, #0
    8484:	e7f3      	b.n	846e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    8486:	bf00      	nop
    8488:	00056da4 	.word	0x00056da4
    848c:	00055470 	.word	0x00055470
    8490:	00056b00 	.word	0x00056b00
    8494:	0005553c 	.word	0x0005553c
    8498:	0005584c 	.word	0x0005584c
    849c:	00056bc4 	.word	0x00056bc4
    84a0:	00056bf4 	.word	0x00056bf4

000084a4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    84a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    84a8:	b082      	sub	sp, #8
    84aa:	4607      	mov	r7, r0
    84ac:	460e      	mov	r6, r1
    84ae:	4690      	mov	r8, r2
    84b0:	469a      	mov	sl, r3
    84b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    84b4:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    84b8:	4608      	mov	r0, r1
    84ba:	f005 facb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84be:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84c0:	4628      	mov	r0, r5
    84c2:	f005 facd 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84c6:	2808      	cmp	r0, #8
    84c8:	d941      	bls.n	854e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    84ca:	f105 0008 	add.w	r0, r5, #8
    84ce:	f005 fac7 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    84d2:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84d4:	b3e8      	cbz	r0, 8552 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    84d6:	4628      	mov	r0, r5
    84d8:	f005 fab6 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84dc:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    84de:	6828      	ldr	r0, [r5, #0]
    84e0:	f005 fab1 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    84e4:	4284      	cmp	r4, r0
    84e6:	d236      	bcs.n	8556 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    84e8:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    84ea:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    84ee:	4620      	mov	r0, r4
    84f0:	f005 faaa 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84f4:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    84f6:	4620      	mov	r0, r4
    84f8:	f005 faac 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84fc:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84fe:	4628      	mov	r0, r5
    8500:	f005 faae 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8504:	2804      	cmp	r0, #4
    8506:	d92d      	bls.n	8564 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    8508:	1d28      	adds	r0, r5, #4
    850a:	f005 faa9 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    850e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8510:	b350      	cbz	r0, 8568 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    8512:	4620      	mov	r0, r4
    8514:	f005 fa98 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8518:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    851a:	6820      	ldr	r0, [r4, #0]
    851c:	f005 fa93 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8520:	4582      	cmp	sl, r0
    8522:	d223      	bcs.n	856c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8524:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8526:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    852a:	4620      	mov	r0, r4
    852c:	f005 fa8c 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8530:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8532:	4630      	mov	r0, r6
    8534:	f005 fa8e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8538:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    853a:	4628      	mov	r0, r5
    853c:	f005 fa90 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8540:	280c      	cmp	r0, #12
    8542:	d91a      	bls.n	857a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    8544:	f105 000c 	add.w	r0, r5, #12
    8548:	f005 fa8a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    854c:	e016      	b.n	857c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    854e:	2000      	movs	r0, #0
    8550:	e7bf      	b.n	84d2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8552:	2500      	movs	r5, #0
    8554:	e7c3      	b.n	84de <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8556:	4b14      	ldr	r3, [pc, #80]	; (85a8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8558:	4a14      	ldr	r2, [pc, #80]	; (85ac <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    855a:	f44f 7183 	mov.w	r1, #262	; 0x106
    855e:	4814      	ldr	r0, [pc, #80]	; (85b0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8560:	f004 f822 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8564:	2000      	movs	r0, #0
    8566:	e7d2      	b.n	850e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8568:	2400      	movs	r4, #0
    856a:	e7d6      	b.n	851a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    856c:	4b0e      	ldr	r3, [pc, #56]	; (85a8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    856e:	4a11      	ldr	r2, [pc, #68]	; (85b4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8570:	f44f 7183 	mov.w	r1, #262	; 0x106
    8574:	480e      	ldr	r0, [pc, #56]	; (85b0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8576:	f004 f817 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    857a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    857c:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    857e:	b180      	cbz	r0, 85a2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8580:	4630      	mov	r0, r6
    8582:	f005 fa61 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8586:	1833      	adds	r3, r6, r0
    8588:	f8cd 8004 	str.w	r8, [sp, #4]
    858c:	68fa      	ldr	r2, [r7, #12]
    858e:	9200      	str	r2, [sp, #0]
    8590:	4622      	mov	r2, r4
    8592:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    8596:	4648      	mov	r0, r9
    8598:	f7ff fd84 	bl	80a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    859c:	b002      	add	sp, #8
    859e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    85a2:	2300      	movs	r3, #0
    85a4:	e7f0      	b.n	8588 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    85a6:	bf00      	nop
    85a8:	00055470 	.word	0x00055470
    85ac:	000555c0 	.word	0x000555c0
    85b0:	0005553c 	.word	0x0005553c
    85b4:	00055758 	.word	0x00055758

000085b8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    85b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    85bc:	4680      	mov	r8, r0
    85be:	460c      	mov	r4, r1
    85c0:	4691      	mov	r9, r2
    85c2:	461f      	mov	r7, r3
    85c4:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    85c6:	2300      	movs	r3, #0
    85c8:	602b      	str	r3, [r5, #0]
    85ca:	606b      	str	r3, [r5, #4]
    85cc:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    85ce:	4608      	mov	r0, r1
    85d0:	f005 fa40 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    85d4:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    85d6:	4630      	mov	r0, r6
    85d8:	f005 fa42 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85dc:	2806      	cmp	r0, #6
    85de:	d911      	bls.n	8604 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    85e0:	1db0      	adds	r0, r6, #6
    85e2:	f005 fa3d 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    85e6:	b178      	cbz	r0, 8608 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    85e8:	4420      	add	r0, r4
    85ea:	f006 fc7d 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    85ee:	463a      	mov	r2, r7
    85f0:	f105 0108 	add.w	r1, r5, #8
    85f4:	b2c0      	uxtb	r0, r0
    85f6:	f000 fccd 	bl	8f94 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    85fa:	4606      	mov	r6, r0
    85fc:	b130      	cbz	r0, 860c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    85fe:	4630      	mov	r0, r6
    8600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8604:	2000      	movs	r0, #0
    8606:	e7ee      	b.n	85e6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8608:	2000      	movs	r0, #0
    860a:	e7f0      	b.n	85ee <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    860c:	4649      	mov	r1, r9
    860e:	4620      	mov	r0, r4
    8610:	f7ff f882 	bl	7718 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8614:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    8616:	4620      	mov	r0, r4
    8618:	f005 fa1c 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    861c:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8620:	4648      	mov	r0, r9
    8622:	f005 fa1d 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8626:	2804      	cmp	r0, #4
    8628:	d911      	bls.n	864e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    862a:	f109 0004 	add.w	r0, r9, #4
    862e:	f005 fa17 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8632:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8634:	b168      	cbz	r0, 8652 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    8636:	4620      	mov	r0, r4
    8638:	f005 fa06 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    863c:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    863e:	b152      	cbz	r2, 8656 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8640:	1d2b      	adds	r3, r5, #4
    8642:	4639      	mov	r1, r7
    8644:	4640      	mov	r0, r8
    8646:	f006 ff4b 	bl	f4e0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    864a:	4606      	mov	r6, r0
    864c:	e7d7      	b.n	85fe <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    864e:	2000      	movs	r0, #0
    8650:	e7ef      	b.n	8632 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8652:	2200      	movs	r2, #0
    8654:	e7f3      	b.n	863e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8656:	4b01      	ldr	r3, [pc, #4]	; (865c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    8658:	606b      	str	r3, [r5, #4]
    865a:	e7d0      	b.n	85fe <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    865c:	00056da4 	.word	0x00056da4

00008660 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8664:	b087      	sub	sp, #28
    8666:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8668:	9205      	str	r2, [sp, #20]
    866a:	b192      	cbz	r2, 8692 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    866c:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    866e:	2300      	movs	r3, #0
    8670:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8672:	9c04      	ldr	r4, [sp, #16]
    8674:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8676:	4620      	mov	r0, r4
    8678:	f005 f9ec 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    867c:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    867e:	4620      	mov	r0, r4
    8680:	f005 f9ee 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8684:	2808      	cmp	r0, #8
    8686:	d906      	bls.n	8696 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    8688:	f104 0008 	add.w	r0, r4, #8
    868c:	f005 f9e8 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8690:	e002      	b.n	8698 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8692:	f007 fcca 	bl	1002a <abort>
    8696:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8698:	9b04      	ldr	r3, [sp, #16]
    869a:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    869c:	2800      	cmp	r0, #0
    869e:	d03d      	beq.n	871c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    86a0:	4620      	mov	r0, r4
    86a2:	f005 f9d1 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86a6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    86a8:	6820      	ldr	r0, [r4, #0]
    86aa:	f005 f9cc 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    86ae:	9d03      	ldr	r5, [sp, #12]
    86b0:	4285      	cmp	r5, r0
    86b2:	f080 80b3 	bcs.w	881c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    86b6:	6820      	ldr	r0, [r4, #0]
    86b8:	f005 f9c5 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    86bc:	4285      	cmp	r5, r0
    86be:	d22f      	bcs.n	8720 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    86c0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    86c2:	9b03      	ldr	r3, [sp, #12]
    86c4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    86c8:	4620      	mov	r0, r4
    86ca:	f005 f9bd 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    86ce:	1824      	adds	r4, r4, r0
    86d0:	d02d      	beq.n	872e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    86d2:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    86d4:	4620      	mov	r0, r4
    86d6:	f005 f9bd 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    86da:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    86dc:	4628      	mov	r0, r5
    86de:	f005 f9bf 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86e2:	2804      	cmp	r0, #4
    86e4:	d925      	bls.n	8732 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    86e6:	1d28      	adds	r0, r5, #4
    86e8:	f005 f9ba 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    86ec:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86ee:	b310      	cbz	r0, 8736 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    86f0:	4620      	mov	r0, r4
    86f2:	f005 f9a9 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86f6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    86f8:	6820      	ldr	r0, [r4, #0]
    86fa:	f005 f9a4 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    86fe:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8700:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    8704:	6803      	ldr	r3, [r0, #0]
    8706:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8708:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    870c:	0089      	lsls	r1, r1, #2
    870e:	460c      	mov	r4, r1
    8710:	2204      	movs	r2, #4
    8712:	4798      	blx	r3
    if (tensors == nullptr) {
    8714:	9002      	str	r0, [sp, #8]
    8716:	b180      	cbz	r0, 873a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    8718:	2500      	movs	r5, #0
    871a:	e038      	b.n	878e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    871c:	2400      	movs	r4, #0
    871e:	e7c3      	b.n	86a8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    8720:	4b3f      	ldr	r3, [pc, #252]	; (8820 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8722:	4a40      	ldr	r2, [pc, #256]	; (8824 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    8724:	f44f 7183 	mov.w	r1, #262	; 0x106
    8728:	483f      	ldr	r0, [pc, #252]	; (8828 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    872a:	f003 ff3d 	bl	c5a8 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    872e:	f007 fc7c 	bl	1002a <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8732:	2000      	movs	r0, #0
    8734:	e7da      	b.n	86ec <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8736:	2400      	movs	r4, #0
    8738:	e7de      	b.n	86f8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    873a:	4622      	mov	r2, r4
    873c:	493b      	ldr	r1, [pc, #236]	; (882c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    873e:	f8db 000c 	ldr.w	r0, [fp, #12]
    8742:	f007 f8c0 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8746:	2001      	movs	r0, #1
    8748:	e05c      	b.n	8804 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    874a:	2000      	movs	r0, #0
    874c:	e02f      	b.n	87ae <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    874e:	2400      	movs	r4, #0
    8750:	e034      	b.n	87bc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8752:	4b33      	ldr	r3, [pc, #204]	; (8820 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8754:	4a36      	ldr	r2, [pc, #216]	; (8830 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8756:	f44f 7183 	mov.w	r1, #262	; 0x106
    875a:	4833      	ldr	r0, [pc, #204]	; (8828 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    875c:	f003 ff24 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8760:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8762:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8766:	2800      	cmp	r0, #0
    8768:	d043      	beq.n	87f2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    876a:	4630      	mov	r0, r6
    876c:	f005 f96c 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8770:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8772:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8776:	9902      	ldr	r1, [sp, #8]
    8778:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    877c:	9300      	str	r3, [sp, #0]
    877e:	f8db 300c 	ldr.w	r3, [fp, #12]
    8782:	4621      	mov	r1, r4
    8784:	4648      	mov	r0, r9
    8786:	f7ff ff17 	bl	85b8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    878a:	bba0      	cbnz	r0, 87f6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    878c:	3501      	adds	r5, #1
    878e:	4555      	cmp	r5, sl
    8790:	d23b      	bcs.n	880a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8792:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8796:	4638      	mov	r0, r7
    8798:	f005 f95c 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    879c:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    879e:	4620      	mov	r0, r4
    87a0:	f005 f95e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87a4:	2804      	cmp	r0, #4
    87a6:	d9d0      	bls.n	874a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    87a8:	1d20      	adds	r0, r4, #4
    87aa:	f005 f959 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    87ae:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87b0:	2800      	cmp	r0, #0
    87b2:	d0cc      	beq.n	874e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    87b4:	4620      	mov	r0, r4
    87b6:	f005 f947 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87ba:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    87bc:	6820      	ldr	r0, [r4, #0]
    87be:	f005 f942 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    87c2:	4285      	cmp	r5, r0
    87c4:	d2c5      	bcs.n	8752 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    87c6:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    87c8:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    87cc:	4620      	mov	r0, r4
    87ce:	f005 f93b 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87d2:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    87d4:	4640      	mov	r0, r8
    87d6:	f005 f93d 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87da:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87de:	4630      	mov	r0, r6
    87e0:	f005 f93e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87e4:	280c      	cmp	r0, #12
    87e6:	d9bb      	bls.n	8760 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    87e8:	f106 000c 	add.w	r0, r6, #12
    87ec:	f005 f938 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    87f0:	e7b7      	b.n	8762 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87f2:	2200      	movs	r2, #0
    87f4:	e7bd      	b.n	8772 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    87f6:	462a      	mov	r2, r5
    87f8:	490e      	ldr	r1, [pc, #56]	; (8834 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    87fa:	f8db 000c 	ldr.w	r0, [fp, #12]
    87fe:	f007 f862 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8802:	2001      	movs	r0, #1
}
    8804:	b007      	add	sp, #28
    8806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    880a:	9b05      	ldr	r3, [sp, #20]
    880c:	9a03      	ldr	r2, [sp, #12]
    880e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8812:	9902      	ldr	r1, [sp, #8]
    8814:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8816:	1c53      	adds	r3, r2, #1
    8818:	9303      	str	r3, [sp, #12]
    881a:	e72a      	b.n	8672 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    881c:	2000      	movs	r0, #0
    881e:	e7f1      	b.n	8804 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8820:	00055470 	.word	0x00055470
    8824:	000555c0 	.word	0x000555c0
    8828:	0005553c 	.word	0x0005553c
    882c:	00056c24 	.word	0x00056c24
    8830:	00055758 	.word	0x00055758
    8834:	00056c6c 	.word	0x00056c6c

00008838 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    883c:	b093      	sub	sp, #76	; 0x4c
    883e:	4606      	mov	r6, r0
    8840:	460f      	mov	r7, r1
    8842:	4690      	mov	r8, r2
    8844:	4699      	mov	r9, r3
    8846:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    884a:	4608      	mov	r0, r1
    884c:	f005 f902 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8850:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8852:	4620      	mov	r0, r4
    8854:	f005 f904 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8858:	2808      	cmp	r0, #8
    885a:	d948      	bls.n	88ee <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    885c:	f104 0008 	add.w	r0, r4, #8
    8860:	f005 f8fe 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8864:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8866:	2800      	cmp	r0, #0
    8868:	d043      	beq.n	88f2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    886a:	4620      	mov	r0, r4
    886c:	f005 f8ec 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8870:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8872:	6820      	ldr	r0, [r4, #0]
    8874:	f005 f8e7 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8878:	4582      	cmp	sl, r0
    887a:	d23c      	bcs.n	88f6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    887c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    887e:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8882:	4620      	mov	r0, r4
    8884:	f005 f8e0 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8888:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    888a:	4620      	mov	r0, r4
    888c:	f005 f8e2 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8890:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8892:	4628      	mov	r0, r5
    8894:	f005 f8e4 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8898:	2804      	cmp	r0, #4
    889a:	d933      	bls.n	8904 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    889c:	1d28      	adds	r0, r5, #4
    889e:	f005 f8df 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    88a2:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88a4:	b380      	cbz	r0, 8908 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    88a6:	4628      	mov	r0, r5
    88a8:	f005 f8ce 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88ac:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    88ae:	6828      	ldr	r0, [r5, #0]
    88b0:	f005 f8c9 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    88b4:	6973      	ldr	r3, [r6, #20]
    88b6:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    88b8:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    88bc:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    88c0:	6870      	ldr	r0, [r6, #4]
    88c2:	6803      	ldr	r3, [r0, #0]
    88c4:	691b      	ldr	r3, [r3, #16]
    88c6:	2204      	movs	r2, #4
    88c8:	4651      	mov	r1, sl
    88ca:	4798      	blx	r3
  if (allocation_info == nullptr) {
    88cc:	4683      	mov	fp, r0
    88ce:	b1e8      	cbz	r0, 890c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    88d0:	4620      	mov	r0, r4
    88d2:	f005 f8bf 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88d6:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88da:	4650      	mov	r0, sl
    88dc:	f005 f8c0 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88e0:	2804      	cmp	r0, #4
    88e2:	d91a      	bls.n	891a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    88e4:	f10a 0004 	add.w	r0, sl, #4
    88e8:	f005 f8ba 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    88ec:	e016      	b.n	891c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    88ee:	2000      	movs	r0, #0
    88f0:	e7b8      	b.n	8864 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88f2:	2400      	movs	r4, #0
    88f4:	e7bd      	b.n	8872 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    88f6:	4b55      	ldr	r3, [pc, #340]	; (8a4c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    88f8:	4a55      	ldr	r2, [pc, #340]	; (8a50 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    88fa:	f44f 7183 	mov.w	r1, #262	; 0x106
    88fe:	4855      	ldr	r0, [pc, #340]	; (8a54 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    8900:	f003 fe52 	bl	c5a8 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8904:	2000      	movs	r0, #0
    8906:	e7cc      	b.n	88a2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8908:	2500      	movs	r5, #0
    890a:	e7d0      	b.n	88ae <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    890c:	4652      	mov	r2, sl
    890e:	4952      	ldr	r1, [pc, #328]	; (8a58 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    8910:	68f0      	ldr	r0, [r6, #12]
    8912:	f006 ffd8 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    8916:	2701      	movs	r7, #1
    8918:	e01b      	b.n	8952 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    891a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    891c:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8920:	b1d8      	cbz	r0, 895a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    8922:	4650      	mov	r0, sl
    8924:	f005 f890 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8928:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    892a:	f8da 0000 	ldr.w	r0, [sl]
    892e:	f005 f88a 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    8932:	6972      	ldr	r2, [r6, #20]
    8934:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    8936:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    893a:	900f      	str	r0, [sp, #60]	; 0x3c
    893c:	9210      	str	r2, [sp, #64]	; 0x40
    893e:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    8940:	2300      	movs	r3, #0
    8942:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    8944:	aa0d      	add	r2, sp, #52	; 0x34
    8946:	4639      	mov	r1, r7
    8948:	a80e      	add	r0, sp, #56	; 0x38
    894a:	f7ff f813 	bl	7974 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    894e:	4607      	mov	r7, r0
    8950:	b130      	cbz	r0, 8960 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    8952:	4638      	mov	r0, r7
    8954:	b013      	add	sp, #76	; 0x4c
    8956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    895a:	f04f 0a00 	mov.w	sl, #0
    895e:	e7e4      	b.n	892a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    8960:	4643      	mov	r3, r8
    8962:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8964:	4621      	mov	r1, r4
    8966:	a80e      	add	r0, sp, #56	; 0x38
    8968:	f7ff f9de 	bl	7d28 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    896c:	4607      	mov	r7, r0
    896e:	2800      	cmp	r0, #0
    8970:	d1ef      	bne.n	8952 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    8972:	4630      	mov	r0, r6
    8974:	f006 fd8b 	bl	f48e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    8978:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    897a:	464a      	mov	r2, r9
    897c:	a80e      	add	r0, sp, #56	; 0x38
    897e:	f006 fc95 	bl	f2ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    8982:	4607      	mov	r7, r0
    8984:	2800      	cmp	r0, #0
    8986:	d1e4      	bne.n	8952 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8988:	2110      	movs	r1, #16
    898a:	6870      	ldr	r0, [r6, #4]
    898c:	f006 fa12 	bl	edb4 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8990:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    8992:	6870      	ldr	r0, [r6, #4]
    8994:	6803      	ldr	r3, [r0, #0]
    8996:	691b      	ldr	r3, [r3, #16]
    8998:	2210      	movs	r2, #16
    899a:	4621      	mov	r1, r4
    899c:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    899e:	4601      	mov	r1, r0
    89a0:	2800      	cmp	r0, #0
    89a2:	d036      	beq.n	8a12 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    89a4:	4622      	mov	r2, r4
    89a6:	a802      	add	r0, sp, #8
    89a8:	f000 f882 	bl	8ab0 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    89ac:	462b      	mov	r3, r5
    89ae:	465a      	mov	r2, fp
    89b0:	a902      	add	r1, sp, #8
    89b2:	68f0      	ldr	r0, [r6, #12]
    89b4:	f006 fd01 	bl	f3ba <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    89b8:	4607      	mov	r7, r0
    89ba:	2800      	cmp	r0, #0
    89bc:	d141      	bne.n	8a42 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    89be:	6870      	ldr	r0, [r6, #4]
    89c0:	6803      	ldr	r3, [r0, #0]
    89c2:	695b      	ldr	r3, [r3, #20]
    89c4:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    89c6:	2110      	movs	r1, #16
    89c8:	6870      	ldr	r0, [r6, #4]
    89ca:	f006 f9f3 	bl	edb4 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    89ce:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    89d0:	a802      	add	r0, sp, #8
    89d2:	f006 fef4 	bl	f7be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    89d6:	42a0      	cmp	r0, r4
    89d8:	d828      	bhi.n	8a2c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    89da:	68f4      	ldr	r4, [r6, #12]
    89dc:	6870      	ldr	r0, [r6, #4]
    89de:	f006 f9e7 	bl	edb0 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    89e2:	4602      	mov	r2, r0
    89e4:	9500      	str	r5, [sp, #0]
    89e6:	465b      	mov	r3, fp
    89e8:	a902      	add	r1, sp, #8
    89ea:	4620      	mov	r0, r4
    89ec:	f006 fc82 	bl	f2f4 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    89f0:	4607      	mov	r7, r0
    89f2:	bb30      	cbnz	r0, 8a42 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    89f4:	a802      	add	r0, sp, #8
    89f6:	f006 fee2 	bl	f7be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    89fa:	69b3      	ldr	r3, [r6, #24]
    89fc:	4283      	cmp	r3, r0
    89fe:	d200      	bcs.n	8a02 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    8a00:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    8a02:	6870      	ldr	r0, [r6, #4]
    8a04:	6803      	ldr	r3, [r0, #0]
    8a06:	689b      	ldr	r3, [r3, #8]
    8a08:	2210      	movs	r2, #16
    8a0a:	69b1      	ldr	r1, [r6, #24]
    8a0c:	4798      	blx	r3
    8a0e:	4607      	mov	r7, r0
    8a10:	e017      	b.n	8a42 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8a12:	68f0      	ldr	r0, [r6, #12]
    8a14:	4b11      	ldr	r3, [pc, #68]	; (8a5c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    8a16:	9301      	str	r3, [sp, #4]
    8a18:	f240 33d2 	movw	r3, #978	; 0x3d2
    8a1c:	9300      	str	r3, [sp, #0]
    8a1e:	4b10      	ldr	r3, [pc, #64]	; (8a60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    8a20:	4a10      	ldr	r2, [pc, #64]	; (8a64 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    8a22:	4601      	mov	r1, r0
    8a24:	f006 ff5e 	bl	f8e4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    8a28:	2701      	movs	r7, #1
    8a2a:	e792      	b.n	8952 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    8a2c:	68f5      	ldr	r5, [r6, #12]
    8a2e:	a802      	add	r0, sp, #8
    8a30:	f006 fec5 	bl	f7be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8a34:	4602      	mov	r2, r0
    8a36:	4623      	mov	r3, r4
    8a38:	490b      	ldr	r1, [pc, #44]	; (8a68 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    8a3a:	4628      	mov	r0, r5
    8a3c:	f006 ff43 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8a40:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8a42:	a802      	add	r0, sp, #8
    8a44:	f006 fd68 	bl	f518 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    8a48:	e783      	b.n	8952 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    8a4a:	bf00      	nop
    8a4c:	00055470 	.word	0x00055470
    8a50:	000555c0 	.word	0x000555c0
    8a54:	0005553c 	.word	0x0005553c
    8a58:	00056c8c 	.word	0x00056c8c
    8a5c:	00056d38 	.word	0x00056d38
    8a60:	00056cd0 	.word	0x00056cd0
    8a64:	00056d20 	.word	0x00056d20
    8a68:	00056d54 	.word	0x00056d54

00008a6c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    8a6c:	b538      	push	{r3, r4, r5, lr}
    8a6e:	4604      	mov	r4, r0
    8a70:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    8a72:	68a5      	ldr	r5, [r4, #8]
    8a74:	6861      	ldr	r1, [r4, #4]
    8a76:	428d      	cmp	r5, r1
    8a78:	da12      	bge.n	8aa0 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    8a7a:	68e1      	ldr	r1, [r4, #12]
    8a7c:	0128      	lsls	r0, r5, #4
    8a7e:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    8a82:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    8a84:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    8a86:	9b04      	ldr	r3, [sp, #16]
    8a88:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    8a8a:	f04f 33ff 	mov.w	r3, #4294967295
    8a8e:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    8a90:	68a3      	ldr	r3, [r4, #8]
    8a92:	3301      	adds	r3, #1
    8a94:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    8a96:	2301      	movs	r3, #1
    8a98:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    8a9c:	2000      	movs	r0, #0
}
    8a9e:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    8aa0:	460a      	mov	r2, r1
    8aa2:	4902      	ldr	r1, [pc, #8]	; (8aac <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    8aa4:	f006 ff0f 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8aa8:	2001      	movs	r0, #1
    8aaa:	e7f8      	b.n	8a9e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    8aac:	00056e14 	.word	0x00056e14

00008ab0 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    8ab0:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    8ab2:	4c0f      	ldr	r4, [pc, #60]	; (8af0 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    8ab4:	6004      	str	r4, [r0, #0]
    8ab6:	2400      	movs	r4, #0
    8ab8:	6084      	str	r4, [r0, #8]
    8aba:	2401      	movs	r4, #1
    8abc:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    8ac0:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    8ac4:	fba4 4202 	umull	r4, r2, r4, r2
    8ac8:	0952      	lsrs	r2, r2, #5
    8aca:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    8acc:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    8ace:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    8ad2:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    8ad4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    8ad8:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    8ada:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    8ade:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    8ae0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    8ae4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    8ae8:	6241      	str	r1, [r0, #36]	; 0x24
}
    8aea:	bc10      	pop	{r4}
    8aec:	4770      	bx	lr
    8aee:	bf00      	nop
    8af0:	00056e68 	.word	0x00056e68

00008af4 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    8af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8af6:	4605      	mov	r5, r0
    8af8:	460f      	mov	r7, r1
    8afa:	4614      	mov	r4, r2
    8afc:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    8afe:	f006 fd83 	bl	f608 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    8b02:	2c00      	cmp	r4, #0
    8b04:	db08      	blt.n	8b18 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    8b06:	68ab      	ldr	r3, [r5, #8]
    8b08:	42a3      	cmp	r3, r4
    8b0a:	dd05      	ble.n	8b18 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    8b0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8b0e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    8b12:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    8b14:	2000      	movs	r0, #0
}
    8b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    8b18:	68ab      	ldr	r3, [r5, #8]
    8b1a:	4622      	mov	r2, r4
    8b1c:	4902      	ldr	r1, [pc, #8]	; (8b28 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    8b1e:	4638      	mov	r0, r7
    8b20:	f006 fed1 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8b24:	2001      	movs	r0, #1
    8b26:	e7f6      	b.n	8b16 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    8b28:	00056e34 	.word	0x00056e34

00008b2c <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    8b2c:	2810      	cmp	r0, #16
    8b2e:	d82a      	bhi.n	8b86 <TfLiteTypeGetName+0x5a>
    8b30:	e8df f000 	tbb	[pc, r0]
    8b34:	110d2b09 	.word	0x110d2b09
    8b38:	0b191f15 	.word	0x0b191f15
    8b3c:	2321131b 	.word	0x2321131b
    8b40:	2725171d 	.word	0x2725171d
    8b44:	0f          	.byte	0x0f
    8b45:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    8b46:	4812      	ldr	r0, [pc, #72]	; (8b90 <TfLiteTypeGetName+0x64>)
    8b48:	4770      	bx	lr
      return "INT16";
    8b4a:	4812      	ldr	r0, [pc, #72]	; (8b94 <TfLiteTypeGetName+0x68>)
    8b4c:	4770      	bx	lr
      return "INT32";
    8b4e:	4812      	ldr	r0, [pc, #72]	; (8b98 <TfLiteTypeGetName+0x6c>)
    8b50:	4770      	bx	lr
      return "UINT32";
    8b52:	4812      	ldr	r0, [pc, #72]	; (8b9c <TfLiteTypeGetName+0x70>)
    8b54:	4770      	bx	lr
      return "UINT8";
    8b56:	4812      	ldr	r0, [pc, #72]	; (8ba0 <TfLiteTypeGetName+0x74>)
    8b58:	4770      	bx	lr
      return "INT8";
    8b5a:	4812      	ldr	r0, [pc, #72]	; (8ba4 <TfLiteTypeGetName+0x78>)
    8b5c:	4770      	bx	lr
      return "INT64";
    8b5e:	4812      	ldr	r0, [pc, #72]	; (8ba8 <TfLiteTypeGetName+0x7c>)
    8b60:	4770      	bx	lr
      return "UINT64";
    8b62:	4812      	ldr	r0, [pc, #72]	; (8bac <TfLiteTypeGetName+0x80>)
    8b64:	4770      	bx	lr
      return "BOOL";
    8b66:	4812      	ldr	r0, [pc, #72]	; (8bb0 <TfLiteTypeGetName+0x84>)
    8b68:	4770      	bx	lr
      return "COMPLEX64";
    8b6a:	4812      	ldr	r0, [pc, #72]	; (8bb4 <TfLiteTypeGetName+0x88>)
    8b6c:	4770      	bx	lr
      return "COMPLEX128";
    8b6e:	4812      	ldr	r0, [pc, #72]	; (8bb8 <TfLiteTypeGetName+0x8c>)
    8b70:	4770      	bx	lr
      return "STRING";
    8b72:	4812      	ldr	r0, [pc, #72]	; (8bbc <TfLiteTypeGetName+0x90>)
    8b74:	4770      	bx	lr
      return "FLOAT16";
    8b76:	4812      	ldr	r0, [pc, #72]	; (8bc0 <TfLiteTypeGetName+0x94>)
    8b78:	4770      	bx	lr
      return "FLOAT64";
    8b7a:	4812      	ldr	r0, [pc, #72]	; (8bc4 <TfLiteTypeGetName+0x98>)
    8b7c:	4770      	bx	lr
      return "RESOURCE";
    8b7e:	4812      	ldr	r0, [pc, #72]	; (8bc8 <TfLiteTypeGetName+0x9c>)
    8b80:	4770      	bx	lr
      return "VARIANT";
    8b82:	4812      	ldr	r0, [pc, #72]	; (8bcc <TfLiteTypeGetName+0xa0>)
    8b84:	4770      	bx	lr
  }
  return "Unknown type";
    8b86:	4812      	ldr	r0, [pc, #72]	; (8bd0 <TfLiteTypeGetName+0xa4>)
    8b88:	4770      	bx	lr
      return "FLOAT32";
    8b8a:	4812      	ldr	r0, [pc, #72]	; (8bd4 <TfLiteTypeGetName+0xa8>)
}
    8b8c:	4770      	bx	lr
    8b8e:	bf00      	nop
    8b90:	00056f1c 	.word	0x00056f1c
    8b94:	00056e98 	.word	0x00056e98
    8b98:	00056ea0 	.word	0x00056ea0
    8b9c:	00056ea8 	.word	0x00056ea8
    8ba0:	00056eb0 	.word	0x00056eb0
    8ba4:	00056eb8 	.word	0x00056eb8
    8ba8:	00056ec0 	.word	0x00056ec0
    8bac:	00056ec8 	.word	0x00056ec8
    8bb0:	00056ed0 	.word	0x00056ed0
    8bb4:	00056ed8 	.word	0x00056ed8
    8bb8:	00056ee4 	.word	0x00056ee4
    8bbc:	00056ef0 	.word	0x00056ef0
    8bc0:	00056ef8 	.word	0x00056ef8
    8bc4:	00056f00 	.word	0x00056f00
    8bc8:	00056f08 	.word	0x00056f08
    8bcc:	00056f14 	.word	0x00056f14
    8bd0:	00056e80 	.word	0x00056e80
    8bd4:	00056e90 	.word	0x00056e90

00008bd8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
    8bd8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    8bdc:	4606      	mov	r6, r0
    8bde:	460f      	mov	r7, r1
    8be0:	4615      	mov	r5, r2
    8be2:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    8be4:	2200      	movs	r2, #0
    8be6:	2300      	movs	r3, #0
    8be8:	f7f7 fefe 	bl	9e8 <__aeabi_dcmpeq>
    8bec:	b120      	cbz	r0, 8bf8 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    8bee:	2300      	movs	r3, #0
    8bf0:	602b      	str	r3, [r5, #0]
    *shift = 0;
    8bf2:	6023      	str	r3, [r4, #0]
  if (*shift < -31) {
    *shift = 0;
    q_fixed = 0;
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
    8bf4:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    8bf8:	4622      	mov	r2, r4
    8bfa:	4630      	mov	r0, r6
    8bfc:	4639      	mov	r1, r7
    8bfe:	f003 fc2d 	bl	c45c <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    8c02:	2200      	movs	r2, #0
    8c04:	4b1a      	ldr	r3, [pc, #104]	; (8c70 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    8c06:	f7f7 fc87 	bl	518 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    8c0a:	f003 fc5f 	bl	c4cc <round>
    8c0e:	f7f8 faa7 	bl	1160 <__aeabi_d2lz>
    8c12:	4606      	mov	r6, r0
    8c14:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8c16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    8c1a:	2300      	movs	r3, #0
    8c1c:	4282      	cmp	r2, r0
    8c1e:	418b      	sbcs	r3, r1
    8c20:	db12      	blt.n	8c48 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    8c22:	2900      	cmp	r1, #0
    8c24:	bf08      	it	eq
    8c26:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    8c2a:	d00f      	beq.n	8c4c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8c2c:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    8c30:	f177 0300 	sbcs.w	r3, r7, #0
    8c34:	da19      	bge.n	8c6a <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    8c36:	6823      	ldr	r3, [r4, #0]
    8c38:	f113 0f1f 	cmn.w	r3, #31
    8c3c:	da02      	bge.n	8c44 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    8c3e:	2300      	movs	r3, #0
    8c40:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    8c42:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    8c44:	602e      	str	r6, [r5, #0]
    8c46:	e7d5      	b.n	8bf4 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8c48:	f007 f9ef 	bl	1002a <abort>
    q_fixed /= 2;
    8c4c:	0fc9      	lsrs	r1, r1, #31
    8c4e:	eb16 0b01 	adds.w	fp, r6, r1
    8c52:	f147 0c00 	adc.w	ip, r7, #0
    8c56:	ea4f 025b 	mov.w	r2, fp, lsr #1
    8c5a:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    8c5e:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    8c62:	6823      	ldr	r3, [r4, #0]
    8c64:	3301      	adds	r3, #1
    8c66:	6023      	str	r3, [r4, #0]
    8c68:	e7e0      	b.n	8c2c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8c6a:	f007 f9de 	bl	1002a <abort>
    8c6e:	bf00      	nop
    8c70:	41e00000 	.word	0x41e00000

00008c74 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    8c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c76:	b087      	sub	sp, #28
    8c78:	4605      	mov	r5, r0
    8c7a:	460c      	mov	r4, r1
    8c7c:	9203      	str	r2, [sp, #12]
    8c7e:	9302      	str	r3, [sp, #8]
    8c80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    8c82:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    8c84:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    8c86:	2901      	cmp	r1, #1
    8c88:	d00e      	beq.n	8ca8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    8c8a:	2903      	cmp	r1, #3
    8c8c:	d042      	beq.n	8d14 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    8c8e:	2902      	cmp	r1, #2
    8c90:	f000 80a7 	beq.w	8de2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    8c94:	9b03      	ldr	r3, [sp, #12]
    8c96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8c98:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    8c9a:	9b02      	ldr	r3, [sp, #8]
    8c9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8c9e:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    8ca0:	2400      	movs	r4, #0
}
    8ca2:	4620      	mov	r0, r4
    8ca4:	b007      	add	sp, #28
    8ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    8ca8:	4631      	mov	r1, r6
    8caa:	2000      	movs	r0, #0
    8cac:	f7f8 f908 	bl	ec0 <__aeabi_fdiv>
    8cb0:	f7f7 fbda 	bl	468 <__aeabi_f2d>
    8cb4:	f003 fc0a 	bl	c4cc <round>
    8cb8:	f7f7 fef0 	bl	a9c <__aeabi_d2f>
    8cbc:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8cbe:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8cc2:	f7f8 f9fb 	bl	10bc <__aeabi_fcmpge>
    8cc6:	b160      	cbz	r0, 8ce2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    8cc8:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8ccc:	4630      	mov	r0, r6
    8cce:	f7f8 f9eb 	bl	10a8 <__aeabi_fcmple>
    8cd2:	b130      	cbz	r0, 8ce2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    8cd4:	4630      	mov	r0, r6
    8cd6:	f7f8 fa05 	bl	10e4 <__aeabi_f2iz>
    8cda:	4407      	add	r7, r0
    8cdc:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    8cde:	2400      	movs	r4, #0
    8ce0:	e008      	b.n	8cf4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8ce2:	696e      	ldr	r6, [r5, #20]
    8ce4:	4b73      	ldr	r3, [pc, #460]	; (8eb4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8ce6:	9300      	str	r3, [sp, #0]
    8ce8:	f240 1359 	movw	r3, #345	; 0x159
    8cec:	4a72      	ldr	r2, [pc, #456]	; (8eb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8cee:	4973      	ldr	r1, [pc, #460]	; (8ebc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8cf0:	4628      	mov	r0, r5
    8cf2:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    8cf4:	2c00      	cmp	r4, #0
    8cf6:	d1d4      	bne.n	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    8cf8:	9a05      	ldr	r2, [sp, #20]
    8cfa:	9b03      	ldr	r3, [sp, #12]
    8cfc:	429a      	cmp	r2, r3
    8cfe:	dc07      	bgt.n	8d10 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    8d00:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    8d02:	681b      	ldr	r3, [r3, #0]
    8d04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8d06:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    8d08:	9b02      	ldr	r3, [sp, #8]
    8d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8d0c:	6013      	str	r3, [r2, #0]
    8d0e:	e7c8      	b.n	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    8d10:	ab05      	add	r3, sp, #20
    8d12:	e7f6      	b.n	8d02 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    8d14:	4631      	mov	r1, r6
    8d16:	2000      	movs	r0, #0
    8d18:	f7f8 f8d2 	bl	ec0 <__aeabi_fdiv>
    8d1c:	f7f7 fba4 	bl	468 <__aeabi_f2d>
    8d20:	f003 fbd4 	bl	c4cc <round>
    8d24:	f7f7 feba 	bl	a9c <__aeabi_d2f>
    8d28:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8d2a:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8d2e:	f7f8 f9c5 	bl	10bc <__aeabi_fcmpge>
    8d32:	b160      	cbz	r0, 8d4e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    8d34:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8d38:	4620      	mov	r0, r4
    8d3a:	f7f8 f9b5 	bl	10a8 <__aeabi_fcmple>
    8d3e:	b130      	cbz	r0, 8d4e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    8d40:	4620      	mov	r0, r4
    8d42:	f7f8 f9cf 	bl	10e4 <__aeabi_f2iz>
    8d46:	4438      	add	r0, r7
    8d48:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    8d4a:	2400      	movs	r4, #0
    8d4c:	e009      	b.n	8d62 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8d4e:	696c      	ldr	r4, [r5, #20]
    8d50:	4b58      	ldr	r3, [pc, #352]	; (8eb4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8d52:	9300      	str	r3, [sp, #0]
    8d54:	f240 1359 	movw	r3, #345	; 0x159
    8d58:	4a57      	ldr	r2, [pc, #348]	; (8eb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8d5a:	4958      	ldr	r1, [pc, #352]	; (8ebc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8d5c:	4628      	mov	r0, r5
    8d5e:	47a0      	blx	r4
    8d60:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    8d62:	2c00      	cmp	r4, #0
    8d64:	d19d      	bne.n	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    8d66:	9a03      	ldr	r2, [sp, #12]
    8d68:	9b05      	ldr	r3, [sp, #20]
    8d6a:	429a      	cmp	r2, r3
    8d6c:	db1f      	blt.n	8dae <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    8d6e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    8d70:	681b      	ldr	r3, [r3, #0]
    8d72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8d74:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    8d76:	4631      	mov	r1, r6
    8d78:	4851      	ldr	r0, [pc, #324]	; (8ec0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    8d7a:	f7f8 f8a1 	bl	ec0 <__aeabi_fdiv>
    8d7e:	f7f7 fb73 	bl	468 <__aeabi_f2d>
    8d82:	f003 fba3 	bl	c4cc <round>
    8d86:	f7f7 fe89 	bl	a9c <__aeabi_d2f>
    8d8a:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8d8c:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8d90:	f7f8 f994 	bl	10bc <__aeabi_fcmpge>
    8d94:	b168      	cbz	r0, 8db2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    8d96:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8d9a:	4630      	mov	r0, r6
    8d9c:	f7f8 f984 	bl	10a8 <__aeabi_fcmple>
    8da0:	b138      	cbz	r0, 8db2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    8da2:	4630      	mov	r0, r6
    8da4:	f7f8 f99e 	bl	10e4 <__aeabi_f2iz>
    8da8:	4407      	add	r7, r0
    8daa:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    8dac:	e00b      	b.n	8dc6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    8dae:	ab05      	add	r3, sp, #20
    8db0:	e7de      	b.n	8d70 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8db2:	696c      	ldr	r4, [r5, #20]
    8db4:	4b3f      	ldr	r3, [pc, #252]	; (8eb4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8db6:	9300      	str	r3, [sp, #0]
    8db8:	f240 1359 	movw	r3, #345	; 0x159
    8dbc:	4a3e      	ldr	r2, [pc, #248]	; (8eb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8dbe:	493f      	ldr	r1, [pc, #252]	; (8ebc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8dc0:	4628      	mov	r0, r5
    8dc2:	47a0      	blx	r4
    8dc4:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    8dc6:	2c00      	cmp	r4, #0
    8dc8:	f47f af6b 	bne.w	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    8dcc:	9a05      	ldr	r2, [sp, #20]
    8dce:	9b02      	ldr	r3, [sp, #8]
    8dd0:	429a      	cmp	r2, r3
    8dd2:	db04      	blt.n	8dde <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    8dd4:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    8dd6:	681b      	ldr	r3, [r3, #0]
    8dd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8dda:	6013      	str	r3, [r2, #0]
    8ddc:	e761      	b.n	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    8dde:	ab05      	add	r3, sp, #20
    8de0:	e7f9      	b.n	8dd6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    8de2:	4631      	mov	r1, r6
    8de4:	4837      	ldr	r0, [pc, #220]	; (8ec4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    8de6:	f7f8 f86b 	bl	ec0 <__aeabi_fdiv>
    8dea:	f7f7 fb3d 	bl	468 <__aeabi_f2d>
    8dee:	f003 fb6d 	bl	c4cc <round>
    8df2:	f7f7 fe53 	bl	a9c <__aeabi_d2f>
    8df6:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8df8:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8dfc:	f7f8 f95e 	bl	10bc <__aeabi_fcmpge>
    8e00:	b160      	cbz	r0, 8e1c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    8e02:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8e06:	4620      	mov	r0, r4
    8e08:	f7f8 f94e 	bl	10a8 <__aeabi_fcmple>
    8e0c:	b130      	cbz	r0, 8e1c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    8e0e:	4620      	mov	r0, r4
    8e10:	f7f8 f968 	bl	10e4 <__aeabi_f2iz>
    8e14:	4438      	add	r0, r7
    8e16:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    8e18:	2400      	movs	r4, #0
    8e1a:	e009      	b.n	8e30 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8e1c:	696c      	ldr	r4, [r5, #20]
    8e1e:	4b25      	ldr	r3, [pc, #148]	; (8eb4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8e20:	9300      	str	r3, [sp, #0]
    8e22:	f240 1359 	movw	r3, #345	; 0x159
    8e26:	4a24      	ldr	r2, [pc, #144]	; (8eb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8e28:	4924      	ldr	r1, [pc, #144]	; (8ebc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8e2a:	4628      	mov	r0, r5
    8e2c:	47a0      	blx	r4
    8e2e:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    8e30:	2c00      	cmp	r4, #0
    8e32:	f47f af36 	bne.w	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    8e36:	9a03      	ldr	r2, [sp, #12]
    8e38:	9b05      	ldr	r3, [sp, #20]
    8e3a:	429a      	cmp	r2, r3
    8e3c:	db20      	blt.n	8e80 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    8e3e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    8e40:	681b      	ldr	r3, [r3, #0]
    8e42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8e44:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    8e46:	4631      	mov	r1, r6
    8e48:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    8e4c:	f7f8 f838 	bl	ec0 <__aeabi_fdiv>
    8e50:	f7f7 fb0a 	bl	468 <__aeabi_f2d>
    8e54:	f003 fb3a 	bl	c4cc <round>
    8e58:	f7f7 fe20 	bl	a9c <__aeabi_d2f>
    8e5c:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8e5e:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8e62:	f7f8 f92b 	bl	10bc <__aeabi_fcmpge>
    8e66:	b168      	cbz	r0, 8e84 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    8e68:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8e6c:	4630      	mov	r0, r6
    8e6e:	f7f8 f91b 	bl	10a8 <__aeabi_fcmple>
    8e72:	b138      	cbz	r0, 8e84 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    8e74:	4630      	mov	r0, r6
    8e76:	f7f8 f935 	bl	10e4 <__aeabi_f2iz>
    8e7a:	4407      	add	r7, r0
    8e7c:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    8e7e:	e00b      	b.n	8e98 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    8e80:	ab05      	add	r3, sp, #20
    8e82:	e7dd      	b.n	8e40 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8e84:	696c      	ldr	r4, [r5, #20]
    8e86:	4b0b      	ldr	r3, [pc, #44]	; (8eb4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8e88:	9300      	str	r3, [sp, #0]
    8e8a:	f240 1359 	movw	r3, #345	; 0x159
    8e8e:	4a0a      	ldr	r2, [pc, #40]	; (8eb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8e90:	490a      	ldr	r1, [pc, #40]	; (8ebc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    8e92:	4628      	mov	r0, r5
    8e94:	47a0      	blx	r4
    8e96:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    8e98:	2c00      	cmp	r4, #0
    8e9a:	f47f af02 	bne.w	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    8e9e:	9a05      	ldr	r2, [sp, #20]
    8ea0:	9b02      	ldr	r3, [sp, #8]
    8ea2:	429a      	cmp	r2, r3
    8ea4:	db04      	blt.n	8eb0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    8ea6:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    8ea8:	681b      	ldr	r3, [r3, #0]
    8eaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8eac:	6013      	str	r3, [r2, #0]
    8eae:	e6f8      	b.n	8ca2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    8eb0:	ab05      	add	r3, sp, #20
    8eb2:	e7f9      	b.n	8ea8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    8eb4:	00056f70 	.word	0x00056f70
    8eb8:	00056f24 	.word	0x00056f24
    8ebc:	00056d20 	.word	0x00056d20
    8ec0:	40c00000 	.word	0x40c00000
    8ec4:	bf800000 	.word	0xbf800000

00008ec8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    8ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ecc:	b082      	sub	sp, #8
    8ece:	4680      	mov	r8, r0
    8ed0:	4608      	mov	r0, r1
    8ed2:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    8ed4:	68d1      	ldr	r1, [r2, #12]
    8ed6:	68c0      	ldr	r0, [r0, #12]
    8ed8:	f7f7 ff3e 	bl	d58 <__aeabi_fmul>
    8edc:	4604      	mov	r4, r0
  const double input_product_scale =
    8ede:	f7f7 fac3 	bl	468 <__aeabi_f2d>
    8ee2:	4606      	mov	r6, r0
    8ee4:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    8ee6:	2100      	movs	r1, #0
    8ee8:	4620      	mov	r0, r4
    8eea:	f7f8 f8e7 	bl	10bc <__aeabi_fcmpge>
    8eee:	b178      	cbz	r0, 8f10 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    8ef0:	68e8      	ldr	r0, [r5, #12]
    8ef2:	f7f7 fab9 	bl	468 <__aeabi_f2d>
    8ef6:	4602      	mov	r2, r0
    8ef8:	460b      	mov	r3, r1
    8efa:	4630      	mov	r0, r6
    8efc:	4639      	mov	r1, r7
    8efe:	f7f7 fc35 	bl	76c <__aeabi_ddiv>
    8f02:	9b08      	ldr	r3, [sp, #32]
    8f04:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    8f08:	2000      	movs	r0, #0
}
    8f0a:	b002      	add	sp, #8
    8f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    8f10:	f8d8 4014 	ldr.w	r4, [r8, #20]
    8f14:	4b04      	ldr	r3, [pc, #16]	; (8f28 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    8f16:	9300      	str	r3, [sp, #0]
    8f18:	f240 134b 	movw	r3, #331	; 0x14b
    8f1c:	4a03      	ldr	r2, [pc, #12]	; (8f2c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    8f1e:	4904      	ldr	r1, [pc, #16]	; (8f30 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    8f20:	4640      	mov	r0, r8
    8f22:	47a0      	blx	r4
    8f24:	2001      	movs	r0, #1
    8f26:	e7f0      	b.n	8f0a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    8f28:	00056f98 	.word	0x00056f98
    8f2c:	00056f24 	.word	0x00056f24
    8f30:	00056d20 	.word	0x00056d20

00008f34 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    8f34:	b570      	push	{r4, r5, r6, lr}
    8f36:	b084      	sub	sp, #16
    8f38:	4614      	mov	r4, r2
    8f3a:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    8f3c:	7813      	ldrb	r3, [r2, #0]
    8f3e:	2b03      	cmp	r3, #3
    8f40:	d00d      	beq.n	8f5e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    8f42:	2b09      	cmp	r3, #9
    8f44:	d00e      	beq.n	8f64 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    8f46:	2b07      	cmp	r3, #7
    8f48:	d017      	beq.n	8f7a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    8f4a:	6944      	ldr	r4, [r0, #20]
    8f4c:	4b0d      	ldr	r3, [pc, #52]	; (8f84 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    8f4e:	9300      	str	r3, [sp, #0]
    8f50:	f240 1391 	movw	r3, #401	; 0x191
    8f54:	4a0c      	ldr	r2, [pc, #48]	; (8f88 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    8f56:	490d      	ldr	r1, [pc, #52]	; (8f8c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    8f58:	47a0      	blx	r4
    8f5a:	2001      	movs	r0, #1
    8f5c:	e00b      	b.n	8f76 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    8f5e:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    8f60:	2200      	movs	r2, #0
    8f62:	e002      	b.n	8f6a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    8f64:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    8f66:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    8f6a:	9e08      	ldr	r6, [sp, #32]
    8f6c:	9602      	str	r6, [sp, #8]
    8f6e:	9501      	str	r5, [sp, #4]
    8f70:	9400      	str	r4, [sp, #0]
    8f72:	f7ff fe7f 	bl	8c74 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    8f76:	b004      	add	sp, #16
    8f78:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    8f7a:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    8f7e:	4a04      	ldr	r2, [pc, #16]	; (8f90 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    8f80:	e7f3      	b.n	8f6a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    8f82:	bf00      	nop
    8f84:	00056fd8 	.word	0x00056fd8
    8f88:	00056f24 	.word	0x00056f24
    8f8c:	00056d20 	.word	0x00056d20
    8f90:	ffff8000 	.word	0xffff8000

00008f94 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    8f94:	b508      	push	{r3, lr}
    8f96:	4613      	mov	r3, r2
  switch (tensor_type) {
    8f98:	280f      	cmp	r0, #15
    8f9a:	d848      	bhi.n	902e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    8f9c:	e8df f000 	tbb	[pc, r0]
    8fa0:	1f17080c 	.word	0x1f17080c
    8fa4:	13332f27 	.word	0x13332f27
    8fa8:	3b0f2337 	.word	0x3b0f2337
    8fac:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    8fb0:	230a      	movs	r3, #10
    8fb2:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fb4:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    8fb6:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    8fb8:	2301      	movs	r3, #1
    8fba:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fbc:	e7fb      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    8fbe:	230b      	movs	r3, #11
    8fc0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fc2:	2000      	movs	r0, #0
    8fc4:	e7f7      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    8fc6:	2307      	movs	r3, #7
    8fc8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fca:	2000      	movs	r0, #0
    8fcc:	e7f3      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    8fce:	2302      	movs	r3, #2
    8fd0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fd2:	2000      	movs	r0, #0
    8fd4:	e7ef      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    8fd6:	2310      	movs	r3, #16
    8fd8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fda:	2000      	movs	r0, #0
    8fdc:	e7eb      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    8fde:	2303      	movs	r3, #3
    8fe0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fe2:	2000      	movs	r0, #0
    8fe4:	e7e7      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    8fe6:	2309      	movs	r3, #9
    8fe8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8fea:	2000      	movs	r0, #0
    8fec:	e7e3      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    8fee:	2304      	movs	r3, #4
    8ff0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8ff2:	2000      	movs	r0, #0
    8ff4:	e7df      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    8ff6:	230d      	movs	r3, #13
    8ff8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    8ffa:	2000      	movs	r0, #0
    8ffc:	e7db      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    8ffe:	2305      	movs	r3, #5
    9000:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9002:	2000      	movs	r0, #0
    9004:	e7d7      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    9006:	2306      	movs	r3, #6
    9008:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    900a:	2000      	movs	r0, #0
    900c:	e7d3      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    900e:	2308      	movs	r3, #8
    9010:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9012:	2000      	movs	r0, #0
    9014:	e7cf      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    9016:	230c      	movs	r3, #12
    9018:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    901a:	2000      	movs	r0, #0
    901c:	e7cb      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    901e:	230e      	movs	r3, #14
    9020:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9022:	2000      	movs	r0, #0
    9024:	e7c7      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    9026:	230f      	movs	r3, #15
    9028:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    902a:	2000      	movs	r0, #0
    902c:	e7c3      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    902e:	2200      	movs	r2, #0
    9030:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    9032:	4602      	mov	r2, r0
    9034:	4902      	ldr	r1, [pc, #8]	; (9040 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    9036:	4618      	mov	r0, r3
    9038:	f006 fc45 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    903c:	2001      	movs	r0, #1
    903e:	e7ba      	b.n	8fb6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    9040:	00056fe0 	.word	0x00056fe0

00009044 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
    9044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9048:	b084      	sub	sp, #16
    904a:	4604      	mov	r4, r0
    904c:	4688      	mov	r8, r1
    904e:	4616      	mov	r6, r2
    9050:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9052:	f006 fc26 	bl	f8a2 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9056:	6833      	ldr	r3, [r6, #0]
    9058:	681b      	ldr	r3, [r3, #0]
    905a:	2201      	movs	r2, #1
    905c:	2104      	movs	r1, #4
    905e:	4630      	mov	r0, r6
    9060:	4798      	blx	r3
    return new (allocated_memory) T();
    9062:	4605      	mov	r5, r0
    9064:	b108      	cbz	r0, 906a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    9066:	2300      	movs	r3, #0
    9068:	6003      	str	r3, [r0, #0]
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    906a:	9602      	str	r6, [sp, #8]
    906c:	9503      	str	r5, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteFullyConnectedParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    906e:	b305      	cbz	r5, 90b2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9070:	4620      	mov	r0, r4
    9072:	f004 fcef 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9076:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9078:	4630      	mov	r0, r6
    907a:	f004 fcf1 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    907e:	280a      	cmp	r0, #10
    9080:	d924      	bls.n	90cc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9082:	f106 000a 	add.w	r0, r6, #10
    9086:	f004 fceb 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    908a:	b308      	cbz	r0, 90d0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    908c:	4420      	add	r0, r4
    908e:	f005 ffee 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    9092:	2808      	cmp	r0, #8
    9094:	d128      	bne.n	90e8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    9096:	4620      	mov	r0, r4
    9098:	f004 fcdc 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    909c:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    909e:	4630      	mov	r0, r6
    90a0:	f004 fcde 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    90a4:	280c      	cmp	r0, #12
    90a6:	d915      	bls.n	90d4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    90a8:	f106 000c 	add.w	r0, r6, #12
    90ac:	f004 fcd8 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    90b0:	e011      	b.n	90d6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    90b2:	4b4c      	ldr	r3, [pc, #304]	; (91e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    90b4:	9301      	str	r3, [sp, #4]
    90b6:	f240 531d 	movw	r3, #1309	; 0x51d
    90ba:	9300      	str	r3, [sp, #0]
    90bc:	4b4a      	ldr	r3, [pc, #296]	; (91e8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    90be:	4a4b      	ldr	r2, [pc, #300]	; (91ec <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    90c0:	4641      	mov	r1, r8
    90c2:	4640      	mov	r0, r8
    90c4:	f006 fc0e 	bl	f8e4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    90c8:	2401      	movs	r4, #1
    90ca:	e07d      	b.n	91c8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    90cc:	2000      	movs	r0, #0
    90ce:	e7dc      	b.n	908a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    90d0:	2000      	movs	r0, #0
    90d2:	e7de      	b.n	9092 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    90d4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    90d6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    90d8:	b120      	cbz	r0, 90e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    90da:	4620      	mov	r0, r4
    90dc:	f004 fcb4 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    90e0:	4404      	add	r4, r0
    90e2:	e002      	b.n	90ea <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    90e4:	2400      	movs	r4, #0
    90e6:	e000      	b.n	90ea <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    90e8:	2400      	movs	r4, #0

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();

  if (schema_params != nullptr) {
    90ea:	2c00      	cmp	r4, #0
    90ec:	d069      	beq.n	91c2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    90ee:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    90f0:	4620      	mov	r0, r4
    90f2:	f004 fcaf 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    90f6:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    90f8:	4620      	mov	r0, r4
    90fa:	f004 fcb1 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    90fe:	2804      	cmp	r0, #4
    9100:	d903      	bls.n	910a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    9102:	1d20      	adds	r0, r4, #4
    9104:	f004 fcac 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9108:	e000      	b.n	910c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    910a:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    910c:	b118      	cbz	r0, 9116 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    910e:	4430      	add	r0, r6
    9110:	f005 feea 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    9114:	e000      	b.n	9118 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    9116:	2000      	movs	r0, #0
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
    9118:	b2c0      	uxtb	r0, r0
    911a:	f006 fbb8 	bl	f88e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    911e:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    9120:	4630      	mov	r0, r6
    9122:	f004 fc97 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9126:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9128:	4620      	mov	r0, r4
    912a:	f004 fc99 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    912e:	2808      	cmp	r0, #8
    9130:	d904      	bls.n	913c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    9132:	f104 0008 	add.w	r0, r4, #8
    9136:	f004 fc93 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    913a:	e000      	b.n	913e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    913c:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    913e:	b118      	cbz	r0, 9148 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    9140:	4430      	add	r0, r6
    9142:	f005 ff94 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9146:	e000      	b.n	914a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    9148:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    914a:	3800      	subs	r0, #0
    914c:	bf18      	it	ne
    914e:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    9150:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    9152:	4630      	mov	r0, r6
    9154:	f004 fc7e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9158:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    915a:	4620      	mov	r0, r4
    915c:	f004 fc80 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9160:	280a      	cmp	r0, #10
    9162:	d904      	bls.n	916e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    9164:	f104 000a 	add.w	r0, r4, #10
    9168:	f004 fc7a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    916c:	e000      	b.n	9170 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    916e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9170:	b118      	cbz	r0, 917a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    9172:	4430      	add	r0, r6
    9174:	f005 ff7b 	bl	f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9178:	e000      	b.n	917c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    917a:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    917c:	3800      	subs	r0, #0
    917e:	bf18      	it	ne
    9180:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    9182:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    9184:	4630      	mov	r0, r6
    9186:	f004 fc65 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    918a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    918c:	4620      	mov	r0, r4
    918e:	f004 fc67 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9192:	2806      	cmp	r0, #6
    9194:	d903      	bls.n	919e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    9196:	1da0      	adds	r0, r4, #6
    9198:	f004 fc62 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    919c:	e000      	b.n	91a0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    919e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    91a0:	b118      	cbz	r0, 91aa <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    91a2:	4430      	add	r0, r6
    91a4:	f005 fea0 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    91a8:	e000      	b.n	91ac <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    91aa:	2000      	movs	r0, #0
        schema_params->asymmetric_quantize_inputs();

    switch (schema_params->weights_format()) {
    91ac:	b138      	cbz	r0, 91be <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    91ae:	2801      	cmp	r0, #1
    91b0:	d014      	beq.n	91dc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
            kTfLiteFullyConnectedWeightsFormatShuffled4x16Int8;
        break;
      default:
        TF_LITE_REPORT_ERROR(error_reporter,
    91b2:	490f      	ldr	r1, [pc, #60]	; (91f0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    91b4:	4640      	mov	r0, r8
    91b6:	f006 fb86 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Unhandled fully-connected weights format.");
        return kTfLiteError;
    91ba:	2401      	movs	r4, #1
    91bc:	e004      	b.n	91c8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    91be:	2300      	movs	r3, #0
    91c0:	706b      	strb	r3, [r5, #1]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    91c2:	2400      	movs	r4, #0
    91c4:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    91c6:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    91c8:	9903      	ldr	r1, [sp, #12]
    91ca:	b119      	cbz	r1, 91d4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    91cc:	9802      	ldr	r0, [sp, #8]
    91ce:	6803      	ldr	r3, [r0, #0]
    91d0:	685b      	ldr	r3, [r3, #4]
    91d2:	4798      	blx	r3
  return kTfLiteOk;
}
    91d4:	4620      	mov	r0, r4
    91d6:	b004      	add	sp, #16
    91d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    91dc:	2301      	movs	r3, #1
    91de:	706b      	strb	r3, [r5, #1]
        break;
    91e0:	e7ef      	b.n	91c2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    91e2:	bf00      	nop
    91e4:	0005705c 	.word	0x0005705c
    91e8:	00057004 	.word	0x00057004
    91ec:	00056d20 	.word	0x00056d20
    91f0:	00057070 	.word	0x00057070

000091f4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    91f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    91f8:	4604      	mov	r4, r0
    91fa:	4688      	mov	r8, r1
    91fc:	4691      	mov	r9, r2
    91fe:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    9200:	2300      	movs	r3, #0
    9202:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    9204:	f006 fb7d 	bl	f902 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    9208:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    920a:	4620      	mov	r0, r4
    920c:	f004 fc22 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9210:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9212:	4638      	mov	r0, r7
    9214:	f004 fc24 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9218:	2808      	cmp	r0, #8
    921a:	d904      	bls.n	9226 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    921c:	f107 0008 	add.w	r0, r7, #8
    9220:	f004 fc1e 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9224:	e000      	b.n	9228 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    9226:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9228:	b120      	cbz	r0, 9234 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    922a:	4420      	add	r0, r4
    922c:	f004 fc12 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9230:	4607      	mov	r7, r0
    9232:	e000      	b.n	9236 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    9234:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    9236:	2d91      	cmp	r5, #145	; 0x91
    9238:	d80d      	bhi.n	9256 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    923a:	2d20      	cmp	r5, #32
    923c:	d01c      	beq.n	9278 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    923e:	f8d8 3000 	ldr.w	r3, [r8]
    9242:	681b      	ldr	r3, [r3, #0]
    9244:	463a      	mov	r2, r7
    9246:	4629      	mov	r1, r5
    9248:	4640      	mov	r0, r8
    924a:	4798      	blx	r3
    924c:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    924e:	b148      	cbz	r0, 9264 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    9250:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    9252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    9256:	462a      	mov	r2, r5
    9258:	491c      	ldr	r1, [pc, #112]	; (92cc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    925a:	4648      	mov	r0, r9
    925c:	f006 fb33 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    9260:	2001      	movs	r0, #1
    9262:	e7f6      	b.n	9252 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    9264:	463b      	mov	r3, r7
    9266:	4a1a      	ldr	r2, [pc, #104]	; (92d0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    9268:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    926c:	4919      	ldr	r1, [pc, #100]	; (92d4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    926e:	4648      	mov	r0, r9
    9270:	f006 fb29 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    9274:	2001      	movs	r0, #1
    9276:	e7ec      	b.n	9252 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    9278:	4620      	mov	r0, r4
    927a:	f004 fbeb 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    927e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9280:	4628      	mov	r0, r5
    9282:	f004 fbed 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9286:	2806      	cmp	r0, #6
    9288:	d914      	bls.n	92b4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    928a:	1da8      	adds	r0, r5, #6
    928c:	f004 fbe8 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9290:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9292:	b188      	cbz	r0, 92b8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    9294:	4620      	mov	r0, r4
    9296:	f004 fbd7 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    929a:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    929c:	b171      	cbz	r1, 92bc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    929e:	f8d8 3000 	ldr.w	r3, [r8]
    92a2:	685b      	ldr	r3, [r3, #4]
    92a4:	463a      	mov	r2, r7
    92a6:	3104      	adds	r1, #4
    92a8:	4640      	mov	r0, r8
    92aa:	4798      	blx	r3
    92ac:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    92ae:	b158      	cbz	r0, 92c8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    92b0:	2000      	movs	r0, #0
    92b2:	e7ce      	b.n	9252 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    92b4:	2000      	movs	r0, #0
    92b6:	e7eb      	b.n	9290 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    92b8:	2100      	movs	r1, #0
    92ba:	e7ef      	b.n	929c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    92bc:	4906      	ldr	r1, [pc, #24]	; (92d8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    92be:	4648      	mov	r0, r9
    92c0:	f006 fb01 	bl	f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    92c4:	2001      	movs	r0, #1
    92c6:	e7c4      	b.n	9252 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    92c8:	2001      	movs	r0, #1
    92ca:	e7c2      	b.n	9252 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    92cc:	0005709c 	.word	0x0005709c
    92d0:	00055fcc 	.word	0x00055fcc
    92d4:	000570f0 	.word	0x000570f0
    92d8:	00057194 	.word	0x00057194

000092dc <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    92dc:	2801      	cmp	r0, #1
    92de:	d009      	beq.n	92f4 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    92e0:	2803      	cmp	r0, #3
    92e2:	d00c      	beq.n	92fe <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    92e4:	2802      	cmp	r0, #2
    92e6:	d00f      	beq.n	9308 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    92e8:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    92ec:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    92ee:	4b09      	ldr	r3, [pc, #36]	; (9314 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    92f0:	6013      	str	r3, [r2, #0]
  }
}
    92f2:	4770      	bx	lr
    *activation_min = 0;
    92f4:	2300      	movs	r3, #0
    92f6:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    92f8:	4b06      	ldr	r3, [pc, #24]	; (9314 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    92fa:	6013      	str	r3, [r2, #0]
    92fc:	4770      	bx	lr
    *activation_min = 0;
    92fe:	2300      	movs	r3, #0
    9300:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    9302:	4b05      	ldr	r3, [pc, #20]	; (9318 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    9304:	6013      	str	r3, [r2, #0]
    9306:	4770      	bx	lr
    *activation_min = -1;
    9308:	4b04      	ldr	r3, [pc, #16]	; (931c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    930a:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    930c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    9310:	6013      	str	r3, [r2, #0]
    9312:	4770      	bx	lr
    9314:	7f7fffff 	.word	0x7f7fffff
    9318:	40c00000 	.word	0x40c00000
    931c:	bf800000 	.word	0xbf800000

00009320 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    9320:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9324:	b085      	sub	sp, #20
  TFLITE_DCHECK(node->user_data != nullptr);
    9326:	690e      	ldr	r6, [r1, #16]
    9328:	b1ae      	cbz	r6, 9356 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x36>
    932a:	4605      	mov	r5, r0
    932c:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    932e:	680b      	ldr	r3, [r1, #0]
    9330:	681b      	ldr	r3, [r3, #0]
  OpData* data = static_cast<OpData*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    9332:	2b01      	cmp	r3, #1
    9334:	d011      	beq.n	935a <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x3a>
    9336:	6946      	ldr	r6, [r0, #20]
    9338:	2401      	movs	r4, #1
    933a:	9403      	str	r4, [sp, #12]
    933c:	9302      	str	r3, [sp, #8]
    933e:	4b40      	ldr	r3, [pc, #256]	; (9440 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9340:	9301      	str	r3, [sp, #4]
    9342:	4b40      	ldr	r3, [pc, #256]	; (9444 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9344:	9300      	str	r3, [sp, #0]
    9346:	2332      	movs	r3, #50	; 0x32
    9348:	4a3f      	ldr	r2, [pc, #252]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    934a:	4940      	ldr	r1, [pc, #256]	; (944c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    934c:	47b0      	blx	r6
    934e:	4620      	mov	r0, r4

  data->quantization_params.zero_point = input->params.zero_point;
  data->quantization_params.scale = static_cast<double>(input->params.scale);
  data->output_zero_point = output->params.zero_point;
  return kTfLiteOk;
}
    9350:	b005      	add	sp, #20
    9352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    9356:	f006 fe68 	bl	1002a <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    935a:	684b      	ldr	r3, [r1, #4]
    935c:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    935e:	2b01      	cmp	r3, #1
    9360:	d00d      	beq.n	937e <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    9362:	6946      	ldr	r6, [r0, #20]
    9364:	2401      	movs	r4, #1
    9366:	9403      	str	r4, [sp, #12]
    9368:	9302      	str	r3, [sp, #8]
    936a:	4b35      	ldr	r3, [pc, #212]	; (9440 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    936c:	9301      	str	r3, [sp, #4]
    936e:	4b38      	ldr	r3, [pc, #224]	; (9450 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x130>)
    9370:	9300      	str	r3, [sp, #0]
    9372:	2333      	movs	r3, #51	; 0x33
    9374:	4a34      	ldr	r2, [pc, #208]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    9376:	4935      	ldr	r1, [pc, #212]	; (944c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    9378:	47b0      	blx	r6
    937a:	4620      	mov	r0, r4
    937c:	e7e8      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  const TfLiteTensor* input = GetInput(context, node, 0);
    937e:	2200      	movs	r2, #0
    9380:	f006 fa43 	bl	f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9384:	4607      	mov	r7, r0
    9386:	b1b8      	cbz	r0, 93b8 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TfLiteTensor* output = GetOutput(context, node, 0);
    9388:	2200      	movs	r2, #0
    938a:	4621      	mov	r1, r4
    938c:	4628      	mov	r0, r5
    938e:	f006 fa5b 	bl	f848 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    9392:	4604      	mov	r4, r0
    9394:	b1d0      	cbz	r0, 93cc <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xac>
  TF_LITE_ENSURE(context, input->type == kTfLiteUInt8 ||
    9396:	783b      	ldrb	r3, [r7, #0]
    9398:	2b03      	cmp	r3, #3
    939a:	d021      	beq.n	93e0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    939c:	2b09      	cmp	r3, #9
    939e:	d01f      	beq.n	93e0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    93a0:	2b07      	cmp	r3, #7
    93a2:	d01d      	beq.n	93e0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    93a4:	696c      	ldr	r4, [r5, #20]
    93a6:	4b2b      	ldr	r3, [pc, #172]	; (9454 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x134>)
    93a8:	9300      	str	r3, [sp, #0]
    93aa:	233b      	movs	r3, #59	; 0x3b
    93ac:	4a26      	ldr	r2, [pc, #152]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    93ae:	492a      	ldr	r1, [pc, #168]	; (9458 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    93b0:	4628      	mov	r0, r5
    93b2:	47a0      	blx	r4
    93b4:	2001      	movs	r0, #1
    93b6:	e7cb      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, input != nullptr);
    93b8:	696c      	ldr	r4, [r5, #20]
    93ba:	4b28      	ldr	r3, [pc, #160]	; (945c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x13c>)
    93bc:	9300      	str	r3, [sp, #0]
    93be:	2337      	movs	r3, #55	; 0x37
    93c0:	4a21      	ldr	r2, [pc, #132]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    93c2:	4925      	ldr	r1, [pc, #148]	; (9458 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    93c4:	4628      	mov	r0, r5
    93c6:	47a0      	blx	r4
    93c8:	2001      	movs	r0, #1
    93ca:	e7c1      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output != nullptr);
    93cc:	696c      	ldr	r4, [r5, #20]
    93ce:	4b24      	ldr	r3, [pc, #144]	; (9460 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x140>)
    93d0:	9300      	str	r3, [sp, #0]
    93d2:	2339      	movs	r3, #57	; 0x39
    93d4:	4a1c      	ldr	r2, [pc, #112]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    93d6:	4920      	ldr	r1, [pc, #128]	; (9458 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    93d8:	4628      	mov	r0, r5
    93da:	47a0      	blx	r4
    93dc:	2001      	movs	r0, #1
    93de:	e7b7      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output->type == kTfLiteFloat32);
    93e0:	7823      	ldrb	r3, [r4, #0]
    93e2:	2b01      	cmp	r3, #1
    93e4:	d009      	beq.n	93fa <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    93e6:	696c      	ldr	r4, [r5, #20]
    93e8:	4b1e      	ldr	r3, [pc, #120]	; (9464 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x144>)
    93ea:	9300      	str	r3, [sp, #0]
    93ec:	233e      	movs	r3, #62	; 0x3e
    93ee:	4a16      	ldr	r2, [pc, #88]	; (9448 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    93f0:	4919      	ldr	r1, [pc, #100]	; (9458 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    93f2:	4628      	mov	r0, r5
    93f4:	47a0      	blx	r4
    93f6:	2001      	movs	r0, #1
    93f8:	e7aa      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  if (output->type == kTfLiteInt32) {
    93fa:	2b02      	cmp	r3, #2
    93fc:	d00a      	beq.n	9414 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
  data->quantization_params.zero_point = input->params.zero_point;
    93fe:	693b      	ldr	r3, [r7, #16]
    9400:	60b3      	str	r3, [r6, #8]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
    9402:	68f8      	ldr	r0, [r7, #12]
    9404:	f7f7 f830 	bl	468 <__aeabi_f2d>
    9408:	e9c6 0100 	strd	r0, r1, [r6]
  data->output_zero_point = output->params.zero_point;
    940c:	6923      	ldr	r3, [r4, #16]
    940e:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    9410:	2000      	movs	r0, #0
    9412:	e79d      	b.n	9350 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
        static_cast<double>(input->params.scale) /
    9414:	68f8      	ldr	r0, [r7, #12]
    9416:	f7f7 f827 	bl	468 <__aeabi_f2d>
    941a:	4680      	mov	r8, r0
    941c:	4689      	mov	r9, r1
        static_cast<double>(output->params.scale);
    941e:	68e0      	ldr	r0, [r4, #12]
    9420:	f7f7 f822 	bl	468 <__aeabi_f2d>
    9424:	4602      	mov	r2, r0
    9426:	460b      	mov	r3, r1
    const double effective_output_scale =
    9428:	4640      	mov	r0, r8
    942a:	4649      	mov	r1, r9
    942c:	f7f7 f99e 	bl	76c <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &data->output_multiplier,
    9430:	f106 0314 	add.w	r3, r6, #20
    9434:	f106 0210 	add.w	r2, r6, #16
    9438:	f7ff fbce 	bl	8bd8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    943c:	e7df      	b.n	93fe <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xde>
    943e:	bf00      	nop
    9440:	00057638 	.word	0x00057638
    9444:	0005723c 	.word	0x0005723c
    9448:	000571cc 	.word	0x000571cc
    944c:	00057220 	.word	0x00057220
    9450:	0005724c 	.word	0x0005724c
    9454:	00057288 	.word	0x00057288
    9458:	00056d20 	.word	0x00056d20
    945c:	00057260 	.word	0x00057260
    9460:	00057274 	.word	0x00057274
    9464:	000572e4 	.word	0x000572e4

00009468 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>:
  return kTfLiteOk;
}

}  // namespace dequantize

TfLiteRegistration Register_DEQUANTIZE() {
    9468:	b470      	push	{r4, r5, r6}
    946a:	4606      	mov	r6, r0
          /*prepare=*/dequantize::Prepare,
          /*invoke=*/dequantize::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    946c:	4604      	mov	r4, r0
    946e:	4d05      	ldr	r5, [pc, #20]	; (9484 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv+0x1c>)
    9470:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9472:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9474:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9478:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    947c:	4630      	mov	r0, r6
    947e:	bc70      	pop	{r4, r5, r6}
    9480:	4770      	bx	lr
    9482:	bf00      	nop
    9484:	00010ef0 	.word	0x00010ef0

00009488 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    9488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    948c:	b0a4      	sub	sp, #144	; 0x90
  TFLITE_DCHECK(node->user_data != nullptr);
    948e:	f8d1 8010 	ldr.w	r8, [r1, #16]
    9492:	f1b8 0f00 	cmp.w	r8, #0
    9496:	d02b      	beq.n	94f0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x68>
    9498:	4604      	mov	r4, r0
    949a:	460d      	mov	r5, r1
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    949c:	b350      	cbz	r0, 94f4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
  TFLITE_DCHECK(node != nullptr);
    949e:	b359      	cbz	r1, 94f8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    94a0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    94a2:	680a      	ldr	r2, [r1, #0]
    94a4:	6851      	ldr	r1, [r2, #4]
    94a6:	4798      	blx	r3
    94a8:	4606      	mov	r6, r0
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    94aa:	b33c      	cbz	r4, 94fc <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    94ac:	b345      	cbz	r5, 9500 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    94ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
    94b0:	686a      	ldr	r2, [r5, #4]
    94b2:	6851      	ldr	r1, [r2, #4]
    94b4:	4620      	mov	r0, r4
    94b6:	4798      	blx	r3
    94b8:	4605      	mov	r5, r0
  if (output->type == kTfLiteFloat32) {
    94ba:	7a07      	ldrb	r7, [r0, #8]
    94bc:	2f01      	cmp	r7, #1
    94be:	f040 81a3 	bne.w	9808 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x380>
    switch (input->type) {
    94c2:	7a30      	ldrb	r0, [r6, #8]
    94c4:	2807      	cmp	r0, #7
    94c6:	f000 811d 	beq.w	9704 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x27c>
    94ca:	2809      	cmp	r0, #9
    94cc:	f000 809a 	beq.w	9604 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x17c>
    94d0:	2803      	cmp	r0, #3
    94d2:	d017      	beq.n	9504 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    94d4:	f8d4 8014 	ldr.w	r8, [r4, #20]
    94d8:	f7ff fb28 	bl	8b2c <TfLiteTypeGetName>
    94dc:	4606      	mov	r6, r0
    94de:	7a28      	ldrb	r0, [r5, #8]
    94e0:	f7ff fb24 	bl	8b2c <TfLiteTypeGetName>
    94e4:	4603      	mov	r3, r0
    94e6:	4632      	mov	r2, r6
    94e8:	49be      	ldr	r1, [pc, #760]	; (97e4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x35c>)
    94ea:	4620      	mov	r0, r4
    94ec:	47c0      	blx	r8
        return kTfLiteError;
    94ee:	e199      	b.n	9824 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
  TFLITE_DCHECK(node->user_data != nullptr);
    94f0:	f006 fd9b 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    94f4:	f006 fd99 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    94f8:	f006 fd97 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    94fc:	f006 fd95 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    9500:	f006 fd93 	bl	1002a <abort>
                                  tflite::micro::GetTensorShape(input),
    9504:	4631      	mov	r1, r6
    9506:	4668      	mov	r0, sp
    9508:	f006 fae9 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    950c:	4630      	mov	r0, r6
    950e:	f006 fa7d 	bl	fa0c <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
    9512:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9514:	4629      	mov	r1, r5
    9516:	a806      	add	r0, sp, #24
    9518:	f006 fae1 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    951c:	4628      	mov	r0, r5
    951e:	f006 fa34 	bl	f98a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9522:	4605      	mov	r5, r0
template <typename InputT, typename OutputT>
inline void Dequantize(const tflite::DequantizationParams& op_params,
                       const RuntimeShape& input_shape,
                       const InputT* input_data,
                       const RuntimeShape& output_shape, OutputT* output_data) {
  int32_t zero_point = op_params.zero_point;
    9524:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9528:	e9d8 6700 	ldrd	r6, r7, [r8]
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    952c:	9800      	ldr	r0, [sp, #0]
    952e:	9b06      	ldr	r3, [sp, #24]

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9530:	4298      	cmp	r0, r3
    9532:	d101      	bne.n	9538 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    9534:	2300      	movs	r3, #0
    9536:	e017      	b.n	9568 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xe0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9538:	f006 fd77 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    953c:	f006 fd75 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9540:	f006 fd73 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9544:	aa24      	add	r2, sp, #144	; 0x90
    9546:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    954a:	f852 2c8c 	ldr.w	r2, [r2, #-140]
    954e:	e017      	b.n	9580 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xf8>
    TFLITE_DCHECK_GE(i, 0);
    9550:	f006 fd6b 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9554:	f006 fd69 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9558:	a924      	add	r1, sp, #144	; 0x90
    955a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    955e:	f851 1c74 	ldr.w	r1, [r1, #-116]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9562:	4291      	cmp	r1, r2
    9564:	d117      	bne.n	9596 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x10e>
  for (int i = 0; i < dims_count; ++i) {
    9566:	3301      	adds	r3, #1
    9568:	4298      	cmp	r0, r3
    956a:	dd16      	ble.n	959a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x112>
    TFLITE_DCHECK_GE(i, 0);
    956c:	2b00      	cmp	r3, #0
    956e:	dbe5      	blt.n	953c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    9570:	9a00      	ldr	r2, [sp, #0]
    9572:	4293      	cmp	r3, r2
    9574:	dae4      	bge.n	9540 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9576:	2a05      	cmp	r2, #5
    9578:	dde4      	ble.n	9544 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xbc>
    957a:	9a01      	ldr	r2, [sp, #4]
    957c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9580:	2b00      	cmp	r3, #0
    9582:	dbe5      	blt.n	9550 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xc8>
    TFLITE_DCHECK_LT(i, size_);
    9584:	9906      	ldr	r1, [sp, #24]
    9586:	428b      	cmp	r3, r1
    9588:	dae4      	bge.n	9554 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xcc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    958a:	2905      	cmp	r1, #5
    958c:	dde4      	ble.n	9558 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xd0>
    958e:	9907      	ldr	r1, [sp, #28]
    9590:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9594:	e7e5      	b.n	9562 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xda>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9596:	f006 fd48 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    959a:	2805      	cmp	r0, #5
    959c:	dd0b      	ble.n	95b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x12e>
    959e:	9901      	ldr	r1, [sp, #4]
    for (int i = 0; i < size_; i++) {
    95a0:	2300      	movs	r3, #0
    int buffer_size = 1;
    95a2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    95a6:	4298      	cmp	r0, r3
    95a8:	dd07      	ble.n	95ba <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x132>
      buffer_size *= dims_data[i];
    95aa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    95ae:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    95b2:	3301      	adds	r3, #1
    95b4:	e7f7      	b.n	95a6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    95b6:	a901      	add	r1, sp, #4
    95b8:	e7f2      	b.n	95a0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x118>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);

  for (int i = 0; i < flat_size; i++) {
    95ba:	f04f 0800 	mov.w	r8, #0
    95be:	45d0      	cmp	r8, sl
    95c0:	da10      	bge.n	95e4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    const int32_t val = input_data[i];
    95c2:	f814 0008 	ldrb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    95c6:	eba0 0009 	sub.w	r0, r0, r9
    95ca:	f7f6 ff3b 	bl	444 <__aeabi_i2d>
    95ce:	4632      	mov	r2, r6
    95d0:	463b      	mov	r3, r7
    95d2:	f7f6 ffa1 	bl	518 <__aeabi_dmul>
    95d6:	f7f7 fa61 	bl	a9c <__aeabi_d2f>
    output_data[i] = result;
    95da:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    95de:	f108 0801 	add.w	r8, r8, #1
    95e2:	e7ec      	b.n	95be <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x136>
    if (size_ > kMaxSmallSize) {
    95e4:	9b06      	ldr	r3, [sp, #24]
    95e6:	2b05      	cmp	r3, #5
    95e8:	dd03      	ble.n	95f2 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    95ea:	9807      	ldr	r0, [sp, #28]
    95ec:	b108      	cbz	r0, 95f2 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    95ee:	f006 fd07 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    95f2:	9b00      	ldr	r3, [sp, #0]
    95f4:	2b05      	cmp	r3, #5
    95f6:	dd03      	ble.n	9600 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    95f8:	9801      	ldr	r0, [sp, #4]
    95fa:	b108      	cbz	r0, 9600 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
    95fc:	f006 fd00 	bl	10000 <_ZdaPv>
  return kTfLiteOk;
    9600:	2700      	movs	r7, #0
        break;
    9602:	e10f      	b.n	9824 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    9604:	4631      	mov	r1, r6
    9606:	a80c      	add	r0, sp, #48	; 0x30
    9608:	f006 fa69 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    960c:	4630      	mov	r0, r6
    960e:	f006 f9c0 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9612:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9614:	4629      	mov	r1, r5
    9616:	a812      	add	r0, sp, #72	; 0x48
    9618:	f006 fa61 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    961c:	4628      	mov	r0, r5
    961e:	f006 f9b4 	bl	f98a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9622:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    9624:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9628:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    962c:	980c      	ldr	r0, [sp, #48]	; 0x30
    962e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9630:	4298      	cmp	r0, r3
    9632:	d101      	bne.n	9638 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b0>
  for (int i = 0; i < dims_count; ++i) {
    9634:	2300      	movs	r3, #0
    9636:	e017      	b.n	9668 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9638:	f006 fcf7 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    963c:	f006 fcf5 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9640:	f006 fcf3 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9644:	aa24      	add	r2, sp, #144	; 0x90
    9646:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    964a:	f852 2c5c 	ldr.w	r2, [r2, #-92]
    964e:	e017      	b.n	9680 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    TFLITE_DCHECK_GE(i, 0);
    9650:	f006 fceb 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9654:	f006 fce9 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9658:	a924      	add	r1, sp, #144	; 0x90
    965a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    965e:	f851 1c44 	ldr.w	r1, [r1, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9662:	4291      	cmp	r1, r2
    9664:	d117      	bne.n	9696 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    9666:	3301      	adds	r3, #1
    9668:	4298      	cmp	r0, r3
    966a:	dd16      	ble.n	969a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_GE(i, 0);
    966c:	2b00      	cmp	r3, #0
    966e:	dbe5      	blt.n	963c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
    9670:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9672:	4293      	cmp	r3, r2
    9674:	dae4      	bge.n	9640 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9676:	2a05      	cmp	r2, #5
    9678:	dde4      	ble.n	9644 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    967a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    967c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9680:	2b00      	cmp	r3, #0
    9682:	dbe5      	blt.n	9650 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
    9684:	9912      	ldr	r1, [sp, #72]	; 0x48
    9686:	428b      	cmp	r3, r1
    9688:	dae4      	bge.n	9654 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    968a:	2905      	cmp	r1, #5
    968c:	dde4      	ble.n	9658 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
    968e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9690:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9694:	e7e5      	b.n	9662 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9696:	f006 fcc8 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    969a:	2805      	cmp	r0, #5
    969c:	dd0b      	ble.n	96b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x22e>
    969e:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    96a0:	2300      	movs	r3, #0
    int buffer_size = 1;
    96a2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    96a6:	4298      	cmp	r0, r3
    96a8:	dd07      	ble.n	96ba <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x232>
      buffer_size *= dims_data[i];
    96aa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    96ae:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    96b2:	3301      	adds	r3, #1
    96b4:	e7f7      	b.n	96a6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    96b6:	a90d      	add	r1, sp, #52	; 0x34
    96b8:	e7f2      	b.n	96a0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x218>
  for (int i = 0; i < flat_size; i++) {
    96ba:	f04f 0800 	mov.w	r8, #0
    96be:	45d0      	cmp	r8, sl
    96c0:	da10      	bge.n	96e4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x25c>
    const int32_t val = input_data[i];
    96c2:	f914 0008 	ldrsb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    96c6:	eba0 0009 	sub.w	r0, r0, r9
    96ca:	f7f6 febb 	bl	444 <__aeabi_i2d>
    96ce:	4632      	mov	r2, r6
    96d0:	463b      	mov	r3, r7
    96d2:	f7f6 ff21 	bl	518 <__aeabi_dmul>
    96d6:	f7f7 f9e1 	bl	a9c <__aeabi_d2f>
    output_data[i] = result;
    96da:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    96de:	f108 0801 	add.w	r8, r8, #1
    96e2:	e7ec      	b.n	96be <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x236>
    if (size_ > kMaxSmallSize) {
    96e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    96e6:	2b05      	cmp	r3, #5
    96e8:	dd03      	ble.n	96f2 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
      delete[] dims_pointer_;
    96ea:	9813      	ldr	r0, [sp, #76]	; 0x4c
    96ec:	b108      	cbz	r0, 96f2 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
    96ee:	f006 fc87 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    96f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    96f4:	2b05      	cmp	r3, #5
    96f6:	dd03      	ble.n	9700 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
      delete[] dims_pointer_;
    96f8:	980d      	ldr	r0, [sp, #52]	; 0x34
    96fa:	b108      	cbz	r0, 9700 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
    96fc:	f006 fc80 	bl	10000 <_ZdaPv>
  return kTfLiteOk;
    9700:	2700      	movs	r7, #0
        break;
    9702:	e08f      	b.n	9824 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    9704:	4631      	mov	r1, r6
    9706:	a818      	add	r0, sp, #96	; 0x60
    9708:	f006 f9e9 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    970c:	4630      	mov	r0, r6
    970e:	f006 f969 	bl	f9e4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    9712:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9714:	4629      	mov	r1, r5
    9716:	a81e      	add	r0, sp, #120	; 0x78
    9718:	f006 f9e1 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    971c:	4628      	mov	r0, r5
    971e:	f006 f934 	bl	f98a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9722:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    9724:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9728:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    972c:	9818      	ldr	r0, [sp, #96]	; 0x60
    972e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9730:	4298      	cmp	r0, r3
    9732:	d101      	bne.n	9738 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b0>
  for (int i = 0; i < dims_count; ++i) {
    9734:	2300      	movs	r3, #0
    9736:	e017      	b.n	9768 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9738:	f006 fc77 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    973c:	f006 fc75 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9740:	f006 fc73 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9744:	aa24      	add	r2, sp, #144	; 0x90
    9746:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    974a:	f852 2c2c 	ldr.w	r2, [r2, #-44]
    974e:	e017      	b.n	9780 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    TFLITE_DCHECK_GE(i, 0);
    9750:	f006 fc6b 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9754:	f006 fc69 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9758:	a924      	add	r1, sp, #144	; 0x90
    975a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    975e:	f851 1c14 	ldr.w	r1, [r1, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9762:	4291      	cmp	r1, r2
    9764:	d117      	bne.n	9796 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x30e>
  for (int i = 0; i < dims_count; ++i) {
    9766:	3301      	adds	r3, #1
    9768:	4298      	cmp	r0, r3
    976a:	dd16      	ble.n	979a <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x312>
    TFLITE_DCHECK_GE(i, 0);
    976c:	2b00      	cmp	r3, #0
    976e:	dbe5      	blt.n	973c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b4>
    TFLITE_DCHECK_LT(i, size_);
    9770:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9772:	4293      	cmp	r3, r2
    9774:	dae4      	bge.n	9740 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9776:	2a05      	cmp	r2, #5
    9778:	dde4      	ble.n	9744 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2bc>
    977a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    977c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9780:	2b00      	cmp	r3, #0
    9782:	dbe5      	blt.n	9750 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2c8>
    TFLITE_DCHECK_LT(i, size_);
    9784:	991e      	ldr	r1, [sp, #120]	; 0x78
    9786:	428b      	cmp	r3, r1
    9788:	dae4      	bge.n	9754 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    978a:	2905      	cmp	r1, #5
    978c:	dde4      	ble.n	9758 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2d0>
    978e:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9790:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9794:	e7e5      	b.n	9762 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9796:	f006 fc48 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    979a:	2805      	cmp	r0, #5
    979c:	dd0b      	ble.n	97b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x32e>
    979e:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    97a0:	2300      	movs	r3, #0
    int buffer_size = 1;
    97a2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    97a6:	4298      	cmp	r0, r3
    97a8:	dd07      	ble.n	97ba <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x332>
      buffer_size *= dims_data[i];
    97aa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    97ae:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    97b2:	3301      	adds	r3, #1
    97b4:	e7f7      	b.n	97a6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x31e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    97b6:	a919      	add	r1, sp, #100	; 0x64
    97b8:	e7f2      	b.n	97a0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x318>
  for (int i = 0; i < flat_size; i++) {
    97ba:	f04f 0800 	mov.w	r8, #0
    97be:	45d0      	cmp	r8, sl
    97c0:	da12      	bge.n	97e8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x360>
    const int32_t val = input_data[i];
    97c2:	f934 0018 	ldrsh.w	r0, [r4, r8, lsl #1]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    97c6:	eba0 0009 	sub.w	r0, r0, r9
    97ca:	f7f6 fe3b 	bl	444 <__aeabi_i2d>
    97ce:	4632      	mov	r2, r6
    97d0:	463b      	mov	r3, r7
    97d2:	f7f6 fea1 	bl	518 <__aeabi_dmul>
    97d6:	f7f7 f961 	bl	a9c <__aeabi_d2f>
    output_data[i] = result;
    97da:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    97de:	f108 0801 	add.w	r8, r8, #1
    97e2:	e7ec      	b.n	97be <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x336>
    97e4:	00057304 	.word	0x00057304
    if (size_ > kMaxSmallSize) {
    97e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    97ea:	2b05      	cmp	r3, #5
    97ec:	dd03      	ble.n	97f6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    97ee:	981f      	ldr	r0, [sp, #124]	; 0x7c
    97f0:	b108      	cbz	r0, 97f6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    97f2:	f006 fc05 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    97f6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    97f8:	2b05      	cmp	r3, #5
    97fa:	dd03      	ble.n	9804 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    97fc:	9819      	ldr	r0, [sp, #100]	; 0x64
    97fe:	b108      	cbz	r0, 9804 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    9800:	f006 fbfe 	bl	10000 <_ZdaPv>
  return kTfLiteOk;
    9804:	2700      	movs	r7, #0
        break;
    9806:	e00d      	b.n	9824 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    9808:	6967      	ldr	r7, [r4, #20]
    980a:	7a30      	ldrb	r0, [r6, #8]
    980c:	f7ff f98e 	bl	8b2c <TfLiteTypeGetName>
    9810:	4606      	mov	r6, r0
    9812:	7a28      	ldrb	r0, [r5, #8]
    9814:	f7ff f98a 	bl	8b2c <TfLiteTypeGetName>
    9818:	4603      	mov	r3, r0
    981a:	4632      	mov	r2, r6
    981c:	4903      	ldr	r1, [pc, #12]	; (982c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x3a4>)
    981e:	4620      	mov	r0, r4
    9820:	47b8      	blx	r7
    return kTfLiteError;
    9822:	2701      	movs	r7, #1
}
    9824:	4638      	mov	r0, r7
    9826:	b024      	add	sp, #144	; 0x90
    9828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    982c:	00057304 	.word	0x00057304

00009830 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    9830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9834:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    9836:	690d      	ldr	r5, [r1, #16]
    9838:	b37d      	cbz	r5, 989a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    983a:	4607      	mov	r7, r0
    983c:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    983e:	694e      	ldr	r6, [r1, #20]
    9840:	b36e      	cbz	r6, 989e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    9842:	4b38      	ldr	r3, [pc, #224]	; (9924 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    9844:	681a      	ldr	r2, [r3, #0]
    9846:	f005 ffe0 	bl	f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    984a:	4681      	mov	r9, r0
    984c:	b348      	cbz	r0, 98a2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    984e:	4b36      	ldr	r3, [pc, #216]	; (9928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    9850:	681a      	ldr	r2, [r3, #0]
    9852:	4621      	mov	r1, r4
    9854:	4638      	mov	r0, r7
    9856:	f005 ffd8 	bl	f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    985a:	4682      	mov	sl, r0
    985c:	b368      	cbz	r0, 98ba <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    985e:	4b33      	ldr	r3, [pc, #204]	; (992c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    9860:	681a      	ldr	r2, [r3, #0]
    9862:	4621      	mov	r1, r4
    9864:	4638      	mov	r0, r7
    9866:	f006 f80e 	bl	f886 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    986a:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    986c:	4b30      	ldr	r3, [pc, #192]	; (9930 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    986e:	681a      	ldr	r2, [r3, #0]
    9870:	4621      	mov	r1, r4
    9872:	4638      	mov	r0, r7
    9874:	f005 ffe8 	bl	f848 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    9878:	4604      	mov	r4, r0
    987a:	b340      	cbz	r0, 98ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    987c:	f899 0000 	ldrb.w	r0, [r9]
    9880:	7823      	ldrb	r3, [r4, #0]
    9882:	4298      	cmp	r0, r3
    9884:	d12d      	bne.n	98e2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    9886:	f89a 3000 	ldrb.w	r3, [sl]
    988a:	4298      	cmp	r0, r3
    988c:	d03d      	beq.n	990a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    988e:	697b      	ldr	r3, [r7, #20]
    9890:	4928      	ldr	r1, [pc, #160]	; (9934 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    9892:	4638      	mov	r0, r7
    9894:	4798      	blx	r3
    9896:	2001      	movs	r0, #1
    9898:	e00c      	b.n	98b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    989a:	f006 fbc6 	bl	1002a <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    989e:	f006 fbc4 	bl	1002a <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    98a2:	697c      	ldr	r4, [r7, #20]
    98a4:	4b24      	ldr	r3, [pc, #144]	; (9938 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    98a6:	9300      	str	r3, [sp, #0]
    98a8:	232f      	movs	r3, #47	; 0x2f
    98aa:	4a24      	ldr	r2, [pc, #144]	; (993c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    98ac:	4924      	ldr	r1, [pc, #144]	; (9940 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    98ae:	4638      	mov	r0, r7
    98b0:	47a0      	blx	r4
    98b2:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    98b4:	b004      	add	sp, #16
    98b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    98ba:	697c      	ldr	r4, [r7, #20]
    98bc:	4b21      	ldr	r3, [pc, #132]	; (9944 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    98be:	9300      	str	r3, [sp, #0]
    98c0:	2332      	movs	r3, #50	; 0x32
    98c2:	4a1e      	ldr	r2, [pc, #120]	; (993c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    98c4:	491e      	ldr	r1, [pc, #120]	; (9940 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    98c6:	4638      	mov	r0, r7
    98c8:	47a0      	blx	r4
    98ca:	2001      	movs	r0, #1
    98cc:	e7f2      	b.n	98b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    98ce:	697c      	ldr	r4, [r7, #20]
    98d0:	4b1d      	ldr	r3, [pc, #116]	; (9948 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    98d2:	9300      	str	r3, [sp, #0]
    98d4:	2336      	movs	r3, #54	; 0x36
    98d6:	4a19      	ldr	r2, [pc, #100]	; (993c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    98d8:	4919      	ldr	r1, [pc, #100]	; (9940 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    98da:	4638      	mov	r0, r7
    98dc:	47a0      	blx	r4
    98de:	2001      	movs	r0, #1
    98e0:	e7e8      	b.n	98b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    98e2:	697e      	ldr	r6, [r7, #20]
    98e4:	f7ff f922 	bl	8b2c <TfLiteTypeGetName>
    98e8:	4605      	mov	r5, r0
    98ea:	7820      	ldrb	r0, [r4, #0]
    98ec:	f7ff f91e 	bl	8b2c <TfLiteTypeGetName>
    98f0:	9003      	str	r0, [sp, #12]
    98f2:	9502      	str	r5, [sp, #8]
    98f4:	4b15      	ldr	r3, [pc, #84]	; (994c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    98f6:	9301      	str	r3, [sp, #4]
    98f8:	4b15      	ldr	r3, [pc, #84]	; (9950 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    98fa:	9300      	str	r3, [sp, #0]
    98fc:	2338      	movs	r3, #56	; 0x38
    98fe:	4a0f      	ldr	r2, [pc, #60]	; (993c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9900:	4914      	ldr	r1, [pc, #80]	; (9954 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9902:	4638      	mov	r0, r7
    9904:	47b0      	blx	r6
    9906:	2001      	movs	r0, #1
    9908:	e7d4      	b.n	98b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    990a:	7831      	ldrb	r1, [r6, #0]
    990c:	9503      	str	r5, [sp, #12]
    990e:	9402      	str	r4, [sp, #8]
    9910:	f8cd 8004 	str.w	r8, [sp, #4]
    9914:	f8cd a000 	str.w	sl, [sp]
    9918:	464b      	mov	r3, r9
    991a:	4602      	mov	r2, r0
    991c:	4638      	mov	r0, r7
    991e:	f006 f89c 	bl	fa5a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    9922:	e7c7      	b.n	98b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    9924:	00057548 	.word	0x00057548
    9928:	00057550 	.word	0x00057550
    992c:	00057544 	.word	0x00057544
    9930:	0005754c 	.word	0x0005754c
    9934:	000573cc 	.word	0x000573cc
    9938:	00057260 	.word	0x00057260
    993c:	00057328 	.word	0x00057328
    9940:	00056d20 	.word	0x00056d20
    9944:	00057380 	.word	0x00057380
    9948:	00057274 	.word	0x00057274
    994c:	000573b0 	.word	0x000573b0
    9950:	000573c0 	.word	0x000573c0
    9954:	00057394 	.word	0x00057394

00009958 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    9958:	b470      	push	{r4, r5, r6}
    995a:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    995c:	4604      	mov	r4, r0
    995e:	4d05      	ldr	r5, [pc, #20]	; (9974 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    9960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9964:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9968:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    996c:	4630      	mov	r0, r6
    996e:	bc70      	pop	{r4, r5, r6}
    9970:	4770      	bx	lr
    9972:	bf00      	nop
    9974:	00010f10 	.word	0x00010f10

00009978 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    9978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    997c:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    997e:	f8d1 a014 	ldr.w	sl, [r1, #20]
    9982:	f1ba 0f00 	cmp.w	sl, #0
    9986:	d04c      	beq.n	9a22 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    9988:	4604      	mov	r4, r0
    998a:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    998c:	4ba5      	ldr	r3, [pc, #660]	; (9c24 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    998e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9990:	2800      	cmp	r0, #0
    9992:	d048      	beq.n	9a26 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    9994:	2e00      	cmp	r6, #0
    9996:	d048      	beq.n	9a2a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9998:	6d42      	ldr	r2, [r0, #84]	; 0x54
    999a:	6833      	ldr	r3, [r6, #0]
    999c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    99a0:	6859      	ldr	r1, [r3, #4]
    99a2:	4790      	blx	r2
    99a4:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    99a6:	4ba0      	ldr	r3, [pc, #640]	; (9c28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    99a8:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    99aa:	2c00      	cmp	r4, #0
    99ac:	d03f      	beq.n	9a2e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    99ae:	2e00      	cmp	r6, #0
    99b0:	d03f      	beq.n	9a32 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    99b2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    99b4:	6833      	ldr	r3, [r6, #0]
    99b6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    99ba:	6859      	ldr	r1, [r3, #4]
    99bc:	4620      	mov	r0, r4
    99be:	4790      	blx	r2
    99c0:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    99c2:	4b9a      	ldr	r3, [pc, #616]	; (9c2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    99c4:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    99c6:	2c00      	cmp	r4, #0
    99c8:	d035      	beq.n	9a36 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    99ca:	2e00      	cmp	r6, #0
    99cc:	d035      	beq.n	9a3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    99ce:	6d62      	ldr	r2, [r4, #84]	; 0x54
    99d0:	6833      	ldr	r3, [r6, #0]
    99d2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    99d6:	6859      	ldr	r1, [r3, #4]
    99d8:	4620      	mov	r0, r4
    99da:	4790      	blx	r2
    99dc:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    99de:	4b94      	ldr	r3, [pc, #592]	; (9c30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    99e0:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    99e2:	b364      	cbz	r4, 9a3e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    99e4:	b36e      	cbz	r6, 9a42 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    99e6:	6d62      	ldr	r2, [r4, #84]	; 0x54
    99e8:	6873      	ldr	r3, [r6, #4]
    99ea:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    99ee:	6859      	ldr	r1, [r3, #4]
    99f0:	4620      	mov	r0, r4
    99f2:	4790      	blx	r2
    99f4:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    99f6:	6931      	ldr	r1, [r6, #16]
    99f8:	b329      	cbz	r1, 9a46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    99fa:	f898 0008 	ldrb.w	r0, [r8, #8]
    99fe:	2801      	cmp	r0, #1
    9a00:	d023      	beq.n	9a4a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    9a02:	2809      	cmp	r0, #9
    9a04:	f000 8136 	beq.w	9c74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    9a08:	6965      	ldr	r5, [r4, #20]
    9a0a:	f7ff f88f 	bl	8b2c <TfLiteTypeGetName>
    9a0e:	4602      	mov	r2, r0
    9a10:	f898 3008 	ldrb.w	r3, [r8, #8]
    9a14:	4987      	ldr	r1, [pc, #540]	; (9c34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    9a16:	4620      	mov	r0, r4
    9a18:	47a8      	blx	r5
      return kTfLiteError;
    9a1a:	2001      	movs	r0, #1
}
    9a1c:	b04f      	add	sp, #316	; 0x13c
    9a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9a22:	f006 fb02 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    9a26:	f006 fb00 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    9a2a:	f006 fafe 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    9a2e:	f006 fafc 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    9a32:	f006 fafa 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    9a36:	f006 faf8 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    9a3a:	f006 faf6 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    9a3e:	f006 faf4 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    9a42:	f006 faf2 	bl	1002a <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    9a46:	f006 faf0 	bl	1002a <abort>
          FullyConnectedParamsFloat(params->activation),
    9a4a:	f89a 1000 	ldrb.w	r1, [sl]
    9a4e:	a812      	add	r0, sp, #72	; 0x48
    9a50:	f006 f83a 	bl	fac8 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    9a54:	4641      	mov	r1, r8
    9a56:	a81c      	add	r0, sp, #112	; 0x70
    9a58:	f006 f841 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9a5c:	4640      	mov	r0, r8
    9a5e:	f005 ff8e 	bl	f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9a62:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    9a64:	4649      	mov	r1, r9
    9a66:	a822      	add	r0, sp, #136	; 0x88
    9a68:	f006 f839 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9a6c:	4648      	mov	r0, r9
    9a6e:	f005 ff86 	bl	f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9a72:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    9a74:	4639      	mov	r1, r7
    9a76:	a828      	add	r0, sp, #160	; 0xa0
    9a78:	f006 f831 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9a7c:	4638      	mov	r0, r7
    9a7e:	f005 ff7e 	bl	f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9a82:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    9a84:	4629      	mov	r1, r5
    9a86:	a82e      	add	r0, sp, #184	; 0xb8
    9a88:	f006 f829 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9a8c:	4628      	mov	r0, r5
    9a8e:	f005 ff7c 	bl	f98a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9a92:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    9a94:	9b19      	ldr	r3, [sp, #100]	; 0x64
    9a96:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    9a98:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    9a9c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9a9e:	9922      	ldr	r1, [sp, #136]	; 0x88
    9aa0:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9aa2:	1e5a      	subs	r2, r3, #1
    9aa4:	d405      	bmi.n	9ab2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    9aa6:	429a      	cmp	r2, r3
    9aa8:	da03      	bge.n	9ab2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9aaa:	2b05      	cmp	r3, #5
    9aac:	dd03      	ble.n	9ab6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    9aae:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    9ab0:	e002      	b.n	9ab8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9ab2:	f006 faba 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9ab6:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    9ab8:	2300      	movs	r3, #0
  int flat_size = 1;
    9aba:	f04f 0801 	mov.w	r8, #1
    9abe:	e004      	b.n	9aca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9ac0:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    9ac4:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    9ac8:	3301      	adds	r3, #1
    9aca:	429c      	cmp	r4, r3
    9acc:	dd03      	ble.n	9ad6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9ace:	429a      	cmp	r2, r3
    9ad0:	d1f6      	bne.n	9ac0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    9ad2:	2001      	movs	r0, #1
    9ad4:	e7f6      	b.n	9ac4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    9ad6:	1e8b      	subs	r3, r1, #2
    9ad8:	d433      	bmi.n	9b42 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    9ada:	9822      	ldr	r0, [sp, #136]	; 0x88
    9adc:	4283      	cmp	r3, r0
    9ade:	da32      	bge.n	9b46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9ae0:	2805      	cmp	r0, #5
    9ae2:	dd32      	ble.n	9b4a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    9ae4:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9ae6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9aea:	2a00      	cmp	r2, #0
    9aec:	db33      	blt.n	9b56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    9aee:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9af0:	4282      	cmp	r2, r0
    9af2:	da32      	bge.n	9b5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9af4:	2805      	cmp	r0, #5
    9af6:	dd32      	ble.n	9b5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    9af8:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9afa:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9afe:	4298      	cmp	r0, r3
    9b00:	d133      	bne.n	9b6a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9b02:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    9b04:	2a00      	cmp	r2, #0
    9b06:	db32      	blt.n	9b6e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    9b08:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9b0a:	4282      	cmp	r2, r0
    9b0c:	da31      	bge.n	9b72 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b0e:	2805      	cmp	r0, #5
    9b10:	dd31      	ble.n	9b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    9b12:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9b14:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9b18:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    9b1a:	4293      	cmp	r3, r2
    9b1c:	dc31      	bgt.n	9b82 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    9b1e:	ab4d      	add	r3, sp, #308	; 0x134
    9b20:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    9b24:	3901      	subs	r1, #1
    9b26:	d42e      	bmi.n	9b86 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    9b28:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9b2a:	4299      	cmp	r1, r3
    9b2c:	da2d      	bge.n	9b8a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b2e:	2b05      	cmp	r3, #5
    9b30:	dd2d      	ble.n	9b8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    9b32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    9b34:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    9b38:	2700      	movs	r7, #0
    9b3a:	f8cd 8014 	str.w	r8, [sp, #20]
    9b3e:	46b0      	mov	r8, r6
    9b40:	e06a      	b.n	9c18 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    9b42:	f006 fa72 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9b46:	f006 fa70 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b4a:	a84e      	add	r0, sp, #312	; 0x138
    9b4c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9b50:	f853 3cac 	ldr.w	r3, [r3, #-172]
    9b54:	e7c9      	b.n	9aea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    9b56:	f006 fa68 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9b5a:	f006 fa66 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b5e:	a84e      	add	r0, sp, #312	; 0x138
    9b60:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    9b64:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    9b68:	e7c9      	b.n	9afe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9b6a:	f006 fa5e 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    9b6e:	f006 fa5c 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9b72:	f006 fa5a 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b76:	a84e      	add	r0, sp, #312	; 0x138
    9b78:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9b7c:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    9b80:	e7ca      	b.n	9b18 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    9b82:	ab4c      	add	r3, sp, #304	; 0x130
    9b84:	e7cc      	b.n	9b20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    9b86:	f006 fa50 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9b8a:	f006 fa4e 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9b8e:	ab4e      	add	r3, sp, #312	; 0x138
    9b90:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9b94:	f851 9cac 	ldr.w	r9, [r1, #-172]
    9b98:	e7ce      	b.n	9b38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    9b9a:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    9b9e:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    9ba2:	9902      	ldr	r1, [sp, #8]
    9ba4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    9ba8:	9a01      	ldr	r2, [sp, #4]
    9baa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    9bae:	f7f7 f8d3 	bl	d58 <__aeabi_fmul>
    9bb2:	4601      	mov	r1, r0
    9bb4:	4628      	mov	r0, r5
    9bb6:	f7f6 ffc7 	bl	b48 <__addsf3>
    9bba:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    9bbc:	3601      	adds	r6, #1
    9bbe:	454e      	cmp	r6, r9
    9bc0:	dbeb      	blt.n	9b9a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    9bc2:	f1b8 0f00 	cmp.w	r8, #0
    9bc6:	d020      	beq.n	9c0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    9bc8:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    9bcc:	4628      	mov	r0, r5
    9bce:	f7f6 ffbb 	bl	b48 <__addsf3>
    9bd2:	4601      	mov	r1, r0
    9bd4:	fb0b 4607 	mla	r6, fp, r7, r4
    9bd8:	9011      	str	r0, [sp, #68]	; 0x44
    9bda:	9b04      	ldr	r3, [sp, #16]
    9bdc:	9310      	str	r3, [sp, #64]	; 0x40
    9bde:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    9be2:	4618      	mov	r0, r3
    9be4:	f7f7 fa74 	bl	10d0 <__aeabi_fcmpgt>
    9be8:	b988      	cbnz	r0, 9c0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    9bea:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    9bec:	6829      	ldr	r1, [r5, #0]
    9bee:	4650      	mov	r0, sl
    9bf0:	f7f7 fa50 	bl	1094 <__aeabi_fcmplt>
    9bf4:	b968      	cbnz	r0, 9c12 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
template <typename T>
inline T ActivationFunctionWithMinMax(T x, T output_activation_min,
                                      T output_activation_max) {
  using std::max;
  using std::min;
  return min(max(x, output_activation_min), output_activation_max);
    9bf6:	682b      	ldr	r3, [r5, #0]
    9bf8:	9a03      	ldr	r2, [sp, #12]
    9bfa:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9bfe:	3401      	adds	r4, #1
    9c00:	455c      	cmp	r4, fp
    9c02:	da08      	bge.n	9c16 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    9c04:	2600      	movs	r6, #0
      float total = 0.f;
    9c06:	2500      	movs	r5, #0
    9c08:	e7d9      	b.n	9bbe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    9c0a:	2100      	movs	r1, #0
    9c0c:	e7de      	b.n	9bcc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    9c0e:	ad10      	add	r5, sp, #64	; 0x40
    9c10:	e7ec      	b.n	9bec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    9c12:	ad0f      	add	r5, sp, #60	; 0x3c
    9c14:	e7ef      	b.n	9bf6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    9c16:	3701      	adds	r7, #1
    9c18:	9b05      	ldr	r3, [sp, #20]
    9c1a:	429f      	cmp	r7, r3
    9c1c:	da0c      	bge.n	9c38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9c1e:	2400      	movs	r4, #0
    9c20:	e7ee      	b.n	9c00 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    9c22:	bf00      	nop
    9c24:	00057548 	.word	0x00057548
    9c28:	00057550 	.word	0x00057550
    9c2c:	00057544 	.word	0x00057544
    9c30:	0005754c 	.word	0x0005754c
    9c34:	00057528 	.word	0x00057528
    if (size_ > kMaxSmallSize) {
    9c38:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9c3a:	2b05      	cmp	r3, #5
    9c3c:	dd03      	ble.n	9c46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    9c3e:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9c40:	b108      	cbz	r0, 9c46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    9c42:	f006 f9dd 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9c46:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    9c48:	2b05      	cmp	r3, #5
    9c4a:	dd03      	ble.n	9c54 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    9c4c:	9829      	ldr	r0, [sp, #164]	; 0xa4
    9c4e:	b108      	cbz	r0, 9c54 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    9c50:	f006 f9d6 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9c54:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9c56:	2b05      	cmp	r3, #5
    9c58:	dd03      	ble.n	9c62 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    9c5a:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9c5c:	b108      	cbz	r0, 9c62 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    9c5e:	f006 f9cf 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9c62:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    9c64:	2b05      	cmp	r3, #5
    9c66:	dd03      	ble.n	9c70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    9c68:	981d      	ldr	r0, [sp, #116]	; 0x74
    9c6a:	b108      	cbz	r0, 9c70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    9c6c:	f006 f9c8 	bl	10000 <_ZdaPv>
  return kTfLiteOk;
    9c70:	2000      	movs	r0, #0
      break;
    9c72:	e6d3      	b.n	9a1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    9c74:	a812      	add	r0, sp, #72	; 0x48
    9c76:	f005 fedf 	bl	fa38 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    9c7a:	4641      	mov	r1, r8
    9c7c:	a834      	add	r0, sp, #208	; 0xd0
    9c7e:	f005 ff2e 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9c82:	4640      	mov	r0, r8
    9c84:	f005 fe85 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9c88:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    9c8a:	4649      	mov	r1, r9
    9c8c:	a83a      	add	r0, sp, #232	; 0xe8
    9c8e:	f005 ff26 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9c92:	4648      	mov	r0, r9
    9c94:	f005 fe7d 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9c98:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    9c9a:	4639      	mov	r1, r7
    9c9c:	a840      	add	r0, sp, #256	; 0x100
    9c9e:	f005 ff1e 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9ca2:	4638      	mov	r0, r7
    9ca4:	f005 fea8 	bl	f9f8 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    9ca8:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    9caa:	4629      	mov	r1, r5
    9cac:	a846      	add	r0, sp, #280	; 0x118
    9cae:	f005 ff16 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9cb2:	4628      	mov	r0, r5
    9cb4:	f005 fe73 	bl	f99e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    9cb8:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    9cba:	9b12      	ldr	r3, [sp, #72]	; 0x48
    9cbc:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    9cbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    9cc0:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    9cc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9cc4:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    9cc6:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    9cca:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    9cce:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9cd0:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    9cd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9cd4:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    9cd6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    9cd8:	2b01      	cmp	r3, #1
    9cda:	dd33      	ble.n	9d44 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    9cdc:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    9cde:	2802      	cmp	r0, #2
    9ce0:	d132      	bne.n	9d48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    9ce2:	4291      	cmp	r1, r2
    9ce4:	dc32      	bgt.n	9d4c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    9ce6:	9a46      	ldr	r2, [sp, #280]	; 0x118
    9ce8:	2a00      	cmp	r2, #0
    9cea:	dd31      	ble.n	9d50 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9cec:	2a05      	cmp	r2, #5
    9cee:	dd31      	ble.n	9d54 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    9cf0:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    9cf2:	6812      	ldr	r2, [r2, #0]
    9cf4:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    9cf6:	9a46      	ldr	r2, [sp, #280]	; 0x118
    9cf8:	2a01      	cmp	r2, #1
    9cfa:	dd2e      	ble.n	9d5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9cfc:	2a05      	cmp	r2, #5
    9cfe:	dd2e      	ble.n	9d5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    9d00:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    9d02:	6852      	ldr	r2, [r2, #4]
    9d04:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    9d06:	1e9a      	subs	r2, r3, #2
    9d08:	d42c      	bmi.n	9d64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    9d0a:	993a      	ldr	r1, [sp, #232]	; 0xe8
    9d0c:	428a      	cmp	r2, r1
    9d0e:	da2b      	bge.n	9d68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d10:	2905      	cmp	r1, #5
    9d12:	dd2b      	ble.n	9d6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    9d14:	993b      	ldr	r1, [sp, #236]	; 0xec
    9d16:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    9d1a:	9901      	ldr	r1, [sp, #4]
    9d1c:	428a      	cmp	r2, r1
    9d1e:	db2b      	blt.n	9d78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    9d20:	3b01      	subs	r3, #1
    9d22:	d42b      	bmi.n	9d7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    9d24:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    9d26:	4293      	cmp	r3, r2
    9d28:	da2a      	bge.n	9d80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d2a:	2a05      	cmp	r2, #5
    9d2c:	dd2a      	ble.n	9d84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    9d2e:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    9d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9d34:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    9d36:	f04f 0a00 	mov.w	sl, #0
    9d3a:	4653      	mov	r3, sl
    9d3c:	46ca      	mov	sl, r9
    9d3e:	46d9      	mov	r9, fp
    9d40:	469b      	mov	fp, r3
    9d42:	e0ee      	b.n	9f22 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    9d44:	f006 f971 	bl	1002a <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    9d48:	f006 f96f 	bl	1002a <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    9d4c:	f006 f96d 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9d50:	f006 f96b 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d54:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    9d56:	920c      	str	r2, [sp, #48]	; 0x30
    9d58:	e7cd      	b.n	9cf6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    9d5a:	f006 f966 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d5e:	9a48      	ldr	r2, [sp, #288]	; 0x120
    9d60:	9201      	str	r2, [sp, #4]
    9d62:	e7d0      	b.n	9d06 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    9d64:	f006 f961 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9d68:	f006 f95f 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d6c:	a94e      	add	r1, sp, #312	; 0x138
    9d6e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9d72:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    9d76:	e7d0      	b.n	9d1a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    9d78:	f006 f957 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    9d7c:	f006 f955 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    9d80:	f006 f953 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9d84:	aa4e      	add	r2, sp, #312	; 0x138
    9d86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9d8a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    9d8e:	930d      	str	r3, [sp, #52]	; 0x34
    9d90:	e7d1      	b.n	9d36 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    9d92:	9b07      	ldr	r3, [sp, #28]
    9d94:	b123      	cbz	r3, 9da0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    9d96:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    9d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9d9c:	4413      	add	r3, r2
    9d9e:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    9da0:	9a11      	ldr	r2, [sp, #68]	; 0x44
inline int32_t MultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
    9da2:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    9da6:	f1b9 0f00 	cmp.w	r9, #0
    9daa:	f340 808f 	ble.w	9ecc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    9dae:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    9db0:	409a      	lsls	r2, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    9db2:	4592      	cmp	sl, r2
    9db4:	f000 808d 	beq.w	9ed2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    9db8:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    9dba:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    9dbc:	4653      	mov	r3, sl
    9dbe:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    9dc0:	fb02 f304 	mul.w	r3, r2, r4
    9dc4:	fb0a 3101 	mla	r1, sl, r1, r3
    9dc8:	fba2 230a 	umull	r2, r3, r2, sl
    9dcc:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    9dce:	2a00      	cmp	r2, #0
    9dd0:	f173 0100 	sbcs.w	r1, r3, #0
    9dd4:	f2c0 8084 	blt.w	9ee0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    9dd8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    9ddc:	1852      	adds	r2, r2, r1
    9dde:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    9de2:	4611      	mov	r1, r2
    9de4:	461c      	mov	r4, r3
    9de6:	2a00      	cmp	r2, #0
    9de8:	f173 0000 	sbcs.w	r0, r3, #0
    9dec:	db7a      	blt.n	9ee4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    9dee:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    9df0:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    9df4:	2f00      	cmp	r7, #0
    9df6:	d17d      	bne.n	9ef4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    9df8:	2e00      	cmp	r6, #0
    9dfa:	db7e      	blt.n	9efa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    9dfc:	2e1f      	cmp	r6, #31
    9dfe:	f300 8083 	bgt.w	9f08 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    9e02:	2701      	movs	r7, #1
    9e04:	fa07 f006 	lsl.w	r0, r7, r6
    9e08:	3801      	subs	r0, #1
    9e0a:	f005 fdcc 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    9e0e:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    9e10:	2000      	movs	r0, #0
    9e12:	f005 fdc8 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    9e16:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    9e18:	4638      	mov	r0, r7
    9e1a:	f005 fdc4 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    9e1e:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    9e20:	4641      	mov	r1, r8
    9e22:	4620      	mov	r0, r4
    9e24:	f005 fdc0 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    9e28:	9004      	str	r0, [sp, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    9e2a:	4639      	mov	r1, r7
    9e2c:	4640      	mov	r0, r8
    9e2e:	f005 fdbd 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    9e32:	4680      	mov	r8, r0
    9e34:	9902      	ldr	r1, [sp, #8]
    9e36:	4620      	mov	r0, r4
    9e38:	f005 fdc4 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    9e3c:	9f03      	ldr	r7, [sp, #12]
    9e3e:	4639      	mov	r1, r7
    9e40:	f005 fdb2 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    9e44:	4601      	mov	r1, r0
    9e46:	4640      	mov	r0, r8
    9e48:	f005 fdb2 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    9e4c:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    9e4e:	4631      	mov	r1, r6
    9e50:	4620      	mov	r0, r4
    9e52:	f005 fdab 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    9e56:	4604      	mov	r4, r0
    9e58:	4641      	mov	r1, r8
    9e5a:	9804      	ldr	r0, [sp, #16]
    9e5c:	f005 fdba 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    9e60:	4639      	mov	r1, r7
    9e62:	f005 fda1 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    9e66:	4601      	mov	r1, r0
    9e68:	4620      	mov	r0, r4
    9e6a:	f005 fda1 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    9e6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    9e70:	4418      	add	r0, r3
    9e72:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    9e74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9e76:	4298      	cmp	r0, r3
    9e78:	db4d      	blt.n	9f16 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    9e7a:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    9e7c:	681b      	ldr	r3, [r3, #0]
    9e7e:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    9e80:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9e82:	4293      	cmp	r3, r2
    9e84:	dc49      	bgt.n	9f1a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    9e86:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    9e88:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    9e8a:	9b01      	ldr	r3, [sp, #4]
    9e8c:	fb03 530b 	mla	r3, r3, fp, r5
    9e90:	9908      	ldr	r1, [sp, #32]
    9e92:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9e94:	3501      	adds	r5, #1
    9e96:	9b01      	ldr	r3, [sp, #4]
    9e98:	429d      	cmp	r5, r3
    9e9a:	da40      	bge.n	9f1e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    9e9c:	2300      	movs	r3, #0
    9e9e:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    9ea0:	980d      	ldr	r0, [sp, #52]	; 0x34
    9ea2:	4283      	cmp	r3, r0
    9ea4:	f6bf af75 	bge.w	9d92 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    9ea8:	fb00 320b 	mla	r2, r0, fp, r3
    9eac:	9905      	ldr	r1, [sp, #20]
    9eae:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    9eb0:	fb00 3205 	mla	r2, r0, r5, r3
    9eb4:	9c06      	ldr	r4, [sp, #24]
    9eb6:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    9eb8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    9eba:	4422      	add	r2, r4
    9ebc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    9ebe:	4421      	add	r1, r4
    9ec0:	9c11      	ldr	r4, [sp, #68]	; 0x44
    9ec2:	fb01 4202 	mla	r2, r1, r2, r4
    9ec6:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    9ec8:	3301      	adds	r3, #1
    9eca:	e7ea      	b.n	9ea2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    9ecc:	f1c9 0600 	rsb	r6, r9, #0
    9ed0:	e76e      	b.n	9db0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    9ed2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    9ed6:	d001      	beq.n	9edc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    9ed8:	2700      	movs	r7, #0
    9eda:	e76e      	b.n	9dba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    9edc:	2701      	movs	r7, #1
    9ede:	e76c      	b.n	9dba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    9ee0:	4921      	ldr	r1, [pc, #132]	; (9f68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    9ee2:	e77b      	b.n	9ddc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    9ee4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    9ee8:	1851      	adds	r1, r2, r1
    9eea:	f04f 0400 	mov.w	r4, #0
    9eee:	eb43 0404 	adc.w	r4, r3, r4
    9ef2:	e77c      	b.n	9dee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    9ef4:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    9ef8:	e77e      	b.n	9df8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    9efa:	4b1c      	ldr	r3, [pc, #112]	; (9f6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    9efc:	4a1c      	ldr	r2, [pc, #112]	; (9f70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    9efe:	f44f 71b3 	mov.w	r1, #358	; 0x166
    9f02:	481c      	ldr	r0, [pc, #112]	; (9f74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    9f04:	f002 fb50 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    9f08:	4b1b      	ldr	r3, [pc, #108]	; (9f78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    9f0a:	4a19      	ldr	r2, [pc, #100]	; (9f70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    9f0c:	f240 1167 	movw	r1, #359	; 0x167
    9f10:	4818      	ldr	r0, [pc, #96]	; (9f74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    9f12:	f002 fb49 	bl	c5a8 <__assert_func>
	return __b;
    9f16:	ab0f      	add	r3, sp, #60	; 0x3c
    9f18:	e7b0      	b.n	9e7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    9f1a:	ab10      	add	r3, sp, #64	; 0x40
    9f1c:	e7b4      	b.n	9e88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    9f1e:	f10b 0b01 	add.w	fp, fp, #1
    9f22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9f24:	459b      	cmp	fp, r3
    9f26:	da01      	bge.n	9f2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9f28:	2500      	movs	r5, #0
    9f2a:	e7b4      	b.n	9e96 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    9f2c:	9b46      	ldr	r3, [sp, #280]	; 0x118
    9f2e:	2b05      	cmp	r3, #5
    9f30:	dd03      	ble.n	9f3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    9f32:	9847      	ldr	r0, [sp, #284]	; 0x11c
    9f34:	b108      	cbz	r0, 9f3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    9f36:	f006 f863 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f3a:	9b40      	ldr	r3, [sp, #256]	; 0x100
    9f3c:	2b05      	cmp	r3, #5
    9f3e:	dd03      	ble.n	9f48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    9f40:	9841      	ldr	r0, [sp, #260]	; 0x104
    9f42:	b108      	cbz	r0, 9f48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    9f44:	f006 f85c 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f48:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    9f4a:	2b05      	cmp	r3, #5
    9f4c:	dd03      	ble.n	9f56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    9f4e:	983b      	ldr	r0, [sp, #236]	; 0xec
    9f50:	b108      	cbz	r0, 9f56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    9f52:	f006 f855 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f56:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    9f58:	2b05      	cmp	r3, #5
    9f5a:	dd03      	ble.n	9f64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    9f5c:	9835      	ldr	r0, [sp, #212]	; 0xd4
    9f5e:	b108      	cbz	r0, 9f64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    9f60:	f006 f84e 	bl	10000 <_ZdaPv>
  return kTfLiteOk;
    9f64:	2000      	movs	r0, #0
      break;
    9f66:	e559      	b.n	9a1c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    9f68:	c0000001 	.word	0xc0000001
    9f6c:	00057454 	.word	0x00057454
    9f70:	00057464 	.word	0x00057464
    9f74:	000574bc 	.word	0x000574bc
    9f78:	00057518 	.word	0x00057518

00009f7c <_ZN6tflite17Register_QUANTIZEEv>:
                                           sizeof(OpDataQuantizeReference));
}

}  // namespace

TfLiteRegistration Register_QUANTIZE() {
    9f7c:	b470      	push	{r4, r5, r6}
    9f7e:	4606      	mov	r6, r0
          /*prepare=*/PrepareQuantizeReference,
          /*invoke=*/EvalQuantizeReference,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    9f80:	4604      	mov	r4, r0
    9f82:	4d05      	ldr	r5, [pc, #20]	; (9f98 <_ZN6tflite17Register_QUANTIZEEv+0x1c>)
    9f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9f88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9f8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    9f90:	4630      	mov	r0, r6
    9f92:	bc70      	pop	{r4, r5, r6}
    9f94:	4770      	bx	lr
    9f96:	bf00      	nop
    9f98:	00010f30 	.word	0x00010f30

00009f9c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {

TfLiteStatus PrepareQuantizeReference(TfLiteContext* context,
                                      TfLiteNode* node) {
    9f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9fa0:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    9fa2:	690e      	ldr	r6, [r1, #16]
    9fa4:	b1ae      	cbz	r6, 9fd2 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36>
    9fa6:	4605      	mov	r5, r0
    9fa8:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    9faa:	680b      	ldr	r3, [r1, #0]
    9fac:	681b      	ldr	r3, [r3, #0]
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    9fae:	2b01      	cmp	r3, #1
    9fb0:	d011      	beq.n	9fd6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a>
    9fb2:	6946      	ldr	r6, [r0, #20]
    9fb4:	2401      	movs	r4, #1
    9fb6:	9403      	str	r4, [sp, #12]
    9fb8:	9302      	str	r3, [sp, #8]
    9fba:	4b68      	ldr	r3, [pc, #416]	; (a15c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    9fbc:	9301      	str	r3, [sp, #4]
    9fbe:	4b68      	ldr	r3, [pc, #416]	; (a160 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c4>)
    9fc0:	9300      	str	r3, [sp, #0]
    9fc2:	2321      	movs	r3, #33	; 0x21
    9fc4:	4a67      	ldr	r2, [pc, #412]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    9fc6:	4968      	ldr	r1, [pc, #416]	; (a168 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    9fc8:	47b0      	blx	r6
  data->quantization_params.zero_point = output->params.zero_point;
  data->quantization_params.scale = static_cast<double>(output->params.scale);

  data->input_zero_point = input->params.zero_point;
  return kTfLiteOk;
}
    9fca:	4620      	mov	r0, r4
    9fcc:	b004      	add	sp, #16
    9fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    9fd2:	f006 f82a 	bl	1002a <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    9fd6:	684b      	ldr	r3, [r1, #4]
    9fd8:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    9fda:	2b01      	cmp	r3, #1
    9fdc:	d00c      	beq.n	9ff8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c>
    9fde:	6946      	ldr	r6, [r0, #20]
    9fe0:	2401      	movs	r4, #1
    9fe2:	9403      	str	r4, [sp, #12]
    9fe4:	9302      	str	r3, [sp, #8]
    9fe6:	4b5d      	ldr	r3, [pc, #372]	; (a15c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    9fe8:	9301      	str	r3, [sp, #4]
    9fea:	4b60      	ldr	r3, [pc, #384]	; (a16c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>)
    9fec:	9300      	str	r3, [sp, #0]
    9fee:	2322      	movs	r3, #34	; 0x22
    9ff0:	4a5c      	ldr	r2, [pc, #368]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    9ff2:	495d      	ldr	r1, [pc, #372]	; (a168 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    9ff4:	47b0      	blx	r6
    9ff6:	e7e8      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const TfLiteTensor* input = GetInput(context, node, 0);
    9ff8:	2200      	movs	r2, #0
    9ffa:	f005 fc06 	bl	f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9ffe:	4680      	mov	r8, r0
    a000:	b1c8      	cbz	r0, a036 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  TfLiteTensor* output = GetOutput(context, node, 0);
    a002:	2200      	movs	r2, #0
    a004:	4621      	mov	r1, r4
    a006:	4628      	mov	r0, r5
    a008:	f005 fc1e 	bl	f848 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    a00c:	4607      	mov	r7, r0
    a00e:	b1e0      	cbz	r0, a04a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae>
  TF_LITE_ENSURE_EQ(context, output->quantization.type,
    a010:	f890 4030 	ldrb.w	r4, [r0, #48]	; 0x30
    a014:	2c01      	cmp	r4, #1
    a016:	d022      	beq.n	a05e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc2>
    a018:	696f      	ldr	r7, [r5, #20]
    a01a:	2601      	movs	r6, #1
    a01c:	9603      	str	r6, [sp, #12]
    a01e:	9402      	str	r4, [sp, #8]
    a020:	4b53      	ldr	r3, [pc, #332]	; (a170 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d4>)
    a022:	9301      	str	r3, [sp, #4]
    a024:	4b53      	ldr	r3, [pc, #332]	; (a174 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d8>)
    a026:	9300      	str	r3, [sp, #0]
    a028:	232b      	movs	r3, #43	; 0x2b
    a02a:	4a4e      	ldr	r2, [pc, #312]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a02c:	494e      	ldr	r1, [pc, #312]	; (a168 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a02e:	4628      	mov	r0, r5
    a030:	47b8      	blx	r7
    a032:	4634      	mov	r4, r6
    a034:	e7c9      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    a036:	696c      	ldr	r4, [r5, #20]
    a038:	4b4f      	ldr	r3, [pc, #316]	; (a178 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1dc>)
    a03a:	9300      	str	r3, [sp, #0]
    a03c:	2325      	movs	r3, #37	; 0x25
    a03e:	4a49      	ldr	r2, [pc, #292]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a040:	494e      	ldr	r1, [pc, #312]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a042:	4628      	mov	r0, r5
    a044:	47a0      	blx	r4
    a046:	2401      	movs	r4, #1
    a048:	e7bf      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output != nullptr);
    a04a:	696c      	ldr	r4, [r5, #20]
    a04c:	4b4c      	ldr	r3, [pc, #304]	; (a180 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e4>)
    a04e:	9300      	str	r3, [sp, #0]
    a050:	2327      	movs	r3, #39	; 0x27
    a052:	4a44      	ldr	r2, [pc, #272]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a054:	4949      	ldr	r1, [pc, #292]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a056:	4628      	mov	r0, r5
    a058:	47a0      	blx	r4
    a05a:	2401      	movs	r4, #1
    a05c:	e7b5      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const auto* affine_quantization =
    a05e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    a060:	b16b      	cbz	r3, a07e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe2>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a062:	681b      	ldr	r3, [r3, #0]
    a064:	b1a3      	cbz	r3, a090 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf4>
  TF_LITE_ENSURE(context, affine_quantization->scale->size == 1);
    a066:	681b      	ldr	r3, [r3, #0]
    a068:	2b01      	cmp	r3, #1
    a06a:	d01a      	beq.n	a0a2 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x106>
    a06c:	696e      	ldr	r6, [r5, #20]
    a06e:	4b45      	ldr	r3, [pc, #276]	; (a184 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e8>)
    a070:	9300      	str	r3, [sp, #0]
    a072:	2331      	movs	r3, #49	; 0x31
    a074:	4a3b      	ldr	r2, [pc, #236]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a076:	4941      	ldr	r1, [pc, #260]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a078:	4628      	mov	r0, r5
    a07a:	47b0      	blx	r6
    a07c:	e7a5      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization);
    a07e:	696e      	ldr	r6, [r5, #20]
    a080:	4b41      	ldr	r3, [pc, #260]	; (a188 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ec>)
    a082:	9300      	str	r3, [sp, #0]
    a084:	232f      	movs	r3, #47	; 0x2f
    a086:	4a37      	ldr	r2, [pc, #220]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a088:	493c      	ldr	r1, [pc, #240]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a08a:	4628      	mov	r0, r5
    a08c:	47b0      	blx	r6
    a08e:	e79c      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a090:	696e      	ldr	r6, [r5, #20]
    a092:	4b3e      	ldr	r3, [pc, #248]	; (a18c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f0>)
    a094:	9300      	str	r3, [sp, #0]
    a096:	2330      	movs	r3, #48	; 0x30
    a098:	4a32      	ldr	r2, [pc, #200]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a09a:	4938      	ldr	r1, [pc, #224]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a09c:	4628      	mov	r0, r5
    a09e:	47b0      	blx	r6
    a0a0:	e793      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input->type == kTfLiteFloat32 ||
    a0a2:	f898 3000 	ldrb.w	r3, [r8]
    a0a6:	2b01      	cmp	r3, #1
    a0a8:	d00c      	beq.n	a0c4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a0aa:	2b07      	cmp	r3, #7
    a0ac:	d00a      	beq.n	a0c4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a0ae:	2b09      	cmp	r3, #9
    a0b0:	d008      	beq.n	a0c4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a0b2:	696e      	ldr	r6, [r5, #20]
    a0b4:	4b36      	ldr	r3, [pc, #216]	; (a190 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f4>)
    a0b6:	9300      	str	r3, [sp, #0]
    a0b8:	2333      	movs	r3, #51	; 0x33
    a0ba:	4a2a      	ldr	r2, [pc, #168]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a0bc:	492f      	ldr	r1, [pc, #188]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a0be:	4628      	mov	r0, r5
    a0c0:	47b0      	blx	r6
    a0c2:	e782      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
    a0c4:	783a      	ldrb	r2, [r7, #0]
    a0c6:	2a09      	cmp	r2, #9
    a0c8:	d00c      	beq.n	a0e4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a0ca:	2a07      	cmp	r2, #7
    a0cc:	d00a      	beq.n	a0e4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a0ce:	2a02      	cmp	r2, #2
    a0d0:	d008      	beq.n	a0e4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a0d2:	696e      	ldr	r6, [r5, #20]
    a0d4:	4b2f      	ldr	r3, [pc, #188]	; (a194 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
    a0d6:	9300      	str	r3, [sp, #0]
    a0d8:	2336      	movs	r3, #54	; 0x36
    a0da:	4a22      	ldr	r2, [pc, #136]	; (a164 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a0dc:	4927      	ldr	r1, [pc, #156]	; (a17c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a0de:	4628      	mov	r0, r5
    a0e0:	47b0      	blx	r6
    a0e2:	e772      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a0e4:	2b07      	cmp	r3, #7
    a0e6:	d00c      	beq.n	a102 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
    a0e8:	2b09      	cmp	r3, #9
    a0ea:	d00a      	beq.n	a102 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
    a0ec:	2b09      	cmp	r3, #9
    a0ee:	d02b      	beq.n	a148 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ac>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a0f0:	2b09      	cmp	r3, #9
    a0f2:	d02c      	beq.n	a14e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b2>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a0f4:	2b07      	cmp	r3, #7
    a0f6:	d02d      	beq.n	a154 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b8>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a0f8:	2b07      	cmp	r3, #7
    a0fa:	d119      	bne.n	a130 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32)) {
    a0fc:	2a02      	cmp	r2, #2
    a0fe:	d117      	bne.n	a130 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
    a100:	e001      	b.n	a106 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a102:	2a09      	cmp	r2, #9
    a104:	d1f2      	bne.n	a0ec <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    double effective_scale = static_cast<double>(input->params.scale) /
    a106:	f8d8 000c 	ldr.w	r0, [r8, #12]
    a10a:	f7f6 f9ad 	bl	468 <__aeabi_f2d>
    a10e:	4604      	mov	r4, r0
    a110:	460d      	mov	r5, r1
                             static_cast<double>(output->params.scale);
    a112:	68f8      	ldr	r0, [r7, #12]
    a114:	f7f6 f9a8 	bl	468 <__aeabi_f2d>
    a118:	4602      	mov	r2, r0
    a11a:	460b      	mov	r3, r1
    double effective_scale = static_cast<double>(input->params.scale) /
    a11c:	4620      	mov	r0, r4
    a11e:	4629      	mov	r1, r5
    a120:	f7f6 fb24 	bl	76c <__aeabi_ddiv>
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
    a124:	f106 0314 	add.w	r3, r6, #20
    a128:	f106 0210 	add.w	r2, r6, #16
    a12c:	f7fe fd54 	bl	8bd8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  data->quantization_params.zero_point = output->params.zero_point;
    a130:	693b      	ldr	r3, [r7, #16]
    a132:	6033      	str	r3, [r6, #0]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
    a134:	68f8      	ldr	r0, [r7, #12]
    a136:	f7f6 f997 	bl	468 <__aeabi_f2d>
    a13a:	e9c6 0102 	strd	r0, r1, [r6, #8]
  data->input_zero_point = input->params.zero_point;
    a13e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    a142:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    a144:	2400      	movs	r4, #0
    a146:	e740      	b.n	9fca <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a148:	2a07      	cmp	r2, #7
    a14a:	d1d1      	bne.n	a0f0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x154>
    a14c:	e7db      	b.n	a106 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a14e:	2a02      	cmp	r2, #2
    a150:	d1d0      	bne.n	a0f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x158>
    a152:	e7d8      	b.n	a106 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a154:	2a07      	cmp	r2, #7
    a156:	d1cf      	bne.n	a0f8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15c>
    a158:	e7d5      	b.n	a106 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
    a15a:	bf00      	nop
    a15c:	00057638 	.word	0x00057638
    a160:	0005723c 	.word	0x0005723c
    a164:	00057554 	.word	0x00057554
    a168:	00057220 	.word	0x00057220
    a16c:	0005724c 	.word	0x0005724c
    a170:	000575ac 	.word	0x000575ac
    a174:	000575c8 	.word	0x000575c8
    a178:	00057260 	.word	0x00057260
    a17c:	00056d20 	.word	0x00056d20
    a180:	00057274 	.word	0x00057274
    a184:	00057614 	.word	0x00057614
    a188:	000575e4 	.word	0x000575e4
    a18c:	000575f8 	.word	0x000575f8
    a190:	0005763c 	.word	0x0005763c
    a194:	00057698 	.word	0x00057698

0000a198 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
    a198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a19c:	b0a5      	sub	sp, #148	; 0x94
  TFLITE_DCHECK(node->user_data != nullptr);
    a19e:	690c      	ldr	r4, [r1, #16]
    a1a0:	2c00      	cmp	r4, #0
    a1a2:	d03e      	beq.n	a222 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8a>
    a1a4:	4606      	mov	r6, r0
    a1a6:	460d      	mov	r5, r1
  TFLITE_DCHECK(context != nullptr);
    a1a8:	2800      	cmp	r0, #0
    a1aa:	d03c      	beq.n	a226 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8e>
  TFLITE_DCHECK(node != nullptr);
    a1ac:	2900      	cmp	r1, #0
    a1ae:	d03c      	beq.n	a22a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x92>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    a1b0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    a1b2:	680a      	ldr	r2, [r1, #0]
    a1b4:	6851      	ldr	r1, [r2, #4]
    a1b6:	4798      	blx	r3
    a1b8:	4680      	mov	r8, r0
  TFLITE_DCHECK(context != nullptr);
    a1ba:	2e00      	cmp	r6, #0
    a1bc:	d037      	beq.n	a22e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x96>
  TFLITE_DCHECK(node != nullptr);
    a1be:	2d00      	cmp	r5, #0
    a1c0:	d037      	beq.n	a232 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    a1c2:	6d73      	ldr	r3, [r6, #84]	; 0x54
    a1c4:	686a      	ldr	r2, [r5, #4]
    a1c6:	6851      	ldr	r1, [r2, #4]
    a1c8:	4630      	mov	r0, r6
    a1ca:	4798      	blx	r3
    a1cc:	4605      	mov	r5, r0
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);

  if (input->type == kTfLiteFloat32) {
    a1ce:	f898 7008 	ldrb.w	r7, [r8, #8]
    a1d2:	2f01      	cmp	r7, #1
    a1d4:	d02f      	beq.n	a236 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9e>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt16) {
    a1d6:	2f07      	cmp	r7, #7
    a1d8:	f000 816f 	beq.w	a4ba <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x322>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt8) {
    a1dc:	2f09      	cmp	r7, #9
    a1de:	f040 860a 	bne.w	adf6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc5e>
    // Int8 to Int8 requantization, required if the input and output tensors
    // have different scales and/or zero points.
    size_t size = ElementCount(*input->dims);
    a1e2:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a1e6:	f004 ff15 	bl	f014 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a1ea:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a1ec:	7a2b      	ldrb	r3, [r5, #8]
    a1ee:	2b07      	cmp	r3, #7
    a1f0:	f000 8484 	beq.w	aafc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x964>
    a1f4:	2b09      	cmp	r3, #9
    a1f6:	f000 83c4 	beq.w	a982 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ea>
    a1fa:	2b02      	cmp	r3, #2
    a1fc:	f000 8550 	beq.w	aca0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb08>
            data->requantize_output_multiplier, data->requantize_output_shift,
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int32_t>(output));
        break;
      default:
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a200:	6977      	ldr	r7, [r6, #20]
    a202:	f898 0008 	ldrb.w	r0, [r8, #8]
    a206:	f7fe fc91 	bl	8b2c <TfLiteTypeGetName>
    a20a:	4604      	mov	r4, r0
    a20c:	7a28      	ldrb	r0, [r5, #8]
    a20e:	f7fe fc8d 	bl	8b2c <TfLiteTypeGetName>
    a212:	4603      	mov	r3, r0
    a214:	4622      	mov	r2, r4
    a216:	49b8      	ldr	r1, [pc, #736]	; (a4f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a218:	4630      	mov	r0, r6
    a21a:	47b8      	blx	r7
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    a21c:	2701      	movs	r7, #1
    a21e:	f000 bdf9 	b.w	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  TFLITE_DCHECK(node->user_data != nullptr);
    a222:	f005 ff02 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    a226:	f005 ff00 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    a22a:	f005 fefe 	bl	1002a <abort>
  TFLITE_DCHECK(context != nullptr);
    a22e:	f005 fefc 	bl	1002a <abort>
  TFLITE_DCHECK(node != nullptr);
    a232:	f005 fefa 	bl	1002a <abort>
    switch (output->type) {
    a236:	7a03      	ldrb	r3, [r0, #8]
    a238:	2b07      	cmp	r3, #7
    a23a:	f000 8098 	beq.w	a36e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d6>
    a23e:	2b09      	cmp	r3, #9
    a240:	f040 812b 	bne.w	a49a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x302>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a244:	4641      	mov	r1, r8
    a246:	a80c      	add	r0, sp, #48	; 0x30
    a248:	f005 fc49 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a24c:	4640      	mov	r0, r8
    a24e:	f005 fb96 	bl	f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a252:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a254:	4629      	mov	r1, r5
    a256:	a812      	add	r0, sp, #72	; 0x48
    a258:	f005 fc41 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a25c:	4628      	mov	r0, r5
    a25e:	f005 fb9e 	bl	f99e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a262:	4681      	mov	r9, r0
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
                           const RuntimeShape& input_shape,
                           const InputT* input_data,
                           const RuntimeShape& output_shape,
                           OutputT* output_data) {
  const int32_t zero_point = op_params.zero_point;
    a264:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a268:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a26c:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a270:	980c      	ldr	r0, [sp, #48]	; 0x30
    a272:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a274:	4298      	cmp	r0, r3
    a276:	d101      	bne.n	a27c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe4>
  for (int i = 0; i < dims_count; ++i) {
    a278:	2300      	movs	r3, #0
    a27a:	e017      	b.n	a2ac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x114>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a27c:	f005 fed5 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    a280:	f005 fed3 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    a284:	f005 fed1 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a288:	aa24      	add	r2, sp, #144	; 0x90
    a28a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a28e:	f852 1c5c 	ldr.w	r1, [r2, #-92]
    a292:	e017      	b.n	a2c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    a294:	f005 fec9 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    a298:	f005 fec7 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a29c:	aa24      	add	r2, sp, #144	; 0x90
    a29e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a2a2:	f852 2c44 	ldr.w	r2, [r2, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a2a6:	428a      	cmp	r2, r1
    a2a8:	d117      	bne.n	a2da <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x142>
  for (int i = 0; i < dims_count; ++i) {
    a2aa:	3301      	adds	r3, #1
    a2ac:	4298      	cmp	r0, r3
    a2ae:	dd16      	ble.n	a2de <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x146>
    TFLITE_DCHECK_GE(i, 0);
    a2b0:	2b00      	cmp	r3, #0
    a2b2:	dbe5      	blt.n	a280 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    a2b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a2b6:	4293      	cmp	r3, r2
    a2b8:	dae4      	bge.n	a284 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a2ba:	2a05      	cmp	r2, #5
    a2bc:	dde4      	ble.n	a288 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf0>
    a2be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    a2c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a2c4:	2b00      	cmp	r3, #0
    a2c6:	dbe5      	blt.n	a294 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a2c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a2ca:	4293      	cmp	r3, r2
    a2cc:	dae4      	bge.n	a298 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x100>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a2ce:	2a05      	cmp	r2, #5
    a2d0:	dde4      	ble.n	a29c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x104>
    a2d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a2d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a2d8:	e7e5      	b.n	a2a6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x10e>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a2da:	f005 fea6 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a2de:	2805      	cmp	r0, #5
    a2e0:	dd0a      	ble.n	a2f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x160>
    a2e2:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    a2e4:	2300      	movs	r3, #0
    int buffer_size = 1;
    a2e6:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a2e8:	4298      	cmp	r0, r3
    a2ea:	dd07      	ble.n	a2fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x164>
      buffer_size *= dims_data[i];
    a2ec:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a2f0:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a2f4:	3301      	adds	r3, #1
    a2f6:	e7f7      	b.n	a2e8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a2f8:	a90d      	add	r1, sp, #52	; 0x34
    a2fa:	e7f3      	b.n	a2e4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x14c>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
  static constexpr int32_t min_val = std::numeric_limits<OutputT>::min();
  static constexpr int32_t max_val = std::numeric_limits<OutputT>::max();

  for (int i = 0; i < flat_size; i++) {
    a2fc:	2400      	movs	r4, #0
    a2fe:	e005      	b.n	a30c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x174>
	return __b;
    a300:	4b7e      	ldr	r3, [pc, #504]	; (a4fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x364>)
    a302:	e01e      	b.n	a342 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1aa>
    const InputT val = input_data[i];
    int32_t unclamped =
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
        zero_point;
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a304:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a306:	f809 3006 	strb.w	r3, [r9, r6]
  for (int i = 0; i < flat_size; i++) {
    a30a:	3401      	adds	r4, #1
    a30c:	42ac      	cmp	r4, r5
    a30e:	da1d      	bge.n	a34c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b4>
    const InputT val = input_data[i];
    a310:	4626      	mov	r6, r4
    a312:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a316:	e9dd 0100 	ldrd	r0, r1, [sp]
    a31a:	f7f6 fbbf 	bl	a9c <__aeabi_d2f>
    a31e:	4601      	mov	r1, r0
    a320:	4638      	mov	r0, r7
    a322:	f7f6 fdcd 	bl	ec0 <__aeabi_fdiv>
    a326:	f7f6 f89f 	bl	468 <__aeabi_f2d>
    a32a:	f002 f8cf 	bl	c4cc <round>
    a32e:	f7f6 fbb5 	bl	a9c <__aeabi_d2f>
    a332:	f7f6 fed7 	bl	10e4 <__aeabi_f2iz>
    a336:	4450      	add	r0, sl
    int32_t unclamped =
    a338:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a33a:	f110 0f80 	cmn.w	r0, #128	; 0x80
    a33e:	dbdf      	blt.n	a300 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x168>
      return __a;
    a340:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a342:	681a      	ldr	r2, [r3, #0]
    a344:	2a7f      	cmp	r2, #127	; 0x7f
    a346:	dddd      	ble.n	a304 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
	return __b;
    a348:	4b6d      	ldr	r3, [pc, #436]	; (a500 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x368>)
    a34a:	e7db      	b.n	a304 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
    if (size_ > kMaxSmallSize) {
    a34c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a34e:	2b05      	cmp	r3, #5
    a350:	dd03      	ble.n	a35a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
      delete[] dims_pointer_;
    a352:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a354:	b108      	cbz	r0, a35a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
    a356:	f005 fe53 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a35a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a35c:	2b05      	cmp	r3, #5
    a35e:	dd03      	ble.n	a368 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
      delete[] dims_pointer_;
    a360:	980d      	ldr	r0, [sp, #52]	; 0x34
    a362:	b108      	cbz	r0, a368 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
    a364:	f005 fe4c 	bl	10000 <_ZdaPv>
                       TfLiteTypeGetName(input->type),
                       TfLiteTypeGetName(output->type));
    return kTfLiteError;
  }

  return kTfLiteOk;
    a368:	2700      	movs	r7, #0
    a36a:	f000 bd53 	b.w	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a36e:	4641      	mov	r1, r8
    a370:	a818      	add	r0, sp, #96	; 0x60
    a372:	f005 fbb4 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a376:	4640      	mov	r0, r8
    a378:	f005 fb01 	bl	f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a37c:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a37e:	4629      	mov	r1, r5
    a380:	a81e      	add	r0, sp, #120	; 0x78
    a382:	f005 fbac 	bl	fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a386:	4628      	mov	r0, r5
    a388:	f005 fb32 	bl	f9f0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a38c:	4681      	mov	r9, r0
  const int32_t zero_point = op_params.zero_point;
    a38e:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a392:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a396:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a39a:	9818      	ldr	r0, [sp, #96]	; 0x60
    a39c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a39e:	4298      	cmp	r0, r3
    a3a0:	d101      	bne.n	a3a6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    a3a2:	2300      	movs	r3, #0
    a3a4:	e017      	b.n	a3d6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x23e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a3a6:	f005 fe40 	bl	1002a <abort>
    TFLITE_DCHECK_GE(i, 0);
    a3aa:	f005 fe3e 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    a3ae:	f005 fe3c 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3b2:	aa24      	add	r2, sp, #144	; 0x90
    a3b4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a3b8:	f852 1c2c 	ldr.w	r1, [r2, #-44]
    a3bc:	e017      	b.n	a3ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x256>
    TFLITE_DCHECK_GE(i, 0);
    a3be:	f005 fe34 	bl	1002a <abort>
    TFLITE_DCHECK_LT(i, size_);
    a3c2:	f005 fe32 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3c6:	aa24      	add	r2, sp, #144	; 0x90
    a3c8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a3cc:	f852 2c14 	ldr.w	r2, [r2, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a3d0:	428a      	cmp	r2, r1
    a3d2:	d117      	bne.n	a404 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x26c>
  for (int i = 0; i < dims_count; ++i) {
    a3d4:	3301      	adds	r3, #1
    a3d6:	4298      	cmp	r0, r3
    a3d8:	dd16      	ble.n	a408 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x270>
    TFLITE_DCHECK_GE(i, 0);
    a3da:	2b00      	cmp	r3, #0
    a3dc:	dbe5      	blt.n	a3aa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_LT(i, size_);
    a3de:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a3e0:	4293      	cmp	r3, r2
    a3e2:	dae4      	bge.n	a3ae <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x216>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3e4:	2a05      	cmp	r2, #5
    a3e6:	dde4      	ble.n	a3b2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x21a>
    a3e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a3ea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a3ee:	2b00      	cmp	r3, #0
    a3f0:	dbe5      	blt.n	a3be <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x226>
    TFLITE_DCHECK_LT(i, size_);
    a3f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    a3f4:	4293      	cmp	r3, r2
    a3f6:	dae4      	bge.n	a3c2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a3f8:	2a05      	cmp	r2, #5
    a3fa:	dde4      	ble.n	a3c6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22e>
    a3fc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a3fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a402:	e7e5      	b.n	a3d0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x238>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a404:	f005 fe11 	bl	1002a <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a408:	2805      	cmp	r0, #5
    a40a:	dd0a      	ble.n	a422 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28a>
    a40c:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    a40e:	2300      	movs	r3, #0
    int buffer_size = 1;
    a410:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a412:	4298      	cmp	r0, r3
    a414:	dd07      	ble.n	a426 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28e>
      buffer_size *= dims_data[i];
    a416:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a41a:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a41e:	3301      	adds	r3, #1
    a420:	e7f7      	b.n	a412 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x27a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a422:	a919      	add	r1, sp, #100	; 0x64
    a424:	e7f3      	b.n	a40e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x276>
  for (int i = 0; i < flat_size; i++) {
    a426:	2400      	movs	r4, #0
    a428:	e005      	b.n	a436 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x29e>
	return __b;
    a42a:	4b36      	ldr	r3, [pc, #216]	; (a504 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36c>)
    a42c:	e01e      	b.n	a46c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2d4>
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a42e:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a430:	f829 3016 	strh.w	r3, [r9, r6, lsl #1]
  for (int i = 0; i < flat_size; i++) {
    a434:	3401      	adds	r4, #1
    a436:	42ac      	cmp	r4, r5
    a438:	da1e      	bge.n	a478 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e0>
    const InputT val = input_data[i];
    a43a:	4626      	mov	r6, r4
    a43c:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a440:	e9dd 0100 	ldrd	r0, r1, [sp]
    a444:	f7f6 fb2a 	bl	a9c <__aeabi_d2f>
    a448:	4601      	mov	r1, r0
    a44a:	4638      	mov	r0, r7
    a44c:	f7f6 fd38 	bl	ec0 <__aeabi_fdiv>
    a450:	f7f6 f80a 	bl	468 <__aeabi_f2d>
    a454:	f002 f83a 	bl	c4cc <round>
    a458:	f7f6 fb20 	bl	a9c <__aeabi_d2f>
    a45c:	f7f6 fe42 	bl	10e4 <__aeabi_f2iz>
    a460:	4450      	add	r0, sl
    int32_t unclamped =
    a462:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a464:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
    a468:	dbdf      	blt.n	a42a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
      return __a;
    a46a:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a46c:	681a      	ldr	r2, [r3, #0]
    a46e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    a472:	dbdc      	blt.n	a42e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
	return __b;
    a474:	4b24      	ldr	r3, [pc, #144]	; (a508 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x370>)
    a476:	e7da      	b.n	a42e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
    if (size_ > kMaxSmallSize) {
    a478:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    a47a:	2b05      	cmp	r3, #5
    a47c:	dd03      	ble.n	a486 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
      delete[] dims_pointer_;
    a47e:	981f      	ldr	r0, [sp, #124]	; 0x7c
    a480:	b108      	cbz	r0, a486 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
    a482:	f005 fdbd 	bl	10000 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a486:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a488:	2b05      	cmp	r3, #5
    a48a:	dd03      	ble.n	a494 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
      delete[] dims_pointer_;
    a48c:	9819      	ldr	r0, [sp, #100]	; 0x64
    a48e:	b108      	cbz	r0, a494 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
    a490:	f005 fdb6 	bl	10000 <_ZdaPv>
        return kTfLiteOk;
    a494:	2700      	movs	r7, #0
    a496:	f000 bcbd 	b.w	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a49a:	f8d6 8014 	ldr.w	r8, [r6, #20]
    a49e:	4638      	mov	r0, r7
    a4a0:	f7fe fb44 	bl	8b2c <TfLiteTypeGetName>
    a4a4:	4604      	mov	r4, r0
    a4a6:	7a28      	ldrb	r0, [r5, #8]
    a4a8:	f7fe fb40 	bl	8b2c <TfLiteTypeGetName>
    a4ac:	4603      	mov	r3, r0
    a4ae:	4622      	mov	r2, r4
    a4b0:	4911      	ldr	r1, [pc, #68]	; (a4f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a4b2:	4630      	mov	r0, r6
    a4b4:	47c0      	blx	r8
        return kTfLiteError;
    a4b6:	f000 bcad 	b.w	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    size_t size = ElementCount(*input->dims);
    a4ba:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a4be:	f004 fda9 	bl	f014 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a4c2:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a4c4:	7a2b      	ldrb	r3, [r5, #8]
    a4c6:	2b07      	cmp	r3, #7
    a4c8:	f000 80dd 	beq.w	a686 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ee>
    a4cc:	2b09      	cmp	r3, #9
    a4ce:	d01d      	beq.n	a50c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x374>
    a4d0:	2b02      	cmp	r3, #2
    a4d2:	f000 8197 	beq.w	a804 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x66c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a4d6:	6977      	ldr	r7, [r6, #20]
    a4d8:	f898 0008 	ldrb.w	r0, [r8, #8]
    a4dc:	f7fe fb26 	bl	8b2c <TfLiteTypeGetName>
    a4e0:	4604      	mov	r4, r0
    a4e2:	7a28      	ldrb	r0, [r5, #8]
    a4e4:	f7fe fb22 	bl	8b2c <TfLiteTypeGetName>
    a4e8:	4603      	mov	r3, r0
    a4ea:	4622      	mov	r2, r4
    a4ec:	4902      	ldr	r1, [pc, #8]	; (a4f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a4ee:	4630      	mov	r0, r6
    a4f0:	47b8      	blx	r7
        return kTfLiteError;
    a4f2:	2701      	movs	r7, #1
    a4f4:	f000 bc8e 	b.w	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    a4f8:	00057304 	.word	0x00057304
    a4fc:	00057720 	.word	0x00057720
    a500:	0005771c 	.word	0x0005771c
    a504:	00057718 	.word	0x00057718
    a508:	00057714 	.word	0x00057714
        reference_ops::Requantize(
    a50c:	4640      	mov	r0, r8
    a50e:	f005 fa69 	bl	f9e4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a512:	9006      	str	r0, [sp, #24]
    a514:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a518:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a51c:	69a3      	ldr	r3, [r4, #24]
    a51e:	9307      	str	r3, [sp, #28]
    a520:	6823      	ldr	r3, [r4, #0]
    a522:	9308      	str	r3, [sp, #32]
    a524:	4628      	mov	r0, r5
    a526:	f005 fa3a 	bl	f99e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a52a:	9009      	str	r0, [sp, #36]	; 0x24
    a52c:	f04f 0800 	mov.w	r8, #0
    a530:	e05d      	b.n	a5ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x456>
    a532:	f1c9 0600 	rsb	r6, r9, #0
    a536:	e06b      	b.n	a610 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x478>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a538:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a53c:	d001      	beq.n	a542 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3aa>
    a53e:	2700      	movs	r7, #0
    a540:	e06a      	b.n	a618 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
    a542:	2701      	movs	r7, #1
    a544:	e068      	b.n	a618 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a546:	49bf      	ldr	r1, [pc, #764]	; (a844 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a548:	e076      	b.n	a638 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4a0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a54a:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a54c:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a550:	2f00      	cmp	r7, #0
    a552:	f040 8083 	bne.w	a65c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4c4>
  assert(exponent >= 0);
    a556:	2e00      	cmp	r6, #0
    a558:	f2c0 8083 	blt.w	a662 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ca>
  assert(exponent <= 31);
    a55c:	2e1f      	cmp	r6, #31
    a55e:	f300 8087 	bgt.w	a670 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4d8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a562:	f04f 0a01 	mov.w	sl, #1
    a566:	fa0a f006 	lsl.w	r0, sl, r6
    a56a:	3801      	subs	r0, #1
    a56c:	f005 fa1b 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a570:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a572:	2000      	movs	r0, #0
    a574:	f005 fa17 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a578:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a57a:	4650      	mov	r0, sl
    a57c:	f005 fa13 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a580:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a582:	4639      	mov	r1, r7
    a584:	4620      	mov	r0, r4
    a586:	f005 fa0f 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a58a:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a58c:	4651      	mov	r1, sl
    a58e:	4638      	mov	r0, r7
    a590:	f005 fa0c 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a594:	4607      	mov	r7, r0
    a596:	9904      	ldr	r1, [sp, #16]
    a598:	4620      	mov	r0, r4
    a59a:	f005 fa13 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a59e:	4629      	mov	r1, r5
    a5a0:	f005 fa02 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a5a4:	4601      	mov	r1, r0
    a5a6:	4638      	mov	r0, r7
    a5a8:	f005 fa02 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a5ac:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a5ae:	4631      	mov	r1, r6
    a5b0:	4620      	mov	r0, r4
    a5b2:	f005 f9fb 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a5b6:	4604      	mov	r4, r0
    a5b8:	4639      	mov	r1, r7
    a5ba:	9805      	ldr	r0, [sp, #20]
    a5bc:	f005 fa0a 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a5c0:	4629      	mov	r1, r5
    a5c2:	f005 f9f1 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a5c6:	4601      	mov	r1, r0
    a5c8:	4620      	mov	r0, r4
    a5ca:	f005 f9f1 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
  static constexpr int32_t kMaxOutput = std::numeric_limits<output_type>::max();
  for (int i = 0; i < size; ++i) {
    const int32_t input = input_data[i] - input_zeropoint;
    const int32_t output =
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
                                      effective_scale_shift) +
    a5ce:	9b08      	ldr	r3, [sp, #32]
    a5d0:	4418      	add	r0, r3
    const int32_t output =
    a5d2:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    a5d4:	287f      	cmp	r0, #127	; 0x7f
    a5d6:	dc52      	bgt.n	a67e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4e6>
      return __a;
    a5d8:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    a5da:	681a      	ldr	r2, [r3, #0]
    a5dc:	f112 0f80 	cmn.w	r2, #128	; 0x80
    a5e0:	db4f      	blt.n	a682 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ea>
        output_zeropoint;
    const int32_t clamped_output =
    a5e2:	681b      	ldr	r3, [r3, #0]
        std::max(std::min(output, kMaxOutput), kMinOutput);
    output_data[i] = static_cast<output_type>(clamped_output);
    a5e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a5e6:	9903      	ldr	r1, [sp, #12]
    a5e8:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    a5ea:	f108 0801 	add.w	r8, r8, #1
    a5ee:	9b00      	ldr	r3, [sp, #0]
    a5f0:	4543      	cmp	r3, r8
    a5f2:	f340 8413 	ble.w	ae1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc84>
    const int32_t input = input_data[i] - input_zeropoint;
    a5f6:	f8cd 800c 	str.w	r8, [sp, #12]
    a5fa:	9b06      	ldr	r3, [sp, #24]
    a5fc:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    a600:	9b07      	ldr	r3, [sp, #28]
    a602:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    a604:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a608:	f1b9 0f00 	cmp.w	r9, #0
    a60c:	dd91      	ble.n	a532 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x39a>
    a60e:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a610:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a612:	4593      	cmp	fp, r2
    a614:	d090      	beq.n	a538 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a0>
    a616:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a618:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a61a:	465c      	mov	r4, fp
    a61c:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    a61e:	fb02 f305 	mul.w	r3, r2, r5
    a622:	fb0b 3101 	mla	r1, fp, r1, r3
    a626:	fba2 230b 	umull	r2, r3, r2, fp
    a62a:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a62c:	2a00      	cmp	r2, #0
    a62e:	f173 0100 	sbcs.w	r1, r3, #0
    a632:	db88      	blt.n	a546 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3ae>
    a634:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a638:	1852      	adds	r2, r2, r1
    a63a:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a63e:	4611      	mov	r1, r2
    a640:	461c      	mov	r4, r3
    a642:	2a00      	cmp	r2, #0
    a644:	f173 0000 	sbcs.w	r0, r3, #0
    a648:	f6bf af7f 	bge.w	a54a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
    a64c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a650:	1851      	adds	r1, r2, r1
    a652:	f04f 0400 	mov.w	r4, #0
    a656:	eb43 0404 	adc.w	r4, r3, r4
    a65a:	e776      	b.n	a54a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a65c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a660:	e779      	b.n	a556 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3be>
  assert(exponent >= 0);
    a662:	4b79      	ldr	r3, [pc, #484]	; (a848 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    a664:	4a79      	ldr	r2, [pc, #484]	; (a84c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a666:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a66a:	4879      	ldr	r0, [pc, #484]	; (a850 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a66c:	f001 ff9c 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    a670:	4b78      	ldr	r3, [pc, #480]	; (a854 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    a672:	4a76      	ldr	r2, [pc, #472]	; (a84c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a674:	f240 1167 	movw	r1, #359	; 0x167
    a678:	4875      	ldr	r0, [pc, #468]	; (a850 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a67a:	f001 ff95 	bl	c5a8 <__assert_func>
	return __b;
    a67e:	4b76      	ldr	r3, [pc, #472]	; (a858 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c0>)
    a680:	e7ab      	b.n	a5da <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x442>
	return __b;
    a682:	4b76      	ldr	r3, [pc, #472]	; (a85c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c4>)
    a684:	e7ad      	b.n	a5e2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x44a>
        reference_ops::Requantize(
    a686:	4640      	mov	r0, r8
    a688:	f005 f9ac 	bl	f9e4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a68c:	9006      	str	r0, [sp, #24]
    a68e:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a692:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a696:	69a3      	ldr	r3, [r4, #24]
    a698:	9307      	str	r3, [sp, #28]
    a69a:	6823      	ldr	r3, [r4, #0]
    a69c:	9308      	str	r3, [sp, #32]
    a69e:	4628      	mov	r0, r5
    a6a0:	f005 f9a6 	bl	f9f0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a6a4:	9009      	str	r0, [sp, #36]	; 0x24
    a6a6:	f04f 0800 	mov.w	r8, #0
    a6aa:	e05e      	b.n	a76a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5d2>
  int right_shift = shift > 0 ? 0 : -shift;
    a6ac:	f1c9 0600 	rsb	r6, r9, #0
    a6b0:	e06d      	b.n	a78e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5f6>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a6b2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a6b6:	d001      	beq.n	a6bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x524>
    a6b8:	2700      	movs	r7, #0
    a6ba:	e06c      	b.n	a796 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
    a6bc:	2701      	movs	r7, #1
    a6be:	e06a      	b.n	a796 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a6c0:	4960      	ldr	r1, [pc, #384]	; (a844 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a6c2:	e078      	b.n	a7b6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x61e>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a6c4:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a6c6:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a6ca:	2f00      	cmp	r7, #0
    a6cc:	f040 8085 	bne.w	a7da <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x642>
  assert(exponent >= 0);
    a6d0:	2e00      	cmp	r6, #0
    a6d2:	f2c0 8085 	blt.w	a7e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x648>
  assert(exponent <= 31);
    a6d6:	2e1f      	cmp	r6, #31
    a6d8:	f300 8089 	bgt.w	a7ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x656>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a6dc:	f04f 0a01 	mov.w	sl, #1
    a6e0:	fa0a f006 	lsl.w	r0, sl, r6
    a6e4:	3801      	subs	r0, #1
    a6e6:	f005 f95e 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a6ea:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a6ec:	2000      	movs	r0, #0
    a6ee:	f005 f95a 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a6f2:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a6f4:	4650      	mov	r0, sl
    a6f6:	f005 f956 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a6fa:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a6fc:	4639      	mov	r1, r7
    a6fe:	4620      	mov	r0, r4
    a700:	f005 f952 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a704:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a706:	4651      	mov	r1, sl
    a708:	4638      	mov	r0, r7
    a70a:	f005 f94f 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a70e:	4607      	mov	r7, r0
    a710:	9904      	ldr	r1, [sp, #16]
    a712:	4620      	mov	r0, r4
    a714:	f005 f956 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a718:	4629      	mov	r1, r5
    a71a:	f005 f945 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a71e:	4601      	mov	r1, r0
    a720:	4638      	mov	r0, r7
    a722:	f005 f945 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a726:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a728:	4631      	mov	r1, r6
    a72a:	4620      	mov	r0, r4
    a72c:	f005 f93e 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a730:	4604      	mov	r4, r0
    a732:	4639      	mov	r1, r7
    a734:	9805      	ldr	r0, [sp, #20]
    a736:	f005 f94d 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a73a:	4629      	mov	r1, r5
    a73c:	f005 f934 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a740:	4601      	mov	r1, r0
    a742:	4620      	mov	r0, r4
    a744:	f005 f934 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    a748:	9b08      	ldr	r3, [sp, #32]
    a74a:	4418      	add	r0, r3
    const int32_t output =
    a74c:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    a74e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    a752:	da53      	bge.n	a7fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x664>
      return __a;
    a754:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    a756:	681a      	ldr	r2, [r3, #0]
    a758:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    a75c:	db50      	blt.n	a800 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x668>
    const int32_t clamped_output =
    a75e:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    a760:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a762:	9903      	ldr	r1, [sp, #12]
    a764:	5253      	strh	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    a766:	f108 0801 	add.w	r8, r8, #1
    a76a:	9b00      	ldr	r3, [sp, #0]
    a76c:	4543      	cmp	r3, r8
    a76e:	f340 8357 	ble.w	ae20 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc88>
    const int32_t input = input_data[i] - input_zeropoint;
    a772:	ea4f 0348 	mov.w	r3, r8, lsl #1
    a776:	9303      	str	r3, [sp, #12]
    a778:	9b06      	ldr	r3, [sp, #24]
    a77a:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    a77e:	9b07      	ldr	r3, [sp, #28]
    a780:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    a782:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a786:	f1b9 0f00 	cmp.w	r9, #0
    a78a:	dd8f      	ble.n	a6ac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x514>
    a78c:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a78e:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a790:	4593      	cmp	fp, r2
    a792:	d08e      	beq.n	a6b2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x51a>
    a794:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a796:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a798:	465c      	mov	r4, fp
    a79a:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    a79c:	fb02 f305 	mul.w	r3, r2, r5
    a7a0:	fb0b 3101 	mla	r1, fp, r1, r3
    a7a4:	fba2 230b 	umull	r2, r3, r2, fp
    a7a8:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a7aa:	2a00      	cmp	r2, #0
    a7ac:	f173 0100 	sbcs.w	r1, r3, #0
    a7b0:	db86      	blt.n	a6c0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x528>
    a7b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a7b6:	1852      	adds	r2, r2, r1
    a7b8:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a7bc:	4611      	mov	r1, r2
    a7be:	461c      	mov	r4, r3
    a7c0:	2a00      	cmp	r2, #0
    a7c2:	f173 0000 	sbcs.w	r0, r3, #0
    a7c6:	f6bf af7d 	bge.w	a6c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
    a7ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a7ce:	1851      	adds	r1, r2, r1
    a7d0:	f04f 0400 	mov.w	r4, #0
    a7d4:	eb43 0404 	adc.w	r4, r3, r4
    a7d8:	e774      	b.n	a6c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a7da:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a7de:	e777      	b.n	a6d0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x538>
  assert(exponent >= 0);
    a7e0:	4b19      	ldr	r3, [pc, #100]	; (a848 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    a7e2:	4a1a      	ldr	r2, [pc, #104]	; (a84c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a7e4:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a7e8:	4819      	ldr	r0, [pc, #100]	; (a850 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a7ea:	f001 fedd 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    a7ee:	4b19      	ldr	r3, [pc, #100]	; (a854 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    a7f0:	4a16      	ldr	r2, [pc, #88]	; (a84c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a7f2:	f240 1167 	movw	r1, #359	; 0x167
    a7f6:	4816      	ldr	r0, [pc, #88]	; (a850 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a7f8:	f001 fed6 	bl	c5a8 <__assert_func>
	return __b;
    a7fc:	4b18      	ldr	r3, [pc, #96]	; (a860 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c8>)
    a7fe:	e7aa      	b.n	a756 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
	return __b;
    a800:	4b18      	ldr	r3, [pc, #96]	; (a864 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6cc>)
    a802:	e7ac      	b.n	a75e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c6>
        reference_ops::Requantize(
    a804:	4640      	mov	r0, r8
    a806:	f005 f8ed 	bl	f9e4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a80a:	9006      	str	r0, [sp, #24]
    a80c:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a810:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a814:	69a3      	ldr	r3, [r4, #24]
    a816:	9307      	str	r3, [sp, #28]
    a818:	6823      	ldr	r3, [r4, #0]
    a81a:	9308      	str	r3, [sp, #32]
    a81c:	4628      	mov	r0, r5
    a81e:	f005 f8f1 	bl	fa04 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    a822:	9009      	str	r0, [sp, #36]	; 0x24
    a824:	f04f 0800 	mov.w	r8, #0
    a828:	e064      	b.n	a8f4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x75c>
  int right_shift = shift > 0 ? 0 : -shift;
    a82a:	f1c9 0600 	rsb	r6, r9, #0
    a82e:	e072      	b.n	a916 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x77e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a830:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a834:	d001      	beq.n	a83a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a2>
    a836:	2700      	movs	r7, #0
    a838:	e071      	b.n	a91e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
    a83a:	2701      	movs	r7, #1
    a83c:	e06f      	b.n	a91e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a83e:	4901      	ldr	r1, [pc, #4]	; (a844 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a840:	e07d      	b.n	a93e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7a6>
    a842:	bf00      	nop
    a844:	c0000001 	.word	0xc0000001
    a848:	00057454 	.word	0x00057454
    a84c:	00057464 	.word	0x00057464
    a850:	000574bc 	.word	0x000574bc
    a854:	00057518 	.word	0x00057518
    a858:	0005770c 	.word	0x0005770c
    a85c:	00057710 	.word	0x00057710
    a860:	00057704 	.word	0x00057704
    a864:	00057708 	.word	0x00057708
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a868:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a86a:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a86e:	2f00      	cmp	r7, #0
    a870:	d176      	bne.n	a960 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7c8>
  assert(exponent >= 0);
    a872:	2e00      	cmp	r6, #0
    a874:	db77      	blt.n	a966 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ce>
  assert(exponent <= 31);
    a876:	2e1f      	cmp	r6, #31
    a878:	dc7c      	bgt.n	a974 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7dc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a87a:	f04f 0a01 	mov.w	sl, #1
    a87e:	fa0a f006 	lsl.w	r0, sl, r6
    a882:	3801      	subs	r0, #1
    a884:	f005 f88f 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a888:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a88a:	2000      	movs	r0, #0
    a88c:	f005 f88b 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a890:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a892:	4650      	mov	r0, sl
    a894:	f005 f887 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a898:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a89a:	4639      	mov	r1, r7
    a89c:	4620      	mov	r0, r4
    a89e:	f005 f883 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a8a2:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a8a4:	4651      	mov	r1, sl
    a8a6:	4638      	mov	r0, r7
    a8a8:	f005 f880 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a8ac:	4607      	mov	r7, r0
    a8ae:	9904      	ldr	r1, [sp, #16]
    a8b0:	4620      	mov	r0, r4
    a8b2:	f005 f887 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a8b6:	4629      	mov	r1, r5
    a8b8:	f005 f876 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a8bc:	4601      	mov	r1, r0
    a8be:	4638      	mov	r0, r7
    a8c0:	f005 f876 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a8c4:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a8c6:	4631      	mov	r1, r6
    a8c8:	4620      	mov	r0, r4
    a8ca:	f005 f86f 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a8ce:	4604      	mov	r4, r0
    a8d0:	4639      	mov	r1, r7
    a8d2:	9805      	ldr	r0, [sp, #20]
    a8d4:	f005 f87e 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a8d8:	4629      	mov	r1, r5
    a8da:	f005 f865 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a8de:	4601      	mov	r1, r0
    a8e0:	4620      	mov	r0, r4
    a8e2:	f005 f865 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    a8e6:	9b08      	ldr	r3, [sp, #32]
    a8e8:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    a8ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a8ec:	9a03      	ldr	r2, [sp, #12]
    a8ee:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    a8f2:	44d0      	add	r8, sl
    a8f4:	9b00      	ldr	r3, [sp, #0]
    a8f6:	4543      	cmp	r3, r8
    a8f8:	f340 8294 	ble.w	ae24 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc8c>
    const int32_t input = input_data[i] - input_zeropoint;
    a8fc:	f8cd 800c 	str.w	r8, [sp, #12]
    a900:	9b06      	ldr	r3, [sp, #24]
    a902:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    a906:	9b07      	ldr	r3, [sp, #28]
    a908:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    a90a:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a90e:	f1b9 0f00 	cmp.w	r9, #0
    a912:	dd8a      	ble.n	a82a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x692>
    a914:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a916:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a918:	4593      	cmp	fp, r2
    a91a:	d089      	beq.n	a830 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x698>
    a91c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a91e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a920:	465c      	mov	r4, fp
    a922:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    a924:	fb02 f305 	mul.w	r3, r2, r5
    a928:	fb0b 3101 	mla	r1, fp, r1, r3
    a92c:	fba2 230b 	umull	r2, r3, r2, fp
    a930:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a932:	2a00      	cmp	r2, #0
    a934:	f173 0100 	sbcs.w	r1, r3, #0
    a938:	db81      	blt.n	a83e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a6>
    a93a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a93e:	1852      	adds	r2, r2, r1
    a940:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a944:	4611      	mov	r1, r2
    a946:	461c      	mov	r4, r3
    a948:	2a00      	cmp	r2, #0
    a94a:	f173 0000 	sbcs.w	r0, r3, #0
    a94e:	da8b      	bge.n	a868 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
    a950:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a954:	1851      	adds	r1, r2, r1
    a956:	f04f 0400 	mov.w	r4, #0
    a95a:	eb43 0404 	adc.w	r4, r3, r4
    a95e:	e783      	b.n	a868 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a960:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a964:	e785      	b.n	a872 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6da>
  assert(exponent >= 0);
    a966:	4bc5      	ldr	r3, [pc, #788]	; (ac7c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    a968:	4ac5      	ldr	r2, [pc, #788]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    a96a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a96e:	48c5      	ldr	r0, [pc, #788]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    a970:	f001 fe1a 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    a974:	4bc4      	ldr	r3, [pc, #784]	; (ac88 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    a976:	4ac2      	ldr	r2, [pc, #776]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    a978:	f240 1167 	movw	r1, #359	; 0x167
    a97c:	48c1      	ldr	r0, [pc, #772]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    a97e:	f001 fe13 	bl	c5a8 <__assert_func>
        reference_ops::Requantize(
    a982:	4640      	mov	r0, r8
    a984:	f005 f805 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    a988:	9006      	str	r0, [sp, #24]
    a98a:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a98e:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a992:	69a3      	ldr	r3, [r4, #24]
    a994:	9307      	str	r3, [sp, #28]
    a996:	6823      	ldr	r3, [r4, #0]
    a998:	9308      	str	r3, [sp, #32]
    a99a:	4628      	mov	r0, r5
    a99c:	f004 ffff 	bl	f99e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a9a0:	9009      	str	r0, [sp, #36]	; 0x24
    a9a2:	f04f 0800 	mov.w	r8, #0
    a9a6:	e05d      	b.n	aa64 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8cc>
  int right_shift = shift > 0 ? 0 : -shift;
    a9a8:	f1c9 0600 	rsb	r6, r9, #0
    a9ac:	e06b      	b.n	aa86 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8ee>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a9ae:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a9b2:	d001      	beq.n	a9b8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x820>
    a9b4:	2700      	movs	r7, #0
    a9b6:	e06a      	b.n	aa8e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
    a9b8:	2701      	movs	r7, #1
    a9ba:	e068      	b.n	aa8e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a9bc:	49b3      	ldr	r1, [pc, #716]	; (ac8c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    a9be:	e076      	b.n	aaae <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x916>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a9c0:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a9c2:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a9c6:	2f00      	cmp	r7, #0
    a9c8:	f040 8083 	bne.w	aad2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x93a>
  assert(exponent >= 0);
    a9cc:	2e00      	cmp	r6, #0
    a9ce:	f2c0 8083 	blt.w	aad8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x940>
  assert(exponent <= 31);
    a9d2:	2e1f      	cmp	r6, #31
    a9d4:	f300 8087 	bgt.w	aae6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a9d8:	f04f 0a01 	mov.w	sl, #1
    a9dc:	fa0a f006 	lsl.w	r0, sl, r6
    a9e0:	3801      	subs	r0, #1
    a9e2:	f004 ffe0 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9e6:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a9e8:	2000      	movs	r0, #0
    a9ea:	f004 ffdc 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9ee:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a9f0:	4650      	mov	r0, sl
    a9f2:	f004 ffd8 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9f6:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a9f8:	4639      	mov	r1, r7
    a9fa:	4620      	mov	r0, r4
    a9fc:	f004 ffd4 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa00:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    aa02:	4651      	mov	r1, sl
    aa04:	4638      	mov	r0, r7
    aa06:	f004 ffd1 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aa0a:	4607      	mov	r7, r0
    aa0c:	9904      	ldr	r1, [sp, #16]
    aa0e:	4620      	mov	r0, r4
    aa10:	f004 ffd8 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    aa14:	4629      	mov	r1, r5
    aa16:	f004 ffc7 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa1a:	4601      	mov	r1, r0
    aa1c:	4638      	mov	r0, r7
    aa1e:	f004 ffc7 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    aa22:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    aa24:	4631      	mov	r1, r6
    aa26:	4620      	mov	r0, r4
    aa28:	f004 ffc0 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aa2c:	4604      	mov	r4, r0
    aa2e:	4639      	mov	r1, r7
    aa30:	9805      	ldr	r0, [sp, #20]
    aa32:	f004 ffcf 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    aa36:	4629      	mov	r1, r5
    aa38:	f004 ffb6 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa3c:	4601      	mov	r1, r0
    aa3e:	4620      	mov	r0, r4
    aa40:	f004 ffb6 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    aa44:	9b08      	ldr	r3, [sp, #32]
    aa46:	4418      	add	r0, r3
    const int32_t output =
    aa48:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    aa4a:	287f      	cmp	r0, #127	; 0x7f
    aa4c:	dc52      	bgt.n	aaf4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x95c>
      return __a;
    aa4e:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    aa50:	681a      	ldr	r2, [r3, #0]
    aa52:	f112 0f80 	cmn.w	r2, #128	; 0x80
    aa56:	db4f      	blt.n	aaf8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x960>
    const int32_t clamped_output =
    aa58:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    aa5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa5c:	9903      	ldr	r1, [sp, #12]
    aa5e:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    aa60:	f108 0801 	add.w	r8, r8, #1
    aa64:	9b00      	ldr	r3, [sp, #0]
    aa66:	4543      	cmp	r3, r8
    aa68:	f340 81de 	ble.w	ae28 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc90>
    const int32_t input = input_data[i] - input_zeropoint;
    aa6c:	f8cd 800c 	str.w	r8, [sp, #12]
    aa70:	9b06      	ldr	r3, [sp, #24]
    aa72:	f913 2008 	ldrsb.w	r2, [r3, r8]
    aa76:	9b07      	ldr	r3, [sp, #28]
    aa78:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    aa7a:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    aa7e:	f1b9 0f00 	cmp.w	r9, #0
    aa82:	dd91      	ble.n	a9a8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x810>
    aa84:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    aa86:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    aa88:	4593      	cmp	fp, r2
    aa8a:	d090      	beq.n	a9ae <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x816>
    aa8c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    aa8e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    aa90:	465c      	mov	r4, fp
    aa92:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    aa94:	fb02 f305 	mul.w	r3, r2, r5
    aa98:	fb0b 3101 	mla	r1, fp, r1, r3
    aa9c:	fba2 230b 	umull	r2, r3, r2, fp
    aaa0:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    aaa2:	2a00      	cmp	r2, #0
    aaa4:	f173 0100 	sbcs.w	r1, r3, #0
    aaa8:	db88      	blt.n	a9bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x824>
    aaaa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    aaae:	1852      	adds	r2, r2, r1
    aab0:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    aab4:	4611      	mov	r1, r2
    aab6:	461c      	mov	r4, r3
    aab8:	2a00      	cmp	r2, #0
    aaba:	f173 0000 	sbcs.w	r0, r3, #0
    aabe:	f6bf af7f 	bge.w	a9c0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
    aac2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    aac6:	1851      	adds	r1, r2, r1
    aac8:	f04f 0400 	mov.w	r4, #0
    aacc:	eb43 0404 	adc.w	r4, r3, r4
    aad0:	e776      	b.n	a9c0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    aad2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    aad6:	e779      	b.n	a9cc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x834>
  assert(exponent >= 0);
    aad8:	4b68      	ldr	r3, [pc, #416]	; (ac7c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    aada:	4a69      	ldr	r2, [pc, #420]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    aadc:	f44f 71b3 	mov.w	r1, #358	; 0x166
    aae0:	4868      	ldr	r0, [pc, #416]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    aae2:	f001 fd61 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    aae6:	4b68      	ldr	r3, [pc, #416]	; (ac88 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    aae8:	4a65      	ldr	r2, [pc, #404]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    aaea:	f240 1167 	movw	r1, #359	; 0x167
    aaee:	4865      	ldr	r0, [pc, #404]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    aaf0:	f001 fd5a 	bl	c5a8 <__assert_func>
	return __b;
    aaf4:	4b66      	ldr	r3, [pc, #408]	; (ac90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf8>)
    aaf6:	e7ab      	b.n	aa50 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8b8>
	return __b;
    aaf8:	4b66      	ldr	r3, [pc, #408]	; (ac94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xafc>)
    aafa:	e7ad      	b.n	aa58 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8c0>
        reference_ops::Requantize(
    aafc:	4640      	mov	r0, r8
    aafe:	f004 ff48 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    ab02:	9006      	str	r0, [sp, #24]
    ab04:	f8d4 b010 	ldr.w	fp, [r4, #16]
    ab08:	f8d4 9014 	ldr.w	r9, [r4, #20]
    ab0c:	69a3      	ldr	r3, [r4, #24]
    ab0e:	9307      	str	r3, [sp, #28]
    ab10:	6823      	ldr	r3, [r4, #0]
    ab12:	9308      	str	r3, [sp, #32]
    ab14:	4628      	mov	r0, r5
    ab16:	f004 ff6b 	bl	f9f0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    ab1a:	9009      	str	r0, [sp, #36]	; 0x24
    ab1c:	f04f 0800 	mov.w	r8, #0
    ab20:	e05f      	b.n	abe2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa4a>
  int right_shift = shift > 0 ? 0 : -shift;
    ab22:	f1c9 0600 	rsb	r6, r9, #0
    ab26:	e06d      	b.n	ac04 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa6c>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ab28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ab2c:	d001      	beq.n	ab32 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99a>
    ab2e:	2700      	movs	r7, #0
    ab30:	e06c      	b.n	ac0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
    ab32:	2701      	movs	r7, #1
    ab34:	e06a      	b.n	ac0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ab36:	4955      	ldr	r1, [pc, #340]	; (ac8c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    ab38:	e078      	b.n	ac2c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa94>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ab3a:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ab3c:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ab40:	2f00      	cmp	r7, #0
    ab42:	f040 8085 	bne.w	ac50 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xab8>
  assert(exponent >= 0);
    ab46:	2e00      	cmp	r6, #0
    ab48:	f2c0 8085 	blt.w	ac56 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xabe>
  assert(exponent <= 31);
    ab4c:	2e1f      	cmp	r6, #31
    ab4e:	f300 8089 	bgt.w	ac64 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xacc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ab52:	f04f 0a01 	mov.w	sl, #1
    ab56:	fa0a f006 	lsl.w	r0, sl, r6
    ab5a:	3801      	subs	r0, #1
    ab5c:	f004 ff23 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab60:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ab62:	2000      	movs	r0, #0
    ab64:	f004 ff1f 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab68:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ab6a:	4650      	mov	r0, sl
    ab6c:	f004 ff1b 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab70:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ab72:	4639      	mov	r1, r7
    ab74:	4620      	mov	r0, r4
    ab76:	f004 ff17 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ab7a:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ab7c:	4651      	mov	r1, sl
    ab7e:	4638      	mov	r0, r7
    ab80:	f004 ff14 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ab84:	4607      	mov	r7, r0
    ab86:	9904      	ldr	r1, [sp, #16]
    ab88:	4620      	mov	r0, r4
    ab8a:	f004 ff1b 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ab8e:	4629      	mov	r1, r5
    ab90:	f004 ff0a 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ab94:	4601      	mov	r1, r0
    ab96:	4638      	mov	r0, r7
    ab98:	f004 ff0a 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ab9c:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ab9e:	4631      	mov	r1, r6
    aba0:	4620      	mov	r0, r4
    aba2:	f004 ff03 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aba6:	4604      	mov	r4, r0
    aba8:	4639      	mov	r1, r7
    abaa:	9805      	ldr	r0, [sp, #20]
    abac:	f004 ff12 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    abb0:	4629      	mov	r1, r5
    abb2:	f004 fef9 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    abb6:	4601      	mov	r1, r0
    abb8:	4620      	mov	r0, r4
    abba:	f004 fef9 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    abbe:	9b08      	ldr	r3, [sp, #32]
    abc0:	4418      	add	r0, r3
    const int32_t output =
    abc2:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    abc4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    abc8:	da53      	bge.n	ac72 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xada>
      return __a;
    abca:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    abcc:	681a      	ldr	r2, [r3, #0]
    abce:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    abd2:	db50      	blt.n	ac76 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xade>
    const int32_t clamped_output =
    abd4:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    abd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    abd8:	9903      	ldr	r1, [sp, #12]
    abda:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
  for (int i = 0; i < size; ++i) {
    abde:	f108 0801 	add.w	r8, r8, #1
    abe2:	9b00      	ldr	r3, [sp, #0]
    abe4:	4543      	cmp	r3, r8
    abe6:	f340 8121 	ble.w	ae2c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc94>
    const int32_t input = input_data[i] - input_zeropoint;
    abea:	f8cd 800c 	str.w	r8, [sp, #12]
    abee:	9b06      	ldr	r3, [sp, #24]
    abf0:	f913 2008 	ldrsb.w	r2, [r3, r8]
    abf4:	9b07      	ldr	r3, [sp, #28]
    abf6:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    abf8:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    abfc:	f1b9 0f00 	cmp.w	r9, #0
    ac00:	dd8f      	ble.n	ab22 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x98a>
    ac02:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ac04:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ac06:	4593      	cmp	fp, r2
    ac08:	d08e      	beq.n	ab28 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x990>
    ac0a:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ac0c:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ac0e:	465c      	mov	r4, fp
    ac10:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    ac12:	fb02 f305 	mul.w	r3, r2, r5
    ac16:	fb0b 3101 	mla	r1, fp, r1, r3
    ac1a:	fba2 230b 	umull	r2, r3, r2, fp
    ac1e:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ac20:	2a00      	cmp	r2, #0
    ac22:	f173 0100 	sbcs.w	r1, r3, #0
    ac26:	db86      	blt.n	ab36 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99e>
    ac28:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ac2c:	1852      	adds	r2, r2, r1
    ac2e:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ac32:	4611      	mov	r1, r2
    ac34:	461c      	mov	r4, r3
    ac36:	2a00      	cmp	r2, #0
    ac38:	f173 0000 	sbcs.w	r0, r3, #0
    ac3c:	f6bf af7d 	bge.w	ab3a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
    ac40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ac44:	1851      	adds	r1, r2, r1
    ac46:	f04f 0400 	mov.w	r4, #0
    ac4a:	eb43 0404 	adc.w	r4, r3, r4
    ac4e:	e774      	b.n	ab3a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ac50:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    ac54:	e777      	b.n	ab46 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9ae>
  assert(exponent >= 0);
    ac56:	4b09      	ldr	r3, [pc, #36]	; (ac7c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    ac58:	4a09      	ldr	r2, [pc, #36]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac5a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ac5e:	4809      	ldr	r0, [pc, #36]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac60:	f001 fca2 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    ac64:	4b08      	ldr	r3, [pc, #32]	; (ac88 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    ac66:	4a06      	ldr	r2, [pc, #24]	; (ac80 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac68:	f240 1167 	movw	r1, #359	; 0x167
    ac6c:	4805      	ldr	r0, [pc, #20]	; (ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac6e:	f001 fc9b 	bl	c5a8 <__assert_func>
	return __b;
    ac72:	4b09      	ldr	r3, [pc, #36]	; (ac98 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb00>)
    ac74:	e7aa      	b.n	abcc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa34>
	return __b;
    ac76:	4b09      	ldr	r3, [pc, #36]	; (ac9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb04>)
    ac78:	e7ac      	b.n	abd4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa3c>
    ac7a:	bf00      	nop
    ac7c:	00057454 	.word	0x00057454
    ac80:	00057464 	.word	0x00057464
    ac84:	000574bc 	.word	0x000574bc
    ac88:	00057518 	.word	0x00057518
    ac8c:	c0000001 	.word	0xc0000001
    ac90:	000576fc 	.word	0x000576fc
    ac94:	00057700 	.word	0x00057700
    ac98:	000576f4 	.word	0x000576f4
    ac9c:	000576f8 	.word	0x000576f8
        reference_ops::Requantize(
    aca0:	4640      	mov	r0, r8
    aca2:	f004 fe76 	bl	f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    aca6:	9006      	str	r0, [sp, #24]
    aca8:	f8d4 b010 	ldr.w	fp, [r4, #16]
    acac:	f8d4 9014 	ldr.w	r9, [r4, #20]
    acb0:	69a3      	ldr	r3, [r4, #24]
    acb2:	9307      	str	r3, [sp, #28]
    acb4:	6823      	ldr	r3, [r4, #0]
    acb6:	9308      	str	r3, [sp, #32]
    acb8:	4628      	mov	r0, r5
    acba:	f004 fea3 	bl	fa04 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    acbe:	9009      	str	r0, [sp, #36]	; 0x24
    acc0:	f04f 0800 	mov.w	r8, #0
    acc4:	e051      	b.n	ad6a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbd2>
  int right_shift = shift > 0 ? 0 : -shift;
    acc6:	f1c9 0600 	rsb	r6, r9, #0
    acca:	e05e      	b.n	ad8a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbf2>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    accc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    acd0:	d001      	beq.n	acd6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb3e>
    acd2:	2700      	movs	r7, #0
    acd4:	e05d      	b.n	ad92 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
    acd6:	2701      	movs	r7, #1
    acd8:	e05b      	b.n	ad92 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    acda:	4956      	ldr	r1, [pc, #344]	; (ae34 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc9c>)
    acdc:	e069      	b.n	adb2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc1a>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    acde:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ace0:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ace4:	2f00      	cmp	r7, #0
    ace6:	d175      	bne.n	add4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc3c>
  assert(exponent >= 0);
    ace8:	2e00      	cmp	r6, #0
    acea:	db76      	blt.n	adda <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc42>
  assert(exponent <= 31);
    acec:	2e1f      	cmp	r6, #31
    acee:	dc7b      	bgt.n	ade8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc50>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    acf0:	f04f 0a01 	mov.w	sl, #1
    acf4:	fa0a f006 	lsl.w	r0, sl, r6
    acf8:	3801      	subs	r0, #1
    acfa:	f004 fe54 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acfe:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ad00:	2000      	movs	r0, #0
    ad02:	f004 fe50 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad06:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ad08:	4650      	mov	r0, sl
    ad0a:	f004 fe4c 	bl	f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad0e:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ad10:	4639      	mov	r1, r7
    ad12:	4620      	mov	r0, r4
    ad14:	f004 fe48 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad18:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ad1a:	4651      	mov	r1, sl
    ad1c:	4638      	mov	r0, r7
    ad1e:	f004 fe45 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ad22:	4607      	mov	r7, r0
    ad24:	9904      	ldr	r1, [sp, #16]
    ad26:	4620      	mov	r0, r4
    ad28:	f004 fe4c 	bl	f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ad2c:	4629      	mov	r1, r5
    ad2e:	f004 fe3b 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad32:	4601      	mov	r1, r0
    ad34:	4638      	mov	r0, r7
    ad36:	f004 fe3b 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ad3a:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ad3c:	4631      	mov	r1, r6
    ad3e:	4620      	mov	r0, r4
    ad40:	f004 fe34 	bl	f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ad44:	4604      	mov	r4, r0
    ad46:	4639      	mov	r1, r7
    ad48:	9805      	ldr	r0, [sp, #20]
    ad4a:	f004 fe43 	bl	f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ad4e:	4629      	mov	r1, r5
    ad50:	f004 fe2a 	bl	f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad54:	4601      	mov	r1, r0
    ad56:	4620      	mov	r0, r4
    ad58:	f004 fe2a 	bl	f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    ad5c:	9b08      	ldr	r3, [sp, #32]
    ad5e:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    ad60:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ad62:	9a03      	ldr	r2, [sp, #12]
    ad64:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    ad68:	44d0      	add	r8, sl
    ad6a:	9b00      	ldr	r3, [sp, #0]
    ad6c:	4543      	cmp	r3, r8
    ad6e:	dd5f      	ble.n	ae30 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc98>
    const int32_t input = input_data[i] - input_zeropoint;
    ad70:	f8cd 800c 	str.w	r8, [sp, #12]
    ad74:	9b06      	ldr	r3, [sp, #24]
    ad76:	f913 2008 	ldrsb.w	r2, [r3, r8]
    ad7a:	9b07      	ldr	r3, [sp, #28]
    ad7c:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    ad7e:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ad82:	f1b9 0f00 	cmp.w	r9, #0
    ad86:	dd9e      	ble.n	acc6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb2e>
    ad88:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ad8a:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ad8c:	4593      	cmp	fp, r2
    ad8e:	d09d      	beq.n	accc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb34>
    ad90:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ad92:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ad94:	465c      	mov	r4, fp
    ad96:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    ad98:	fb02 f305 	mul.w	r3, r2, r5
    ad9c:	fb0b 3101 	mla	r1, fp, r1, r3
    ada0:	fba2 230b 	umull	r2, r3, r2, fp
    ada4:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ada6:	2a00      	cmp	r2, #0
    ada8:	f173 0100 	sbcs.w	r1, r3, #0
    adac:	db95      	blt.n	acda <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb42>
    adae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    adb2:	1852      	adds	r2, r2, r1
    adb4:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    adb8:	4611      	mov	r1, r2
    adba:	461c      	mov	r4, r3
    adbc:	2a00      	cmp	r2, #0
    adbe:	f173 0000 	sbcs.w	r0, r3, #0
    adc2:	da8c      	bge.n	acde <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
    adc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    adc8:	1851      	adds	r1, r2, r1
    adca:	f04f 0400 	mov.w	r4, #0
    adce:	eb43 0404 	adc.w	r4, r3, r4
    add2:	e784      	b.n	acde <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    add4:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    add8:	e786      	b.n	ace8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb50>
  assert(exponent >= 0);
    adda:	4b17      	ldr	r3, [pc, #92]	; (ae38 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca0>)
    addc:	4a17      	ldr	r2, [pc, #92]	; (ae3c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    adde:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ade2:	4817      	ldr	r0, [pc, #92]	; (ae40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    ade4:	f001 fbe0 	bl	c5a8 <__assert_func>
  assert(exponent <= 31);
    ade8:	4b16      	ldr	r3, [pc, #88]	; (ae44 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcac>)
    adea:	4a14      	ldr	r2, [pc, #80]	; (ae3c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    adec:	f240 1167 	movw	r1, #359	; 0x167
    adf0:	4813      	ldr	r0, [pc, #76]	; (ae40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    adf2:	f001 fbd9 	bl	c5a8 <__assert_func>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    adf6:	f8d6 8014 	ldr.w	r8, [r6, #20]
    adfa:	4638      	mov	r0, r7
    adfc:	f7fd fe96 	bl	8b2c <TfLiteTypeGetName>
    ae00:	4604      	mov	r4, r0
    ae02:	7a28      	ldrb	r0, [r5, #8]
    ae04:	f7fd fe92 	bl	8b2c <TfLiteTypeGetName>
    ae08:	4603      	mov	r3, r0
    ae0a:	4622      	mov	r2, r4
    ae0c:	490e      	ldr	r1, [pc, #56]	; (ae48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcb0>)
    ae0e:	4630      	mov	r0, r6
    ae10:	47c0      	blx	r8
    return kTfLiteError;
    ae12:	2701      	movs	r7, #1
}
    ae14:	4638      	mov	r0, r7
    ae16:	b025      	add	sp, #148	; 0x94
    ae18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return kTfLiteOk;
    ae1c:	2700      	movs	r7, #0
    ae1e:	e7f9      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    ae20:	2700      	movs	r7, #0
    ae22:	e7f7      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    ae24:	2700      	movs	r7, #0
    ae26:	e7f5      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  return kTfLiteOk;
    ae28:	2700      	movs	r7, #0
    ae2a:	e7f3      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    ae2c:	2700      	movs	r7, #0
    ae2e:	e7f1      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    ae30:	2700      	movs	r7, #0
    ae32:	e7ef      	b.n	ae14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    ae34:	c0000001 	.word	0xc0000001
    ae38:	00057454 	.word	0x00057454
    ae3c:	00057464 	.word	0x00057464
    ae40:	000574bc 	.word	0x000574bc
    ae44:	00057518 	.word	0x00057518
    ae48:	00057304 	.word	0x00057304

0000ae4c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    ae4c:	4b03      	ldr	r3, [pc, #12]	; (ae5c <z_device_state_init+0x10>)

	while (dev < __device_end) {
    ae4e:	4a04      	ldr	r2, [pc, #16]	; (ae60 <z_device_state_init+0x14>)
    ae50:	4293      	cmp	r3, r2
    ae52:	d201      	bcs.n	ae58 <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    ae54:	3318      	adds	r3, #24
    ae56:	e7fa      	b.n	ae4e <z_device_state_init+0x2>
	}
}
    ae58:	4770      	bx	lr
    ae5a:	bf00      	nop
    ae5c:	00010c74 	.word	0x00010c74
    ae60:	00010d04 	.word	0x00010d04

0000ae64 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    ae64:	b570      	push	{r4, r5, r6, lr}
    ae66:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    ae68:	4b11      	ldr	r3, [pc, #68]	; (aeb0 <z_sys_init_run_level+0x4c>)
    ae6a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    ae6e:	e009      	b.n	ae84 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    ae70:	4240      	negs	r0, r0
    ae72:	e017      	b.n	aea4 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    ae74:	68eb      	ldr	r3, [r5, #12]
    ae76:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    ae78:	68ea      	ldr	r2, [r5, #12]
    ae7a:	7853      	ldrb	r3, [r2, #1]
    ae7c:	f043 0301 	orr.w	r3, r3, #1
    ae80:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    ae82:	3408      	adds	r4, #8
    ae84:	1c73      	adds	r3, r6, #1
    ae86:	4a0a      	ldr	r2, [pc, #40]	; (aeb0 <z_sys_init_run_level+0x4c>)
    ae88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae8c:	42a3      	cmp	r3, r4
    ae8e:	d90d      	bls.n	aeac <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    ae90:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    ae92:	6823      	ldr	r3, [r4, #0]
    ae94:	4628      	mov	r0, r5
    ae96:	4798      	blx	r3
		if (dev != NULL) {
    ae98:	2d00      	cmp	r5, #0
    ae9a:	d0f2      	beq.n	ae82 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    ae9c:	2800      	cmp	r0, #0
    ae9e:	d0eb      	beq.n	ae78 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    aea0:	2800      	cmp	r0, #0
    aea2:	dbe5      	blt.n	ae70 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    aea4:	28ff      	cmp	r0, #255	; 0xff
    aea6:	dde5      	ble.n	ae74 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    aea8:	20ff      	movs	r0, #255	; 0xff
    aeaa:	e7e3      	b.n	ae74 <z_sys_init_run_level+0x10>
		}
	}
}
    aeac:	bd70      	pop	{r4, r5, r6, pc}
    aeae:	bf00      	nop
    aeb0:	00057724 	.word	0x00057724

0000aeb4 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    aeb4:	4b01      	ldr	r3, [pc, #4]	; (aebc <z_impl_z_errno+0x8>)
    aeb6:	6898      	ldr	r0, [r3, #8]
}
    aeb8:	3094      	adds	r0, #148	; 0x94
    aeba:	4770      	bx	lr
    aebc:	2001bad8 	.word	0x2001bad8

0000aec0 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    aec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    aec2:	b089      	sub	sp, #36	; 0x24
    aec4:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    aec6:	4b15      	ldr	r3, [pc, #84]	; (af1c <init_idle_thread+0x5c>)
    aec8:	25b0      	movs	r5, #176	; 0xb0
    aeca:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    aece:	4b14      	ldr	r3, [pc, #80]	; (af20 <init_idle_thread+0x60>)
    aed0:	f44f 76b0 	mov.w	r6, #352	; 0x160
    aed4:	fb06 3600 	mla	r6, r6, r0, r3

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    aed8:	af06      	add	r7, sp, #24
    aeda:	4603      	mov	r3, r0
    aedc:	4a11      	ldr	r2, [pc, #68]	; (af24 <init_idle_thread+0x64>)
    aede:	2108      	movs	r1, #8
    aee0:	4638      	mov	r0, r7
    aee2:	f002 fe19 	bl	db18 <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    aee6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    aeea:	480f      	ldr	r0, [pc, #60]	; (af28 <init_idle_thread+0x68>)
    aeec:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    aef0:	9705      	str	r7, [sp, #20]
    aef2:	2301      	movs	r3, #1
    aef4:	9304      	str	r3, [sp, #16]
    aef6:	230f      	movs	r3, #15
    aef8:	9303      	str	r3, [sp, #12]
    aefa:	2300      	movs	r3, #0
    aefc:	9302      	str	r3, [sp, #8]
    aefe:	9301      	str	r3, [sp, #4]
    af00:	9400      	str	r4, [sp, #0]
    af02:	4b0a      	ldr	r3, [pc, #40]	; (af2c <init_idle_thread+0x6c>)
    af04:	f44f 72a0 	mov.w	r2, #320	; 0x140
    af08:	4631      	mov	r1, r6
    af0a:	4628      	mov	r0, r5
    af0c:	f000 f948 	bl	b1a0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    af10:	7b6b      	ldrb	r3, [r5, #13]
    af12:	f023 0304 	bic.w	r3, r3, #4
    af16:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    af18:	b009      	add	sp, #36	; 0x24
    af1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    af1c:	20000390 	.word	0x20000390
    af20:	20023d40 	.word	0x20023d40
    af24:	0005773c 	.word	0x0005773c
    af28:	2001bad8 	.word	0x2001bad8
    af2c:	0000fc83 	.word	0x0000fc83

0000af30 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    af30:	b570      	push	{r4, r5, r6, lr}
    af32:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    af34:	f000 fe00 	bl	bb38 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    af38:	4d1b      	ldr	r5, [pc, #108]	; (afa8 <prepare_multithreading+0x78>)
    af3a:	4b1c      	ldr	r3, [pc, #112]	; (afac <prepare_multithreading+0x7c>)
    af3c:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    af3e:	4b1c      	ldr	r3, [pc, #112]	; (afb0 <prepare_multithreading+0x80>)
    af40:	9305      	str	r3, [sp, #20]
    af42:	2301      	movs	r3, #1
    af44:	9304      	str	r3, [sp, #16]
    af46:	2400      	movs	r4, #0
    af48:	9403      	str	r4, [sp, #12]
    af4a:	9402      	str	r4, [sp, #8]
    af4c:	9401      	str	r4, [sp, #4]
    af4e:	9400      	str	r4, [sp, #0]
    af50:	4b18      	ldr	r3, [pc, #96]	; (afb4 <prepare_multithreading+0x84>)
    af52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    af56:	4918      	ldr	r1, [pc, #96]	; (afb8 <prepare_multithreading+0x88>)
    af58:	4628      	mov	r0, r5
    af5a:	f000 f921 	bl	b1a0 <z_setup_new_thread>
    af5e:	4606      	mov	r6, r0
    af60:	7b6b      	ldrb	r3, [r5, #13]
    af62:	f023 0304 	bic.w	r3, r3, #4
    af66:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    af68:	4628      	mov	r0, r5
    af6a:	f004 fef4 	bl	fd56 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    af6e:	2c00      	cmp	r4, #0
    af70:	dd02      	ble.n	af78 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    af72:	4630      	mov	r0, r6
    af74:	b006      	add	sp, #24
    af76:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    af78:	4620      	mov	r0, r4
    af7a:	f7ff ffa1 	bl	aec0 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    af7e:	4b0f      	ldr	r3, [pc, #60]	; (afbc <prepare_multithreading+0x8c>)
    af80:	22b0      	movs	r2, #176	; 0xb0
    af82:	fb02 3204 	mla	r2, r2, r4, r3
    af86:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    af8a:	4b08      	ldr	r3, [pc, #32]	; (afac <prepare_multithreading+0x7c>)
    af8c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    af90:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    af92:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    af94:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    af98:	4a09      	ldr	r2, [pc, #36]	; (afc0 <prepare_multithreading+0x90>)
    af9a:	eb02 1241 	add.w	r2, r2, r1, lsl #5
    af9e:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
    afa2:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    afa4:	3401      	adds	r4, #1
    afa6:	e7e2      	b.n	af6e <prepare_multithreading+0x3e>
    afa8:	20000440 	.word	0x20000440
    afac:	2001bad8 	.word	0x2001bad8
    afb0:	00057748 	.word	0x00057748
    afb4:	0000afc5 	.word	0x0000afc5
    afb8:	2001bd20 	.word	0x2001bd20
    afbc:	20000390 	.word	0x20000390
    afc0:	20023ea0 	.word	0x20023ea0

0000afc4 <bg_thread_main>:
{
    afc4:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    afc6:	4b0b      	ldr	r3, [pc, #44]	; (aff4 <bg_thread_main+0x30>)
    afc8:	2201      	movs	r2, #1
    afca:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    afcc:	2002      	movs	r0, #2
    afce:	f7ff ff49 	bl	ae64 <z_sys_init_run_level>
	boot_banner();
    afd2:	f001 f83b 	bl	c04c <boot_banner>
	z_cpp_init_static();
    afd6:	f003 f9a5 	bl	e324 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    afda:	2003      	movs	r0, #3
    afdc:	f7ff ff42 	bl	ae64 <z_sys_init_run_level>
	z_init_static_threads();
    afe0:	f000 f942 	bl	b268 <z_init_static_threads>
	main();
    afe4:	f002 fd22 	bl	da2c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    afe8:	4a03      	ldr	r2, [pc, #12]	; (aff8 <bg_thread_main+0x34>)
    afea:	7b13      	ldrb	r3, [r2, #12]
    afec:	f023 0301 	bic.w	r3, r3, #1
    aff0:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    aff2:	bd08      	pop	{r3, pc}
    aff4:	2001bb47 	.word	0x2001bb47
    aff8:	20000440 	.word	0x20000440

0000affc <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    affc:	b508      	push	{r3, lr}
    affe:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    b000:	4a01      	ldr	r2, [pc, #4]	; (b008 <switch_to_main_thread+0xc>)
    b002:	4802      	ldr	r0, [pc, #8]	; (b00c <switch_to_main_thread+0x10>)
    b004:	f7f8 ff06 	bl	3e14 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    b008:	0000afc5 	.word	0x0000afc5
    b00c:	20000440 	.word	0x20000440

0000b010 <z_bss_zero>:
{
    b010:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    b012:	4803      	ldr	r0, [pc, #12]	; (b020 <z_bss_zero+0x10>)
    b014:	4a03      	ldr	r2, [pc, #12]	; (b024 <z_bss_zero+0x14>)
    b016:	1a12      	subs	r2, r2, r0
    b018:	2100      	movs	r1, #0
    b01a:	f005 f81f 	bl	1005c <memset>
}
    b01e:	bd08      	pop	{r3, pc}
    b020:	20000370 	.word	0x20000370
    b024:	2001bd08 	.word	0x2001bd08

0000b028 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    b028:	b500      	push	{lr}
    b02a:	b0ad      	sub	sp, #180	; 0xb4
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    b02c:	4b1c      	ldr	r3, [pc, #112]	; (b0a0 <z_cstart+0x78>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    b02e:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    b032:	4c1c      	ldr	r4, [pc, #112]	; (b0a4 <z_cstart+0x7c>)
    b034:	6963      	ldr	r3, [r4, #20]
    b036:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    b03a:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    b03c:	23e0      	movs	r3, #224	; 0xe0
    b03e:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    b042:	2500      	movs	r5, #0
    b044:	77e5      	strb	r5, [r4, #31]
    b046:	7625      	strb	r5, [r4, #24]
    b048:	7665      	strb	r5, [r4, #25]
    b04a:	76a5      	strb	r5, [r4, #26]
    b04c:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    b050:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b052:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    b056:	6263      	str	r3, [r4, #36]	; 0x24
    b058:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    b05c:	f7f9 f832 	bl	40c4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    b060:	f7f8 fdbe 	bl	3be0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    b064:	f04f 33ff 	mov.w	r3, #4294967295
    b068:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    b06a:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    b06c:	f7f9 f934 	bl	42d8 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    b070:	f7f9 f8ce 	bl	4210 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    b074:	2401      	movs	r4, #1
    b076:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    b07a:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    b07e:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    b080:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    b082:	4b09      	ldr	r3, [pc, #36]	; (b0a8 <z_cstart+0x80>)
    b084:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    b088:	f7ff fee0 	bl	ae4c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    b08c:	4628      	mov	r0, r5
    b08e:	f7ff fee9 	bl	ae64 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    b092:	4620      	mov	r0, r4
    b094:	f7ff fee6 	bl	ae64 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    b098:	f7ff ff4a 	bl	af30 <prepare_multithreading>
    b09c:	f7ff ffae 	bl	affc <switch_to_main_thread>
    b0a0:	200246c0 	.word	0x200246c0
    b0a4:	e000ed00 	.word	0xe000ed00
    b0a8:	2001bad8 	.word	0x2001bad8

0000b0ac <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    b0ac:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b0ae:	4c06      	ldr	r4, [pc, #24]	; (b0c8 <init_mem_slab_module+0x1c>)
	int rc = 0;
    b0b0:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b0b2:	4b06      	ldr	r3, [pc, #24]	; (b0cc <init_mem_slab_module+0x20>)
    b0b4:	429c      	cmp	r4, r3
    b0b6:	d206      	bcs.n	b0c6 <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    b0b8:	4620      	mov	r0, r4
    b0ba:	f004 fd63 	bl	fb84 <create_free_list>
		if (rc < 0) {
    b0be:	2800      	cmp	r0, #0
    b0c0:	db01      	blt.n	b0c6 <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b0c2:	3420      	adds	r4, #32
    b0c4:	e7f5      	b.n	b0b2 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    b0c6:	bd10      	pop	{r4, pc}
    b0c8:	200002e4 	.word	0x200002e4
    b0cc:	200002e4 	.word	0x200002e4

0000b0d0 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    b0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b0d2:	b083      	sub	sp, #12
    b0d4:	460c      	mov	r4, r1
    b0d6:	461f      	mov	r7, r3
    b0d8:	f04f 0320 	mov.w	r3, #32
    b0dc:	f3ef 8111 	mrs	r1, BASEPRI
    b0e0:	f383 8812 	msr	BASEPRI_MAX, r3
    b0e4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    b0e8:	6983      	ldr	r3, [r0, #24]
    b0ea:	b16b      	cbz	r3, b108 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    b0ec:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    b0ee:	6983      	ldr	r3, [r0, #24]
    b0f0:	681b      	ldr	r3, [r3, #0]
    b0f2:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    b0f4:	69c3      	ldr	r3, [r0, #28]
    b0f6:	3301      	adds	r3, #1
    b0f8:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    b0fa:	2000      	movs	r0, #0
	__asm__ volatile(
    b0fc:	f381 8811 	msr	BASEPRI, r1
    b100:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    b104:	b003      	add	sp, #12
    b106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b108:	4616      	mov	r6, r2
    b10a:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    b10e:	ea56 0307 	orrs.w	r3, r6, r7
    b112:	d104      	bne.n	b11e <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    b114:	2300      	movs	r3, #0
    b116:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    b118:	f06f 000b 	mvn.w	r0, #11
    b11c:	e7ee      	b.n	b0fc <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    b11e:	e9cd 6700 	strd	r6, r7, [sp]
    b122:	4602      	mov	r2, r0
    b124:	4628      	mov	r0, r5
    b126:	f000 fbdd 	bl	b8e4 <z_pend_curr>
		if (result == 0) {
    b12a:	2800      	cmp	r0, #0
    b12c:	d1ea      	bne.n	b104 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    b12e:	4b02      	ldr	r3, [pc, #8]	; (b138 <k_mem_slab_alloc+0x68>)
    b130:	689b      	ldr	r3, [r3, #8]
    b132:	695b      	ldr	r3, [r3, #20]
    b134:	6023      	str	r3, [r4, #0]
		return result;
    b136:	e7e5      	b.n	b104 <k_mem_slab_alloc+0x34>
    b138:	2001bad8 	.word	0x2001bad8

0000b13c <z_thread_monitor_exit>:
	__asm__ volatile(
    b13c:	f04f 0320 	mov.w	r3, #32
    b140:	f3ef 8111 	mrs	r1, BASEPRI
    b144:	f383 8812 	msr	BASEPRI_MAX, r3
    b148:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    b14c:	4b0a      	ldr	r3, [pc, #40]	; (b178 <z_thread_monitor_exit+0x3c>)
    b14e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b150:	4283      	cmp	r3, r0
    b152:	d104      	bne.n	b15e <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    b154:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    b156:	4b08      	ldr	r3, [pc, #32]	; (b178 <z_thread_monitor_exit+0x3c>)
    b158:	629a      	str	r2, [r3, #40]	; 0x28
    b15a:	e007      	b.n	b16c <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    b15c:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    b15e:	b113      	cbz	r3, b166 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    b160:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    b162:	4282      	cmp	r2, r0
    b164:	d1fa      	bne.n	b15c <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    b166:	b10b      	cbz	r3, b16c <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    b168:	6f02      	ldr	r2, [r0, #112]	; 0x70
    b16a:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    b16c:	f381 8811 	msr	BASEPRI, r1
    b170:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    b174:	4770      	bx	lr
    b176:	bf00      	nop
    b178:	2001bad8 	.word	0x2001bad8

0000b17c <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    b17c:	b538      	push	{r3, r4, r5, lr}
    b17e:	4614      	mov	r4, r2
    b180:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b182:	ea54 0305 	orrs.w	r3, r4, r5
    b186:	d102      	bne.n	b18e <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    b188:	f004 fd66 	bl	fc58 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    b18c:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    b18e:	462b      	mov	r3, r5
    b190:	4902      	ldr	r1, [pc, #8]	; (b19c <schedule_new_thread+0x20>)
    b192:	3018      	adds	r0, #24
    b194:	f000 fe2e 	bl	bdf4 <z_add_timeout>
    b198:	e7f8      	b.n	b18c <schedule_new_thread+0x10>
    b19a:	bf00      	nop
    b19c:	0000fd8f 	.word	0x0000fd8f

0000b1a0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    b1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b1a4:	b085      	sub	sp, #20
    b1a6:	4604      	mov	r4, r0
    b1a8:	460f      	mov	r7, r1
    b1aa:	4615      	mov	r5, r2
    b1ac:	461e      	mov	r6, r3
    b1ae:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    b1b2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    b1b6:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    b1ba:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    b1be:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    b1c2:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    b1c4:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    b1c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    b1c8:	2204      	movs	r2, #4
    b1ca:	9911      	ldr	r1, [sp, #68]	; 0x44
    b1cc:	f004 fd48 	bl	fc60 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    b1d0:	462a      	mov	r2, r5
    b1d2:	4639      	mov	r1, r7
    b1d4:	4620      	mov	r0, r4
    b1d6:	f004 fd27 	bl	fc28 <setup_thread_stack>
    b1da:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b1dc:	f8cd 8008 	str.w	r8, [sp, #8]
    b1e0:	f8cd 9004 	str.w	r9, [sp, #4]
    b1e4:	f8cd a000 	str.w	sl, [sp]
    b1e8:	4633      	mov	r3, r6
    b1ea:	4602      	mov	r2, r0
    b1ec:	4639      	mov	r1, r7
    b1ee:	4620      	mov	r0, r4
    b1f0:	f7f8 fdc0 	bl	3d74 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    b1f4:	2300      	movs	r3, #0
    b1f6:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    b1f8:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    b1fa:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    b1fe:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    b202:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    b206:	f04f 0320 	mov.w	r3, #32
    b20a:	f3ef 8211 	mrs	r2, BASEPRI
    b20e:	f383 8812 	msr	BASEPRI_MAX, r3
    b212:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    b216:	4b13      	ldr	r3, [pc, #76]	; (b264 <z_setup_new_thread+0xc4>)
    b218:	6a99      	ldr	r1, [r3, #40]	; 0x28
    b21a:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    b21c:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    b21e:	f382 8811 	msr	BASEPRI, r2
    b222:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    b226:	f1bb 0f00 	cmp.w	fp, #0
    b22a:	d013      	beq.n	b254 <z_setup_new_thread+0xb4>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    b22c:	221f      	movs	r2, #31
    b22e:	4659      	mov	r1, fp
    b230:	f104 0074 	add.w	r0, r4, #116	; 0x74
    b234:	f005 f888 	bl	10348 <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    b238:	2300      	movs	r3, #0
    b23a:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    b23e:	4b09      	ldr	r3, [pc, #36]	; (b264 <z_setup_new_thread+0xc4>)
    b240:	689b      	ldr	r3, [r3, #8]
    b242:	b15b      	cbz	r3, b25c <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    b244:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    b248:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    b24c:	4628      	mov	r0, r5
    b24e:	b005      	add	sp, #20
    b250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    b254:	2300      	movs	r3, #0
    b256:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    b25a:	e7f0      	b.n	b23e <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    b25c:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    b260:	e7f4      	b.n	b24c <z_setup_new_thread+0xac>
    b262:	bf00      	nop
    b264:	2001bad8 	.word	0x2001bad8

0000b268 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    b268:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    b26c:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    b26e:	4c23      	ldr	r4, [pc, #140]	; (b2fc <z_init_static_threads+0x94>)
    b270:	4b23      	ldr	r3, [pc, #140]	; (b300 <z_init_static_threads+0x98>)
    b272:	429c      	cmp	r4, r3
    b274:	d215      	bcs.n	b2a2 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    b276:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    b278:	9305      	str	r3, [sp, #20]
    b27a:	6a23      	ldr	r3, [r4, #32]
    b27c:	9304      	str	r3, [sp, #16]
    b27e:	69e3      	ldr	r3, [r4, #28]
    b280:	9303      	str	r3, [sp, #12]
    b282:	69a3      	ldr	r3, [r4, #24]
    b284:	9302      	str	r3, [sp, #8]
    b286:	6963      	ldr	r3, [r4, #20]
    b288:	9301      	str	r3, [sp, #4]
    b28a:	6923      	ldr	r3, [r4, #16]
    b28c:	9300      	str	r3, [sp, #0]
    b28e:	68e3      	ldr	r3, [r4, #12]
    b290:	68a2      	ldr	r2, [r4, #8]
    b292:	6861      	ldr	r1, [r4, #4]
    b294:	6820      	ldr	r0, [r4, #0]
    b296:	f7ff ff83 	bl	b1a0 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    b29a:	6823      	ldr	r3, [r4, #0]
    b29c:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    b29e:	3430      	adds	r4, #48	; 0x30
    b2a0:	e7e6      	b.n	b270 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    b2a2:	f000 f9d7 	bl	b654 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    b2a6:	4c15      	ldr	r4, [pc, #84]	; (b2fc <z_init_static_threads+0x94>)
    b2a8:	e01b      	b.n	b2e2 <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    b2aa:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    b2ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    b2b0:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    b2b4:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    b2b8:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    b2bc:	03d8      	lsls	r0, r3, #15
    b2be:	f240 35e7 	movw	r5, #999	; 0x3e7
    b2c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b2c6:	2300      	movs	r3, #0
    b2c8:	1940      	adds	r0, r0, r5
    b2ca:	f04f 0500 	mov.w	r5, #0
    b2ce:	eb45 0101 	adc.w	r1, r5, r1
    b2d2:	f7f5 ff2d 	bl	1130 <__aeabi_uldivmod>
    b2d6:	4602      	mov	r2, r0
    b2d8:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    b2da:	4630      	mov	r0, r6
    b2dc:	f7ff ff4e 	bl	b17c <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    b2e0:	3430      	adds	r4, #48	; 0x30
    b2e2:	4b07      	ldr	r3, [pc, #28]	; (b300 <z_init_static_threads+0x98>)
    b2e4:	429c      	cmp	r4, r3
    b2e6:	d204      	bcs.n	b2f2 <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    b2e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    b2ee:	d0f7      	beq.n	b2e0 <z_init_static_threads+0x78>
    b2f0:	e7db      	b.n	b2aa <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    b2f2:	f000 fbad 	bl	ba50 <k_sched_unlock>
}
    b2f6:	b006      	add	sp, #24
    b2f8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    b2fc:	200002e4 	.word	0x200002e4
    b300:	200002e4 	.word	0x200002e4

0000b304 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    b304:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    b306:	f004 fe21 	bl	ff4c <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    b30a:	4b04      	ldr	r3, [pc, #16]	; (b31c <pm_save_idle+0x18>)
    b30c:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    b30e:	f7f8 fb2d 	bl	396c <pm_system_suspend>
    b312:	b100      	cbz	r0, b316 <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    b314:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    b316:	f7f8 fc69 	bl	3bec <arch_cpu_idle>
    b31a:	e7fb      	b.n	b314 <pm_save_idle+0x10>
    b31c:	2001bad8 	.word	0x2001bad8

0000b320 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    b320:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b324:	b083      	sub	sp, #12
    b326:	4604      	mov	r4, r0
    b328:	461d      	mov	r5, r3
	__asm__ volatile(
    b32a:	f04f 0320 	mov.w	r3, #32
    b32e:	f3ef 8711 	mrs	r7, BASEPRI
    b332:	f383 8812 	msr	BASEPRI_MAX, r3
    b336:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b33a:	68c1      	ldr	r1, [r0, #12]
    b33c:	b999      	cbnz	r1, b366 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    b33e:	2900      	cmp	r1, #0
    b340:	d14f      	bne.n	b3e2 <z_impl_k_mutex_lock+0xc2>
    b342:	4b3a      	ldr	r3, [pc, #232]	; (b42c <z_impl_k_mutex_lock+0x10c>)
    b344:	689b      	ldr	r3, [r3, #8]
    b346:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    b34a:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    b34c:	3101      	adds	r1, #1
    b34e:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    b350:	4b36      	ldr	r3, [pc, #216]	; (b42c <z_impl_k_mutex_lock+0x10c>)
    b352:	689b      	ldr	r3, [r3, #8]
    b354:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    b356:	f387 8811 	msr	BASEPRI, r7
    b35a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    b35e:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    b360:	b003      	add	sp, #12
    b362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    b366:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b368:	6882      	ldr	r2, [r0, #8]
    b36a:	4b30      	ldr	r3, [pc, #192]	; (b42c <z_impl_k_mutex_lock+0x10c>)
    b36c:	689b      	ldr	r3, [r3, #8]
    b36e:	429a      	cmp	r2, r3
    b370:	d0e5      	beq.n	b33e <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    b372:	ea55 0106 	orrs.w	r1, r5, r6
    b376:	bf0c      	ite	eq
    b378:	f04f 0801 	moveq.w	r8, #1
    b37c:	f04f 0800 	movne.w	r8, #0
    b380:	d031      	beq.n	b3e6 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    b382:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    b386:	4649      	mov	r1, r9
    b388:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b38c:	f004 fc85 	bl	fc9a <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    b390:	4581      	cmp	r9, r0
    b392:	dc2f      	bgt.n	b3f4 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    b394:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    b398:	9600      	str	r6, [sp, #0]
    b39a:	9501      	str	r5, [sp, #4]
    b39c:	4622      	mov	r2, r4
    b39e:	4639      	mov	r1, r7
    b3a0:	4823      	ldr	r0, [pc, #140]	; (b430 <z_impl_k_mutex_lock+0x110>)
    b3a2:	f000 fa9f 	bl	b8e4 <z_pend_curr>
	if (got_mutex == 0) {
    b3a6:	2800      	cmp	r0, #0
    b3a8:	d0da      	beq.n	b360 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    b3aa:	f04f 0320 	mov.w	r3, #32
    b3ae:	f3ef 8511 	mrs	r5, BASEPRI
    b3b2:	f383 8812 	msr	BASEPRI_MAX, r3
    b3b6:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    b3ba:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b3bc:	429c      	cmp	r4, r3
    b3be:	d01f      	beq.n	b400 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b3c0:	b1f3      	cbz	r3, b400 <z_impl_k_mutex_lock+0xe0>
    b3c2:	6921      	ldr	r1, [r4, #16]
    b3c4:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b3c8:	f004 fc67 	bl	fc9a <new_prio_for_inheritance>
    b3cc:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b3ce:	4620      	mov	r0, r4
    b3d0:	f004 fc6e 	bl	fcb0 <adjust_owner_prio>
    b3d4:	b9b0      	cbnz	r0, b404 <z_impl_k_mutex_lock+0xe4>
    b3d6:	f1b9 0f00 	cmp.w	r9, #0
    b3da:	d015      	beq.n	b408 <z_impl_k_mutex_lock+0xe8>
    b3dc:	f04f 0801 	mov.w	r8, #1
    b3e0:	e012      	b.n	b408 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    b3e2:	6923      	ldr	r3, [r4, #16]
    b3e4:	e7b1      	b.n	b34a <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    b3e6:	f387 8811 	msr	BASEPRI, r7
    b3ea:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    b3ee:	f06f 000f 	mvn.w	r0, #15
    b3f2:	e7b5      	b.n	b360 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    b3f4:	4601      	mov	r1, r0
    b3f6:	4620      	mov	r0, r4
    b3f8:	f004 fc5a 	bl	fcb0 <adjust_owner_prio>
    b3fc:	4681      	mov	r9, r0
    b3fe:	e7cb      	b.n	b398 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b400:	6921      	ldr	r1, [r4, #16]
    b402:	e7e4      	b.n	b3ce <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b404:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    b408:	f1b8 0f00 	cmp.w	r8, #0
    b40c:	d106      	bne.n	b41c <z_impl_k_mutex_lock+0xfc>
    b40e:	f385 8811 	msr	BASEPRI, r5
    b412:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    b416:	f06f 000a 	mvn.w	r0, #10
    b41a:	e7a1      	b.n	b360 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    b41c:	4629      	mov	r1, r5
    b41e:	4804      	ldr	r0, [pc, #16]	; (b430 <z_impl_k_mutex_lock+0x110>)
    b420:	f000 f8fc 	bl	b61c <z_reschedule>
	return -EAGAIN;
    b424:	f06f 000a 	mvn.w	r0, #10
    b428:	e79a      	b.n	b360 <z_impl_k_mutex_lock+0x40>
    b42a:	bf00      	nop
    b42c:	2001bad8 	.word	0x2001bad8
    b430:	2001bb04 	.word	0x2001bb04

0000b434 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    b434:	6882      	ldr	r2, [r0, #8]
    b436:	2a00      	cmp	r2, #0
    b438:	d035      	beq.n	b4a6 <z_impl_k_mutex_unlock+0x72>
{
    b43a:	b538      	push	{r3, r4, r5, lr}
    b43c:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    b43e:	4b1d      	ldr	r3, [pc, #116]	; (b4b4 <z_impl_k_mutex_unlock+0x80>)
    b440:	689b      	ldr	r3, [r3, #8]
    b442:	429a      	cmp	r2, r3
    b444:	d132      	bne.n	b4ac <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    b446:	7bda      	ldrb	r2, [r3, #15]
    b448:	3a01      	subs	r2, #1
    b44a:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    b44c:	68c3      	ldr	r3, [r0, #12]
    b44e:	2b01      	cmp	r3, #1
    b450:	d905      	bls.n	b45e <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    b452:	3b01      	subs	r3, #1
    b454:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    b456:	f000 fafb 	bl	ba50 <k_sched_unlock>

	return 0;
    b45a:	2000      	movs	r0, #0
}
    b45c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    b45e:	f04f 0320 	mov.w	r3, #32
    b462:	f3ef 8511 	mrs	r5, BASEPRI
    b466:	f383 8812 	msr	BASEPRI_MAX, r3
    b46a:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    b46e:	6901      	ldr	r1, [r0, #16]
    b470:	f004 fc1e 	bl	fcb0 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    b474:	4620      	mov	r0, r4
    b476:	f004 fd09 	bl	fe8c <z_unpend_first_thread>
	mutex->owner = new_owner;
    b47a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    b47c:	b160      	cbz	r0, b498 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    b47e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    b482:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    b484:	2300      	movs	r3, #0
    b486:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    b48a:	f004 fc64 	bl	fd56 <z_ready_thread>
		z_reschedule(&lock, key);
    b48e:	4629      	mov	r1, r5
    b490:	4809      	ldr	r0, [pc, #36]	; (b4b8 <z_impl_k_mutex_unlock+0x84>)
    b492:	f000 f8c3 	bl	b61c <z_reschedule>
    b496:	e7de      	b.n	b456 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    b498:	2300      	movs	r3, #0
    b49a:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    b49c:	f385 8811 	msr	BASEPRI, r5
    b4a0:	f3bf 8f6f 	isb	sy
    b4a4:	e7d7      	b.n	b456 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    b4a6:	f06f 0015 	mvn.w	r0, #21
}
    b4aa:	4770      	bx	lr
		return -EPERM;
    b4ac:	f04f 30ff 	mov.w	r0, #4294967295
    b4b0:	e7d4      	b.n	b45c <z_impl_k_mutex_unlock+0x28>
    b4b2:	bf00      	nop
    b4b4:	2001bad8 	.word	0x2001bad8
    b4b8:	2001bb04 	.word	0x2001bb04

0000b4bc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    b4bc:	b538      	push	{r3, r4, r5, lr}
    b4be:	4604      	mov	r4, r0
	__asm__ volatile(
    b4c0:	f04f 0320 	mov.w	r3, #32
    b4c4:	f3ef 8511 	mrs	r5, BASEPRI
    b4c8:	f383 8812 	msr	BASEPRI_MAX, r3
    b4cc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    b4d0:	f004 fcdc 	bl	fe8c <z_unpend_first_thread>

	if (thread != NULL) {
    b4d4:	b148      	cbz	r0, b4ea <z_impl_k_sem_give+0x2e>
    b4d6:	2200      	movs	r2, #0
    b4d8:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    b4dc:	f004 fc3b 	bl	fd56 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    b4e0:	4629      	mov	r1, r5
    b4e2:	4807      	ldr	r0, [pc, #28]	; (b500 <z_impl_k_sem_give+0x44>)
    b4e4:	f000 f89a 	bl	b61c <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    b4e8:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b4ea:	68a3      	ldr	r3, [r4, #8]
    b4ec:	68e2      	ldr	r2, [r4, #12]
    b4ee:	4293      	cmp	r3, r2
    b4f0:	d003      	beq.n	b4fa <z_impl_k_sem_give+0x3e>
    b4f2:	2201      	movs	r2, #1
    b4f4:	4413      	add	r3, r2
    b4f6:	60a3      	str	r3, [r4, #8]
}
    b4f8:	e7f2      	b.n	b4e0 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b4fa:	2200      	movs	r2, #0
    b4fc:	e7fa      	b.n	b4f4 <z_impl_k_sem_give+0x38>
    b4fe:	bf00      	nop
    b500:	2001bb08 	.word	0x2001bb08

0000b504 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    b504:	b530      	push	{r4, r5, lr}
    b506:	b083      	sub	sp, #12
    b508:	461d      	mov	r5, r3
    b50a:	f04f 0320 	mov.w	r3, #32
    b50e:	f3ef 8111 	mrs	r1, BASEPRI
    b512:	f383 8812 	msr	BASEPRI_MAX, r3
    b516:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    b51a:	6883      	ldr	r3, [r0, #8]
    b51c:	b143      	cbz	r3, b530 <z_impl_k_sem_take+0x2c>
		sem->count--;
    b51e:	3b01      	subs	r3, #1
    b520:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    b522:	f381 8811 	msr	BASEPRI, r1
    b526:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    b52a:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    b52c:	b003      	add	sp, #12
    b52e:	bd30      	pop	{r4, r5, pc}
    b530:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b532:	ea54 0305 	orrs.w	r3, r4, r5
    b536:	d006      	beq.n	b546 <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    b538:	e9cd 4500 	strd	r4, r5, [sp]
    b53c:	4602      	mov	r2, r0
    b53e:	4805      	ldr	r0, [pc, #20]	; (b554 <z_impl_k_sem_take+0x50>)
    b540:	f000 f9d0 	bl	b8e4 <z_pend_curr>
	return ret;
    b544:	e7f2      	b.n	b52c <z_impl_k_sem_take+0x28>
    b546:	f381 8811 	msr	BASEPRI, r1
    b54a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    b54e:	f06f 000f 	mvn.w	r0, #15
    b552:	e7eb      	b.n	b52c <z_impl_k_sem_take+0x28>
    b554:	2001bb08 	.word	0x2001bb08

0000b558 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    b558:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    b55a:	f1b3 3fff 	cmp.w	r3, #4294967295
    b55e:	bf08      	it	eq
    b560:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    b564:	d100      	bne.n	b568 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    b566:	bd38      	pop	{r3, r4, r5, pc}
    b568:	4902      	ldr	r1, [pc, #8]	; (b574 <add_thread_timeout+0x1c>)
    b56a:	3018      	adds	r0, #24
    b56c:	f000 fc42 	bl	bdf4 <z_add_timeout>
    b570:	e7f9      	b.n	b566 <add_thread_timeout+0xe>
    b572:	bf00      	nop
    b574:	0000fd8f 	.word	0x0000fd8f

0000b578 <z_reset_time_slice>:
{
    b578:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    b57a:	4b08      	ldr	r3, [pc, #32]	; (b59c <z_reset_time_slice+0x24>)
    b57c:	681b      	ldr	r3, [r3, #0]
    b57e:	b903      	cbnz	r3, b582 <z_reset_time_slice+0xa>
}
    b580:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    b582:	f7fa f80f 	bl	55a4 <sys_clock_elapsed>
    b586:	4603      	mov	r3, r0
    b588:	4a04      	ldr	r2, [pc, #16]	; (b59c <z_reset_time_slice+0x24>)
    b58a:	6810      	ldr	r0, [r2, #0]
    b58c:	4403      	add	r3, r0
    b58e:	4a04      	ldr	r2, [pc, #16]	; (b5a0 <z_reset_time_slice+0x28>)
    b590:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    b592:	2100      	movs	r1, #0
    b594:	f004 fcf0 	bl	ff78 <z_set_timeout_expiry>
}
    b598:	e7f2      	b.n	b580 <z_reset_time_slice+0x8>
    b59a:	bf00      	nop
    b59c:	2001bb18 	.word	0x2001bb18
    b5a0:	2001bad8 	.word	0x2001bad8

0000b5a4 <k_sched_time_slice_set>:
{
    b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b5a8:	4606      	mov	r6, r0
    b5aa:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    b5ac:	2300      	movs	r3, #0
	__asm__ volatile(
    b5ae:	f04f 0220 	mov.w	r2, #32
    b5b2:	f3ef 8711 	mrs	r7, BASEPRI
    b5b6:	f382 8812 	msr	BASEPRI_MAX, r2
    b5ba:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    b5be:	e009      	b.n	b5d4 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    b5c0:	4b13      	ldr	r3, [pc, #76]	; (b610 <k_sched_time_slice_set+0x6c>)
    b5c2:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    b5c6:	f7ff ffd7 	bl	b578 <z_reset_time_slice>
	__asm__ volatile(
    b5ca:	f387 8811 	msr	BASEPRI, r7
    b5ce:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b5d2:	2301      	movs	r3, #1
    b5d4:	b9cb      	cbnz	r3, b60a <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    b5d6:	2300      	movs	r3, #0
    b5d8:	4a0e      	ldr	r2, [pc, #56]	; (b614 <k_sched_time_slice_set+0x70>)
    b5da:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    b5dc:	0c75      	lsrs	r5, r6, #17
    b5de:	03f4      	lsls	r4, r6, #15
    b5e0:	f240 30e7 	movw	r0, #999	; 0x3e7
    b5e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b5e8:	2300      	movs	r3, #0
    b5ea:	1820      	adds	r0, r4, r0
    b5ec:	f04f 0100 	mov.w	r1, #0
    b5f0:	eb45 0101 	adc.w	r1, r5, r1
    b5f4:	f7f5 fd9c 	bl	1130 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    b5f8:	4b07      	ldr	r3, [pc, #28]	; (b618 <k_sched_time_slice_set+0x74>)
    b5fa:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    b5fc:	2e00      	cmp	r6, #0
    b5fe:	dddf      	ble.n	b5c0 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    b600:	2802      	cmp	r0, #2
    b602:	bfb8      	it	lt
    b604:	2002      	movlt	r0, #2
    b606:	6018      	str	r0, [r3, #0]
    b608:	e7da      	b.n	b5c0 <k_sched_time_slice_set+0x1c>
}
    b60a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b60e:	bf00      	nop
    b610:	2001bb14 	.word	0x2001bb14
    b614:	2001bad8 	.word	0x2001bad8
    b618:	2001bb18 	.word	0x2001bb18

0000b61c <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    b61c:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    b61e:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    b620:	b921      	cbnz	r1, b62c <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    b622:	f3ef 8305 	mrs	r3, IPSR
    b626:	b913      	cbnz	r3, b62e <z_reschedule+0x12>
    b628:	2101      	movs	r1, #1
    b62a:	e000      	b.n	b62e <z_reschedule+0x12>
    b62c:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    b62e:	f011 0f01 	tst.w	r1, #1
    b632:	d007      	beq.n	b644 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    b634:	4b06      	ldr	r3, [pc, #24]	; (b650 <z_reschedule+0x34>)
    b636:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    b638:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    b63a:	429a      	cmp	r2, r3
    b63c:	d002      	beq.n	b644 <z_reschedule+0x28>
	ret = arch_swap(key);
    b63e:	f7f8 fb41 	bl	3cc4 <arch_swap>
		z_swap(lock, key);
    b642:	e003      	b.n	b64c <z_reschedule+0x30>
    b644:	f380 8811 	msr	BASEPRI, r0
    b648:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    b64c:	bd08      	pop	{r3, pc}
    b64e:	bf00      	nop
    b650:	2001bad8 	.word	0x2001bad8

0000b654 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    b654:	2300      	movs	r3, #0
	__asm__ volatile(
    b656:	f04f 0220 	mov.w	r2, #32
    b65a:	f3ef 8111 	mrs	r1, BASEPRI
    b65e:	f382 8812 	msr	BASEPRI_MAX, r2
    b662:	f3bf 8f6f 	isb	sy
    b666:	b953      	cbnz	r3, b67e <k_sched_lock+0x2a>
    b668:	4b05      	ldr	r3, [pc, #20]	; (b680 <k_sched_lock+0x2c>)
    b66a:	689a      	ldr	r2, [r3, #8]
    b66c:	7bd3      	ldrb	r3, [r2, #15]
    b66e:	3b01      	subs	r3, #1
    b670:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    b672:	f381 8811 	msr	BASEPRI, r1
    b676:	f3bf 8f6f 	isb	sy
    b67a:	2301      	movs	r3, #1
    b67c:	e7f3      	b.n	b666 <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    b67e:	4770      	bx	lr
    b680:	2001bad8 	.word	0x2001bad8

0000b684 <update_cache>:
{
    b684:	b538      	push	{r3, r4, r5, lr}
    b686:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    b688:	480f      	ldr	r0, [pc, #60]	; (b6c8 <update_cache+0x44>)
    b68a:	f004 fb5d 	bl	fd48 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b68e:	4605      	mov	r5, r0
    b690:	b170      	cbz	r0, b6b0 <update_cache+0x2c>
	if (preempt_ok != 0) {
    b692:	b984      	cbnz	r4, b6b6 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    b694:	4b0d      	ldr	r3, [pc, #52]	; (b6cc <update_cache+0x48>)
    b696:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    b698:	7b5a      	ldrb	r2, [r3, #13]
    b69a:	f012 0f1f 	tst.w	r2, #31
    b69e:	d10a      	bne.n	b6b6 <update_cache+0x32>
	return node->next != NULL;
    b6a0:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    b6a2:	b942      	cbnz	r2, b6b6 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b6a4:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    b6a6:	2a7f      	cmp	r2, #127	; 0x7f
    b6a8:	d905      	bls.n	b6b6 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    b6aa:	4a08      	ldr	r2, [pc, #32]	; (b6cc <update_cache+0x48>)
    b6ac:	61d3      	str	r3, [r2, #28]
    b6ae:	e00a      	b.n	b6c6 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b6b0:	4b06      	ldr	r3, [pc, #24]	; (b6cc <update_cache+0x48>)
    b6b2:	68dd      	ldr	r5, [r3, #12]
    b6b4:	e7ed      	b.n	b692 <update_cache+0xe>
		if (thread != _current) {
    b6b6:	4b05      	ldr	r3, [pc, #20]	; (b6cc <update_cache+0x48>)
    b6b8:	689b      	ldr	r3, [r3, #8]
    b6ba:	42ab      	cmp	r3, r5
    b6bc:	d001      	beq.n	b6c2 <update_cache+0x3e>
			z_reset_time_slice();
    b6be:	f7ff ff5b 	bl	b578 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    b6c2:	4b02      	ldr	r3, [pc, #8]	; (b6cc <update_cache+0x48>)
    b6c4:	61dd      	str	r5, [r3, #28]
}
    b6c6:	bd38      	pop	{r3, r4, r5, pc}
    b6c8:	2001baf8 	.word	0x2001baf8
    b6cc:	2001bad8 	.word	0x2001bad8

0000b6d0 <move_thread_to_end_of_prio_q>:
{
    b6d0:	b538      	push	{r3, r4, r5, lr}
    b6d2:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    b6d4:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b6d6:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b6da:	2b00      	cmp	r3, #0
    b6dc:	db28      	blt.n	b730 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    b6de:	7b6b      	ldrb	r3, [r5, #13]
    b6e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b6e4:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    b6e6:	4b1a      	ldr	r3, [pc, #104]	; (b750 <move_thread_to_end_of_prio_q+0x80>)
    b6e8:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b6ec:	429c      	cmp	r4, r3
    b6ee:	d02d      	beq.n	b74c <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b6f0:	b16c      	cbz	r4, b70e <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b6f2:	4621      	mov	r1, r4
    b6f4:	4628      	mov	r0, r5
    b6f6:	f004 fb00 	bl	fcfa <z_sched_prio_cmp>
    b6fa:	2800      	cmp	r0, #0
    b6fc:	dc20      	bgt.n	b740 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b6fe:	b134      	cbz	r4, b70e <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    b700:	4b13      	ldr	r3, [pc, #76]	; (b750 <move_thread_to_end_of_prio_q+0x80>)
    b702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b704:	429c      	cmp	r4, r3
    b706:	d002      	beq.n	b70e <move_thread_to_end_of_prio_q+0x3e>
    b708:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b70a:	2c00      	cmp	r4, #0
    b70c:	d1f0      	bne.n	b6f0 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    b70e:	4b10      	ldr	r3, [pc, #64]	; (b750 <move_thread_to_end_of_prio_q+0x80>)
    b710:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    b712:	f103 0120 	add.w	r1, r3, #32
    b716:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    b718:	606a      	str	r2, [r5, #4]

	tail->next = node;
    b71a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    b71c:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    b71e:	4b0c      	ldr	r3, [pc, #48]	; (b750 <move_thread_to_end_of_prio_q+0x80>)
    b720:	6898      	ldr	r0, [r3, #8]
    b722:	42a8      	cmp	r0, r5
    b724:	bf14      	ite	ne
    b726:	2000      	movne	r0, #0
    b728:	2001      	moveq	r0, #1
    b72a:	f7ff ffab 	bl	b684 <update_cache>
}
    b72e:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b730:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b734:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    b736:	4601      	mov	r1, r0
    b738:	4806      	ldr	r0, [pc, #24]	; (b754 <move_thread_to_end_of_prio_q+0x84>)
    b73a:	f004 fafd 	bl	fd38 <z_priq_dumb_remove>
}
    b73e:	e7ce      	b.n	b6de <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    b740:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    b742:	606b      	str	r3, [r5, #4]
	node->next = successor;
    b744:	602c      	str	r4, [r5, #0]
	prev->next = node;
    b746:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    b748:	6065      	str	r5, [r4, #4]
}
    b74a:	e7e8      	b.n	b71e <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b74c:	2400      	movs	r4, #0
    b74e:	e7cf      	b.n	b6f0 <move_thread_to_end_of_prio_q+0x20>
    b750:	2001bad8 	.word	0x2001bad8
    b754:	2001baf8 	.word	0x2001baf8

0000b758 <z_time_slice>:
{
    b758:	b510      	push	{r4, lr}
	__asm__ volatile(
    b75a:	f04f 0320 	mov.w	r3, #32
    b75e:	f3ef 8411 	mrs	r4, BASEPRI
    b762:	f383 8812 	msr	BASEPRI_MAX, r3
    b766:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    b76a:	4b1c      	ldr	r3, [pc, #112]	; (b7dc <z_time_slice+0x84>)
    b76c:	689b      	ldr	r3, [r3, #8]
    b76e:	4a1c      	ldr	r2, [pc, #112]	; (b7e0 <z_time_slice+0x88>)
    b770:	6812      	ldr	r2, [r2, #0]
    b772:	4293      	cmp	r3, r2
    b774:	d01d      	beq.n	b7b2 <z_time_slice+0x5a>
	pending_current = NULL;
    b776:	4a1a      	ldr	r2, [pc, #104]	; (b7e0 <z_time_slice+0x88>)
    b778:	2100      	movs	r1, #0
    b77a:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    b77c:	4a19      	ldr	r2, [pc, #100]	; (b7e4 <z_time_slice+0x8c>)
    b77e:	6812      	ldr	r2, [r2, #0]
    b780:	b322      	cbz	r2, b7cc <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b782:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    b784:	2a7f      	cmp	r2, #127	; 0x7f
    b786:	d821      	bhi.n	b7cc <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    b788:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    b78a:	f012 0f1f 	tst.w	r2, #31
    b78e:	d11d      	bne.n	b7cc <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    b790:	f993 100e 	ldrsb.w	r1, [r3, #14]
    b794:	4a14      	ldr	r2, [pc, #80]	; (b7e8 <z_time_slice+0x90>)
    b796:	6812      	ldr	r2, [r2, #0]
    b798:	4291      	cmp	r1, r2
    b79a:	db17      	blt.n	b7cc <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    b79c:	4a13      	ldr	r2, [pc, #76]	; (b7ec <z_time_slice+0x94>)
    b79e:	4293      	cmp	r3, r2
    b7a0:	d014      	beq.n	b7cc <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    b7a2:	4a0e      	ldr	r2, [pc, #56]	; (b7dc <z_time_slice+0x84>)
    b7a4:	6912      	ldr	r2, [r2, #16]
    b7a6:	4282      	cmp	r2, r0
    b7a8:	dd0a      	ble.n	b7c0 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    b7aa:	1a10      	subs	r0, r2, r0
    b7ac:	4b0b      	ldr	r3, [pc, #44]	; (b7dc <z_time_slice+0x84>)
    b7ae:	6118      	str	r0, [r3, #16]
    b7b0:	e00f      	b.n	b7d2 <z_time_slice+0x7a>
		z_reset_time_slice();
    b7b2:	f7ff fee1 	bl	b578 <z_reset_time_slice>
	__asm__ volatile(
    b7b6:	f384 8811 	msr	BASEPRI, r4
    b7ba:	f3bf 8f6f 	isb	sy
		return;
    b7be:	e00c      	b.n	b7da <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    b7c0:	4618      	mov	r0, r3
    b7c2:	f7ff ff85 	bl	b6d0 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    b7c6:	f7ff fed7 	bl	b578 <z_reset_time_slice>
    b7ca:	e002      	b.n	b7d2 <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    b7cc:	4b03      	ldr	r3, [pc, #12]	; (b7dc <z_time_slice+0x84>)
    b7ce:	2200      	movs	r2, #0
    b7d0:	611a      	str	r2, [r3, #16]
    b7d2:	f384 8811 	msr	BASEPRI, r4
    b7d6:	f3bf 8f6f 	isb	sy
}
    b7da:	bd10      	pop	{r4, pc}
    b7dc:	2001bad8 	.word	0x2001bad8
    b7e0:	2001bb0c 	.word	0x2001bb0c
    b7e4:	2001bb18 	.word	0x2001bb18
    b7e8:	2001bb14 	.word	0x2001bb14
    b7ec:	20000390 	.word	0x20000390

0000b7f0 <ready_thread>:
{
    b7f0:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    b7f2:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    b7f4:	f990 200d 	ldrsb.w	r2, [r0, #13]
    b7f8:	2a00      	cmp	r2, #0
    b7fa:	db2d      	blt.n	b858 <ready_thread+0x68>
    b7fc:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    b7fe:	f013 0f1f 	tst.w	r3, #31
    b802:	d105      	bne.n	b810 <ready_thread+0x20>
	return node->next != NULL;
    b804:	6982      	ldr	r2, [r0, #24]
    b806:	b10a      	cbz	r2, b80c <ready_thread+0x1c>
    b808:	2200      	movs	r2, #0
    b80a:	e002      	b.n	b812 <ready_thread+0x22>
    b80c:	2201      	movs	r2, #1
    b80e:	e000      	b.n	b812 <ready_thread+0x22>
    b810:	2200      	movs	r2, #0
    b812:	b30a      	cbz	r2, b858 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    b814:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b818:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    b81a:	4b14      	ldr	r3, [pc, #80]	; (b86c <ready_thread+0x7c>)
    b81c:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b820:	429d      	cmp	r5, r3
    b822:	d020      	beq.n	b866 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b824:	b16d      	cbz	r5, b842 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b826:	4629      	mov	r1, r5
    b828:	4620      	mov	r0, r4
    b82a:	f004 fa66 	bl	fcfa <z_sched_prio_cmp>
    b82e:	2800      	cmp	r0, #0
    b830:	dc13      	bgt.n	b85a <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b832:	b135      	cbz	r5, b842 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    b834:	4b0d      	ldr	r3, [pc, #52]	; (b86c <ready_thread+0x7c>)
    b836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b838:	429d      	cmp	r5, r3
    b83a:	d002      	beq.n	b842 <ready_thread+0x52>
    b83c:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b83e:	2d00      	cmp	r5, #0
    b840:	d1f0      	bne.n	b824 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    b842:	4b0a      	ldr	r3, [pc, #40]	; (b86c <ready_thread+0x7c>)
    b844:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b846:	f103 0120 	add.w	r1, r3, #32
    b84a:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    b84c:	6062      	str	r2, [r4, #4]
	tail->next = node;
    b84e:	6014      	str	r4, [r2, #0]
	list->tail = node;
    b850:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    b852:	2000      	movs	r0, #0
    b854:	f7ff ff16 	bl	b684 <update_cache>
}
    b858:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    b85a:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    b85c:	6063      	str	r3, [r4, #4]
	node->next = successor;
    b85e:	6025      	str	r5, [r4, #0]
	prev->next = node;
    b860:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    b862:	606c      	str	r4, [r5, #4]
}
    b864:	e7f5      	b.n	b852 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b866:	2500      	movs	r5, #0
    b868:	e7dc      	b.n	b824 <ready_thread+0x34>
    b86a:	bf00      	nop
    b86c:	2001bad8 	.word	0x2001bad8

0000b870 <z_sched_start>:
{
    b870:	b510      	push	{r4, lr}
	__asm__ volatile(
    b872:	f04f 0320 	mov.w	r3, #32
    b876:	f3ef 8411 	mrs	r4, BASEPRI
    b87a:	f383 8812 	msr	BASEPRI_MAX, r3
    b87e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    b882:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    b884:	f013 0f04 	tst.w	r3, #4
    b888:	d104      	bne.n	b894 <z_sched_start+0x24>
	__asm__ volatile(
    b88a:	f384 8811 	msr	BASEPRI, r4
    b88e:	f3bf 8f6f 	isb	sy
}
    b892:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    b894:	f023 0304 	bic.w	r3, r3, #4
    b898:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    b89a:	f7ff ffa9 	bl	b7f0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    b89e:	4621      	mov	r1, r4
    b8a0:	4801      	ldr	r0, [pc, #4]	; (b8a8 <z_sched_start+0x38>)
    b8a2:	f7ff febb 	bl	b61c <z_reschedule>
    b8a6:	e7f4      	b.n	b892 <z_sched_start+0x22>
    b8a8:	2001bb10 	.word	0x2001bb10

0000b8ac <unready_thread>:
{
    b8ac:	b510      	push	{r4, lr}
    b8ae:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    b8b0:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b8b2:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b8b6:	2b00      	cmp	r3, #0
    b8b8:	db08      	blt.n	b8cc <unready_thread+0x20>
	update_cache(thread == _current);
    b8ba:	4b08      	ldr	r3, [pc, #32]	; (b8dc <unready_thread+0x30>)
    b8bc:	6898      	ldr	r0, [r3, #8]
    b8be:	42a0      	cmp	r0, r4
    b8c0:	bf14      	ite	ne
    b8c2:	2000      	movne	r0, #0
    b8c4:	2001      	moveq	r0, #1
    b8c6:	f7ff fedd 	bl	b684 <update_cache>
}
    b8ca:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b8cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b8d0:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    b8d2:	4601      	mov	r1, r0
    b8d4:	4802      	ldr	r0, [pc, #8]	; (b8e0 <unready_thread+0x34>)
    b8d6:	f004 fa2f 	bl	fd38 <z_priq_dumb_remove>
}
    b8da:	e7ee      	b.n	b8ba <unready_thread+0xe>
    b8dc:	2001bad8 	.word	0x2001bad8
    b8e0:	2001baf8 	.word	0x2001baf8

0000b8e4 <z_pend_curr>:
{
    b8e4:	b510      	push	{r4, lr}
    b8e6:	460c      	mov	r4, r1
    b8e8:	4611      	mov	r1, r2
	pending_current = _current;
    b8ea:	4b06      	ldr	r3, [pc, #24]	; (b904 <z_pend_curr+0x20>)
    b8ec:	6898      	ldr	r0, [r3, #8]
    b8ee:	4b06      	ldr	r3, [pc, #24]	; (b908 <z_pend_curr+0x24>)
    b8f0:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    b8f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    b8f6:	f004 faa8 	bl	fe4a <pend>
    b8fa:	4620      	mov	r0, r4
    b8fc:	f7f8 f9e2 	bl	3cc4 <arch_swap>
}
    b900:	bd10      	pop	{r4, pc}
    b902:	bf00      	nop
    b904:	2001bad8 	.word	0x2001bad8
    b908:	2001bb0c 	.word	0x2001bb0c

0000b90c <z_set_prio>:
{
    b90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    b910:	4604      	mov	r4, r0
    b912:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    b914:	2300      	movs	r3, #0
	__asm__ volatile(
    b916:	f04f 0220 	mov.w	r2, #32
    b91a:	f3ef 8611 	mrs	r6, BASEPRI
    b91e:	f382 8812 	msr	BASEPRI_MAX, r2
    b922:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    b926:	4698      	mov	r8, r3
    b928:	e008      	b.n	b93c <z_set_prio+0x30>
		if (need_sched) {
    b92a:	f012 0801 	ands.w	r8, r2, #1
    b92e:	d111      	bne.n	b954 <z_set_prio+0x48>
			thread->base.prio = prio;
    b930:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    b932:	f386 8811 	msr	BASEPRI, r6
    b936:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b93a:	2301      	movs	r3, #1
    b93c:	461a      	mov	r2, r3
    b93e:	2b00      	cmp	r3, #0
    b940:	d13d      	bne.n	b9be <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    b942:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    b944:	f013 0f1f 	tst.w	r3, #31
    b948:	d1ef      	bne.n	b92a <z_set_prio+0x1e>
	return node->next != NULL;
    b94a:	69a1      	ldr	r1, [r4, #24]
    b94c:	2900      	cmp	r1, #0
    b94e:	d1ec      	bne.n	b92a <z_set_prio+0x1e>
    b950:	2201      	movs	r2, #1
    b952:	e7ea      	b.n	b92a <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    b958:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    b95a:	f8df 906c 	ldr.w	r9, [pc, #108]	; b9c8 <z_set_prio+0xbc>
    b95e:	4621      	mov	r1, r4
    b960:	4648      	mov	r0, r9
    b962:	f004 f9e9 	bl	fd38 <z_priq_dumb_remove>
				thread->base.prio = prio;
    b966:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    b968:	7b63      	ldrb	r3, [r4, #13]
    b96a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b96e:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    b970:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b974:	454d      	cmp	r5, r9
    b976:	d020      	beq.n	b9ba <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b978:	b16d      	cbz	r5, b996 <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b97a:	4629      	mov	r1, r5
    b97c:	4620      	mov	r0, r4
    b97e:	f004 f9bc 	bl	fcfa <z_sched_prio_cmp>
    b982:	2800      	cmp	r0, #0
    b984:	dc13      	bgt.n	b9ae <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b986:	b135      	cbz	r5, b996 <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    b988:	4b0e      	ldr	r3, [pc, #56]	; (b9c4 <z_set_prio+0xb8>)
    b98a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b98c:	429d      	cmp	r5, r3
    b98e:	d002      	beq.n	b996 <z_set_prio+0x8a>
    b990:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b992:	2d00      	cmp	r5, #0
    b994:	d1f0      	bne.n	b978 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    b996:	4b0b      	ldr	r3, [pc, #44]	; (b9c4 <z_set_prio+0xb8>)
    b998:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b99a:	f103 0120 	add.w	r1, r3, #32
    b99e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    b9a0:	6062      	str	r2, [r4, #4]
	tail->next = node;
    b9a2:	6014      	str	r4, [r2, #0]
	list->tail = node;
    b9a4:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    b9a6:	2001      	movs	r0, #1
    b9a8:	f7ff fe6c 	bl	b684 <update_cache>
    b9ac:	e7c1      	b.n	b932 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    b9ae:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    b9b0:	6063      	str	r3, [r4, #4]
	node->next = successor;
    b9b2:	6025      	str	r5, [r4, #0]
	prev->next = node;
    b9b4:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    b9b6:	606c      	str	r4, [r5, #4]
}
    b9b8:	e7f5      	b.n	b9a6 <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b9ba:	2500      	movs	r5, #0
    b9bc:	e7dc      	b.n	b978 <z_set_prio+0x6c>
}
    b9be:	4640      	mov	r0, r8
    b9c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    b9c4:	2001bad8 	.word	0x2001bad8
    b9c8:	2001baf8 	.word	0x2001baf8

0000b9cc <z_impl_k_thread_suspend>:
{
    b9cc:	b538      	push	{r3, r4, r5, lr}
    b9ce:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    b9d0:	3018      	adds	r0, #24
    b9d2:	f004 fa9d 	bl	ff10 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    b9d6:	2300      	movs	r3, #0
	__asm__ volatile(
    b9d8:	f04f 0220 	mov.w	r2, #32
    b9dc:	f3ef 8511 	mrs	r5, BASEPRI
    b9e0:	f382 8812 	msr	BASEPRI_MAX, r2
    b9e4:	f3bf 8f6f 	isb	sy
    b9e8:	e010      	b.n	ba0c <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    b9ea:	7b63      	ldrb	r3, [r4, #13]
    b9ec:	f043 0310 	orr.w	r3, r3, #16
    b9f0:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    b9f2:	4b15      	ldr	r3, [pc, #84]	; (ba48 <z_impl_k_thread_suspend+0x7c>)
    b9f4:	6898      	ldr	r0, [r3, #8]
    b9f6:	42a0      	cmp	r0, r4
    b9f8:	bf14      	ite	ne
    b9fa:	2000      	movne	r0, #0
    b9fc:	2001      	moveq	r0, #1
    b9fe:	f7ff fe41 	bl	b684 <update_cache>
	__asm__ volatile(
    ba02:	f385 8811 	msr	BASEPRI, r5
    ba06:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ba0a:	2301      	movs	r3, #1
    ba0c:	b963      	cbnz	r3, ba28 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    ba0e:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    ba10:	f994 300d 	ldrsb.w	r3, [r4, #13]
    ba14:	2b00      	cmp	r3, #0
    ba16:	dae8      	bge.n	b9ea <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    ba18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    ba1c:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    ba1e:	4621      	mov	r1, r4
    ba20:	480a      	ldr	r0, [pc, #40]	; (ba4c <z_impl_k_thread_suspend+0x80>)
    ba22:	f004 f989 	bl	fd38 <z_priq_dumb_remove>
}
    ba26:	e7e0      	b.n	b9ea <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    ba28:	4b07      	ldr	r3, [pc, #28]	; (ba48 <z_impl_k_thread_suspend+0x7c>)
    ba2a:	689b      	ldr	r3, [r3, #8]
    ba2c:	42a3      	cmp	r3, r4
    ba2e:	d000      	beq.n	ba32 <z_impl_k_thread_suspend+0x66>
}
    ba30:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    ba32:	f04f 0320 	mov.w	r3, #32
    ba36:	f3ef 8011 	mrs	r0, BASEPRI
    ba3a:	f383 8812 	msr	BASEPRI_MAX, r3
    ba3e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    ba42:	f004 f964 	bl	fd0e <z_reschedule_irqlock>
    ba46:	e7f3      	b.n	ba30 <z_impl_k_thread_suspend+0x64>
    ba48:	2001bad8 	.word	0x2001bad8
    ba4c:	2001baf8 	.word	0x2001baf8

0000ba50 <k_sched_unlock>:

void k_sched_unlock(void)
{
    ba50:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    ba52:	2300      	movs	r3, #0
    ba54:	f04f 0220 	mov.w	r2, #32
    ba58:	f3ef 8411 	mrs	r4, BASEPRI
    ba5c:	f382 8812 	msr	BASEPRI_MAX, r2
    ba60:	f3bf 8f6f 	isb	sy
    ba64:	b96b      	cbnz	r3, ba82 <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    ba66:	4b0c      	ldr	r3, [pc, #48]	; (ba98 <k_sched_unlock+0x48>)
    ba68:	689a      	ldr	r2, [r3, #8]
    ba6a:	7bd3      	ldrb	r3, [r2, #15]
    ba6c:	3301      	adds	r3, #1
    ba6e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    ba70:	2000      	movs	r0, #0
    ba72:	f7ff fe07 	bl	b684 <update_cache>
	__asm__ volatile(
    ba76:	f384 8811 	msr	BASEPRI, r4
    ba7a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ba7e:	2301      	movs	r3, #1
    ba80:	e7f0      	b.n	ba64 <k_sched_unlock+0x14>
	__asm__ volatile(
    ba82:	f04f 0320 	mov.w	r3, #32
    ba86:	f3ef 8011 	mrs	r0, BASEPRI
    ba8a:	f383 8812 	msr	BASEPRI_MAX, r3
    ba8e:	f3bf 8f6f 	isb	sy
    ba92:	f004 f93c 	bl	fd0e <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    ba96:	bd10      	pop	{r4, pc}
    ba98:	2001bad8 	.word	0x2001bad8

0000ba9c <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    ba9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    ba9e:	7b43      	ldrb	r3, [r0, #13]
    baa0:	f013 0f08 	tst.w	r3, #8
    baa4:	d145      	bne.n	bb32 <end_thread+0x96>
    baa6:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    baa8:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    baac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    bab0:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    bab2:	f013 0f80 	tst.w	r3, #128	; 0x80
    bab6:	d114      	bne.n	bae2 <end_thread+0x46>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    bab8:	68ab      	ldr	r3, [r5, #8]
    baba:	b15b      	cbz	r3, bad4 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    babc:	4628      	mov	r0, r5
    babe:	f004 f91a 	bl	fcf6 <pended_on_thread>
    bac2:	4629      	mov	r1, r5
    bac4:	f004 f938 	bl	fd38 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    bac8:	7b6b      	ldrb	r3, [r5, #13]
    baca:	f023 0302 	bic.w	r3, r3, #2
    bace:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    bad0:	2300      	movs	r3, #0
    bad2:	60ab      	str	r3, [r5, #8]
    bad4:	f105 0018 	add.w	r0, r5, #24
    bad8:	f004 fa1a 	bl	ff10 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    badc:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bae0:	e01c      	b.n	bb1c <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bae2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bae6:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    bae8:	4601      	mov	r1, r0
    baea:	4812      	ldr	r0, [pc, #72]	; (bb34 <end_thread+0x98>)
    baec:	f004 f924 	bl	fd38 <z_priq_dumb_remove>
}
    baf0:	e7e2      	b.n	bab8 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    baf2:	4620      	mov	r0, r4
    baf4:	f004 f8ff 	bl	fcf6 <pended_on_thread>
    baf8:	4621      	mov	r1, r4
    bafa:	f004 f91d 	bl	fd38 <z_priq_dumb_remove>
    bafe:	7b63      	ldrb	r3, [r4, #13]
    bb00:	f023 0302 	bic.w	r3, r3, #2
    bb04:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    bb06:	2600      	movs	r6, #0
    bb08:	60a6      	str	r6, [r4, #8]
    bb0a:	f104 0018 	add.w	r0, r4, #24
    bb0e:	f004 f9ff 	bl	ff10 <z_abort_timeout>
    bb12:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    bb16:	4620      	mov	r0, r4
    bb18:	f7ff fe6a 	bl	b7f0 <ready_thread>
	return list->head == list;
    bb1c:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bb1e:	42bc      	cmp	r4, r7
    bb20:	d001      	beq.n	bb26 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bb22:	2c00      	cmp	r4, #0
    bb24:	d1e5      	bne.n	baf2 <end_thread+0x56>
		update_cache(1);
    bb26:	2001      	movs	r0, #1
    bb28:	f7ff fdac 	bl	b684 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    bb2c:	4628      	mov	r0, r5
    bb2e:	f7ff fb05 	bl	b13c <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    bb32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb34:	2001baf8 	.word	0x2001baf8

0000bb38 <z_sched_init>:
{
    bb38:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    bb3a:	4b05      	ldr	r3, [pc, #20]	; (bb50 <z_sched_init+0x18>)
    bb3c:	f103 0220 	add.w	r2, r3, #32
    bb40:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    bb42:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    bb44:	2100      	movs	r1, #0
    bb46:	4608      	mov	r0, r1
    bb48:	f7ff fd2c 	bl	b5a4 <k_sched_time_slice_set>
}
    bb4c:	bd08      	pop	{r3, pc}
    bb4e:	bf00      	nop
    bb50:	2001bad8 	.word	0x2001bad8

0000bb54 <z_impl_k_yield>:
{
    bb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb56:	f04f 0320 	mov.w	r3, #32
    bb5a:	f3ef 8611 	mrs	r6, BASEPRI
    bb5e:	f383 8812 	msr	BASEPRI_MAX, r3
    bb62:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    bb66:	4c1c      	ldr	r4, [pc, #112]	; (bbd8 <z_impl_k_yield+0x84>)
    bb68:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bb6a:	7b4b      	ldrb	r3, [r1, #13]
    bb6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bb70:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    bb72:	f104 0720 	add.w	r7, r4, #32
    bb76:	4638      	mov	r0, r7
    bb78:	f004 f8de 	bl	fd38 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    bb7c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    bb7e:	7b6b      	ldrb	r3, [r5, #13]
    bb80:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bb84:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    bb86:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bb88:	42bc      	cmp	r4, r7
    bb8a:	d023      	beq.n	bbd4 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb8c:	b16c      	cbz	r4, bbaa <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bb8e:	4621      	mov	r1, r4
    bb90:	4628      	mov	r0, r5
    bb92:	f004 f8b2 	bl	fcfa <z_sched_prio_cmp>
    bb96:	2800      	cmp	r0, #0
    bb98:	dc16      	bgt.n	bbc8 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bb9a:	b134      	cbz	r4, bbaa <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    bb9c:	4b0e      	ldr	r3, [pc, #56]	; (bbd8 <z_impl_k_yield+0x84>)
    bb9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bba0:	429c      	cmp	r4, r3
    bba2:	d002      	beq.n	bbaa <z_impl_k_yield+0x56>
    bba4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bba6:	2c00      	cmp	r4, #0
    bba8:	d1f0      	bne.n	bb8c <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    bbaa:	4b0b      	ldr	r3, [pc, #44]	; (bbd8 <z_impl_k_yield+0x84>)
    bbac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bbae:	f103 0120 	add.w	r1, r3, #32
    bbb2:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    bbb4:	606a      	str	r2, [r5, #4]
	tail->next = node;
    bbb6:	6015      	str	r5, [r2, #0]
	list->tail = node;
    bbb8:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    bbba:	2001      	movs	r0, #1
    bbbc:	f7ff fd62 	bl	b684 <update_cache>
    bbc0:	4630      	mov	r0, r6
    bbc2:	f7f8 f87f 	bl	3cc4 <arch_swap>
}
    bbc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    bbc8:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    bbca:	606b      	str	r3, [r5, #4]
	node->next = successor;
    bbcc:	602c      	str	r4, [r5, #0]
	prev->next = node;
    bbce:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    bbd0:	6065      	str	r5, [r4, #4]
}
    bbd2:	e7f2      	b.n	bbba <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bbd4:	2400      	movs	r4, #0
    bbd6:	e7d9      	b.n	bb8c <z_impl_k_yield+0x38>
    bbd8:	2001bad8 	.word	0x2001bad8

0000bbdc <z_tick_sleep>:
{
    bbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bbe0:	4604      	mov	r4, r0
    bbe2:	460d      	mov	r5, r1
	if (ticks == 0) {
    bbe4:	ea54 0105 	orrs.w	r1, r4, r5
    bbe8:	d037      	beq.n	bc5a <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    bbea:	f06f 0101 	mvn.w	r1, #1
    bbee:	1a0a      	subs	r2, r1, r0
    bbf0:	f04f 31ff 	mov.w	r1, #4294967295
    bbf4:	eb61 0305 	sbc.w	r3, r1, r5
    bbf8:	2a01      	cmp	r2, #1
    bbfa:	f173 0300 	sbcs.w	r3, r3, #0
    bbfe:	db30      	blt.n	bc62 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    bc00:	f06f 0601 	mvn.w	r6, #1
    bc04:	1a36      	subs	r6, r6, r0
    bc06:	f04f 0320 	mov.w	r3, #32
    bc0a:	f3ef 8811 	mrs	r8, BASEPRI
    bc0e:	f383 8812 	msr	BASEPRI_MAX, r3
    bc12:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    bc16:	4f16      	ldr	r7, [pc, #88]	; (bc70 <z_tick_sleep+0x94>)
    bc18:	68b8      	ldr	r0, [r7, #8]
    bc1a:	4b16      	ldr	r3, [pc, #88]	; (bc74 <z_tick_sleep+0x98>)
    bc1c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    bc1e:	f7ff fe45 	bl	b8ac <unready_thread>
	z_add_thread_timeout(_current, timeout);
    bc22:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    bc24:	4622      	mov	r2, r4
    bc26:	462b      	mov	r3, r5
    bc28:	4913      	ldr	r1, [pc, #76]	; (bc78 <z_tick_sleep+0x9c>)
    bc2a:	3018      	adds	r0, #24
    bc2c:	f000 f8e2 	bl	bdf4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    bc30:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bc32:	7b53      	ldrb	r3, [r2, #13]
    bc34:	f043 0310 	orr.w	r3, r3, #16
    bc38:	7353      	strb	r3, [r2, #13]
    bc3a:	4640      	mov	r0, r8
    bc3c:	f7f8 f842 	bl	3cc4 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    bc40:	2500      	movs	r5, #0
    bc42:	f004 f9c4 	bl	ffce <sys_clock_tick_get_32>
    bc46:	1a34      	subs	r4, r6, r0
    bc48:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    bc4c:	2c01      	cmp	r4, #1
    bc4e:	f175 0300 	sbcs.w	r3, r5, #0
    bc52:	da0a      	bge.n	bc6a <z_tick_sleep+0x8e>
	return 0;
    bc54:	2000      	movs	r0, #0
}
    bc56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    bc5a:	f7ff ff7b 	bl	bb54 <z_impl_k_yield>
		return 0;
    bc5e:	2000      	movs	r0, #0
    bc60:	e7f9      	b.n	bc56 <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    bc62:	f004 f9b4 	bl	ffce <sys_clock_tick_get_32>
    bc66:	1906      	adds	r6, r0, r4
    bc68:	e7cd      	b.n	bc06 <z_tick_sleep+0x2a>
		return ticks;
    bc6a:	4620      	mov	r0, r4
    bc6c:	e7f3      	b.n	bc56 <z_tick_sleep+0x7a>
    bc6e:	bf00      	nop
    bc70:	2001bad8 	.word	0x2001bad8
    bc74:	2001bb0c 	.word	0x2001bb0c
    bc78:	0000fd8f 	.word	0x0000fd8f

0000bc7c <z_impl_k_sleep>:
{
    bc7c:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bc7e:	f1b1 3fff 	cmp.w	r1, #4294967295
    bc82:	bf08      	it	eq
    bc84:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    bc88:	d01a      	beq.n	bcc0 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    bc8a:	f7ff ffa7 	bl	bbdc <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    bc8e:	4604      	mov	r4, r0
    bc90:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    bc92:	0169      	lsls	r1, r5, #5
    bc94:	0143      	lsls	r3, r0, #5
    bc96:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    bc9a:	1a18      	subs	r0, r3, r0
    bc9c:	eb62 0305 	sbc.w	r3, r2, r5
    bca0:	009a      	lsls	r2, r3, #2
    bca2:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    bca6:	0081      	lsls	r1, r0, #2
    bca8:	4613      	mov	r3, r2
    bcaa:	1908      	adds	r0, r1, r4
    bcac:	eb45 0303 	adc.w	r3, r5, r3
    bcb0:	00da      	lsls	r2, r3, #3
    bcb2:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    bcb6:	00c1      	lsls	r1, r0, #3
    bcb8:	0bc8      	lsrs	r0, r1, #15
    bcba:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    bcbe:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    bcc0:	4b03      	ldr	r3, [pc, #12]	; (bcd0 <z_impl_k_sleep+0x54>)
    bcc2:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    bcc4:	f7ff fe82 	bl	b9cc <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    bcc8:	f04f 30ff 	mov.w	r0, #4294967295
    bccc:	e7f7      	b.n	bcbe <z_impl_k_sleep+0x42>
    bcce:	bf00      	nop
    bcd0:	2001bad8 	.word	0x2001bad8

0000bcd4 <z_impl_z_current_get>:
}
    bcd4:	4b01      	ldr	r3, [pc, #4]	; (bcdc <z_impl_z_current_get+0x8>)
    bcd6:	6898      	ldr	r0, [r3, #8]
    bcd8:	4770      	bx	lr
    bcda:	bf00      	nop
    bcdc:	2001bad8 	.word	0x2001bad8

0000bce0 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    bce0:	b538      	push	{r3, r4, r5, lr}
    bce2:	f04f 0320 	mov.w	r3, #32
    bce6:	f3ef 8511 	mrs	r5, BASEPRI
    bcea:	f383 8812 	msr	BASEPRI_MAX, r3
    bcee:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    bcf2:	7b43      	ldrb	r3, [r0, #13]
    bcf4:	f013 0f08 	tst.w	r3, #8
    bcf8:	d004      	beq.n	bd04 <z_thread_abort+0x24>
	__asm__ volatile(
    bcfa:	f385 8811 	msr	BASEPRI, r5
    bcfe:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    bd02:	bd38      	pop	{r3, r4, r5, pc}
    bd04:	4604      	mov	r4, r0
	end_thread(thread);
    bd06:	f7ff fec9 	bl	ba9c <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    bd0a:	4b08      	ldr	r3, [pc, #32]	; (bd2c <z_thread_abort+0x4c>)
    bd0c:	689b      	ldr	r3, [r3, #8]
    bd0e:	42a3      	cmp	r3, r4
    bd10:	d004      	beq.n	bd1c <z_thread_abort+0x3c>
    bd12:	f385 8811 	msr	BASEPRI, r5
    bd16:	f3bf 8f6f 	isb	sy
    bd1a:	e7f2      	b.n	bd02 <z_thread_abort+0x22>
    bd1c:	f3ef 8305 	mrs	r3, IPSR
    bd20:	2b00      	cmp	r3, #0
    bd22:	d1f6      	bne.n	bd12 <z_thread_abort+0x32>
    bd24:	4628      	mov	r0, r5
    bd26:	f7f7 ffcd 	bl	3cc4 <arch_swap>
	return ret;
    bd2a:	e7f2      	b.n	bd12 <z_thread_abort+0x32>
    bd2c:	2001bad8 	.word	0x2001bad8

0000bd30 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    bd30:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    bd32:	4806      	ldr	r0, [pc, #24]	; (bd4c <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    bd34:	4a06      	ldr	r2, [pc, #24]	; (bd50 <z_data_copy+0x20>)
    bd36:	1a12      	subs	r2, r2, r0
    bd38:	4906      	ldr	r1, [pc, #24]	; (bd54 <z_data_copy+0x24>)
    bd3a:	f004 f981 	bl	10040 <memcpy>
    bd3e:	4a06      	ldr	r2, [pc, #24]	; (bd58 <z_data_copy+0x28>)
    bd40:	4906      	ldr	r1, [pc, #24]	; (bd5c <z_data_copy+0x2c>)
    bd42:	4807      	ldr	r0, [pc, #28]	; (bd60 <z_data_copy+0x30>)
    bd44:	f004 f97c 	bl	10040 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    bd48:	bd08      	pop	{r3, pc}
    bd4a:	bf00      	nop
    bd4c:	20000000 	.word	0x20000000
    bd50:	20000370 	.word	0x20000370
    bd54:	00057a18 	.word	0x00057a18
    bd58:	00000000 	.word	0x00000000
    bd5c:	00057a18 	.word	0x00057a18
    bd60:	20000000 	.word	0x20000000

0000bd64 <first>:
	return list->head == list;
    bd64:	4b03      	ldr	r3, [pc, #12]	; (bd74 <first+0x10>)
    bd66:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bd68:	4298      	cmp	r0, r3
    bd6a:	d000      	beq.n	bd6e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    bd6c:	4770      	bx	lr
    bd6e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    bd70:	e7fc      	b.n	bd6c <first+0x8>
    bd72:	bf00      	nop
    bd74:	20000094 	.word	0x20000094

0000bd78 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bd78:	b130      	cbz	r0, bd88 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    bd7a:	4a04      	ldr	r2, [pc, #16]	; (bd8c <next+0x14>)
    bd7c:	6852      	ldr	r2, [r2, #4]
    bd7e:	4290      	cmp	r0, r2
    bd80:	d001      	beq.n	bd86 <next+0xe>
    bd82:	6800      	ldr	r0, [r0, #0]
    bd84:	4770      	bx	lr
    bd86:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    bd88:	4770      	bx	lr
    bd8a:	bf00      	nop
    bd8c:	20000094 	.word	0x20000094

0000bd90 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    bd90:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bd92:	4b04      	ldr	r3, [pc, #16]	; (bda4 <elapsed+0x14>)
    bd94:	681b      	ldr	r3, [r3, #0]
    bd96:	b10b      	cbz	r3, bd9c <elapsed+0xc>
    bd98:	2000      	movs	r0, #0
}
    bd9a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bd9c:	f7f9 fc02 	bl	55a4 <sys_clock_elapsed>
    bda0:	e7fb      	b.n	bd9a <elapsed+0xa>
    bda2:	bf00      	nop
    bda4:	2001bb1c 	.word	0x2001bb1c

0000bda8 <next_timeout>:

static int32_t next_timeout(void)
{
    bda8:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    bdaa:	f7ff ffdb 	bl	bd64 <first>
    bdae:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    bdb0:	f7ff ffee 	bl	bd90 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    bdb4:	b18c      	cbz	r4, bdda <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    bdb6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    bdba:	1a12      	subs	r2, r2, r0
    bdbc:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    bdc0:	2a01      	cmp	r2, #1
    bdc2:	f173 0100 	sbcs.w	r1, r3, #0
    bdc6:	db11      	blt.n	bdec <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    bdc8:	4610      	mov	r0, r2
    bdca:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    bdce:	f173 0300 	sbcs.w	r3, r3, #0
    bdd2:	db04      	blt.n	bdde <next_timeout+0x36>
    bdd4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    bdd8:	e001      	b.n	bdde <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    bdda:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    bdde:	4b04      	ldr	r3, [pc, #16]	; (bdf0 <next_timeout+0x48>)
    bde0:	691b      	ldr	r3, [r3, #16]
    bde2:	b113      	cbz	r3, bdea <next_timeout+0x42>
    bde4:	4283      	cmp	r3, r0
    bde6:	da00      	bge.n	bdea <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    bde8:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    bdea:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    bdec:	2000      	movs	r0, #0
    bdee:	e7f6      	b.n	bdde <next_timeout+0x36>
    bdf0:	2001bad8 	.word	0x2001bad8

0000bdf4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    bdf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bdf8:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bdfa:	f1b3 3fff 	cmp.w	r3, #4294967295
    bdfe:	bf08      	it	eq
    be00:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    be04:	f000 8096 	beq.w	bf34 <z_add_timeout+0x140>
    be08:	4682      	mov	sl, r0
    be0a:	4614      	mov	r4, r2
    be0c:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    be0e:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    be10:	2300      	movs	r3, #0
	__asm__ volatile(
    be12:	f04f 0220 	mov.w	r2, #32
    be16:	f3ef 8b11 	mrs	fp, BASEPRI
    be1a:	f382 8812 	msr	BASEPRI_MAX, r2
    be1e:	f3bf 8f6f 	isb	sy
    be22:	e02e      	b.n	be82 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    be24:	2201      	movs	r2, #1
    be26:	2300      	movs	r3, #0
    be28:	e04b      	b.n	bec2 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    be2a:	f7ff ffb1 	bl	bd90 <elapsed>
    be2e:	1822      	adds	r2, r4, r0
    be30:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    be34:	3201      	adds	r2, #1
    be36:	f143 0300 	adc.w	r3, r3, #0
    be3a:	f8ca 2010 	str.w	r2, [sl, #16]
    be3e:	f8ca 3014 	str.w	r3, [sl, #20]
    be42:	e042      	b.n	beca <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    be44:	9b00      	ldr	r3, [sp, #0]
    be46:	1ac2      	subs	r2, r0, r3
    be48:	9b01      	ldr	r3, [sp, #4]
    be4a:	eb61 0303 	sbc.w	r3, r1, r3
    be4e:	f8cc 2010 	str.w	r2, [ip, #16]
    be52:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    be56:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    be5a:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    be5e:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    be62:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    be66:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    be6a:	f1bc 0f00 	cmp.w	ip, #0
    be6e:	d049      	beq.n	bf04 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    be70:	f7ff ff78 	bl	bd64 <first>
    be74:	4582      	cmp	sl, r0
    be76:	d050      	beq.n	bf1a <z_add_timeout+0x126>
	__asm__ volatile(
    be78:	f38b 8811 	msr	BASEPRI, fp
    be7c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    be80:	2301      	movs	r3, #1
    be82:	2b00      	cmp	r3, #0
    be84:	d156      	bne.n	bf34 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    be86:	f06f 0301 	mvn.w	r3, #1
    be8a:	ebb3 0804 	subs.w	r8, r3, r4
    be8e:	f04f 30ff 	mov.w	r0, #4294967295
    be92:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    be96:	f1b8 0f00 	cmp.w	r8, #0
    be9a:	f179 0300 	sbcs.w	r3, r9, #0
    be9e:	dbc4      	blt.n	be2a <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    bea0:	4a26      	ldr	r2, [pc, #152]	; (bf3c <z_add_timeout+0x148>)
    bea2:	6813      	ldr	r3, [r2, #0]
    bea4:	6852      	ldr	r2, [r2, #4]
    bea6:	18e3      	adds	r3, r4, r3
    bea8:	eb45 0202 	adc.w	r2, r5, r2
    beac:	f06f 0101 	mvn.w	r1, #1
    beb0:	1ace      	subs	r6, r1, r3
    beb2:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    beb6:	4632      	mov	r2, r6
    beb8:	463b      	mov	r3, r7
    beba:	2e01      	cmp	r6, #1
    bebc:	f177 0100 	sbcs.w	r1, r7, #0
    bec0:	dbb0      	blt.n	be24 <z_add_timeout+0x30>
    bec2:	f8ca 2010 	str.w	r2, [sl, #16]
    bec6:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    beca:	f7ff ff4b 	bl	bd64 <first>
    bece:	4684      	mov	ip, r0
    bed0:	f1bc 0f00 	cmp.w	ip, #0
    bed4:	d0c9      	beq.n	be6a <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    bed6:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    beda:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    bede:	e9cd 2300 	strd	r2, r3, [sp]
    bee2:	4282      	cmp	r2, r0
    bee4:	418b      	sbcs	r3, r1
    bee6:	dbad      	blt.n	be44 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    bee8:	9b00      	ldr	r3, [sp, #0]
    beea:	1a1a      	subs	r2, r3, r0
    beec:	9b01      	ldr	r3, [sp, #4]
    beee:	eb63 0301 	sbc.w	r3, r3, r1
    bef2:	f8ca 2010 	str.w	r2, [sl, #16]
    bef6:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    befa:	4660      	mov	r0, ip
    befc:	f7ff ff3c 	bl	bd78 <next>
    bf00:	4684      	mov	ip, r0
    bf02:	e7e5      	b.n	bed0 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    bf04:	4b0e      	ldr	r3, [pc, #56]	; (bf40 <z_add_timeout+0x14c>)
    bf06:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    bf08:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    bf0c:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    bf10:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    bf14:	f8c3 a004 	str.w	sl, [r3, #4]
}
    bf18:	e7aa      	b.n	be70 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    bf1a:	f7ff ff45 	bl	bda8 <next_timeout>

			if (next_time == 0 ||
    bf1e:	4603      	mov	r3, r0
    bf20:	b118      	cbz	r0, bf2a <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    bf22:	4a08      	ldr	r2, [pc, #32]	; (bf44 <z_add_timeout+0x150>)
    bf24:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    bf26:	4282      	cmp	r2, r0
    bf28:	d0a6      	beq.n	be78 <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    bf2a:	2100      	movs	r1, #0
    bf2c:	4618      	mov	r0, r3
    bf2e:	f7f9 fb05 	bl	553c <sys_clock_set_timeout>
    bf32:	e7a1      	b.n	be78 <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    bf34:	b003      	add	sp, #12
    bf36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bf3a:	bf00      	nop
    bf3c:	200004f0 	.word	0x200004f0
    bf40:	20000094 	.word	0x20000094
    bf44:	2001bad8 	.word	0x2001bad8

0000bf48 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    bf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf4a:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    bf4c:	f7ff fc04 	bl	b758 <z_time_slice>
	__asm__ volatile(
    bf50:	f04f 0320 	mov.w	r3, #32
    bf54:	f3ef 8511 	mrs	r5, BASEPRI
    bf58:	f383 8812 	msr	BASEPRI_MAX, r3
    bf5c:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    bf60:	4b28      	ldr	r3, [pc, #160]	; (c004 <sys_clock_announce+0xbc>)
    bf62:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    bf64:	f7ff fefe 	bl	bd64 <first>
    bf68:	4604      	mov	r4, r0
    bf6a:	b350      	cbz	r0, bfc2 <sys_clock_announce+0x7a>
    bf6c:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    bf70:	4b24      	ldr	r3, [pc, #144]	; (c004 <sys_clock_announce+0xbc>)
    bf72:	681b      	ldr	r3, [r3, #0]
    bf74:	17d9      	asrs	r1, r3, #31
    bf76:	42b3      	cmp	r3, r6
    bf78:	eb71 0207 	sbcs.w	r2, r1, r7
    bf7c:	db21      	blt.n	bfc2 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    bf7e:	4a22      	ldr	r2, [pc, #136]	; (c008 <sys_clock_announce+0xc0>)
    bf80:	e9d2 0100 	ldrd	r0, r1, [r2]
    bf84:	1980      	adds	r0, r0, r6
    bf86:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    bf8a:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    bf8e:	1b9b      	subs	r3, r3, r6
    bf90:	4a1c      	ldr	r2, [pc, #112]	; (c004 <sys_clock_announce+0xbc>)
    bf92:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    bf94:	2200      	movs	r2, #0
    bf96:	2300      	movs	r3, #0
    bf98:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    bf9c:	4620      	mov	r0, r4
    bf9e:	f003 ffa0 	bl	fee2 <remove_timeout>
	__asm__ volatile(
    bfa2:	f385 8811 	msr	BASEPRI, r5
    bfa6:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    bfaa:	68a3      	ldr	r3, [r4, #8]
    bfac:	4620      	mov	r0, r4
    bfae:	4798      	blx	r3
	__asm__ volatile(
    bfb0:	f04f 0320 	mov.w	r3, #32
    bfb4:	f3ef 8511 	mrs	r5, BASEPRI
    bfb8:	f383 8812 	msr	BASEPRI_MAX, r3
    bfbc:	f3bf 8f6f 	isb	sy
    bfc0:	e7d0      	b.n	bf64 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    bfc2:	b144      	cbz	r4, bfd6 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    bfc4:	4b0f      	ldr	r3, [pc, #60]	; (c004 <sys_clock_announce+0xbc>)
    bfc6:	6819      	ldr	r1, [r3, #0]
    bfc8:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    bfcc:	1a52      	subs	r2, r2, r1
    bfce:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    bfd2:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    bfd6:	480c      	ldr	r0, [pc, #48]	; (c008 <sys_clock_announce+0xc0>)
    bfd8:	490a      	ldr	r1, [pc, #40]	; (c004 <sys_clock_announce+0xbc>)
    bfda:	680c      	ldr	r4, [r1, #0]
    bfdc:	e9d0 2300 	ldrd	r2, r3, [r0]
    bfe0:	1912      	adds	r2, r2, r4
    bfe2:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    bfe6:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    bfea:	2400      	movs	r4, #0
    bfec:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    bfee:	f7ff fedb 	bl	bda8 <next_timeout>
    bff2:	4621      	mov	r1, r4
    bff4:	f7f9 faa2 	bl	553c <sys_clock_set_timeout>
	__asm__ volatile(
    bff8:	f385 8811 	msr	BASEPRI, r5
    bffc:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    c000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c002:	bf00      	nop
    c004:	2001bb1c 	.word	0x2001bb1c
    c008:	200004f0 	.word	0x200004f0

0000c00c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    c00c:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    c00e:	2100      	movs	r1, #0
	__asm__ volatile(
    c010:	f04f 0320 	mov.w	r3, #32
    c014:	f3ef 8411 	mrs	r4, BASEPRI
    c018:	f383 8812 	msr	BASEPRI_MAX, r3
    c01c:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    c020:	2200      	movs	r2, #0
    c022:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    c024:	b969      	cbnz	r1, c042 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    c026:	f7f9 fabd 	bl	55a4 <sys_clock_elapsed>
    c02a:	4b07      	ldr	r3, [pc, #28]	; (c048 <sys_clock_tick_get+0x3c>)
    c02c:	e9d3 2300 	ldrd	r2, r3, [r3]
    c030:	1812      	adds	r2, r2, r0
    c032:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    c036:	f384 8811 	msr	BASEPRI, r4
    c03a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c03e:	2101      	movs	r1, #1
    c040:	e7f0      	b.n	c024 <sys_clock_tick_get+0x18>
	}
	return t;
}
    c042:	4610      	mov	r0, r2
    c044:	4619      	mov	r1, r3
    c046:	bd10      	pop	{r4, pc}
    c048:	200004f0 	.word	0x200004f0

0000c04c <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    c04c:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    c04e:	4a03      	ldr	r2, [pc, #12]	; (c05c <boot_banner+0x10>)
    c050:	4903      	ldr	r1, [pc, #12]	; (c060 <boot_banner+0x14>)
    c052:	4804      	ldr	r0, [pc, #16]	; (c064 <boot_banner+0x18>)
    c054:	f001 fd52 	bl	dafc <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    c058:	bd08      	pop	{r3, pc}
    c05a:	bf00      	nop
    c05c:	000111f0 	.word	0x000111f0
    c060:	00057750 	.word	0x00057750
    c064:	0005775c 	.word	0x0005775c

0000c068 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    c068:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c06a:	4c06      	ldr	r4, [pc, #24]	; (c084 <statics_init+0x1c>)
    c06c:	4b06      	ldr	r3, [pc, #24]	; (c088 <statics_init+0x20>)
    c06e:	429c      	cmp	r4, r3
    c070:	d206      	bcs.n	c080 <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    c072:	68a2      	ldr	r2, [r4, #8]
    c074:	6861      	ldr	r1, [r4, #4]
    c076:	4620      	mov	r0, r4
    c078:	f003 ffb7 	bl	ffea <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c07c:	3418      	adds	r4, #24
    c07e:	e7f5      	b.n	c06c <statics_init+0x4>
		}
	}
	return 0;
}
    c080:	2000      	movs	r0, #0
    c082:	bd10      	pop	{r4, pc}
    c084:	200002e4 	.word	0x200002e4
    c088:	200002e4 	.word	0x200002e4

0000c08c <nrf_cc3xx_platform_init_no_rng>:
    c08c:	b510      	push	{r4, lr}
    c08e:	4c0a      	ldr	r4, [pc, #40]	; (c0b8 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    c090:	6823      	ldr	r3, [r4, #0]
    c092:	b11b      	cbz	r3, c09c <nrf_cc3xx_platform_init_no_rng+0x10>
    c094:	2301      	movs	r3, #1
    c096:	6023      	str	r3, [r4, #0]
    c098:	2000      	movs	r0, #0
    c09a:	bd10      	pop	{r4, pc}
    c09c:	f000 f8d6 	bl	c24c <CC_LibInitNoRng>
    c0a0:	2800      	cmp	r0, #0
    c0a2:	d0f7      	beq.n	c094 <nrf_cc3xx_platform_init_no_rng+0x8>
    c0a4:	3801      	subs	r0, #1
    c0a6:	2806      	cmp	r0, #6
    c0a8:	d803      	bhi.n	c0b2 <nrf_cc3xx_platform_init_no_rng+0x26>
    c0aa:	4b04      	ldr	r3, [pc, #16]	; (c0bc <nrf_cc3xx_platform_init_no_rng+0x30>)
    c0ac:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    c0b0:	bd10      	pop	{r4, pc}
    c0b2:	4803      	ldr	r0, [pc, #12]	; (c0c0 <nrf_cc3xx_platform_init_no_rng+0x34>)
    c0b4:	bd10      	pop	{r4, pc}
    c0b6:	bf00      	nop
    c0b8:	2001bb20 	.word	0x2001bb20
    c0bc:	00057784 	.word	0x00057784
    c0c0:	ffff8ffe 	.word	0xffff8ffe

0000c0c4 <nrf_cc3xx_platform_abort>:
    c0c4:	f3bf 8f4f 	dsb	sy
    c0c8:	4905      	ldr	r1, [pc, #20]	; (c0e0 <nrf_cc3xx_platform_abort+0x1c>)
    c0ca:	4b06      	ldr	r3, [pc, #24]	; (c0e4 <nrf_cc3xx_platform_abort+0x20>)
    c0cc:	68ca      	ldr	r2, [r1, #12]
    c0ce:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    c0d2:	4313      	orrs	r3, r2
    c0d4:	60cb      	str	r3, [r1, #12]
    c0d6:	f3bf 8f4f 	dsb	sy
    c0da:	bf00      	nop
    c0dc:	e7fd      	b.n	c0da <nrf_cc3xx_platform_abort+0x16>
    c0de:	bf00      	nop
    c0e0:	e000ed00 	.word	0xe000ed00
    c0e4:	05fa0004 	.word	0x05fa0004

0000c0e8 <CC_PalAbort>:
    c0e8:	b4f0      	push	{r4, r5, r6, r7}
    c0ea:	4f09      	ldr	r7, [pc, #36]	; (c110 <CC_PalAbort+0x28>)
    c0ec:	4e09      	ldr	r6, [pc, #36]	; (c114 <CC_PalAbort+0x2c>)
    c0ee:	4c0a      	ldr	r4, [pc, #40]	; (c118 <CC_PalAbort+0x30>)
    c0f0:	4a0a      	ldr	r2, [pc, #40]	; (c11c <CC_PalAbort+0x34>)
    c0f2:	4d0b      	ldr	r5, [pc, #44]	; (c120 <CC_PalAbort+0x38>)
    c0f4:	490b      	ldr	r1, [pc, #44]	; (c124 <CC_PalAbort+0x3c>)
    c0f6:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    c0fa:	603b      	str	r3, [r7, #0]
    c0fc:	6852      	ldr	r2, [r2, #4]
    c0fe:	6033      	str	r3, [r6, #0]
    c100:	6023      	str	r3, [r4, #0]
    c102:	2400      	movs	r4, #0
    c104:	602b      	str	r3, [r5, #0]
    c106:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    c10a:	bcf0      	pop	{r4, r5, r6, r7}
    c10c:	4710      	bx	r2
    c10e:	bf00      	nop
    c110:	5002b400 	.word	0x5002b400
    c114:	5002b404 	.word	0x5002b404
    c118:	5002b408 	.word	0x5002b408
    c11c:	2000009c 	.word	0x2000009c
    c120:	5002b40c 	.word	0x5002b40c
    c124:	5002a000 	.word	0x5002a000

0000c128 <nrf_cc3xx_platform_set_abort>:
    c128:	e9d0 1200 	ldrd	r1, r2, [r0]
    c12c:	4b01      	ldr	r3, [pc, #4]	; (c134 <nrf_cc3xx_platform_set_abort+0xc>)
    c12e:	e9c3 1200 	strd	r1, r2, [r3]
    c132:	4770      	bx	lr
    c134:	2000009c 	.word	0x2000009c

0000c138 <mutex_free>:
    c138:	b510      	push	{r4, lr}
    c13a:	4604      	mov	r4, r0
    c13c:	b130      	cbz	r0, c14c <mutex_free+0x14>
    c13e:	6863      	ldr	r3, [r4, #4]
    c140:	06db      	lsls	r3, r3, #27
    c142:	d502      	bpl.n	c14a <mutex_free+0x12>
    c144:	2300      	movs	r3, #0
    c146:	6023      	str	r3, [r4, #0]
    c148:	6063      	str	r3, [r4, #4]
    c14a:	bd10      	pop	{r4, pc}
    c14c:	4b02      	ldr	r3, [pc, #8]	; (c158 <mutex_free+0x20>)
    c14e:	4803      	ldr	r0, [pc, #12]	; (c15c <mutex_free+0x24>)
    c150:	685b      	ldr	r3, [r3, #4]
    c152:	4798      	blx	r3
    c154:	e7f3      	b.n	c13e <mutex_free+0x6>
    c156:	bf00      	nop
    c158:	2000009c 	.word	0x2000009c
    c15c:	000577a0 	.word	0x000577a0

0000c160 <mutex_unlock>:
    c160:	b168      	cbz	r0, c17e <mutex_unlock+0x1e>
    c162:	6843      	ldr	r3, [r0, #4]
    c164:	b13b      	cbz	r3, c176 <mutex_unlock+0x16>
    c166:	06db      	lsls	r3, r3, #27
    c168:	d507      	bpl.n	c17a <mutex_unlock+0x1a>
    c16a:	f3bf 8f5f 	dmb	sy
    c16e:	2300      	movs	r3, #0
    c170:	6003      	str	r3, [r0, #0]
    c172:	4618      	mov	r0, r3
    c174:	4770      	bx	lr
    c176:	4803      	ldr	r0, [pc, #12]	; (c184 <mutex_unlock+0x24>)
    c178:	4770      	bx	lr
    c17a:	4803      	ldr	r0, [pc, #12]	; (c188 <mutex_unlock+0x28>)
    c17c:	4770      	bx	lr
    c17e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c182:	4770      	bx	lr
    c184:	ffff8fea 	.word	0xffff8fea
    c188:	ffff8fe9 	.word	0xffff8fe9

0000c18c <mutex_init>:
    c18c:	b510      	push	{r4, lr}
    c18e:	4604      	mov	r4, r0
    c190:	b120      	cbz	r0, c19c <mutex_init+0x10>
    c192:	2200      	movs	r2, #0
    c194:	2311      	movs	r3, #17
    c196:	6022      	str	r2, [r4, #0]
    c198:	6063      	str	r3, [r4, #4]
    c19a:	bd10      	pop	{r4, pc}
    c19c:	4801      	ldr	r0, [pc, #4]	; (c1a4 <mutex_init+0x18>)
    c19e:	f7ff ffa3 	bl	c0e8 <CC_PalAbort>
    c1a2:	e7f6      	b.n	c192 <mutex_init+0x6>
    c1a4:	000577c8 	.word	0x000577c8

0000c1a8 <mutex_lock>:
    c1a8:	b1c0      	cbz	r0, c1dc <mutex_lock+0x34>
    c1aa:	6843      	ldr	r3, [r0, #4]
    c1ac:	b1a3      	cbz	r3, c1d8 <mutex_lock+0x30>
    c1ae:	06db      	lsls	r3, r3, #27
    c1b0:	d510      	bpl.n	c1d4 <mutex_lock+0x2c>
    c1b2:	2201      	movs	r2, #1
    c1b4:	f3bf 8f5b 	dmb	ish
    c1b8:	e850 3f00 	ldrex	r3, [r0]
    c1bc:	e840 2100 	strex	r1, r2, [r0]
    c1c0:	2900      	cmp	r1, #0
    c1c2:	d1f9      	bne.n	c1b8 <mutex_lock+0x10>
    c1c4:	f3bf 8f5b 	dmb	ish
    c1c8:	2b01      	cmp	r3, #1
    c1ca:	d0f3      	beq.n	c1b4 <mutex_lock+0xc>
    c1cc:	f3bf 8f5f 	dmb	sy
    c1d0:	2000      	movs	r0, #0
    c1d2:	4770      	bx	lr
    c1d4:	4803      	ldr	r0, [pc, #12]	; (c1e4 <mutex_lock+0x3c>)
    c1d6:	4770      	bx	lr
    c1d8:	4803      	ldr	r0, [pc, #12]	; (c1e8 <mutex_lock+0x40>)
    c1da:	4770      	bx	lr
    c1dc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c1e0:	4770      	bx	lr
    c1e2:	bf00      	nop
    c1e4:	ffff8fe9 	.word	0xffff8fe9
    c1e8:	ffff8fea 	.word	0xffff8fea

0000c1ec <nrf_cc3xx_platform_set_mutexes>:
    c1ec:	b570      	push	{r4, r5, r6, lr}
    c1ee:	e9d0 2300 	ldrd	r2, r3, [r0]
    c1f2:	4c13      	ldr	r4, [pc, #76]	; (c240 <nrf_cc3xx_platform_set_mutexes+0x54>)
    c1f4:	4d13      	ldr	r5, [pc, #76]	; (c244 <nrf_cc3xx_platform_set_mutexes+0x58>)
    c1f6:	e9c4 2300 	strd	r2, r3, [r4]
    c1fa:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    c1fe:	e9c4 6302 	strd	r6, r3, [r4, #8]
    c202:	4b11      	ldr	r3, [pc, #68]	; (c248 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    c204:	6808      	ldr	r0, [r1, #0]
    c206:	6018      	str	r0, [r3, #0]
    c208:	6848      	ldr	r0, [r1, #4]
    c20a:	6058      	str	r0, [r3, #4]
    c20c:	6888      	ldr	r0, [r1, #8]
    c20e:	6098      	str	r0, [r3, #8]
    c210:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    c214:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    c218:	60de      	str	r6, [r3, #12]
    c21a:	6118      	str	r0, [r3, #16]
    c21c:	06cb      	lsls	r3, r1, #27
    c21e:	d50d      	bpl.n	c23c <nrf_cc3xx_platform_set_mutexes+0x50>
    c220:	2300      	movs	r3, #0
    c222:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    c226:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    c22a:	f505 7088 	add.w	r0, r5, #272	; 0x110
    c22e:	4790      	blx	r2
    c230:	6823      	ldr	r3, [r4, #0]
    c232:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    c236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    c23a:	4718      	bx	r3
    c23c:	bd70      	pop	{r4, r5, r6, pc}
    c23e:	bf00      	nop
    c240:	200000ac 	.word	0x200000ac
    c244:	2001bb48 	.word	0x2001bb48
    c248:	200000bc 	.word	0x200000bc

0000c24c <CC_LibInitNoRng>:
    c24c:	b510      	push	{r4, lr}
    c24e:	f000 f833 	bl	c2b8 <CC_HalInit>
    c252:	b120      	cbz	r0, c25e <CC_LibInitNoRng+0x12>
    c254:	2403      	movs	r4, #3
    c256:	f000 f867 	bl	c328 <CC_PalTerminate>
    c25a:	4620      	mov	r0, r4
    c25c:	bd10      	pop	{r4, pc}
    c25e:	f000 f835 	bl	c2cc <CC_PalInit>
    c262:	b990      	cbnz	r0, c28a <CC_LibInitNoRng+0x3e>
    c264:	f000 f8b0 	bl	c3c8 <CC_PalPowerSaveModeSelect>
    c268:	b990      	cbnz	r0, c290 <CC_LibInitNoRng+0x44>
    c26a:	4b0f      	ldr	r3, [pc, #60]	; (c2a8 <CC_LibInitNoRng+0x5c>)
    c26c:	681b      	ldr	r3, [r3, #0]
    c26e:	0e1b      	lsrs	r3, r3, #24
    c270:	2bf0      	cmp	r3, #240	; 0xf0
    c272:	d108      	bne.n	c286 <CC_LibInitNoRng+0x3a>
    c274:	4a0d      	ldr	r2, [pc, #52]	; (c2ac <CC_LibInitNoRng+0x60>)
    c276:	4b0e      	ldr	r3, [pc, #56]	; (c2b0 <CC_LibInitNoRng+0x64>)
    c278:	6812      	ldr	r2, [r2, #0]
    c27a:	429a      	cmp	r2, r3
    c27c:	d00a      	beq.n	c294 <CC_LibInitNoRng+0x48>
    c27e:	2407      	movs	r4, #7
    c280:	f000 f81c 	bl	c2bc <CC_HalTerminate>
    c284:	e7e7      	b.n	c256 <CC_LibInitNoRng+0xa>
    c286:	2406      	movs	r4, #6
    c288:	e7fa      	b.n	c280 <CC_LibInitNoRng+0x34>
    c28a:	2404      	movs	r4, #4
    c28c:	4620      	mov	r0, r4
    c28e:	bd10      	pop	{r4, pc}
    c290:	2400      	movs	r4, #0
    c292:	e7f5      	b.n	c280 <CC_LibInitNoRng+0x34>
    c294:	2001      	movs	r0, #1
    c296:	f000 f897 	bl	c3c8 <CC_PalPowerSaveModeSelect>
    c29a:	4604      	mov	r4, r0
    c29c:	2800      	cmp	r0, #0
    c29e:	d1f7      	bne.n	c290 <CC_LibInitNoRng+0x44>
    c2a0:	4b04      	ldr	r3, [pc, #16]	; (c2b4 <CC_LibInitNoRng+0x68>)
    c2a2:	6018      	str	r0, [r3, #0]
    c2a4:	e7d9      	b.n	c25a <CC_LibInitNoRng+0xe>
    c2a6:	bf00      	nop
    c2a8:	5002b928 	.word	0x5002b928
    c2ac:	5002ba24 	.word	0x5002ba24
    c2b0:	20e00000 	.word	0x20e00000
    c2b4:	5002ba0c 	.word	0x5002ba0c

0000c2b8 <CC_HalInit>:
    c2b8:	2000      	movs	r0, #0
    c2ba:	4770      	bx	lr

0000c2bc <CC_HalTerminate>:
    c2bc:	2000      	movs	r0, #0
    c2be:	4770      	bx	lr

0000c2c0 <CC_HalMaskInterrupt>:
    c2c0:	4b01      	ldr	r3, [pc, #4]	; (c2c8 <CC_HalMaskInterrupt+0x8>)
    c2c2:	6018      	str	r0, [r3, #0]
    c2c4:	4770      	bx	lr
    c2c6:	bf00      	nop
    c2c8:	5002ba04 	.word	0x5002ba04

0000c2cc <CC_PalInit>:
    c2cc:	b510      	push	{r4, lr}
    c2ce:	4811      	ldr	r0, [pc, #68]	; (c314 <CC_PalInit+0x48>)
    c2d0:	f000 f848 	bl	c364 <CC_PalMutexCreate>
    c2d4:	b100      	cbz	r0, c2d8 <CC_PalInit+0xc>
    c2d6:	bd10      	pop	{r4, pc}
    c2d8:	480f      	ldr	r0, [pc, #60]	; (c318 <CC_PalInit+0x4c>)
    c2da:	f000 f843 	bl	c364 <CC_PalMutexCreate>
    c2de:	2800      	cmp	r0, #0
    c2e0:	d1f9      	bne.n	c2d6 <CC_PalInit+0xa>
    c2e2:	4c0e      	ldr	r4, [pc, #56]	; (c31c <CC_PalInit+0x50>)
    c2e4:	4620      	mov	r0, r4
    c2e6:	f000 f83d 	bl	c364 <CC_PalMutexCreate>
    c2ea:	2800      	cmp	r0, #0
    c2ec:	d1f3      	bne.n	c2d6 <CC_PalInit+0xa>
    c2ee:	4b0c      	ldr	r3, [pc, #48]	; (c320 <CC_PalInit+0x54>)
    c2f0:	480c      	ldr	r0, [pc, #48]	; (c324 <CC_PalInit+0x58>)
    c2f2:	601c      	str	r4, [r3, #0]
    c2f4:	f000 f836 	bl	c364 <CC_PalMutexCreate>
    c2f8:	4601      	mov	r1, r0
    c2fa:	2800      	cmp	r0, #0
    c2fc:	d1eb      	bne.n	c2d6 <CC_PalInit+0xa>
    c2fe:	f000 f82d 	bl	c35c <CC_PalDmaInit>
    c302:	4604      	mov	r4, r0
    c304:	b108      	cbz	r0, c30a <CC_PalInit+0x3e>
    c306:	4620      	mov	r0, r4
    c308:	bd10      	pop	{r4, pc}
    c30a:	f000 f83f 	bl	c38c <CC_PalPowerSaveModeInit>
    c30e:	4620      	mov	r0, r4
    c310:	e7fa      	b.n	c308 <CC_PalInit+0x3c>
    c312:	bf00      	nop
    c314:	200000f4 	.word	0x200000f4
    c318:	200000e8 	.word	0x200000e8
    c31c:	200000f0 	.word	0x200000f0
    c320:	200000f8 	.word	0x200000f8
    c324:	200000ec 	.word	0x200000ec

0000c328 <CC_PalTerminate>:
    c328:	b508      	push	{r3, lr}
    c32a:	4808      	ldr	r0, [pc, #32]	; (c34c <CC_PalTerminate+0x24>)
    c32c:	f000 f824 	bl	c378 <CC_PalMutexDestroy>
    c330:	4807      	ldr	r0, [pc, #28]	; (c350 <CC_PalTerminate+0x28>)
    c332:	f000 f821 	bl	c378 <CC_PalMutexDestroy>
    c336:	4807      	ldr	r0, [pc, #28]	; (c354 <CC_PalTerminate+0x2c>)
    c338:	f000 f81e 	bl	c378 <CC_PalMutexDestroy>
    c33c:	4806      	ldr	r0, [pc, #24]	; (c358 <CC_PalTerminate+0x30>)
    c33e:	f000 f81b 	bl	c378 <CC_PalMutexDestroy>
    c342:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    c346:	f000 b80b 	b.w	c360 <CC_PalDmaTerminate>
    c34a:	bf00      	nop
    c34c:	200000f4 	.word	0x200000f4
    c350:	200000e8 	.word	0x200000e8
    c354:	200000f0 	.word	0x200000f0
    c358:	200000ec 	.word	0x200000ec

0000c35c <CC_PalDmaInit>:
    c35c:	2000      	movs	r0, #0
    c35e:	4770      	bx	lr

0000c360 <CC_PalDmaTerminate>:
    c360:	4770      	bx	lr
    c362:	bf00      	nop

0000c364 <CC_PalMutexCreate>:
    c364:	b508      	push	{r3, lr}
    c366:	4b03      	ldr	r3, [pc, #12]	; (c374 <CC_PalMutexCreate+0x10>)
    c368:	6802      	ldr	r2, [r0, #0]
    c36a:	681b      	ldr	r3, [r3, #0]
    c36c:	6810      	ldr	r0, [r2, #0]
    c36e:	4798      	blx	r3
    c370:	2000      	movs	r0, #0
    c372:	bd08      	pop	{r3, pc}
    c374:	200000ac 	.word	0x200000ac

0000c378 <CC_PalMutexDestroy>:
    c378:	b508      	push	{r3, lr}
    c37a:	4b03      	ldr	r3, [pc, #12]	; (c388 <CC_PalMutexDestroy+0x10>)
    c37c:	6802      	ldr	r2, [r0, #0]
    c37e:	685b      	ldr	r3, [r3, #4]
    c380:	6810      	ldr	r0, [r2, #0]
    c382:	4798      	blx	r3
    c384:	2000      	movs	r0, #0
    c386:	bd08      	pop	{r3, pc}
    c388:	200000ac 	.word	0x200000ac

0000c38c <CC_PalPowerSaveModeInit>:
    c38c:	b570      	push	{r4, r5, r6, lr}
    c38e:	4c09      	ldr	r4, [pc, #36]	; (c3b4 <CC_PalPowerSaveModeInit+0x28>)
    c390:	4d09      	ldr	r5, [pc, #36]	; (c3b8 <CC_PalPowerSaveModeInit+0x2c>)
    c392:	6920      	ldr	r0, [r4, #16]
    c394:	68ab      	ldr	r3, [r5, #8]
    c396:	4798      	blx	r3
    c398:	b118      	cbz	r0, c3a2 <CC_PalPowerSaveModeInit+0x16>
    c39a:	4b08      	ldr	r3, [pc, #32]	; (c3bc <CC_PalPowerSaveModeInit+0x30>)
    c39c:	4808      	ldr	r0, [pc, #32]	; (c3c0 <CC_PalPowerSaveModeInit+0x34>)
    c39e:	685b      	ldr	r3, [r3, #4]
    c3a0:	4798      	blx	r3
    c3a2:	4a08      	ldr	r2, [pc, #32]	; (c3c4 <CC_PalPowerSaveModeInit+0x38>)
    c3a4:	68eb      	ldr	r3, [r5, #12]
    c3a6:	6920      	ldr	r0, [r4, #16]
    c3a8:	2100      	movs	r1, #0
    c3aa:	6011      	str	r1, [r2, #0]
    c3ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    c3b0:	4718      	bx	r3
    c3b2:	bf00      	nop
    c3b4:	200000bc 	.word	0x200000bc
    c3b8:	200000ac 	.word	0x200000ac
    c3bc:	2000009c 	.word	0x2000009c
    c3c0:	000577ec 	.word	0x000577ec
    c3c4:	2001bb34 	.word	0x2001bb34

0000c3c8 <CC_PalPowerSaveModeSelect>:
    c3c8:	b570      	push	{r4, r5, r6, lr}
    c3ca:	4d1a      	ldr	r5, [pc, #104]	; (c434 <CC_PalPowerSaveModeSelect+0x6c>)
    c3cc:	4e1a      	ldr	r6, [pc, #104]	; (c438 <CC_PalPowerSaveModeSelect+0x70>)
    c3ce:	4604      	mov	r4, r0
    c3d0:	68b2      	ldr	r2, [r6, #8]
    c3d2:	6928      	ldr	r0, [r5, #16]
    c3d4:	4790      	blx	r2
    c3d6:	b9f0      	cbnz	r0, c416 <CC_PalPowerSaveModeSelect+0x4e>
    c3d8:	b15c      	cbz	r4, c3f2 <CC_PalPowerSaveModeSelect+0x2a>
    c3da:	4c18      	ldr	r4, [pc, #96]	; (c43c <CC_PalPowerSaveModeSelect+0x74>)
    c3dc:	6823      	ldr	r3, [r4, #0]
    c3de:	b1ab      	cbz	r3, c40c <CC_PalPowerSaveModeSelect+0x44>
    c3e0:	2b01      	cmp	r3, #1
    c3e2:	d01a      	beq.n	c41a <CC_PalPowerSaveModeSelect+0x52>
    c3e4:	3b01      	subs	r3, #1
    c3e6:	6023      	str	r3, [r4, #0]
    c3e8:	6928      	ldr	r0, [r5, #16]
    c3ea:	68f3      	ldr	r3, [r6, #12]
    c3ec:	4798      	blx	r3
    c3ee:	2000      	movs	r0, #0
    c3f0:	bd70      	pop	{r4, r5, r6, pc}
    c3f2:	4c12      	ldr	r4, [pc, #72]	; (c43c <CC_PalPowerSaveModeSelect+0x74>)
    c3f4:	6821      	ldr	r1, [r4, #0]
    c3f6:	b939      	cbnz	r1, c408 <CC_PalPowerSaveModeSelect+0x40>
    c3f8:	4b11      	ldr	r3, [pc, #68]	; (c440 <CC_PalPowerSaveModeSelect+0x78>)
    c3fa:	4a12      	ldr	r2, [pc, #72]	; (c444 <CC_PalPowerSaveModeSelect+0x7c>)
    c3fc:	2001      	movs	r0, #1
    c3fe:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    c402:	6813      	ldr	r3, [r2, #0]
    c404:	2b00      	cmp	r3, #0
    c406:	d1fc      	bne.n	c402 <CC_PalPowerSaveModeSelect+0x3a>
    c408:	3101      	adds	r1, #1
    c40a:	6021      	str	r1, [r4, #0]
    c40c:	68f3      	ldr	r3, [r6, #12]
    c40e:	6928      	ldr	r0, [r5, #16]
    c410:	4798      	blx	r3
    c412:	2000      	movs	r0, #0
    c414:	bd70      	pop	{r4, r5, r6, pc}
    c416:	480c      	ldr	r0, [pc, #48]	; (c448 <CC_PalPowerSaveModeSelect+0x80>)
    c418:	bd70      	pop	{r4, r5, r6, pc}
    c41a:	4a0a      	ldr	r2, [pc, #40]	; (c444 <CC_PalPowerSaveModeSelect+0x7c>)
    c41c:	6813      	ldr	r3, [r2, #0]
    c41e:	2b00      	cmp	r3, #0
    c420:	d1fc      	bne.n	c41c <CC_PalPowerSaveModeSelect+0x54>
    c422:	4a07      	ldr	r2, [pc, #28]	; (c440 <CC_PalPowerSaveModeSelect+0x78>)
    c424:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    c428:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    c42c:	f7ff ff48 	bl	c2c0 <CC_HalMaskInterrupt>
    c430:	6823      	ldr	r3, [r4, #0]
    c432:	e7d7      	b.n	c3e4 <CC_PalPowerSaveModeSelect+0x1c>
    c434:	200000bc 	.word	0x200000bc
    c438:	200000ac 	.word	0x200000ac
    c43c:	2001bb34 	.word	0x2001bb34
    c440:	5002a000 	.word	0x5002a000
    c444:	5002b910 	.word	0x5002b910
    c448:	ffff8fe9 	.word	0xffff8fe9

0000c44c <_ZSt15get_new_handlerv>:
    c44c:	4b02      	ldr	r3, [pc, #8]	; (c458 <_ZSt15get_new_handlerv+0xc>)
    c44e:	6818      	ldr	r0, [r3, #0]
    c450:	f3bf 8f5b 	dmb	ish
    c454:	4770      	bx	lr
    c456:	bf00      	nop
    c458:	2001bb38 	.word	0x2001bb38

0000c45c <frexp>:
    c45c:	f8df c064 	ldr.w	ip, [pc, #100]	; c4c4 <frexp+0x68>
    c460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c462:	4617      	mov	r7, r2
    c464:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c468:	2200      	movs	r2, #0
    c46a:	4563      	cmp	r3, ip
    c46c:	4604      	mov	r4, r0
    c46e:	460d      	mov	r5, r1
    c470:	603a      	str	r2, [r7, #0]
    c472:	dc22      	bgt.n	c4ba <frexp+0x5e>
    c474:	4684      	mov	ip, r0
    c476:	ea53 0c0c 	orrs.w	ip, r3, ip
    c47a:	d01e      	beq.n	c4ba <frexp+0x5e>
    c47c:	f8df c048 	ldr.w	ip, [pc, #72]	; c4c8 <frexp+0x6c>
    c480:	ea01 0c0c 	and.w	ip, r1, ip
    c484:	460e      	mov	r6, r1
    c486:	f1bc 0f00 	cmp.w	ip, #0
    c48a:	d109      	bne.n	c4a0 <frexp+0x44>
    c48c:	4b0c      	ldr	r3, [pc, #48]	; (c4c0 <frexp+0x64>)
    c48e:	2200      	movs	r2, #0
    c490:	f7f4 f842 	bl	518 <__aeabi_dmul>
    c494:	f06f 0235 	mvn.w	r2, #53	; 0x35
    c498:	4604      	mov	r4, r0
    c49a:	460e      	mov	r6, r1
    c49c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c4a0:	f026 46ff 	bic.w	r6, r6, #2139095040	; 0x7f800000
    c4a4:	151b      	asrs	r3, r3, #20
    c4a6:	f426 06e0 	bic.w	r6, r6, #7340032	; 0x700000
    c4aa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    c4ae:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
    c4b2:	4413      	add	r3, r2
    c4b4:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
    c4b8:	603b      	str	r3, [r7, #0]
    c4ba:	4620      	mov	r0, r4
    c4bc:	4629      	mov	r1, r5
    c4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c4c0:	43500000 	.word	0x43500000
    c4c4:	7fefffff 	.word	0x7fefffff
    c4c8:	7ff00000 	.word	0x7ff00000

0000c4cc <round>:
    c4cc:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    c4d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
    c4d4:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
    c4d8:	2c13      	cmp	r4, #19
    c4da:	460b      	mov	r3, r1
    c4dc:	460d      	mov	r5, r1
    c4de:	4602      	mov	r2, r0
    c4e0:	dc0f      	bgt.n	c502 <round+0x36>
    c4e2:	2c00      	cmp	r4, #0
    c4e4:	db2a      	blt.n	c53c <round+0x70>
    c4e6:	491d      	ldr	r1, [pc, #116]	; (c55c <round+0x90>)
    c4e8:	4121      	asrs	r1, r4
    c4ea:	ea03 0001 	and.w	r0, r3, r1
    c4ee:	4310      	orrs	r0, r2
    c4f0:	d02f      	beq.n	c552 <round+0x86>
    c4f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    c4f6:	4123      	asrs	r3, r4
    c4f8:	441d      	add	r5, r3
    c4fa:	ea25 0501 	bic.w	r5, r5, r1
    c4fe:	2300      	movs	r3, #0
    c500:	e025      	b.n	c54e <round+0x82>
    c502:	2c33      	cmp	r4, #51	; 0x33
    c504:	dd07      	ble.n	c516 <round+0x4a>
    c506:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    c50a:	d122      	bne.n	c552 <round+0x86>
    c50c:	f7f3 fe4e 	bl	1ac <__adddf3>
    c510:	4602      	mov	r2, r0
    c512:	460b      	mov	r3, r1
    c514:	e01d      	b.n	c552 <round+0x86>
    c516:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    c51a:	f04f 31ff 	mov.w	r1, #4294967295
    c51e:	fa21 f707 	lsr.w	r7, r1, r7
    c522:	4238      	tst	r0, r7
    c524:	d015      	beq.n	c552 <round+0x86>
    c526:	2201      	movs	r2, #1
    c528:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
    c52c:	fa02 f303 	lsl.w	r3, r2, r3
    c530:	18c3      	adds	r3, r0, r3
    c532:	bf28      	it	cs
    c534:	18ad      	addcs	r5, r5, r2
    c536:	ea23 0307 	bic.w	r3, r3, r7
    c53a:	e008      	b.n	c54e <round+0x82>
    c53c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c540:	3401      	adds	r4, #1
    c542:	bf04      	itt	eq
    c544:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
    c548:	f445 1540 	orreq.w	r5, r5, #3145728	; 0x300000
    c54c:	2300      	movs	r3, #0
    c54e:	461a      	mov	r2, r3
    c550:	462b      	mov	r3, r5
    c552:	4610      	mov	r0, r2
    c554:	4619      	mov	r1, r3
    c556:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
    c55a:	bf00      	nop
    c55c:	000fffff 	.word	0x000fffff

0000c560 <roundf>:
    c560:	b508      	push	{r3, lr}
    c562:	f3c0 53c7 	ubfx	r3, r0, #23, #8
    c566:	3b7f      	subs	r3, #127	; 0x7f
    c568:	2b16      	cmp	r3, #22
    c56a:	4601      	mov	r1, r0
    c56c:	dc0e      	bgt.n	c58c <roundf+0x2c>
    c56e:	2b00      	cmp	r3, #0
    c570:	4602      	mov	r2, r0
    c572:	db10      	blt.n	c596 <roundf+0x36>
    c574:	480b      	ldr	r0, [pc, #44]	; (c5a4 <roundf+0x44>)
    c576:	4118      	asrs	r0, r3
    c578:	4201      	tst	r1, r0
    c57a:	d005      	beq.n	c588 <roundf+0x28>
    c57c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    c580:	4119      	asrs	r1, r3
    c582:	4411      	add	r1, r2
    c584:	ea21 0100 	bic.w	r1, r1, r0
    c588:	4608      	mov	r0, r1
    c58a:	bd08      	pop	{r3, pc}
    c58c:	2b80      	cmp	r3, #128	; 0x80
    c58e:	d1fb      	bne.n	c588 <roundf+0x28>
    c590:	f7f4 fada 	bl	b48 <__addsf3>
    c594:	bd08      	pop	{r3, pc}
    c596:	3301      	adds	r3, #1
    c598:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
    c59c:	d1f4      	bne.n	c588 <roundf+0x28>
    c59e:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
    c5a2:	e7f1      	b.n	c588 <roundf+0x28>
    c5a4:	007fffff 	.word	0x007fffff

0000c5a8 <__assert_func>:
    c5a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    c5aa:	4614      	mov	r4, r2
    c5ac:	461a      	mov	r2, r3
    c5ae:	4b09      	ldr	r3, [pc, #36]	; (c5d4 <__assert_func+0x2c>)
    c5b0:	681b      	ldr	r3, [r3, #0]
    c5b2:	4605      	mov	r5, r0
    c5b4:	68d8      	ldr	r0, [r3, #12]
    c5b6:	b14c      	cbz	r4, c5cc <__assert_func+0x24>
    c5b8:	4b07      	ldr	r3, [pc, #28]	; (c5d8 <__assert_func+0x30>)
    c5ba:	9100      	str	r1, [sp, #0]
    c5bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
    c5c0:	4906      	ldr	r1, [pc, #24]	; (c5dc <__assert_func+0x34>)
    c5c2:	462b      	mov	r3, r5
    c5c4:	f000 f80e 	bl	c5e4 <fiprintf>
    c5c8:	f003 fd2f 	bl	1002a <abort>
    c5cc:	4b04      	ldr	r3, [pc, #16]	; (c5e0 <__assert_func+0x38>)
    c5ce:	461c      	mov	r4, r3
    c5d0:	e7f3      	b.n	c5ba <__assert_func+0x12>
    c5d2:	bf00      	nop
    c5d4:	200000fc 	.word	0x200000fc
    c5d8:	0005787c 	.word	0x0005787c
    c5dc:	00057889 	.word	0x00057889
    c5e0:	000578b7 	.word	0x000578b7

0000c5e4 <fiprintf>:
    c5e4:	b40e      	push	{r1, r2, r3}
    c5e6:	b503      	push	{r0, r1, lr}
    c5e8:	4601      	mov	r1, r0
    c5ea:	ab03      	add	r3, sp, #12
    c5ec:	4805      	ldr	r0, [pc, #20]	; (c604 <fiprintf+0x20>)
    c5ee:	f853 2b04 	ldr.w	r2, [r3], #4
    c5f2:	6800      	ldr	r0, [r0, #0]
    c5f4:	9301      	str	r3, [sp, #4]
    c5f6:	f000 f8bf 	bl	c778 <_vfiprintf_r>
    c5fa:	b002      	add	sp, #8
    c5fc:	f85d eb04 	ldr.w	lr, [sp], #4
    c600:	b003      	add	sp, #12
    c602:	4770      	bx	lr
    c604:	200000fc 	.word	0x200000fc

0000c608 <malloc>:
    c608:	4b02      	ldr	r3, [pc, #8]	; (c614 <malloc+0xc>)
    c60a:	4601      	mov	r1, r0
    c60c:	6818      	ldr	r0, [r3, #0]
    c60e:	f000 b859 	b.w	c6c4 <_malloc_r>
    c612:	bf00      	nop
    c614:	200000fc 	.word	0x200000fc

0000c618 <free>:
    c618:	4b02      	ldr	r3, [pc, #8]	; (c624 <free+0xc>)
    c61a:	4601      	mov	r1, r0
    c61c:	6818      	ldr	r0, [r3, #0]
    c61e:	f000 b803 	b.w	c628 <_free_r>
    c622:	bf00      	nop
    c624:	200000fc 	.word	0x200000fc

0000c628 <_free_r>:
    c628:	b538      	push	{r3, r4, r5, lr}
    c62a:	4605      	mov	r5, r0
    c62c:	2900      	cmp	r1, #0
    c62e:	d045      	beq.n	c6bc <_free_r+0x94>
    c630:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c634:	1f0c      	subs	r4, r1, #4
    c636:	2b00      	cmp	r3, #0
    c638:	bfb8      	it	lt
    c63a:	18e4      	addlt	r4, r4, r3
    c63c:	f001 f890 	bl	d760 <__malloc_lock>
    c640:	4a1f      	ldr	r2, [pc, #124]	; (c6c0 <_free_r+0x98>)
    c642:	6813      	ldr	r3, [r2, #0]
    c644:	4610      	mov	r0, r2
    c646:	b933      	cbnz	r3, c656 <_free_r+0x2e>
    c648:	6063      	str	r3, [r4, #4]
    c64a:	6014      	str	r4, [r2, #0]
    c64c:	4628      	mov	r0, r5
    c64e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c652:	f001 b88b 	b.w	d76c <__malloc_unlock>
    c656:	42a3      	cmp	r3, r4
    c658:	d90b      	bls.n	c672 <_free_r+0x4a>
    c65a:	6821      	ldr	r1, [r4, #0]
    c65c:	1862      	adds	r2, r4, r1
    c65e:	4293      	cmp	r3, r2
    c660:	bf04      	itt	eq
    c662:	681a      	ldreq	r2, [r3, #0]
    c664:	685b      	ldreq	r3, [r3, #4]
    c666:	6063      	str	r3, [r4, #4]
    c668:	bf04      	itt	eq
    c66a:	1852      	addeq	r2, r2, r1
    c66c:	6022      	streq	r2, [r4, #0]
    c66e:	6004      	str	r4, [r0, #0]
    c670:	e7ec      	b.n	c64c <_free_r+0x24>
    c672:	461a      	mov	r2, r3
    c674:	685b      	ldr	r3, [r3, #4]
    c676:	b10b      	cbz	r3, c67c <_free_r+0x54>
    c678:	42a3      	cmp	r3, r4
    c67a:	d9fa      	bls.n	c672 <_free_r+0x4a>
    c67c:	6811      	ldr	r1, [r2, #0]
    c67e:	1850      	adds	r0, r2, r1
    c680:	42a0      	cmp	r0, r4
    c682:	d10b      	bne.n	c69c <_free_r+0x74>
    c684:	6820      	ldr	r0, [r4, #0]
    c686:	4401      	add	r1, r0
    c688:	1850      	adds	r0, r2, r1
    c68a:	4283      	cmp	r3, r0
    c68c:	6011      	str	r1, [r2, #0]
    c68e:	d1dd      	bne.n	c64c <_free_r+0x24>
    c690:	6818      	ldr	r0, [r3, #0]
    c692:	685b      	ldr	r3, [r3, #4]
    c694:	6053      	str	r3, [r2, #4]
    c696:	4401      	add	r1, r0
    c698:	6011      	str	r1, [r2, #0]
    c69a:	e7d7      	b.n	c64c <_free_r+0x24>
    c69c:	d902      	bls.n	c6a4 <_free_r+0x7c>
    c69e:	230c      	movs	r3, #12
    c6a0:	602b      	str	r3, [r5, #0]
    c6a2:	e7d3      	b.n	c64c <_free_r+0x24>
    c6a4:	6820      	ldr	r0, [r4, #0]
    c6a6:	1821      	adds	r1, r4, r0
    c6a8:	428b      	cmp	r3, r1
    c6aa:	bf04      	itt	eq
    c6ac:	6819      	ldreq	r1, [r3, #0]
    c6ae:	685b      	ldreq	r3, [r3, #4]
    c6b0:	6063      	str	r3, [r4, #4]
    c6b2:	bf04      	itt	eq
    c6b4:	1809      	addeq	r1, r1, r0
    c6b6:	6021      	streq	r1, [r4, #0]
    c6b8:	6054      	str	r4, [r2, #4]
    c6ba:	e7c7      	b.n	c64c <_free_r+0x24>
    c6bc:	bd38      	pop	{r3, r4, r5, pc}
    c6be:	bf00      	nop
    c6c0:	2001bb3c 	.word	0x2001bb3c

0000c6c4 <_malloc_r>:
    c6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c6c6:	1ccd      	adds	r5, r1, #3
    c6c8:	f025 0503 	bic.w	r5, r5, #3
    c6cc:	3508      	adds	r5, #8
    c6ce:	2d0c      	cmp	r5, #12
    c6d0:	bf38      	it	cc
    c6d2:	250c      	movcc	r5, #12
    c6d4:	2d00      	cmp	r5, #0
    c6d6:	4606      	mov	r6, r0
    c6d8:	db01      	blt.n	c6de <_malloc_r+0x1a>
    c6da:	42a9      	cmp	r1, r5
    c6dc:	d903      	bls.n	c6e6 <_malloc_r+0x22>
    c6de:	230c      	movs	r3, #12
    c6e0:	6033      	str	r3, [r6, #0]
    c6e2:	2000      	movs	r0, #0
    c6e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c6e6:	f001 f83b 	bl	d760 <__malloc_lock>
    c6ea:	4921      	ldr	r1, [pc, #132]	; (c770 <_malloc_r+0xac>)
    c6ec:	680a      	ldr	r2, [r1, #0]
    c6ee:	4614      	mov	r4, r2
    c6f0:	b99c      	cbnz	r4, c71a <_malloc_r+0x56>
    c6f2:	4f20      	ldr	r7, [pc, #128]	; (c774 <_malloc_r+0xb0>)
    c6f4:	683b      	ldr	r3, [r7, #0]
    c6f6:	b923      	cbnz	r3, c702 <_malloc_r+0x3e>
    c6f8:	4621      	mov	r1, r4
    c6fa:	4630      	mov	r0, r6
    c6fc:	f000 fcbc 	bl	d078 <_sbrk_r>
    c700:	6038      	str	r0, [r7, #0]
    c702:	4629      	mov	r1, r5
    c704:	4630      	mov	r0, r6
    c706:	f000 fcb7 	bl	d078 <_sbrk_r>
    c70a:	1c43      	adds	r3, r0, #1
    c70c:	d123      	bne.n	c756 <_malloc_r+0x92>
    c70e:	230c      	movs	r3, #12
    c710:	6033      	str	r3, [r6, #0]
    c712:	4630      	mov	r0, r6
    c714:	f001 f82a 	bl	d76c <__malloc_unlock>
    c718:	e7e3      	b.n	c6e2 <_malloc_r+0x1e>
    c71a:	6823      	ldr	r3, [r4, #0]
    c71c:	1b5b      	subs	r3, r3, r5
    c71e:	d417      	bmi.n	c750 <_malloc_r+0x8c>
    c720:	2b0b      	cmp	r3, #11
    c722:	d903      	bls.n	c72c <_malloc_r+0x68>
    c724:	6023      	str	r3, [r4, #0]
    c726:	441c      	add	r4, r3
    c728:	6025      	str	r5, [r4, #0]
    c72a:	e004      	b.n	c736 <_malloc_r+0x72>
    c72c:	6863      	ldr	r3, [r4, #4]
    c72e:	42a2      	cmp	r2, r4
    c730:	bf0c      	ite	eq
    c732:	600b      	streq	r3, [r1, #0]
    c734:	6053      	strne	r3, [r2, #4]
    c736:	4630      	mov	r0, r6
    c738:	f001 f818 	bl	d76c <__malloc_unlock>
    c73c:	f104 000b 	add.w	r0, r4, #11
    c740:	1d23      	adds	r3, r4, #4
    c742:	f020 0007 	bic.w	r0, r0, #7
    c746:	1ac2      	subs	r2, r0, r3
    c748:	d0cc      	beq.n	c6e4 <_malloc_r+0x20>
    c74a:	1a1b      	subs	r3, r3, r0
    c74c:	50a3      	str	r3, [r4, r2]
    c74e:	e7c9      	b.n	c6e4 <_malloc_r+0x20>
    c750:	4622      	mov	r2, r4
    c752:	6864      	ldr	r4, [r4, #4]
    c754:	e7cc      	b.n	c6f0 <_malloc_r+0x2c>
    c756:	1cc4      	adds	r4, r0, #3
    c758:	f024 0403 	bic.w	r4, r4, #3
    c75c:	42a0      	cmp	r0, r4
    c75e:	d0e3      	beq.n	c728 <_malloc_r+0x64>
    c760:	1a21      	subs	r1, r4, r0
    c762:	4630      	mov	r0, r6
    c764:	f000 fc88 	bl	d078 <_sbrk_r>
    c768:	3001      	adds	r0, #1
    c76a:	d1dd      	bne.n	c728 <_malloc_r+0x64>
    c76c:	e7cf      	b.n	c70e <_malloc_r+0x4a>
    c76e:	bf00      	nop
    c770:	2001bb3c 	.word	0x2001bb3c
    c774:	2001bb40 	.word	0x2001bb40

0000c778 <_vfiprintf_r>:
    c778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c77c:	460d      	mov	r5, r1
    c77e:	b09d      	sub	sp, #116	; 0x74
    c780:	4614      	mov	r4, r2
    c782:	4698      	mov	r8, r3
    c784:	4606      	mov	r6, r0
    c786:	b118      	cbz	r0, c790 <_vfiprintf_r+0x18>
    c788:	6983      	ldr	r3, [r0, #24]
    c78a:	b90b      	cbnz	r3, c790 <_vfiprintf_r+0x18>
    c78c:	f000 ff26 	bl	d5dc <__sinit>
    c790:	4b89      	ldr	r3, [pc, #548]	; (c9b8 <_vfiprintf_r+0x240>)
    c792:	429d      	cmp	r5, r3
    c794:	d11b      	bne.n	c7ce <_vfiprintf_r+0x56>
    c796:	6875      	ldr	r5, [r6, #4]
    c798:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c79a:	07d9      	lsls	r1, r3, #31
    c79c:	d405      	bmi.n	c7aa <_vfiprintf_r+0x32>
    c79e:	89ab      	ldrh	r3, [r5, #12]
    c7a0:	059a      	lsls	r2, r3, #22
    c7a2:	d402      	bmi.n	c7aa <_vfiprintf_r+0x32>
    c7a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c7a6:	f001 fead 	bl	e504 <__retarget_lock_acquire_recursive>
    c7aa:	89ab      	ldrh	r3, [r5, #12]
    c7ac:	071b      	lsls	r3, r3, #28
    c7ae:	d501      	bpl.n	c7b4 <_vfiprintf_r+0x3c>
    c7b0:	692b      	ldr	r3, [r5, #16]
    c7b2:	b9eb      	cbnz	r3, c7f0 <_vfiprintf_r+0x78>
    c7b4:	4629      	mov	r1, r5
    c7b6:	4630      	mov	r0, r6
    c7b8:	f000 fd9e 	bl	d2f8 <__swsetup_r>
    c7bc:	b1c0      	cbz	r0, c7f0 <_vfiprintf_r+0x78>
    c7be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c7c0:	07dc      	lsls	r4, r3, #31
    c7c2:	d50e      	bpl.n	c7e2 <_vfiprintf_r+0x6a>
    c7c4:	f04f 30ff 	mov.w	r0, #4294967295
    c7c8:	b01d      	add	sp, #116	; 0x74
    c7ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c7ce:	4b7b      	ldr	r3, [pc, #492]	; (c9bc <_vfiprintf_r+0x244>)
    c7d0:	429d      	cmp	r5, r3
    c7d2:	d101      	bne.n	c7d8 <_vfiprintf_r+0x60>
    c7d4:	68b5      	ldr	r5, [r6, #8]
    c7d6:	e7df      	b.n	c798 <_vfiprintf_r+0x20>
    c7d8:	4b79      	ldr	r3, [pc, #484]	; (c9c0 <_vfiprintf_r+0x248>)
    c7da:	429d      	cmp	r5, r3
    c7dc:	bf08      	it	eq
    c7de:	68f5      	ldreq	r5, [r6, #12]
    c7e0:	e7da      	b.n	c798 <_vfiprintf_r+0x20>
    c7e2:	89ab      	ldrh	r3, [r5, #12]
    c7e4:	0598      	lsls	r0, r3, #22
    c7e6:	d4ed      	bmi.n	c7c4 <_vfiprintf_r+0x4c>
    c7e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c7ea:	f001 fe93 	bl	e514 <__retarget_lock_release_recursive>
    c7ee:	e7e9      	b.n	c7c4 <_vfiprintf_r+0x4c>
    c7f0:	2300      	movs	r3, #0
    c7f2:	9309      	str	r3, [sp, #36]	; 0x24
    c7f4:	2320      	movs	r3, #32
    c7f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    c7fa:	f8cd 800c 	str.w	r8, [sp, #12]
    c7fe:	2330      	movs	r3, #48	; 0x30
    c800:	f8df 81c0 	ldr.w	r8, [pc, #448]	; c9c4 <_vfiprintf_r+0x24c>
    c804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    c808:	f04f 0901 	mov.w	r9, #1
    c80c:	4623      	mov	r3, r4
    c80e:	469a      	mov	sl, r3
    c810:	f813 2b01 	ldrb.w	r2, [r3], #1
    c814:	b10a      	cbz	r2, c81a <_vfiprintf_r+0xa2>
    c816:	2a25      	cmp	r2, #37	; 0x25
    c818:	d1f9      	bne.n	c80e <_vfiprintf_r+0x96>
    c81a:	ebba 0b04 	subs.w	fp, sl, r4
    c81e:	d00b      	beq.n	c838 <_vfiprintf_r+0xc0>
    c820:	465b      	mov	r3, fp
    c822:	4622      	mov	r2, r4
    c824:	4629      	mov	r1, r5
    c826:	4630      	mov	r0, r6
    c828:	f003 fc35 	bl	10096 <__sfputs_r>
    c82c:	3001      	adds	r0, #1
    c82e:	f000 80aa 	beq.w	c986 <_vfiprintf_r+0x20e>
    c832:	9a09      	ldr	r2, [sp, #36]	; 0x24
    c834:	445a      	add	r2, fp
    c836:	9209      	str	r2, [sp, #36]	; 0x24
    c838:	f89a 3000 	ldrb.w	r3, [sl]
    c83c:	2b00      	cmp	r3, #0
    c83e:	f000 80a2 	beq.w	c986 <_vfiprintf_r+0x20e>
    c842:	2300      	movs	r3, #0
    c844:	f04f 32ff 	mov.w	r2, #4294967295
    c848:	e9cd 2305 	strd	r2, r3, [sp, #20]
    c84c:	f10a 0a01 	add.w	sl, sl, #1
    c850:	9304      	str	r3, [sp, #16]
    c852:	9307      	str	r3, [sp, #28]
    c854:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    c858:	931a      	str	r3, [sp, #104]	; 0x68
    c85a:	4654      	mov	r4, sl
    c85c:	2205      	movs	r2, #5
    c85e:	f814 1b01 	ldrb.w	r1, [r4], #1
    c862:	4858      	ldr	r0, [pc, #352]	; (c9c4 <_vfiprintf_r+0x24c>)
    c864:	f7f3 fc4c 	bl	100 <memchr>
    c868:	9a04      	ldr	r2, [sp, #16]
    c86a:	b9d8      	cbnz	r0, c8a4 <_vfiprintf_r+0x12c>
    c86c:	06d1      	lsls	r1, r2, #27
    c86e:	bf44      	itt	mi
    c870:	2320      	movmi	r3, #32
    c872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    c876:	0713      	lsls	r3, r2, #28
    c878:	bf44      	itt	mi
    c87a:	232b      	movmi	r3, #43	; 0x2b
    c87c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    c880:	f89a 3000 	ldrb.w	r3, [sl]
    c884:	2b2a      	cmp	r3, #42	; 0x2a
    c886:	d015      	beq.n	c8b4 <_vfiprintf_r+0x13c>
    c888:	9a07      	ldr	r2, [sp, #28]
    c88a:	4654      	mov	r4, sl
    c88c:	2000      	movs	r0, #0
    c88e:	f04f 0c0a 	mov.w	ip, #10
    c892:	4621      	mov	r1, r4
    c894:	f811 3b01 	ldrb.w	r3, [r1], #1
    c898:	3b30      	subs	r3, #48	; 0x30
    c89a:	2b09      	cmp	r3, #9
    c89c:	d94e      	bls.n	c93c <_vfiprintf_r+0x1c4>
    c89e:	b1b0      	cbz	r0, c8ce <_vfiprintf_r+0x156>
    c8a0:	9207      	str	r2, [sp, #28]
    c8a2:	e014      	b.n	c8ce <_vfiprintf_r+0x156>
    c8a4:	eba0 0308 	sub.w	r3, r0, r8
    c8a8:	fa09 f303 	lsl.w	r3, r9, r3
    c8ac:	4313      	orrs	r3, r2
    c8ae:	9304      	str	r3, [sp, #16]
    c8b0:	46a2      	mov	sl, r4
    c8b2:	e7d2      	b.n	c85a <_vfiprintf_r+0xe2>
    c8b4:	9b03      	ldr	r3, [sp, #12]
    c8b6:	1d19      	adds	r1, r3, #4
    c8b8:	681b      	ldr	r3, [r3, #0]
    c8ba:	9103      	str	r1, [sp, #12]
    c8bc:	2b00      	cmp	r3, #0
    c8be:	bfbb      	ittet	lt
    c8c0:	425b      	neglt	r3, r3
    c8c2:	f042 0202 	orrlt.w	r2, r2, #2
    c8c6:	9307      	strge	r3, [sp, #28]
    c8c8:	9307      	strlt	r3, [sp, #28]
    c8ca:	bfb8      	it	lt
    c8cc:	9204      	strlt	r2, [sp, #16]
    c8ce:	7823      	ldrb	r3, [r4, #0]
    c8d0:	2b2e      	cmp	r3, #46	; 0x2e
    c8d2:	d10c      	bne.n	c8ee <_vfiprintf_r+0x176>
    c8d4:	7863      	ldrb	r3, [r4, #1]
    c8d6:	2b2a      	cmp	r3, #42	; 0x2a
    c8d8:	d135      	bne.n	c946 <_vfiprintf_r+0x1ce>
    c8da:	9b03      	ldr	r3, [sp, #12]
    c8dc:	1d1a      	adds	r2, r3, #4
    c8de:	681b      	ldr	r3, [r3, #0]
    c8e0:	9203      	str	r2, [sp, #12]
    c8e2:	2b00      	cmp	r3, #0
    c8e4:	bfb8      	it	lt
    c8e6:	f04f 33ff 	movlt.w	r3, #4294967295
    c8ea:	3402      	adds	r4, #2
    c8ec:	9305      	str	r3, [sp, #20]
    c8ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; c9d4 <_vfiprintf_r+0x25c>
    c8f2:	7821      	ldrb	r1, [r4, #0]
    c8f4:	2203      	movs	r2, #3
    c8f6:	4650      	mov	r0, sl
    c8f8:	f7f3 fc02 	bl	100 <memchr>
    c8fc:	b140      	cbz	r0, c910 <_vfiprintf_r+0x198>
    c8fe:	2340      	movs	r3, #64	; 0x40
    c900:	eba0 000a 	sub.w	r0, r0, sl
    c904:	fa03 f000 	lsl.w	r0, r3, r0
    c908:	9b04      	ldr	r3, [sp, #16]
    c90a:	4303      	orrs	r3, r0
    c90c:	3401      	adds	r4, #1
    c90e:	9304      	str	r3, [sp, #16]
    c910:	f814 1b01 	ldrb.w	r1, [r4], #1
    c914:	482c      	ldr	r0, [pc, #176]	; (c9c8 <_vfiprintf_r+0x250>)
    c916:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    c91a:	2206      	movs	r2, #6
    c91c:	f7f3 fbf0 	bl	100 <memchr>
    c920:	2800      	cmp	r0, #0
    c922:	d03f      	beq.n	c9a4 <_vfiprintf_r+0x22c>
    c924:	4b29      	ldr	r3, [pc, #164]	; (c9cc <_vfiprintf_r+0x254>)
    c926:	bb1b      	cbnz	r3, c970 <_vfiprintf_r+0x1f8>
    c928:	9b03      	ldr	r3, [sp, #12]
    c92a:	3307      	adds	r3, #7
    c92c:	f023 0307 	bic.w	r3, r3, #7
    c930:	3308      	adds	r3, #8
    c932:	9303      	str	r3, [sp, #12]
    c934:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c936:	443b      	add	r3, r7
    c938:	9309      	str	r3, [sp, #36]	; 0x24
    c93a:	e767      	b.n	c80c <_vfiprintf_r+0x94>
    c93c:	fb0c 3202 	mla	r2, ip, r2, r3
    c940:	460c      	mov	r4, r1
    c942:	2001      	movs	r0, #1
    c944:	e7a5      	b.n	c892 <_vfiprintf_r+0x11a>
    c946:	2300      	movs	r3, #0
    c948:	3401      	adds	r4, #1
    c94a:	9305      	str	r3, [sp, #20]
    c94c:	4619      	mov	r1, r3
    c94e:	f04f 0c0a 	mov.w	ip, #10
    c952:	4620      	mov	r0, r4
    c954:	f810 2b01 	ldrb.w	r2, [r0], #1
    c958:	3a30      	subs	r2, #48	; 0x30
    c95a:	2a09      	cmp	r2, #9
    c95c:	d903      	bls.n	c966 <_vfiprintf_r+0x1ee>
    c95e:	2b00      	cmp	r3, #0
    c960:	d0c5      	beq.n	c8ee <_vfiprintf_r+0x176>
    c962:	9105      	str	r1, [sp, #20]
    c964:	e7c3      	b.n	c8ee <_vfiprintf_r+0x176>
    c966:	fb0c 2101 	mla	r1, ip, r1, r2
    c96a:	4604      	mov	r4, r0
    c96c:	2301      	movs	r3, #1
    c96e:	e7f0      	b.n	c952 <_vfiprintf_r+0x1da>
    c970:	ab03      	add	r3, sp, #12
    c972:	9300      	str	r3, [sp, #0]
    c974:	462a      	mov	r2, r5
    c976:	4b16      	ldr	r3, [pc, #88]	; (c9d0 <_vfiprintf_r+0x258>)
    c978:	a904      	add	r1, sp, #16
    c97a:	4630      	mov	r0, r6
    c97c:	f000 f82c 	bl	c9d8 <_printf_float>
    c980:	4607      	mov	r7, r0
    c982:	1c78      	adds	r0, r7, #1
    c984:	d1d6      	bne.n	c934 <_vfiprintf_r+0x1bc>
    c986:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c988:	07d9      	lsls	r1, r3, #31
    c98a:	d405      	bmi.n	c998 <_vfiprintf_r+0x220>
    c98c:	89ab      	ldrh	r3, [r5, #12]
    c98e:	059a      	lsls	r2, r3, #22
    c990:	d402      	bmi.n	c998 <_vfiprintf_r+0x220>
    c992:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c994:	f001 fdbe 	bl	e514 <__retarget_lock_release_recursive>
    c998:	89ab      	ldrh	r3, [r5, #12]
    c99a:	065b      	lsls	r3, r3, #25
    c99c:	f53f af12 	bmi.w	c7c4 <_vfiprintf_r+0x4c>
    c9a0:	9809      	ldr	r0, [sp, #36]	; 0x24
    c9a2:	e711      	b.n	c7c8 <_vfiprintf_r+0x50>
    c9a4:	ab03      	add	r3, sp, #12
    c9a6:	9300      	str	r3, [sp, #0]
    c9a8:	462a      	mov	r2, r5
    c9aa:	4b09      	ldr	r3, [pc, #36]	; (c9d0 <_vfiprintf_r+0x258>)
    c9ac:	a904      	add	r1, sp, #16
    c9ae:	4630      	mov	r0, r6
    c9b0:	f000 fa3c 	bl	ce2c <_printf_i>
    c9b4:	e7e4      	b.n	c980 <_vfiprintf_r+0x208>
    c9b6:	bf00      	nop
    c9b8:	00057830 	.word	0x00057830
    c9bc:	00057850 	.word	0x00057850
    c9c0:	00057810 	.word	0x00057810
    c9c4:	000579b9 	.word	0x000579b9
    c9c8:	000579c3 	.word	0x000579c3
    c9cc:	0000c9d9 	.word	0x0000c9d9
    c9d0:	00010097 	.word	0x00010097
    c9d4:	000579bf 	.word	0x000579bf

0000c9d8 <_printf_float>:
    c9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c9dc:	b091      	sub	sp, #68	; 0x44
    c9de:	460c      	mov	r4, r1
    c9e0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
    c9e4:	4616      	mov	r6, r2
    c9e6:	461f      	mov	r7, r3
    c9e8:	4605      	mov	r5, r0
    c9ea:	f000 fe75 	bl	d6d8 <_localeconv_r>
    c9ee:	6803      	ldr	r3, [r0, #0]
    c9f0:	9309      	str	r3, [sp, #36]	; 0x24
    c9f2:	4618      	mov	r0, r3
    c9f4:	f7f4 fd8e 	bl	1514 <strlen>
    c9f8:	2300      	movs	r3, #0
    c9fa:	930e      	str	r3, [sp, #56]	; 0x38
    c9fc:	f8d8 3000 	ldr.w	r3, [r8]
    ca00:	900a      	str	r0, [sp, #40]	; 0x28
    ca02:	3307      	adds	r3, #7
    ca04:	f023 0307 	bic.w	r3, r3, #7
    ca08:	f103 0208 	add.w	r2, r3, #8
    ca0c:	f894 9018 	ldrb.w	r9, [r4, #24]
    ca10:	f8d4 b000 	ldr.w	fp, [r4]
    ca14:	f8c8 2000 	str.w	r2, [r8]
    ca18:	e9d3 2300 	ldrd	r2, r3, [r3]
    ca1c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
    ca20:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
    ca24:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
    ca28:	930b      	str	r3, [sp, #44]	; 0x2c
    ca2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ca2c:	4b9c      	ldr	r3, [pc, #624]	; (cca0 <_printf_float+0x2c8>)
    ca2e:	f04f 32ff 	mov.w	r2, #4294967295
    ca32:	4640      	mov	r0, r8
    ca34:	f7f4 fd4e 	bl	14d4 <__aeabi_dcmpun>
    ca38:	bb70      	cbnz	r0, ca98 <_printf_float+0xc0>
    ca3a:	4b99      	ldr	r3, [pc, #612]	; (cca0 <_printf_float+0x2c8>)
    ca3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ca3e:	f04f 32ff 	mov.w	r2, #4294967295
    ca42:	4640      	mov	r0, r8
    ca44:	f7f3 ffe4 	bl	a10 <__aeabi_dcmple>
    ca48:	bb30      	cbnz	r0, ca98 <_printf_float+0xc0>
    ca4a:	2200      	movs	r2, #0
    ca4c:	2300      	movs	r3, #0
    ca4e:	4640      	mov	r0, r8
    ca50:	4651      	mov	r1, sl
    ca52:	f7f3 ffd3 	bl	9fc <__aeabi_dcmplt>
    ca56:	b110      	cbz	r0, ca5e <_printf_float+0x86>
    ca58:	232d      	movs	r3, #45	; 0x2d
    ca5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    ca5e:	4b91      	ldr	r3, [pc, #580]	; (cca4 <_printf_float+0x2cc>)
    ca60:	4891      	ldr	r0, [pc, #580]	; (cca8 <_printf_float+0x2d0>)
    ca62:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
    ca66:	bf94      	ite	ls
    ca68:	4698      	movls	r8, r3
    ca6a:	4680      	movhi	r8, r0
    ca6c:	2303      	movs	r3, #3
    ca6e:	6123      	str	r3, [r4, #16]
    ca70:	f02b 0304 	bic.w	r3, fp, #4
    ca74:	6023      	str	r3, [r4, #0]
    ca76:	f04f 0a00 	mov.w	sl, #0
    ca7a:	9700      	str	r7, [sp, #0]
    ca7c:	4633      	mov	r3, r6
    ca7e:	aa0f      	add	r2, sp, #60	; 0x3c
    ca80:	4621      	mov	r1, r4
    ca82:	4628      	mov	r0, r5
    ca84:	f003 fbb7 	bl	101f6 <_printf_common>
    ca88:	3001      	adds	r0, #1
    ca8a:	f040 808f 	bne.w	cbac <_printf_float+0x1d4>
    ca8e:	f04f 30ff 	mov.w	r0, #4294967295
    ca92:	b011      	add	sp, #68	; 0x44
    ca94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ca98:	4642      	mov	r2, r8
    ca9a:	4653      	mov	r3, sl
    ca9c:	4640      	mov	r0, r8
    ca9e:	4651      	mov	r1, sl
    caa0:	f7f4 fd18 	bl	14d4 <__aeabi_dcmpun>
    caa4:	b140      	cbz	r0, cab8 <_printf_float+0xe0>
    caa6:	f1ba 0f00 	cmp.w	sl, #0
    caaa:	bfbc      	itt	lt
    caac:	232d      	movlt	r3, #45	; 0x2d
    caae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
    cab2:	487e      	ldr	r0, [pc, #504]	; (ccac <_printf_float+0x2d4>)
    cab4:	4b7e      	ldr	r3, [pc, #504]	; (ccb0 <_printf_float+0x2d8>)
    cab6:	e7d4      	b.n	ca62 <_printf_float+0x8a>
    cab8:	6863      	ldr	r3, [r4, #4]
    caba:	1c5a      	adds	r2, r3, #1
    cabc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
    cac0:	d142      	bne.n	cb48 <_printf_float+0x170>
    cac2:	2306      	movs	r3, #6
    cac4:	6063      	str	r3, [r4, #4]
    cac6:	2200      	movs	r2, #0
    cac8:	9206      	str	r2, [sp, #24]
    caca:	aa0e      	add	r2, sp, #56	; 0x38
    cacc:	e9cd 9204 	strd	r9, r2, [sp, #16]
    cad0:	aa0d      	add	r2, sp, #52	; 0x34
    cad2:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
    cad6:	9203      	str	r2, [sp, #12]
    cad8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
    cadc:	e9cd 3201 	strd	r3, r2, [sp, #4]
    cae0:	6023      	str	r3, [r4, #0]
    cae2:	6863      	ldr	r3, [r4, #4]
    cae4:	9300      	str	r3, [sp, #0]
    cae6:	4642      	mov	r2, r8
    cae8:	4653      	mov	r3, sl
    caea:	4628      	mov	r0, r5
    caec:	910b      	str	r1, [sp, #44]	; 0x2c
    caee:	f003 fae4 	bl	100ba <__cvt>
    caf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    caf4:	2947      	cmp	r1, #71	; 0x47
    caf6:	4680      	mov	r8, r0
    caf8:	990d      	ldr	r1, [sp, #52]	; 0x34
    cafa:	d108      	bne.n	cb0e <_printf_float+0x136>
    cafc:	1cc8      	adds	r0, r1, #3
    cafe:	db02      	blt.n	cb06 <_printf_float+0x12e>
    cb00:	6863      	ldr	r3, [r4, #4]
    cb02:	4299      	cmp	r1, r3
    cb04:	dd40      	ble.n	cb88 <_printf_float+0x1b0>
    cb06:	f1a9 0902 	sub.w	r9, r9, #2
    cb0a:	fa5f f989 	uxtb.w	r9, r9
    cb0e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    cb12:	d81f      	bhi.n	cb54 <_printf_float+0x17c>
    cb14:	3901      	subs	r1, #1
    cb16:	464a      	mov	r2, r9
    cb18:	f104 0050 	add.w	r0, r4, #80	; 0x50
    cb1c:	910d      	str	r1, [sp, #52]	; 0x34
    cb1e:	f003 fb2c 	bl	1017a <__exponent>
    cb22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cb24:	1813      	adds	r3, r2, r0
    cb26:	2a01      	cmp	r2, #1
    cb28:	4682      	mov	sl, r0
    cb2a:	6123      	str	r3, [r4, #16]
    cb2c:	dc02      	bgt.n	cb34 <_printf_float+0x15c>
    cb2e:	6822      	ldr	r2, [r4, #0]
    cb30:	07d2      	lsls	r2, r2, #31
    cb32:	d501      	bpl.n	cb38 <_printf_float+0x160>
    cb34:	3301      	adds	r3, #1
    cb36:	6123      	str	r3, [r4, #16]
    cb38:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
    cb3c:	2b00      	cmp	r3, #0
    cb3e:	d09c      	beq.n	ca7a <_printf_float+0xa2>
    cb40:	232d      	movs	r3, #45	; 0x2d
    cb42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cb46:	e798      	b.n	ca7a <_printf_float+0xa2>
    cb48:	2947      	cmp	r1, #71	; 0x47
    cb4a:	d1bc      	bne.n	cac6 <_printf_float+0xee>
    cb4c:	2b00      	cmp	r3, #0
    cb4e:	d1ba      	bne.n	cac6 <_printf_float+0xee>
    cb50:	2301      	movs	r3, #1
    cb52:	e7b7      	b.n	cac4 <_printf_float+0xec>
    cb54:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
    cb58:	d118      	bne.n	cb8c <_printf_float+0x1b4>
    cb5a:	2900      	cmp	r1, #0
    cb5c:	6863      	ldr	r3, [r4, #4]
    cb5e:	dd0b      	ble.n	cb78 <_printf_float+0x1a0>
    cb60:	6121      	str	r1, [r4, #16]
    cb62:	b913      	cbnz	r3, cb6a <_printf_float+0x192>
    cb64:	6822      	ldr	r2, [r4, #0]
    cb66:	07d0      	lsls	r0, r2, #31
    cb68:	d502      	bpl.n	cb70 <_printf_float+0x198>
    cb6a:	3301      	adds	r3, #1
    cb6c:	440b      	add	r3, r1
    cb6e:	6123      	str	r3, [r4, #16]
    cb70:	65a1      	str	r1, [r4, #88]	; 0x58
    cb72:	f04f 0a00 	mov.w	sl, #0
    cb76:	e7df      	b.n	cb38 <_printf_float+0x160>
    cb78:	b913      	cbnz	r3, cb80 <_printf_float+0x1a8>
    cb7a:	6822      	ldr	r2, [r4, #0]
    cb7c:	07d2      	lsls	r2, r2, #31
    cb7e:	d501      	bpl.n	cb84 <_printf_float+0x1ac>
    cb80:	3302      	adds	r3, #2
    cb82:	e7f4      	b.n	cb6e <_printf_float+0x196>
    cb84:	2301      	movs	r3, #1
    cb86:	e7f2      	b.n	cb6e <_printf_float+0x196>
    cb88:	f04f 0967 	mov.w	r9, #103	; 0x67
    cb8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cb8e:	4299      	cmp	r1, r3
    cb90:	db05      	blt.n	cb9e <_printf_float+0x1c6>
    cb92:	6823      	ldr	r3, [r4, #0]
    cb94:	6121      	str	r1, [r4, #16]
    cb96:	07d8      	lsls	r0, r3, #31
    cb98:	d5ea      	bpl.n	cb70 <_printf_float+0x198>
    cb9a:	1c4b      	adds	r3, r1, #1
    cb9c:	e7e7      	b.n	cb6e <_printf_float+0x196>
    cb9e:	2900      	cmp	r1, #0
    cba0:	bfd4      	ite	le
    cba2:	f1c1 0202 	rsble	r2, r1, #2
    cba6:	2201      	movgt	r2, #1
    cba8:	4413      	add	r3, r2
    cbaa:	e7e0      	b.n	cb6e <_printf_float+0x196>
    cbac:	6823      	ldr	r3, [r4, #0]
    cbae:	055a      	lsls	r2, r3, #21
    cbb0:	d407      	bmi.n	cbc2 <_printf_float+0x1ea>
    cbb2:	6923      	ldr	r3, [r4, #16]
    cbb4:	4642      	mov	r2, r8
    cbb6:	4631      	mov	r1, r6
    cbb8:	4628      	mov	r0, r5
    cbba:	47b8      	blx	r7
    cbbc:	3001      	adds	r0, #1
    cbbe:	d12b      	bne.n	cc18 <_printf_float+0x240>
    cbc0:	e765      	b.n	ca8e <_printf_float+0xb6>
    cbc2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    cbc6:	f240 80dc 	bls.w	cd82 <_printf_float+0x3aa>
    cbca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    cbce:	2200      	movs	r2, #0
    cbd0:	2300      	movs	r3, #0
    cbd2:	f7f3 ff09 	bl	9e8 <__aeabi_dcmpeq>
    cbd6:	2800      	cmp	r0, #0
    cbd8:	d033      	beq.n	cc42 <_printf_float+0x26a>
    cbda:	4a36      	ldr	r2, [pc, #216]	; (ccb4 <_printf_float+0x2dc>)
    cbdc:	2301      	movs	r3, #1
    cbde:	4631      	mov	r1, r6
    cbe0:	4628      	mov	r0, r5
    cbe2:	47b8      	blx	r7
    cbe4:	3001      	adds	r0, #1
    cbe6:	f43f af52 	beq.w	ca8e <_printf_float+0xb6>
    cbea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cbee:	429a      	cmp	r2, r3
    cbf0:	db02      	blt.n	cbf8 <_printf_float+0x220>
    cbf2:	6823      	ldr	r3, [r4, #0]
    cbf4:	07d8      	lsls	r0, r3, #31
    cbf6:	d50f      	bpl.n	cc18 <_printf_float+0x240>
    cbf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cbfc:	4631      	mov	r1, r6
    cbfe:	4628      	mov	r0, r5
    cc00:	47b8      	blx	r7
    cc02:	3001      	adds	r0, #1
    cc04:	f43f af43 	beq.w	ca8e <_printf_float+0xb6>
    cc08:	f04f 0800 	mov.w	r8, #0
    cc0c:	f104 091a 	add.w	r9, r4, #26
    cc10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cc12:	3b01      	subs	r3, #1
    cc14:	4543      	cmp	r3, r8
    cc16:	dc09      	bgt.n	cc2c <_printf_float+0x254>
    cc18:	6823      	ldr	r3, [r4, #0]
    cc1a:	079b      	lsls	r3, r3, #30
    cc1c:	f100 8101 	bmi.w	ce22 <_printf_float+0x44a>
    cc20:	68e0      	ldr	r0, [r4, #12]
    cc22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cc24:	4298      	cmp	r0, r3
    cc26:	bfb8      	it	lt
    cc28:	4618      	movlt	r0, r3
    cc2a:	e732      	b.n	ca92 <_printf_float+0xba>
    cc2c:	2301      	movs	r3, #1
    cc2e:	464a      	mov	r2, r9
    cc30:	4631      	mov	r1, r6
    cc32:	4628      	mov	r0, r5
    cc34:	47b8      	blx	r7
    cc36:	3001      	adds	r0, #1
    cc38:	f43f af29 	beq.w	ca8e <_printf_float+0xb6>
    cc3c:	f108 0801 	add.w	r8, r8, #1
    cc40:	e7e6      	b.n	cc10 <_printf_float+0x238>
    cc42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    cc44:	2b00      	cmp	r3, #0
    cc46:	dc37      	bgt.n	ccb8 <_printf_float+0x2e0>
    cc48:	4a1a      	ldr	r2, [pc, #104]	; (ccb4 <_printf_float+0x2dc>)
    cc4a:	2301      	movs	r3, #1
    cc4c:	4631      	mov	r1, r6
    cc4e:	4628      	mov	r0, r5
    cc50:	47b8      	blx	r7
    cc52:	3001      	adds	r0, #1
    cc54:	f43f af1b 	beq.w	ca8e <_printf_float+0xb6>
    cc58:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cc5c:	4313      	orrs	r3, r2
    cc5e:	d102      	bne.n	cc66 <_printf_float+0x28e>
    cc60:	6823      	ldr	r3, [r4, #0]
    cc62:	07d9      	lsls	r1, r3, #31
    cc64:	d5d8      	bpl.n	cc18 <_printf_float+0x240>
    cc66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cc6a:	4631      	mov	r1, r6
    cc6c:	4628      	mov	r0, r5
    cc6e:	47b8      	blx	r7
    cc70:	3001      	adds	r0, #1
    cc72:	f43f af0c 	beq.w	ca8e <_printf_float+0xb6>
    cc76:	f04f 0900 	mov.w	r9, #0
    cc7a:	f104 0a1a 	add.w	sl, r4, #26
    cc7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    cc80:	425b      	negs	r3, r3
    cc82:	454b      	cmp	r3, r9
    cc84:	dc01      	bgt.n	cc8a <_printf_float+0x2b2>
    cc86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cc88:	e794      	b.n	cbb4 <_printf_float+0x1dc>
    cc8a:	2301      	movs	r3, #1
    cc8c:	4652      	mov	r2, sl
    cc8e:	4631      	mov	r1, r6
    cc90:	4628      	mov	r0, r5
    cc92:	47b8      	blx	r7
    cc94:	3001      	adds	r0, #1
    cc96:	f43f aefa 	beq.w	ca8e <_printf_float+0xb6>
    cc9a:	f109 0901 	add.w	r9, r9, #1
    cc9e:	e7ee      	b.n	cc7e <_printf_float+0x2a6>
    cca0:	7fefffff 	.word	0x7fefffff
    cca4:	000579ca 	.word	0x000579ca
    cca8:	000579ce 	.word	0x000579ce
    ccac:	000579d6 	.word	0x000579d6
    ccb0:	000579d2 	.word	0x000579d2
    ccb4:	000579da 	.word	0x000579da
    ccb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ccba:	6da3      	ldr	r3, [r4, #88]	; 0x58
    ccbc:	429a      	cmp	r2, r3
    ccbe:	bfa8      	it	ge
    ccc0:	461a      	movge	r2, r3
    ccc2:	2a00      	cmp	r2, #0
    ccc4:	4691      	mov	r9, r2
    ccc6:	dc37      	bgt.n	cd38 <_printf_float+0x360>
    ccc8:	f04f 0b00 	mov.w	fp, #0
    cccc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    ccd0:	f104 021a 	add.w	r2, r4, #26
    ccd4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
    ccd8:	ebaa 0309 	sub.w	r3, sl, r9
    ccdc:	455b      	cmp	r3, fp
    ccde:	dc33      	bgt.n	cd48 <_printf_float+0x370>
    cce0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cce4:	429a      	cmp	r2, r3
    cce6:	db3b      	blt.n	cd60 <_printf_float+0x388>
    cce8:	6823      	ldr	r3, [r4, #0]
    ccea:	07da      	lsls	r2, r3, #31
    ccec:	d438      	bmi.n	cd60 <_printf_float+0x388>
    ccee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ccf0:	990d      	ldr	r1, [sp, #52]	; 0x34
    ccf2:	eba2 030a 	sub.w	r3, r2, sl
    ccf6:	eba2 0901 	sub.w	r9, r2, r1
    ccfa:	4599      	cmp	r9, r3
    ccfc:	bfa8      	it	ge
    ccfe:	4699      	movge	r9, r3
    cd00:	f1b9 0f00 	cmp.w	r9, #0
    cd04:	dc34      	bgt.n	cd70 <_printf_float+0x398>
    cd06:	f04f 0800 	mov.w	r8, #0
    cd0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    cd0e:	f104 0a1a 	add.w	sl, r4, #26
    cd12:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cd16:	1a9b      	subs	r3, r3, r2
    cd18:	eba3 0309 	sub.w	r3, r3, r9
    cd1c:	4543      	cmp	r3, r8
    cd1e:	f77f af7b 	ble.w	cc18 <_printf_float+0x240>
    cd22:	2301      	movs	r3, #1
    cd24:	4652      	mov	r2, sl
    cd26:	4631      	mov	r1, r6
    cd28:	4628      	mov	r0, r5
    cd2a:	47b8      	blx	r7
    cd2c:	3001      	adds	r0, #1
    cd2e:	f43f aeae 	beq.w	ca8e <_printf_float+0xb6>
    cd32:	f108 0801 	add.w	r8, r8, #1
    cd36:	e7ec      	b.n	cd12 <_printf_float+0x33a>
    cd38:	4613      	mov	r3, r2
    cd3a:	4631      	mov	r1, r6
    cd3c:	4642      	mov	r2, r8
    cd3e:	4628      	mov	r0, r5
    cd40:	47b8      	blx	r7
    cd42:	3001      	adds	r0, #1
    cd44:	d1c0      	bne.n	ccc8 <_printf_float+0x2f0>
    cd46:	e6a2      	b.n	ca8e <_printf_float+0xb6>
    cd48:	2301      	movs	r3, #1
    cd4a:	4631      	mov	r1, r6
    cd4c:	4628      	mov	r0, r5
    cd4e:	920b      	str	r2, [sp, #44]	; 0x2c
    cd50:	47b8      	blx	r7
    cd52:	3001      	adds	r0, #1
    cd54:	f43f ae9b 	beq.w	ca8e <_printf_float+0xb6>
    cd58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cd5a:	f10b 0b01 	add.w	fp, fp, #1
    cd5e:	e7b9      	b.n	ccd4 <_printf_float+0x2fc>
    cd60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cd64:	4631      	mov	r1, r6
    cd66:	4628      	mov	r0, r5
    cd68:	47b8      	blx	r7
    cd6a:	3001      	adds	r0, #1
    cd6c:	d1bf      	bne.n	ccee <_printf_float+0x316>
    cd6e:	e68e      	b.n	ca8e <_printf_float+0xb6>
    cd70:	464b      	mov	r3, r9
    cd72:	eb08 020a 	add.w	r2, r8, sl
    cd76:	4631      	mov	r1, r6
    cd78:	4628      	mov	r0, r5
    cd7a:	47b8      	blx	r7
    cd7c:	3001      	adds	r0, #1
    cd7e:	d1c2      	bne.n	cd06 <_printf_float+0x32e>
    cd80:	e685      	b.n	ca8e <_printf_float+0xb6>
    cd82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cd84:	2a01      	cmp	r2, #1
    cd86:	dc01      	bgt.n	cd8c <_printf_float+0x3b4>
    cd88:	07db      	lsls	r3, r3, #31
    cd8a:	d537      	bpl.n	cdfc <_printf_float+0x424>
    cd8c:	2301      	movs	r3, #1
    cd8e:	4642      	mov	r2, r8
    cd90:	4631      	mov	r1, r6
    cd92:	4628      	mov	r0, r5
    cd94:	47b8      	blx	r7
    cd96:	3001      	adds	r0, #1
    cd98:	f43f ae79 	beq.w	ca8e <_printf_float+0xb6>
    cd9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cda0:	4631      	mov	r1, r6
    cda2:	4628      	mov	r0, r5
    cda4:	47b8      	blx	r7
    cda6:	3001      	adds	r0, #1
    cda8:	f43f ae71 	beq.w	ca8e <_printf_float+0xb6>
    cdac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    cdb0:	2200      	movs	r2, #0
    cdb2:	2300      	movs	r3, #0
    cdb4:	f7f3 fe18 	bl	9e8 <__aeabi_dcmpeq>
    cdb8:	b9d8      	cbnz	r0, cdf2 <_printf_float+0x41a>
    cdba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cdbc:	f108 0201 	add.w	r2, r8, #1
    cdc0:	3b01      	subs	r3, #1
    cdc2:	4631      	mov	r1, r6
    cdc4:	4628      	mov	r0, r5
    cdc6:	47b8      	blx	r7
    cdc8:	3001      	adds	r0, #1
    cdca:	d10e      	bne.n	cdea <_printf_float+0x412>
    cdcc:	e65f      	b.n	ca8e <_printf_float+0xb6>
    cdce:	2301      	movs	r3, #1
    cdd0:	464a      	mov	r2, r9
    cdd2:	4631      	mov	r1, r6
    cdd4:	4628      	mov	r0, r5
    cdd6:	47b8      	blx	r7
    cdd8:	3001      	adds	r0, #1
    cdda:	f43f ae58 	beq.w	ca8e <_printf_float+0xb6>
    cdde:	f108 0801 	add.w	r8, r8, #1
    cde2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cde4:	3b01      	subs	r3, #1
    cde6:	4543      	cmp	r3, r8
    cde8:	dcf1      	bgt.n	cdce <_printf_float+0x3f6>
    cdea:	4653      	mov	r3, sl
    cdec:	f104 0250 	add.w	r2, r4, #80	; 0x50
    cdf0:	e6e1      	b.n	cbb6 <_printf_float+0x1de>
    cdf2:	f04f 0800 	mov.w	r8, #0
    cdf6:	f104 091a 	add.w	r9, r4, #26
    cdfa:	e7f2      	b.n	cde2 <_printf_float+0x40a>
    cdfc:	2301      	movs	r3, #1
    cdfe:	4642      	mov	r2, r8
    ce00:	e7df      	b.n	cdc2 <_printf_float+0x3ea>
    ce02:	2301      	movs	r3, #1
    ce04:	464a      	mov	r2, r9
    ce06:	4631      	mov	r1, r6
    ce08:	4628      	mov	r0, r5
    ce0a:	47b8      	blx	r7
    ce0c:	3001      	adds	r0, #1
    ce0e:	f43f ae3e 	beq.w	ca8e <_printf_float+0xb6>
    ce12:	f108 0801 	add.w	r8, r8, #1
    ce16:	68e3      	ldr	r3, [r4, #12]
    ce18:	990f      	ldr	r1, [sp, #60]	; 0x3c
    ce1a:	1a5b      	subs	r3, r3, r1
    ce1c:	4543      	cmp	r3, r8
    ce1e:	dcf0      	bgt.n	ce02 <_printf_float+0x42a>
    ce20:	e6fe      	b.n	cc20 <_printf_float+0x248>
    ce22:	f04f 0800 	mov.w	r8, #0
    ce26:	f104 0919 	add.w	r9, r4, #25
    ce2a:	e7f4      	b.n	ce16 <_printf_float+0x43e>

0000ce2c <_printf_i>:
    ce2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    ce30:	460c      	mov	r4, r1
    ce32:	4691      	mov	r9, r2
    ce34:	7e27      	ldrb	r7, [r4, #24]
    ce36:	990c      	ldr	r1, [sp, #48]	; 0x30
    ce38:	2f78      	cmp	r7, #120	; 0x78
    ce3a:	4680      	mov	r8, r0
    ce3c:	469a      	mov	sl, r3
    ce3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    ce42:	d807      	bhi.n	ce54 <_printf_i+0x28>
    ce44:	2f62      	cmp	r7, #98	; 0x62
    ce46:	d80a      	bhi.n	ce5e <_printf_i+0x32>
    ce48:	2f00      	cmp	r7, #0
    ce4a:	f000 80d8 	beq.w	cffe <_printf_i+0x1d2>
    ce4e:	2f58      	cmp	r7, #88	; 0x58
    ce50:	f000 80a3 	beq.w	cf9a <_printf_i+0x16e>
    ce54:	f104 0642 	add.w	r6, r4, #66	; 0x42
    ce58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    ce5c:	e03a      	b.n	ced4 <_printf_i+0xa8>
    ce5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    ce62:	2b15      	cmp	r3, #21
    ce64:	d8f6      	bhi.n	ce54 <_printf_i+0x28>
    ce66:	a001      	add	r0, pc, #4	; (adr r0, ce6c <_printf_i+0x40>)
    ce68:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
    ce6c:	0000cec5 	.word	0x0000cec5
    ce70:	0000ced9 	.word	0x0000ced9
    ce74:	0000ce55 	.word	0x0000ce55
    ce78:	0000ce55 	.word	0x0000ce55
    ce7c:	0000ce55 	.word	0x0000ce55
    ce80:	0000ce55 	.word	0x0000ce55
    ce84:	0000ced9 	.word	0x0000ced9
    ce88:	0000ce55 	.word	0x0000ce55
    ce8c:	0000ce55 	.word	0x0000ce55
    ce90:	0000ce55 	.word	0x0000ce55
    ce94:	0000ce55 	.word	0x0000ce55
    ce98:	0000cfe5 	.word	0x0000cfe5
    ce9c:	0000cf09 	.word	0x0000cf09
    cea0:	0000cfc7 	.word	0x0000cfc7
    cea4:	0000ce55 	.word	0x0000ce55
    cea8:	0000ce55 	.word	0x0000ce55
    ceac:	0000d007 	.word	0x0000d007
    ceb0:	0000ce55 	.word	0x0000ce55
    ceb4:	0000cf09 	.word	0x0000cf09
    ceb8:	0000ce55 	.word	0x0000ce55
    cebc:	0000ce55 	.word	0x0000ce55
    cec0:	0000cfcf 	.word	0x0000cfcf
    cec4:	680b      	ldr	r3, [r1, #0]
    cec6:	1d1a      	adds	r2, r3, #4
    cec8:	681b      	ldr	r3, [r3, #0]
    ceca:	600a      	str	r2, [r1, #0]
    cecc:	f104 0642 	add.w	r6, r4, #66	; 0x42
    ced0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    ced4:	2301      	movs	r3, #1
    ced6:	e0a3      	b.n	d020 <_printf_i+0x1f4>
    ced8:	6825      	ldr	r5, [r4, #0]
    ceda:	6808      	ldr	r0, [r1, #0]
    cedc:	062e      	lsls	r6, r5, #24
    cede:	f100 0304 	add.w	r3, r0, #4
    cee2:	d50a      	bpl.n	cefa <_printf_i+0xce>
    cee4:	6805      	ldr	r5, [r0, #0]
    cee6:	600b      	str	r3, [r1, #0]
    cee8:	2d00      	cmp	r5, #0
    ceea:	da03      	bge.n	cef4 <_printf_i+0xc8>
    ceec:	232d      	movs	r3, #45	; 0x2d
    ceee:	426d      	negs	r5, r5
    cef0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cef4:	485e      	ldr	r0, [pc, #376]	; (d070 <_printf_i+0x244>)
    cef6:	230a      	movs	r3, #10
    cef8:	e019      	b.n	cf2e <_printf_i+0x102>
    cefa:	f015 0f40 	tst.w	r5, #64	; 0x40
    cefe:	6805      	ldr	r5, [r0, #0]
    cf00:	600b      	str	r3, [r1, #0]
    cf02:	bf18      	it	ne
    cf04:	b22d      	sxthne	r5, r5
    cf06:	e7ef      	b.n	cee8 <_printf_i+0xbc>
    cf08:	680b      	ldr	r3, [r1, #0]
    cf0a:	6825      	ldr	r5, [r4, #0]
    cf0c:	1d18      	adds	r0, r3, #4
    cf0e:	6008      	str	r0, [r1, #0]
    cf10:	0628      	lsls	r0, r5, #24
    cf12:	d501      	bpl.n	cf18 <_printf_i+0xec>
    cf14:	681d      	ldr	r5, [r3, #0]
    cf16:	e002      	b.n	cf1e <_printf_i+0xf2>
    cf18:	0669      	lsls	r1, r5, #25
    cf1a:	d5fb      	bpl.n	cf14 <_printf_i+0xe8>
    cf1c:	881d      	ldrh	r5, [r3, #0]
    cf1e:	4854      	ldr	r0, [pc, #336]	; (d070 <_printf_i+0x244>)
    cf20:	2f6f      	cmp	r7, #111	; 0x6f
    cf22:	bf0c      	ite	eq
    cf24:	2308      	moveq	r3, #8
    cf26:	230a      	movne	r3, #10
    cf28:	2100      	movs	r1, #0
    cf2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    cf2e:	6866      	ldr	r6, [r4, #4]
    cf30:	60a6      	str	r6, [r4, #8]
    cf32:	2e00      	cmp	r6, #0
    cf34:	bfa2      	ittt	ge
    cf36:	6821      	ldrge	r1, [r4, #0]
    cf38:	f021 0104 	bicge.w	r1, r1, #4
    cf3c:	6021      	strge	r1, [r4, #0]
    cf3e:	b90d      	cbnz	r5, cf44 <_printf_i+0x118>
    cf40:	2e00      	cmp	r6, #0
    cf42:	d04d      	beq.n	cfe0 <_printf_i+0x1b4>
    cf44:	4616      	mov	r6, r2
    cf46:	fbb5 f1f3 	udiv	r1, r5, r3
    cf4a:	fb03 5711 	mls	r7, r3, r1, r5
    cf4e:	5dc7      	ldrb	r7, [r0, r7]
    cf50:	f806 7d01 	strb.w	r7, [r6, #-1]!
    cf54:	462f      	mov	r7, r5
    cf56:	42bb      	cmp	r3, r7
    cf58:	460d      	mov	r5, r1
    cf5a:	d9f4      	bls.n	cf46 <_printf_i+0x11a>
    cf5c:	2b08      	cmp	r3, #8
    cf5e:	d10b      	bne.n	cf78 <_printf_i+0x14c>
    cf60:	6823      	ldr	r3, [r4, #0]
    cf62:	07df      	lsls	r7, r3, #31
    cf64:	d508      	bpl.n	cf78 <_printf_i+0x14c>
    cf66:	6923      	ldr	r3, [r4, #16]
    cf68:	6861      	ldr	r1, [r4, #4]
    cf6a:	4299      	cmp	r1, r3
    cf6c:	bfde      	ittt	le
    cf6e:	2330      	movle	r3, #48	; 0x30
    cf70:	f806 3c01 	strble.w	r3, [r6, #-1]
    cf74:	f106 36ff 	addle.w	r6, r6, #4294967295
    cf78:	1b92      	subs	r2, r2, r6
    cf7a:	6122      	str	r2, [r4, #16]
    cf7c:	f8cd a000 	str.w	sl, [sp]
    cf80:	464b      	mov	r3, r9
    cf82:	aa03      	add	r2, sp, #12
    cf84:	4621      	mov	r1, r4
    cf86:	4640      	mov	r0, r8
    cf88:	f003 f935 	bl	101f6 <_printf_common>
    cf8c:	3001      	adds	r0, #1
    cf8e:	d14c      	bne.n	d02a <_printf_i+0x1fe>
    cf90:	f04f 30ff 	mov.w	r0, #4294967295
    cf94:	b004      	add	sp, #16
    cf96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cf9a:	4835      	ldr	r0, [pc, #212]	; (d070 <_printf_i+0x244>)
    cf9c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
    cfa0:	6823      	ldr	r3, [r4, #0]
    cfa2:	680e      	ldr	r6, [r1, #0]
    cfa4:	061f      	lsls	r7, r3, #24
    cfa6:	f856 5b04 	ldr.w	r5, [r6], #4
    cfaa:	600e      	str	r6, [r1, #0]
    cfac:	d514      	bpl.n	cfd8 <_printf_i+0x1ac>
    cfae:	07d9      	lsls	r1, r3, #31
    cfb0:	bf44      	itt	mi
    cfb2:	f043 0320 	orrmi.w	r3, r3, #32
    cfb6:	6023      	strmi	r3, [r4, #0]
    cfb8:	b91d      	cbnz	r5, cfc2 <_printf_i+0x196>
    cfba:	6823      	ldr	r3, [r4, #0]
    cfbc:	f023 0320 	bic.w	r3, r3, #32
    cfc0:	6023      	str	r3, [r4, #0]
    cfc2:	2310      	movs	r3, #16
    cfc4:	e7b0      	b.n	cf28 <_printf_i+0xfc>
    cfc6:	6823      	ldr	r3, [r4, #0]
    cfc8:	f043 0320 	orr.w	r3, r3, #32
    cfcc:	6023      	str	r3, [r4, #0]
    cfce:	2378      	movs	r3, #120	; 0x78
    cfd0:	4828      	ldr	r0, [pc, #160]	; (d074 <_printf_i+0x248>)
    cfd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    cfd6:	e7e3      	b.n	cfa0 <_printf_i+0x174>
    cfd8:	065e      	lsls	r6, r3, #25
    cfda:	bf48      	it	mi
    cfdc:	b2ad      	uxthmi	r5, r5
    cfde:	e7e6      	b.n	cfae <_printf_i+0x182>
    cfe0:	4616      	mov	r6, r2
    cfe2:	e7bb      	b.n	cf5c <_printf_i+0x130>
    cfe4:	680b      	ldr	r3, [r1, #0]
    cfe6:	6826      	ldr	r6, [r4, #0]
    cfe8:	6960      	ldr	r0, [r4, #20]
    cfea:	1d1d      	adds	r5, r3, #4
    cfec:	600d      	str	r5, [r1, #0]
    cfee:	0635      	lsls	r5, r6, #24
    cff0:	681b      	ldr	r3, [r3, #0]
    cff2:	d501      	bpl.n	cff8 <_printf_i+0x1cc>
    cff4:	6018      	str	r0, [r3, #0]
    cff6:	e002      	b.n	cffe <_printf_i+0x1d2>
    cff8:	0671      	lsls	r1, r6, #25
    cffa:	d5fb      	bpl.n	cff4 <_printf_i+0x1c8>
    cffc:	8018      	strh	r0, [r3, #0]
    cffe:	2300      	movs	r3, #0
    d000:	6123      	str	r3, [r4, #16]
    d002:	4616      	mov	r6, r2
    d004:	e7ba      	b.n	cf7c <_printf_i+0x150>
    d006:	680b      	ldr	r3, [r1, #0]
    d008:	1d1a      	adds	r2, r3, #4
    d00a:	600a      	str	r2, [r1, #0]
    d00c:	681e      	ldr	r6, [r3, #0]
    d00e:	6862      	ldr	r2, [r4, #4]
    d010:	2100      	movs	r1, #0
    d012:	4630      	mov	r0, r6
    d014:	f7f3 f874 	bl	100 <memchr>
    d018:	b108      	cbz	r0, d01e <_printf_i+0x1f2>
    d01a:	1b80      	subs	r0, r0, r6
    d01c:	6060      	str	r0, [r4, #4]
    d01e:	6863      	ldr	r3, [r4, #4]
    d020:	6123      	str	r3, [r4, #16]
    d022:	2300      	movs	r3, #0
    d024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d028:	e7a8      	b.n	cf7c <_printf_i+0x150>
    d02a:	6923      	ldr	r3, [r4, #16]
    d02c:	4632      	mov	r2, r6
    d02e:	4649      	mov	r1, r9
    d030:	4640      	mov	r0, r8
    d032:	47d0      	blx	sl
    d034:	3001      	adds	r0, #1
    d036:	d0ab      	beq.n	cf90 <_printf_i+0x164>
    d038:	6823      	ldr	r3, [r4, #0]
    d03a:	079b      	lsls	r3, r3, #30
    d03c:	d413      	bmi.n	d066 <_printf_i+0x23a>
    d03e:	68e0      	ldr	r0, [r4, #12]
    d040:	9b03      	ldr	r3, [sp, #12]
    d042:	4298      	cmp	r0, r3
    d044:	bfb8      	it	lt
    d046:	4618      	movlt	r0, r3
    d048:	e7a4      	b.n	cf94 <_printf_i+0x168>
    d04a:	2301      	movs	r3, #1
    d04c:	4632      	mov	r2, r6
    d04e:	4649      	mov	r1, r9
    d050:	4640      	mov	r0, r8
    d052:	47d0      	blx	sl
    d054:	3001      	adds	r0, #1
    d056:	d09b      	beq.n	cf90 <_printf_i+0x164>
    d058:	3501      	adds	r5, #1
    d05a:	68e3      	ldr	r3, [r4, #12]
    d05c:	9903      	ldr	r1, [sp, #12]
    d05e:	1a5b      	subs	r3, r3, r1
    d060:	42ab      	cmp	r3, r5
    d062:	dcf2      	bgt.n	d04a <_printf_i+0x21e>
    d064:	e7eb      	b.n	d03e <_printf_i+0x212>
    d066:	2500      	movs	r5, #0
    d068:	f104 0619 	add.w	r6, r4, #25
    d06c:	e7f5      	b.n	d05a <_printf_i+0x22e>
    d06e:	bf00      	nop
    d070:	000579dc 	.word	0x000579dc
    d074:	000579ed 	.word	0x000579ed

0000d078 <_sbrk_r>:
    d078:	b538      	push	{r3, r4, r5, lr}
    d07a:	4d06      	ldr	r5, [pc, #24]	; (d094 <_sbrk_r+0x1c>)
    d07c:	2300      	movs	r3, #0
    d07e:	4604      	mov	r4, r0
    d080:	4608      	mov	r0, r1
    d082:	602b      	str	r3, [r5, #0]
    d084:	f7f7 f98a 	bl	439c <_sbrk>
    d088:	1c43      	adds	r3, r0, #1
    d08a:	d102      	bne.n	d092 <_sbrk_r+0x1a>
    d08c:	682b      	ldr	r3, [r5, #0]
    d08e:	b103      	cbz	r3, d092 <_sbrk_r+0x1a>
    d090:	6023      	str	r3, [r4, #0]
    d092:	bd38      	pop	{r3, r4, r5, pc}
    d094:	2001bd04 	.word	0x2001bd04

0000d098 <raise>:
    d098:	4b02      	ldr	r3, [pc, #8]	; (d0a4 <raise+0xc>)
    d09a:	4601      	mov	r1, r0
    d09c:	6818      	ldr	r0, [r3, #0]
    d09e:	f003 b917 	b.w	102d0 <_raise_r>
    d0a2:	bf00      	nop
    d0a4:	200000fc 	.word	0x200000fc

0000d0a8 <_kill_r>:
    d0a8:	b538      	push	{r3, r4, r5, lr}
    d0aa:	4d07      	ldr	r5, [pc, #28]	; (d0c8 <_kill_r+0x20>)
    d0ac:	2300      	movs	r3, #0
    d0ae:	4604      	mov	r4, r0
    d0b0:	4608      	mov	r0, r1
    d0b2:	4611      	mov	r1, r2
    d0b4:	602b      	str	r3, [r5, #0]
    d0b6:	f001 fa13 	bl	e4e0 <_kill>
    d0ba:	1c43      	adds	r3, r0, #1
    d0bc:	d102      	bne.n	d0c4 <_kill_r+0x1c>
    d0be:	682b      	ldr	r3, [r5, #0]
    d0c0:	b103      	cbz	r3, d0c4 <_kill_r+0x1c>
    d0c2:	6023      	str	r3, [r4, #0]
    d0c4:	bd38      	pop	{r3, r4, r5, pc}
    d0c6:	bf00      	nop
    d0c8:	2001bd04 	.word	0x2001bd04

0000d0cc <strtok>:
    d0cc:	4b13      	ldr	r3, [pc, #76]	; (d11c <strtok+0x50>)
    d0ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d0d2:	681f      	ldr	r7, [r3, #0]
    d0d4:	6dbc      	ldr	r4, [r7, #88]	; 0x58
    d0d6:	4605      	mov	r5, r0
    d0d8:	460e      	mov	r6, r1
    d0da:	b9b4      	cbnz	r4, d10a <strtok+0x3e>
    d0dc:	2050      	movs	r0, #80	; 0x50
    d0de:	f7ff fa93 	bl	c608 <malloc>
    d0e2:	65b8      	str	r0, [r7, #88]	; 0x58
    d0e4:	e9c0 4400 	strd	r4, r4, [r0]
    d0e8:	e9c0 4402 	strd	r4, r4, [r0, #8]
    d0ec:	e9c0 4404 	strd	r4, r4, [r0, #16]
    d0f0:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
    d0f4:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
    d0f8:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
    d0fc:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
    d100:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
    d104:	6184      	str	r4, [r0, #24]
    d106:	7704      	strb	r4, [r0, #28]
    d108:	6244      	str	r4, [r0, #36]	; 0x24
    d10a:	6dba      	ldr	r2, [r7, #88]	; 0x58
    d10c:	4631      	mov	r1, r6
    d10e:	4628      	mov	r0, r5
    d110:	2301      	movs	r3, #1
    d112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d116:	f003 b937 	b.w	10388 <__strtok_r>
    d11a:	bf00      	nop
    d11c:	200000fc 	.word	0x200000fc

0000d120 <_strtol_l.isra.0>:
    d120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d124:	4e3a      	ldr	r6, [pc, #232]	; (d210 <_strtol_l.isra.0+0xf0>)
    d126:	4686      	mov	lr, r0
    d128:	468c      	mov	ip, r1
    d12a:	4660      	mov	r0, ip
    d12c:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d130:	5da5      	ldrb	r5, [r4, r6]
    d132:	f015 0508 	ands.w	r5, r5, #8
    d136:	d1f8      	bne.n	d12a <_strtol_l.isra.0+0xa>
    d138:	2c2d      	cmp	r4, #45	; 0x2d
    d13a:	d133      	bne.n	d1a4 <_strtol_l.isra.0+0x84>
    d13c:	f89c 4000 	ldrb.w	r4, [ip]
    d140:	f04f 0801 	mov.w	r8, #1
    d144:	f100 0c02 	add.w	ip, r0, #2
    d148:	2b00      	cmp	r3, #0
    d14a:	d05c      	beq.n	d206 <_strtol_l.isra.0+0xe6>
    d14c:	2b10      	cmp	r3, #16
    d14e:	d10c      	bne.n	d16a <_strtol_l.isra.0+0x4a>
    d150:	2c30      	cmp	r4, #48	; 0x30
    d152:	d10a      	bne.n	d16a <_strtol_l.isra.0+0x4a>
    d154:	f89c 0000 	ldrb.w	r0, [ip]
    d158:	f000 00df 	and.w	r0, r0, #223	; 0xdf
    d15c:	2858      	cmp	r0, #88	; 0x58
    d15e:	d14d      	bne.n	d1fc <_strtol_l.isra.0+0xdc>
    d160:	f89c 4001 	ldrb.w	r4, [ip, #1]
    d164:	2310      	movs	r3, #16
    d166:	f10c 0c02 	add.w	ip, ip, #2
    d16a:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
    d16e:	3f01      	subs	r7, #1
    d170:	2600      	movs	r6, #0
    d172:	fbb7 f9f3 	udiv	r9, r7, r3
    d176:	4630      	mov	r0, r6
    d178:	fb03 7a19 	mls	sl, r3, r9, r7
    d17c:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
    d180:	2d09      	cmp	r5, #9
    d182:	d818      	bhi.n	d1b6 <_strtol_l.isra.0+0x96>
    d184:	462c      	mov	r4, r5
    d186:	42a3      	cmp	r3, r4
    d188:	dd24      	ble.n	d1d4 <_strtol_l.isra.0+0xb4>
    d18a:	1c75      	adds	r5, r6, #1
    d18c:	d007      	beq.n	d19e <_strtol_l.isra.0+0x7e>
    d18e:	4581      	cmp	r9, r0
    d190:	d31d      	bcc.n	d1ce <_strtol_l.isra.0+0xae>
    d192:	d101      	bne.n	d198 <_strtol_l.isra.0+0x78>
    d194:	45a2      	cmp	sl, r4
    d196:	db1a      	blt.n	d1ce <_strtol_l.isra.0+0xae>
    d198:	fb00 4003 	mla	r0, r0, r3, r4
    d19c:	2601      	movs	r6, #1
    d19e:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d1a2:	e7eb      	b.n	d17c <_strtol_l.isra.0+0x5c>
    d1a4:	2c2b      	cmp	r4, #43	; 0x2b
    d1a6:	bf08      	it	eq
    d1a8:	f89c 4000 	ldrbeq.w	r4, [ip]
    d1ac:	46a8      	mov	r8, r5
    d1ae:	bf08      	it	eq
    d1b0:	f100 0c02 	addeq.w	ip, r0, #2
    d1b4:	e7c8      	b.n	d148 <_strtol_l.isra.0+0x28>
    d1b6:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
    d1ba:	2d19      	cmp	r5, #25
    d1bc:	d801      	bhi.n	d1c2 <_strtol_l.isra.0+0xa2>
    d1be:	3c37      	subs	r4, #55	; 0x37
    d1c0:	e7e1      	b.n	d186 <_strtol_l.isra.0+0x66>
    d1c2:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
    d1c6:	2d19      	cmp	r5, #25
    d1c8:	d804      	bhi.n	d1d4 <_strtol_l.isra.0+0xb4>
    d1ca:	3c57      	subs	r4, #87	; 0x57
    d1cc:	e7db      	b.n	d186 <_strtol_l.isra.0+0x66>
    d1ce:	f04f 36ff 	mov.w	r6, #4294967295
    d1d2:	e7e4      	b.n	d19e <_strtol_l.isra.0+0x7e>
    d1d4:	1c73      	adds	r3, r6, #1
    d1d6:	d106      	bne.n	d1e6 <_strtol_l.isra.0+0xc6>
    d1d8:	2322      	movs	r3, #34	; 0x22
    d1da:	f8ce 3000 	str.w	r3, [lr]
    d1de:	4638      	mov	r0, r7
    d1e0:	b942      	cbnz	r2, d1f4 <_strtol_l.isra.0+0xd4>
    d1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d1e6:	f1b8 0f00 	cmp.w	r8, #0
    d1ea:	d000      	beq.n	d1ee <_strtol_l.isra.0+0xce>
    d1ec:	4240      	negs	r0, r0
    d1ee:	2a00      	cmp	r2, #0
    d1f0:	d0f7      	beq.n	d1e2 <_strtol_l.isra.0+0xc2>
    d1f2:	b10e      	cbz	r6, d1f8 <_strtol_l.isra.0+0xd8>
    d1f4:	f10c 31ff 	add.w	r1, ip, #4294967295
    d1f8:	6011      	str	r1, [r2, #0]
    d1fa:	e7f2      	b.n	d1e2 <_strtol_l.isra.0+0xc2>
    d1fc:	2430      	movs	r4, #48	; 0x30
    d1fe:	2b00      	cmp	r3, #0
    d200:	d1b3      	bne.n	d16a <_strtol_l.isra.0+0x4a>
    d202:	2308      	movs	r3, #8
    d204:	e7b1      	b.n	d16a <_strtol_l.isra.0+0x4a>
    d206:	2c30      	cmp	r4, #48	; 0x30
    d208:	d0a4      	beq.n	d154 <_strtol_l.isra.0+0x34>
    d20a:	230a      	movs	r3, #10
    d20c:	e7ad      	b.n	d16a <_strtol_l.isra.0+0x4a>
    d20e:	bf00      	nop
    d210:	000578b9 	.word	0x000578b9

0000d214 <strtol>:
    d214:	4613      	mov	r3, r2
    d216:	460a      	mov	r2, r1
    d218:	4601      	mov	r1, r0
    d21a:	4802      	ldr	r0, [pc, #8]	; (d224 <strtol+0x10>)
    d21c:	6800      	ldr	r0, [r0, #0]
    d21e:	f7ff bf7f 	b.w	d120 <_strtol_l.isra.0>
    d222:	bf00      	nop
    d224:	200000fc 	.word	0x200000fc

0000d228 <viprintf>:
    d228:	4b09      	ldr	r3, [pc, #36]	; (d250 <viprintf+0x28>)
    d22a:	b570      	push	{r4, r5, r6, lr}
    d22c:	681c      	ldr	r4, [r3, #0]
    d22e:	4605      	mov	r5, r0
    d230:	460e      	mov	r6, r1
    d232:	b124      	cbz	r4, d23e <viprintf+0x16>
    d234:	69a3      	ldr	r3, [r4, #24]
    d236:	b913      	cbnz	r3, d23e <viprintf+0x16>
    d238:	4620      	mov	r0, r4
    d23a:	f000 f9cf 	bl	d5dc <__sinit>
    d23e:	68a1      	ldr	r1, [r4, #8]
    d240:	4633      	mov	r3, r6
    d242:	462a      	mov	r2, r5
    d244:	4620      	mov	r0, r4
    d246:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d24a:	f7ff ba95 	b.w	c778 <_vfiprintf_r>
    d24e:	bf00      	nop
    d250:	200000fc 	.word	0x200000fc

0000d254 <__swbuf_r>:
    d254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d256:	460e      	mov	r6, r1
    d258:	4614      	mov	r4, r2
    d25a:	4605      	mov	r5, r0
    d25c:	b118      	cbz	r0, d266 <__swbuf_r+0x12>
    d25e:	6983      	ldr	r3, [r0, #24]
    d260:	b90b      	cbnz	r3, d266 <__swbuf_r+0x12>
    d262:	f000 f9bb 	bl	d5dc <__sinit>
    d266:	4b21      	ldr	r3, [pc, #132]	; (d2ec <__swbuf_r+0x98>)
    d268:	429c      	cmp	r4, r3
    d26a:	d12b      	bne.n	d2c4 <__swbuf_r+0x70>
    d26c:	686c      	ldr	r4, [r5, #4]
    d26e:	69a3      	ldr	r3, [r4, #24]
    d270:	60a3      	str	r3, [r4, #8]
    d272:	89a3      	ldrh	r3, [r4, #12]
    d274:	071a      	lsls	r2, r3, #28
    d276:	d52f      	bpl.n	d2d8 <__swbuf_r+0x84>
    d278:	6923      	ldr	r3, [r4, #16]
    d27a:	b36b      	cbz	r3, d2d8 <__swbuf_r+0x84>
    d27c:	6923      	ldr	r3, [r4, #16]
    d27e:	6820      	ldr	r0, [r4, #0]
    d280:	1ac0      	subs	r0, r0, r3
    d282:	6963      	ldr	r3, [r4, #20]
    d284:	b2f6      	uxtb	r6, r6
    d286:	4283      	cmp	r3, r0
    d288:	4637      	mov	r7, r6
    d28a:	dc04      	bgt.n	d296 <__swbuf_r+0x42>
    d28c:	4621      	mov	r1, r4
    d28e:	4628      	mov	r0, r5
    d290:	f000 f926 	bl	d4e0 <_fflush_r>
    d294:	bb30      	cbnz	r0, d2e4 <__swbuf_r+0x90>
    d296:	68a3      	ldr	r3, [r4, #8]
    d298:	3b01      	subs	r3, #1
    d29a:	60a3      	str	r3, [r4, #8]
    d29c:	6823      	ldr	r3, [r4, #0]
    d29e:	1c5a      	adds	r2, r3, #1
    d2a0:	6022      	str	r2, [r4, #0]
    d2a2:	701e      	strb	r6, [r3, #0]
    d2a4:	6963      	ldr	r3, [r4, #20]
    d2a6:	3001      	adds	r0, #1
    d2a8:	4283      	cmp	r3, r0
    d2aa:	d004      	beq.n	d2b6 <__swbuf_r+0x62>
    d2ac:	89a3      	ldrh	r3, [r4, #12]
    d2ae:	07db      	lsls	r3, r3, #31
    d2b0:	d506      	bpl.n	d2c0 <__swbuf_r+0x6c>
    d2b2:	2e0a      	cmp	r6, #10
    d2b4:	d104      	bne.n	d2c0 <__swbuf_r+0x6c>
    d2b6:	4621      	mov	r1, r4
    d2b8:	4628      	mov	r0, r5
    d2ba:	f000 f911 	bl	d4e0 <_fflush_r>
    d2be:	b988      	cbnz	r0, d2e4 <__swbuf_r+0x90>
    d2c0:	4638      	mov	r0, r7
    d2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d2c4:	4b0a      	ldr	r3, [pc, #40]	; (d2f0 <__swbuf_r+0x9c>)
    d2c6:	429c      	cmp	r4, r3
    d2c8:	d101      	bne.n	d2ce <__swbuf_r+0x7a>
    d2ca:	68ac      	ldr	r4, [r5, #8]
    d2cc:	e7cf      	b.n	d26e <__swbuf_r+0x1a>
    d2ce:	4b09      	ldr	r3, [pc, #36]	; (d2f4 <__swbuf_r+0xa0>)
    d2d0:	429c      	cmp	r4, r3
    d2d2:	bf08      	it	eq
    d2d4:	68ec      	ldreq	r4, [r5, #12]
    d2d6:	e7ca      	b.n	d26e <__swbuf_r+0x1a>
    d2d8:	4621      	mov	r1, r4
    d2da:	4628      	mov	r0, r5
    d2dc:	f000 f80c 	bl	d2f8 <__swsetup_r>
    d2e0:	2800      	cmp	r0, #0
    d2e2:	d0cb      	beq.n	d27c <__swbuf_r+0x28>
    d2e4:	f04f 37ff 	mov.w	r7, #4294967295
    d2e8:	e7ea      	b.n	d2c0 <__swbuf_r+0x6c>
    d2ea:	bf00      	nop
    d2ec:	00057830 	.word	0x00057830
    d2f0:	00057850 	.word	0x00057850
    d2f4:	00057810 	.word	0x00057810

0000d2f8 <__swsetup_r>:
    d2f8:	4b32      	ldr	r3, [pc, #200]	; (d3c4 <__swsetup_r+0xcc>)
    d2fa:	b570      	push	{r4, r5, r6, lr}
    d2fc:	681d      	ldr	r5, [r3, #0]
    d2fe:	4606      	mov	r6, r0
    d300:	460c      	mov	r4, r1
    d302:	b125      	cbz	r5, d30e <__swsetup_r+0x16>
    d304:	69ab      	ldr	r3, [r5, #24]
    d306:	b913      	cbnz	r3, d30e <__swsetup_r+0x16>
    d308:	4628      	mov	r0, r5
    d30a:	f000 f967 	bl	d5dc <__sinit>
    d30e:	4b2e      	ldr	r3, [pc, #184]	; (d3c8 <__swsetup_r+0xd0>)
    d310:	429c      	cmp	r4, r3
    d312:	d10f      	bne.n	d334 <__swsetup_r+0x3c>
    d314:	686c      	ldr	r4, [r5, #4]
    d316:	89a3      	ldrh	r3, [r4, #12]
    d318:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d31c:	0719      	lsls	r1, r3, #28
    d31e:	d42c      	bmi.n	d37a <__swsetup_r+0x82>
    d320:	06dd      	lsls	r5, r3, #27
    d322:	d411      	bmi.n	d348 <__swsetup_r+0x50>
    d324:	2309      	movs	r3, #9
    d326:	6033      	str	r3, [r6, #0]
    d328:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    d32c:	81a3      	strh	r3, [r4, #12]
    d32e:	f04f 30ff 	mov.w	r0, #4294967295
    d332:	e03e      	b.n	d3b2 <__swsetup_r+0xba>
    d334:	4b25      	ldr	r3, [pc, #148]	; (d3cc <__swsetup_r+0xd4>)
    d336:	429c      	cmp	r4, r3
    d338:	d101      	bne.n	d33e <__swsetup_r+0x46>
    d33a:	68ac      	ldr	r4, [r5, #8]
    d33c:	e7eb      	b.n	d316 <__swsetup_r+0x1e>
    d33e:	4b24      	ldr	r3, [pc, #144]	; (d3d0 <__swsetup_r+0xd8>)
    d340:	429c      	cmp	r4, r3
    d342:	bf08      	it	eq
    d344:	68ec      	ldreq	r4, [r5, #12]
    d346:	e7e6      	b.n	d316 <__swsetup_r+0x1e>
    d348:	0758      	lsls	r0, r3, #29
    d34a:	d512      	bpl.n	d372 <__swsetup_r+0x7a>
    d34c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d34e:	b141      	cbz	r1, d362 <__swsetup_r+0x6a>
    d350:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d354:	4299      	cmp	r1, r3
    d356:	d002      	beq.n	d35e <__swsetup_r+0x66>
    d358:	4630      	mov	r0, r6
    d35a:	f7ff f965 	bl	c628 <_free_r>
    d35e:	2300      	movs	r3, #0
    d360:	6363      	str	r3, [r4, #52]	; 0x34
    d362:	89a3      	ldrh	r3, [r4, #12]
    d364:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    d368:	81a3      	strh	r3, [r4, #12]
    d36a:	2300      	movs	r3, #0
    d36c:	6063      	str	r3, [r4, #4]
    d36e:	6923      	ldr	r3, [r4, #16]
    d370:	6023      	str	r3, [r4, #0]
    d372:	89a3      	ldrh	r3, [r4, #12]
    d374:	f043 0308 	orr.w	r3, r3, #8
    d378:	81a3      	strh	r3, [r4, #12]
    d37a:	6923      	ldr	r3, [r4, #16]
    d37c:	b94b      	cbnz	r3, d392 <__swsetup_r+0x9a>
    d37e:	89a3      	ldrh	r3, [r4, #12]
    d380:	f403 7320 	and.w	r3, r3, #640	; 0x280
    d384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d388:	d003      	beq.n	d392 <__swsetup_r+0x9a>
    d38a:	4621      	mov	r1, r4
    d38c:	4630      	mov	r0, r6
    d38e:	f000 f9a7 	bl	d6e0 <__smakebuf_r>
    d392:	89a0      	ldrh	r0, [r4, #12]
    d394:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d398:	f010 0301 	ands.w	r3, r0, #1
    d39c:	d00a      	beq.n	d3b4 <__swsetup_r+0xbc>
    d39e:	2300      	movs	r3, #0
    d3a0:	60a3      	str	r3, [r4, #8]
    d3a2:	6963      	ldr	r3, [r4, #20]
    d3a4:	425b      	negs	r3, r3
    d3a6:	61a3      	str	r3, [r4, #24]
    d3a8:	6923      	ldr	r3, [r4, #16]
    d3aa:	b943      	cbnz	r3, d3be <__swsetup_r+0xc6>
    d3ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    d3b0:	d1ba      	bne.n	d328 <__swsetup_r+0x30>
    d3b2:	bd70      	pop	{r4, r5, r6, pc}
    d3b4:	0781      	lsls	r1, r0, #30
    d3b6:	bf58      	it	pl
    d3b8:	6963      	ldrpl	r3, [r4, #20]
    d3ba:	60a3      	str	r3, [r4, #8]
    d3bc:	e7f4      	b.n	d3a8 <__swsetup_r+0xb0>
    d3be:	2000      	movs	r0, #0
    d3c0:	e7f7      	b.n	d3b2 <__swsetup_r+0xba>
    d3c2:	bf00      	nop
    d3c4:	200000fc 	.word	0x200000fc
    d3c8:	00057830 	.word	0x00057830
    d3cc:	00057850 	.word	0x00057850
    d3d0:	00057810 	.word	0x00057810

0000d3d4 <__sflush_r>:
    d3d4:	898a      	ldrh	r2, [r1, #12]
    d3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d3da:	4605      	mov	r5, r0
    d3dc:	0710      	lsls	r0, r2, #28
    d3de:	460c      	mov	r4, r1
    d3e0:	d458      	bmi.n	d494 <__sflush_r+0xc0>
    d3e2:	684b      	ldr	r3, [r1, #4]
    d3e4:	2b00      	cmp	r3, #0
    d3e6:	dc05      	bgt.n	d3f4 <__sflush_r+0x20>
    d3e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    d3ea:	2b00      	cmp	r3, #0
    d3ec:	dc02      	bgt.n	d3f4 <__sflush_r+0x20>
    d3ee:	2000      	movs	r0, #0
    d3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d3f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d3f6:	2e00      	cmp	r6, #0
    d3f8:	d0f9      	beq.n	d3ee <__sflush_r+0x1a>
    d3fa:	2300      	movs	r3, #0
    d3fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    d400:	682f      	ldr	r7, [r5, #0]
    d402:	602b      	str	r3, [r5, #0]
    d404:	d032      	beq.n	d46c <__sflush_r+0x98>
    d406:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d408:	89a3      	ldrh	r3, [r4, #12]
    d40a:	075a      	lsls	r2, r3, #29
    d40c:	d505      	bpl.n	d41a <__sflush_r+0x46>
    d40e:	6863      	ldr	r3, [r4, #4]
    d410:	1ac0      	subs	r0, r0, r3
    d412:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d414:	b10b      	cbz	r3, d41a <__sflush_r+0x46>
    d416:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d418:	1ac0      	subs	r0, r0, r3
    d41a:	2300      	movs	r3, #0
    d41c:	4602      	mov	r2, r0
    d41e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d420:	6a21      	ldr	r1, [r4, #32]
    d422:	4628      	mov	r0, r5
    d424:	47b0      	blx	r6
    d426:	1c43      	adds	r3, r0, #1
    d428:	89a3      	ldrh	r3, [r4, #12]
    d42a:	d106      	bne.n	d43a <__sflush_r+0x66>
    d42c:	6829      	ldr	r1, [r5, #0]
    d42e:	291d      	cmp	r1, #29
    d430:	d82c      	bhi.n	d48c <__sflush_r+0xb8>
    d432:	4a2a      	ldr	r2, [pc, #168]	; (d4dc <__sflush_r+0x108>)
    d434:	40ca      	lsrs	r2, r1
    d436:	07d6      	lsls	r6, r2, #31
    d438:	d528      	bpl.n	d48c <__sflush_r+0xb8>
    d43a:	2200      	movs	r2, #0
    d43c:	6062      	str	r2, [r4, #4]
    d43e:	04d9      	lsls	r1, r3, #19
    d440:	6922      	ldr	r2, [r4, #16]
    d442:	6022      	str	r2, [r4, #0]
    d444:	d504      	bpl.n	d450 <__sflush_r+0x7c>
    d446:	1c42      	adds	r2, r0, #1
    d448:	d101      	bne.n	d44e <__sflush_r+0x7a>
    d44a:	682b      	ldr	r3, [r5, #0]
    d44c:	b903      	cbnz	r3, d450 <__sflush_r+0x7c>
    d44e:	6560      	str	r0, [r4, #84]	; 0x54
    d450:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d452:	602f      	str	r7, [r5, #0]
    d454:	2900      	cmp	r1, #0
    d456:	d0ca      	beq.n	d3ee <__sflush_r+0x1a>
    d458:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d45c:	4299      	cmp	r1, r3
    d45e:	d002      	beq.n	d466 <__sflush_r+0x92>
    d460:	4628      	mov	r0, r5
    d462:	f7ff f8e1 	bl	c628 <_free_r>
    d466:	2000      	movs	r0, #0
    d468:	6360      	str	r0, [r4, #52]	; 0x34
    d46a:	e7c1      	b.n	d3f0 <__sflush_r+0x1c>
    d46c:	6a21      	ldr	r1, [r4, #32]
    d46e:	2301      	movs	r3, #1
    d470:	4628      	mov	r0, r5
    d472:	47b0      	blx	r6
    d474:	1c41      	adds	r1, r0, #1
    d476:	d1c7      	bne.n	d408 <__sflush_r+0x34>
    d478:	682b      	ldr	r3, [r5, #0]
    d47a:	2b00      	cmp	r3, #0
    d47c:	d0c4      	beq.n	d408 <__sflush_r+0x34>
    d47e:	2b1d      	cmp	r3, #29
    d480:	d001      	beq.n	d486 <__sflush_r+0xb2>
    d482:	2b16      	cmp	r3, #22
    d484:	d101      	bne.n	d48a <__sflush_r+0xb6>
    d486:	602f      	str	r7, [r5, #0]
    d488:	e7b1      	b.n	d3ee <__sflush_r+0x1a>
    d48a:	89a3      	ldrh	r3, [r4, #12]
    d48c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d490:	81a3      	strh	r3, [r4, #12]
    d492:	e7ad      	b.n	d3f0 <__sflush_r+0x1c>
    d494:	690f      	ldr	r7, [r1, #16]
    d496:	2f00      	cmp	r7, #0
    d498:	d0a9      	beq.n	d3ee <__sflush_r+0x1a>
    d49a:	0793      	lsls	r3, r2, #30
    d49c:	680e      	ldr	r6, [r1, #0]
    d49e:	bf08      	it	eq
    d4a0:	694b      	ldreq	r3, [r1, #20]
    d4a2:	600f      	str	r7, [r1, #0]
    d4a4:	bf18      	it	ne
    d4a6:	2300      	movne	r3, #0
    d4a8:	eba6 0807 	sub.w	r8, r6, r7
    d4ac:	608b      	str	r3, [r1, #8]
    d4ae:	f1b8 0f00 	cmp.w	r8, #0
    d4b2:	dd9c      	ble.n	d3ee <__sflush_r+0x1a>
    d4b4:	6a21      	ldr	r1, [r4, #32]
    d4b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d4b8:	4643      	mov	r3, r8
    d4ba:	463a      	mov	r2, r7
    d4bc:	4628      	mov	r0, r5
    d4be:	47b0      	blx	r6
    d4c0:	2800      	cmp	r0, #0
    d4c2:	dc06      	bgt.n	d4d2 <__sflush_r+0xfe>
    d4c4:	89a3      	ldrh	r3, [r4, #12]
    d4c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d4ca:	81a3      	strh	r3, [r4, #12]
    d4cc:	f04f 30ff 	mov.w	r0, #4294967295
    d4d0:	e78e      	b.n	d3f0 <__sflush_r+0x1c>
    d4d2:	4407      	add	r7, r0
    d4d4:	eba8 0800 	sub.w	r8, r8, r0
    d4d8:	e7e9      	b.n	d4ae <__sflush_r+0xda>
    d4da:	bf00      	nop
    d4dc:	20400001 	.word	0x20400001

0000d4e0 <_fflush_r>:
    d4e0:	b538      	push	{r3, r4, r5, lr}
    d4e2:	690b      	ldr	r3, [r1, #16]
    d4e4:	4605      	mov	r5, r0
    d4e6:	460c      	mov	r4, r1
    d4e8:	b913      	cbnz	r3, d4f0 <_fflush_r+0x10>
    d4ea:	2500      	movs	r5, #0
    d4ec:	4628      	mov	r0, r5
    d4ee:	bd38      	pop	{r3, r4, r5, pc}
    d4f0:	b118      	cbz	r0, d4fa <_fflush_r+0x1a>
    d4f2:	6983      	ldr	r3, [r0, #24]
    d4f4:	b90b      	cbnz	r3, d4fa <_fflush_r+0x1a>
    d4f6:	f000 f871 	bl	d5dc <__sinit>
    d4fa:	4b14      	ldr	r3, [pc, #80]	; (d54c <_fflush_r+0x6c>)
    d4fc:	429c      	cmp	r4, r3
    d4fe:	d11b      	bne.n	d538 <_fflush_r+0x58>
    d500:	686c      	ldr	r4, [r5, #4]
    d502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d506:	2b00      	cmp	r3, #0
    d508:	d0ef      	beq.n	d4ea <_fflush_r+0xa>
    d50a:	6e62      	ldr	r2, [r4, #100]	; 0x64
    d50c:	07d0      	lsls	r0, r2, #31
    d50e:	d404      	bmi.n	d51a <_fflush_r+0x3a>
    d510:	0599      	lsls	r1, r3, #22
    d512:	d402      	bmi.n	d51a <_fflush_r+0x3a>
    d514:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d516:	f000 fff5 	bl	e504 <__retarget_lock_acquire_recursive>
    d51a:	4628      	mov	r0, r5
    d51c:	4621      	mov	r1, r4
    d51e:	f7ff ff59 	bl	d3d4 <__sflush_r>
    d522:	6e63      	ldr	r3, [r4, #100]	; 0x64
    d524:	07da      	lsls	r2, r3, #31
    d526:	4605      	mov	r5, r0
    d528:	d4e0      	bmi.n	d4ec <_fflush_r+0xc>
    d52a:	89a3      	ldrh	r3, [r4, #12]
    d52c:	059b      	lsls	r3, r3, #22
    d52e:	d4dd      	bmi.n	d4ec <_fflush_r+0xc>
    d530:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d532:	f000 ffef 	bl	e514 <__retarget_lock_release_recursive>
    d536:	e7d9      	b.n	d4ec <_fflush_r+0xc>
    d538:	4b05      	ldr	r3, [pc, #20]	; (d550 <_fflush_r+0x70>)
    d53a:	429c      	cmp	r4, r3
    d53c:	d101      	bne.n	d542 <_fflush_r+0x62>
    d53e:	68ac      	ldr	r4, [r5, #8]
    d540:	e7df      	b.n	d502 <_fflush_r+0x22>
    d542:	4b04      	ldr	r3, [pc, #16]	; (d554 <_fflush_r+0x74>)
    d544:	429c      	cmp	r4, r3
    d546:	bf08      	it	eq
    d548:	68ec      	ldreq	r4, [r5, #12]
    d54a:	e7da      	b.n	d502 <_fflush_r+0x22>
    d54c:	00057830 	.word	0x00057830
    d550:	00057850 	.word	0x00057850
    d554:	00057810 	.word	0x00057810

0000d558 <std>:
    d558:	2300      	movs	r3, #0
    d55a:	b510      	push	{r4, lr}
    d55c:	4604      	mov	r4, r0
    d55e:	e9c0 3300 	strd	r3, r3, [r0]
    d562:	e9c0 3304 	strd	r3, r3, [r0, #16]
    d566:	6083      	str	r3, [r0, #8]
    d568:	8181      	strh	r1, [r0, #12]
    d56a:	6643      	str	r3, [r0, #100]	; 0x64
    d56c:	81c2      	strh	r2, [r0, #14]
    d56e:	6183      	str	r3, [r0, #24]
    d570:	4619      	mov	r1, r3
    d572:	2208      	movs	r2, #8
    d574:	305c      	adds	r0, #92	; 0x5c
    d576:	f002 fd71 	bl	1005c <memset>
    d57a:	4b05      	ldr	r3, [pc, #20]	; (d590 <std+0x38>)
    d57c:	6263      	str	r3, [r4, #36]	; 0x24
    d57e:	4b05      	ldr	r3, [pc, #20]	; (d594 <std+0x3c>)
    d580:	62a3      	str	r3, [r4, #40]	; 0x28
    d582:	4b05      	ldr	r3, [pc, #20]	; (d598 <std+0x40>)
    d584:	62e3      	str	r3, [r4, #44]	; 0x2c
    d586:	4b05      	ldr	r3, [pc, #20]	; (d59c <std+0x44>)
    d588:	6224      	str	r4, [r4, #32]
    d58a:	6323      	str	r3, [r4, #48]	; 0x30
    d58c:	bd10      	pop	{r4, pc}
    d58e:	bf00      	nop
    d590:	00010b33 	.word	0x00010b33
    d594:	00010b55 	.word	0x00010b55
    d598:	00010b8d 	.word	0x00010b8d
    d59c:	00010bb1 	.word	0x00010bb1

0000d5a0 <_cleanup_r>:
    d5a0:	4901      	ldr	r1, [pc, #4]	; (d5a8 <_cleanup_r+0x8>)
    d5a2:	f002 bfba 	b.w	1051a <_fwalk_reent>
    d5a6:	bf00      	nop
    d5a8:	0000d4e1 	.word	0x0000d4e1

0000d5ac <__sfp_lock_acquire>:
    d5ac:	4801      	ldr	r0, [pc, #4]	; (d5b4 <__sfp_lock_acquire+0x8>)
    d5ae:	f000 bfa9 	b.w	e504 <__retarget_lock_acquire_recursive>
    d5b2:	bf00      	nop
    d5b4:	200002f8 	.word	0x200002f8

0000d5b8 <__sfp_lock_release>:
    d5b8:	4801      	ldr	r0, [pc, #4]	; (d5c0 <__sfp_lock_release+0x8>)
    d5ba:	f000 bfab 	b.w	e514 <__retarget_lock_release_recursive>
    d5be:	bf00      	nop
    d5c0:	200002f8 	.word	0x200002f8

0000d5c4 <__sinit_lock_acquire>:
    d5c4:	4801      	ldr	r0, [pc, #4]	; (d5cc <__sinit_lock_acquire+0x8>)
    d5c6:	f000 bf9d 	b.w	e504 <__retarget_lock_acquire_recursive>
    d5ca:	bf00      	nop
    d5cc:	2000030c 	.word	0x2000030c

0000d5d0 <__sinit_lock_release>:
    d5d0:	4801      	ldr	r0, [pc, #4]	; (d5d8 <__sinit_lock_release+0x8>)
    d5d2:	f000 bf9f 	b.w	e514 <__retarget_lock_release_recursive>
    d5d6:	bf00      	nop
    d5d8:	2000030c 	.word	0x2000030c

0000d5dc <__sinit>:
    d5dc:	b510      	push	{r4, lr}
    d5de:	4604      	mov	r4, r0
    d5e0:	f7ff fff0 	bl	d5c4 <__sinit_lock_acquire>
    d5e4:	69a3      	ldr	r3, [r4, #24]
    d5e6:	b11b      	cbz	r3, d5f0 <__sinit+0x14>
    d5e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    d5ec:	f7ff bff0 	b.w	d5d0 <__sinit_lock_release>
    d5f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    d5f4:	6523      	str	r3, [r4, #80]	; 0x50
    d5f6:	4b13      	ldr	r3, [pc, #76]	; (d644 <__sinit+0x68>)
    d5f8:	4a13      	ldr	r2, [pc, #76]	; (d648 <__sinit+0x6c>)
    d5fa:	681b      	ldr	r3, [r3, #0]
    d5fc:	62a2      	str	r2, [r4, #40]	; 0x28
    d5fe:	42a3      	cmp	r3, r4
    d600:	bf04      	itt	eq
    d602:	2301      	moveq	r3, #1
    d604:	61a3      	streq	r3, [r4, #24]
    d606:	4620      	mov	r0, r4
    d608:	f000 f820 	bl	d64c <__sfp>
    d60c:	6060      	str	r0, [r4, #4]
    d60e:	4620      	mov	r0, r4
    d610:	f000 f81c 	bl	d64c <__sfp>
    d614:	60a0      	str	r0, [r4, #8]
    d616:	4620      	mov	r0, r4
    d618:	f000 f818 	bl	d64c <__sfp>
    d61c:	2200      	movs	r2, #0
    d61e:	60e0      	str	r0, [r4, #12]
    d620:	2104      	movs	r1, #4
    d622:	6860      	ldr	r0, [r4, #4]
    d624:	f7ff ff98 	bl	d558 <std>
    d628:	68a0      	ldr	r0, [r4, #8]
    d62a:	2201      	movs	r2, #1
    d62c:	2109      	movs	r1, #9
    d62e:	f7ff ff93 	bl	d558 <std>
    d632:	68e0      	ldr	r0, [r4, #12]
    d634:	2202      	movs	r2, #2
    d636:	2112      	movs	r1, #18
    d638:	f7ff ff8e 	bl	d558 <std>
    d63c:	2301      	movs	r3, #1
    d63e:	61a3      	str	r3, [r4, #24]
    d640:	e7d2      	b.n	d5e8 <__sinit+0xc>
    d642:	bf00      	nop
    d644:	0005780c 	.word	0x0005780c
    d648:	0000d5a1 	.word	0x0000d5a1

0000d64c <__sfp>:
    d64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d64e:	4607      	mov	r7, r0
    d650:	f7ff ffac 	bl	d5ac <__sfp_lock_acquire>
    d654:	4b1e      	ldr	r3, [pc, #120]	; (d6d0 <__sfp+0x84>)
    d656:	681e      	ldr	r6, [r3, #0]
    d658:	69b3      	ldr	r3, [r6, #24]
    d65a:	b913      	cbnz	r3, d662 <__sfp+0x16>
    d65c:	4630      	mov	r0, r6
    d65e:	f7ff ffbd 	bl	d5dc <__sinit>
    d662:	3648      	adds	r6, #72	; 0x48
    d664:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    d668:	3b01      	subs	r3, #1
    d66a:	d503      	bpl.n	d674 <__sfp+0x28>
    d66c:	6833      	ldr	r3, [r6, #0]
    d66e:	b30b      	cbz	r3, d6b4 <__sfp+0x68>
    d670:	6836      	ldr	r6, [r6, #0]
    d672:	e7f7      	b.n	d664 <__sfp+0x18>
    d674:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    d678:	b9d5      	cbnz	r5, d6b0 <__sfp+0x64>
    d67a:	4b16      	ldr	r3, [pc, #88]	; (d6d4 <__sfp+0x88>)
    d67c:	60e3      	str	r3, [r4, #12]
    d67e:	f104 0058 	add.w	r0, r4, #88	; 0x58
    d682:	6665      	str	r5, [r4, #100]	; 0x64
    d684:	f000 ff35 	bl	e4f2 <__retarget_lock_init_recursive>
    d688:	f7ff ff96 	bl	d5b8 <__sfp_lock_release>
    d68c:	e9c4 5501 	strd	r5, r5, [r4, #4]
    d690:	e9c4 5504 	strd	r5, r5, [r4, #16]
    d694:	6025      	str	r5, [r4, #0]
    d696:	61a5      	str	r5, [r4, #24]
    d698:	2208      	movs	r2, #8
    d69a:	4629      	mov	r1, r5
    d69c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d6a0:	f002 fcdc 	bl	1005c <memset>
    d6a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    d6a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    d6ac:	4620      	mov	r0, r4
    d6ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d6b0:	3468      	adds	r4, #104	; 0x68
    d6b2:	e7d9      	b.n	d668 <__sfp+0x1c>
    d6b4:	2104      	movs	r1, #4
    d6b6:	4638      	mov	r0, r7
    d6b8:	f002 ff19 	bl	104ee <__sfmoreglue>
    d6bc:	4604      	mov	r4, r0
    d6be:	6030      	str	r0, [r6, #0]
    d6c0:	2800      	cmp	r0, #0
    d6c2:	d1d5      	bne.n	d670 <__sfp+0x24>
    d6c4:	f7ff ff78 	bl	d5b8 <__sfp_lock_release>
    d6c8:	230c      	movs	r3, #12
    d6ca:	603b      	str	r3, [r7, #0]
    d6cc:	e7ee      	b.n	d6ac <__sfp+0x60>
    d6ce:	bf00      	nop
    d6d0:	0005780c 	.word	0x0005780c
    d6d4:	ffff0001 	.word	0xffff0001

0000d6d8 <_localeconv_r>:
    d6d8:	4800      	ldr	r0, [pc, #0]	; (d6dc <_localeconv_r+0x4>)
    d6da:	4770      	bx	lr
    d6dc:	20000250 	.word	0x20000250

0000d6e0 <__smakebuf_r>:
    d6e0:	898b      	ldrh	r3, [r1, #12]
    d6e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d6e4:	079d      	lsls	r5, r3, #30
    d6e6:	4606      	mov	r6, r0
    d6e8:	460c      	mov	r4, r1
    d6ea:	d507      	bpl.n	d6fc <__smakebuf_r+0x1c>
    d6ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
    d6f0:	6023      	str	r3, [r4, #0]
    d6f2:	6123      	str	r3, [r4, #16]
    d6f4:	2301      	movs	r3, #1
    d6f6:	6163      	str	r3, [r4, #20]
    d6f8:	b002      	add	sp, #8
    d6fa:	bd70      	pop	{r4, r5, r6, pc}
    d6fc:	ab01      	add	r3, sp, #4
    d6fe:	466a      	mov	r2, sp
    d700:	f002 ff2a 	bl	10558 <__swhatbuf_r>
    d704:	9900      	ldr	r1, [sp, #0]
    d706:	4605      	mov	r5, r0
    d708:	4630      	mov	r0, r6
    d70a:	f7fe ffdb 	bl	c6c4 <_malloc_r>
    d70e:	b948      	cbnz	r0, d724 <__smakebuf_r+0x44>
    d710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d714:	059a      	lsls	r2, r3, #22
    d716:	d4ef      	bmi.n	d6f8 <__smakebuf_r+0x18>
    d718:	f023 0303 	bic.w	r3, r3, #3
    d71c:	f043 0302 	orr.w	r3, r3, #2
    d720:	81a3      	strh	r3, [r4, #12]
    d722:	e7e3      	b.n	d6ec <__smakebuf_r+0xc>
    d724:	4b0d      	ldr	r3, [pc, #52]	; (d75c <__smakebuf_r+0x7c>)
    d726:	62b3      	str	r3, [r6, #40]	; 0x28
    d728:	89a3      	ldrh	r3, [r4, #12]
    d72a:	6020      	str	r0, [r4, #0]
    d72c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d730:	81a3      	strh	r3, [r4, #12]
    d732:	9b00      	ldr	r3, [sp, #0]
    d734:	6163      	str	r3, [r4, #20]
    d736:	9b01      	ldr	r3, [sp, #4]
    d738:	6120      	str	r0, [r4, #16]
    d73a:	b15b      	cbz	r3, d754 <__smakebuf_r+0x74>
    d73c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d740:	4630      	mov	r0, r6
    d742:	f000 f89b 	bl	d87c <_isatty_r>
    d746:	b128      	cbz	r0, d754 <__smakebuf_r+0x74>
    d748:	89a3      	ldrh	r3, [r4, #12]
    d74a:	f023 0303 	bic.w	r3, r3, #3
    d74e:	f043 0301 	orr.w	r3, r3, #1
    d752:	81a3      	strh	r3, [r4, #12]
    d754:	89a0      	ldrh	r0, [r4, #12]
    d756:	4305      	orrs	r5, r0
    d758:	81a5      	strh	r5, [r4, #12]
    d75a:	e7cd      	b.n	d6f8 <__smakebuf_r+0x18>
    d75c:	0000d5a1 	.word	0x0000d5a1

0000d760 <__malloc_lock>:
    d760:	4801      	ldr	r0, [pc, #4]	; (d768 <__malloc_lock+0x8>)
    d762:	f000 becf 	b.w	e504 <__retarget_lock_acquire_recursive>
    d766:	bf00      	nop
    d768:	200002e4 	.word	0x200002e4

0000d76c <__malloc_unlock>:
    d76c:	4801      	ldr	r0, [pc, #4]	; (d774 <__malloc_unlock+0x8>)
    d76e:	f000 bed1 	b.w	e514 <__retarget_lock_release_recursive>
    d772:	bf00      	nop
    d774:	200002e4 	.word	0x200002e4

0000d778 <__pow5mult>:
    d778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d77c:	4615      	mov	r5, r2
    d77e:	f012 0203 	ands.w	r2, r2, #3
    d782:	4606      	mov	r6, r0
    d784:	460f      	mov	r7, r1
    d786:	d007      	beq.n	d798 <__pow5mult+0x20>
    d788:	4c21      	ldr	r4, [pc, #132]	; (d810 <__pow5mult+0x98>)
    d78a:	3a01      	subs	r2, #1
    d78c:	2300      	movs	r3, #0
    d78e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    d792:	f002 ff50 	bl	10636 <__multadd>
    d796:	4607      	mov	r7, r0
    d798:	10ad      	asrs	r5, r5, #2
    d79a:	d035      	beq.n	d808 <__pow5mult+0x90>
    d79c:	6a74      	ldr	r4, [r6, #36]	; 0x24
    d79e:	b93c      	cbnz	r4, d7b0 <__pow5mult+0x38>
    d7a0:	2010      	movs	r0, #16
    d7a2:	f7fe ff31 	bl	c608 <malloc>
    d7a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
    d7aa:	6270      	str	r0, [r6, #36]	; 0x24
    d7ac:	6004      	str	r4, [r0, #0]
    d7ae:	60c4      	str	r4, [r0, #12]
    d7b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    d7b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
    d7b8:	b94c      	cbnz	r4, d7ce <__pow5mult+0x56>
    d7ba:	f240 2171 	movw	r1, #625	; 0x271
    d7be:	4630      	mov	r0, r6
    d7c0:	f002 ffc5 	bl	1074e <__i2b>
    d7c4:	2300      	movs	r3, #0
    d7c6:	f8c8 0008 	str.w	r0, [r8, #8]
    d7ca:	4604      	mov	r4, r0
    d7cc:	6003      	str	r3, [r0, #0]
    d7ce:	f04f 0900 	mov.w	r9, #0
    d7d2:	07eb      	lsls	r3, r5, #31
    d7d4:	d50a      	bpl.n	d7ec <__pow5mult+0x74>
    d7d6:	4639      	mov	r1, r7
    d7d8:	4622      	mov	r2, r4
    d7da:	4630      	mov	r0, r6
    d7dc:	f002 ffc0 	bl	10760 <__multiply>
    d7e0:	4639      	mov	r1, r7
    d7e2:	4680      	mov	r8, r0
    d7e4:	4630      	mov	r0, r6
    d7e6:	f002 ff0f 	bl	10608 <_Bfree>
    d7ea:	4647      	mov	r7, r8
    d7ec:	106d      	asrs	r5, r5, #1
    d7ee:	d00b      	beq.n	d808 <__pow5mult+0x90>
    d7f0:	6820      	ldr	r0, [r4, #0]
    d7f2:	b938      	cbnz	r0, d804 <__pow5mult+0x8c>
    d7f4:	4622      	mov	r2, r4
    d7f6:	4621      	mov	r1, r4
    d7f8:	4630      	mov	r0, r6
    d7fa:	f002 ffb1 	bl	10760 <__multiply>
    d7fe:	6020      	str	r0, [r4, #0]
    d800:	f8c0 9000 	str.w	r9, [r0]
    d804:	4604      	mov	r4, r0
    d806:	e7e4      	b.n	d7d2 <__pow5mult+0x5a>
    d808:	4638      	mov	r0, r7
    d80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d80e:	bf00      	nop
    d810:	00057870 	.word	0x00057870

0000d814 <_write_r>:
    d814:	b538      	push	{r3, r4, r5, lr}
    d816:	4d07      	ldr	r5, [pc, #28]	; (d834 <_write_r+0x20>)
    d818:	4604      	mov	r4, r0
    d81a:	4608      	mov	r0, r1
    d81c:	4611      	mov	r1, r2
    d81e:	2200      	movs	r2, #0
    d820:	602a      	str	r2, [r5, #0]
    d822:	461a      	mov	r2, r3
    d824:	f000 fe4c 	bl	e4c0 <_write>
    d828:	1c43      	adds	r3, r0, #1
    d82a:	d102      	bne.n	d832 <_write_r+0x1e>
    d82c:	682b      	ldr	r3, [r5, #0]
    d82e:	b103      	cbz	r3, d832 <_write_r+0x1e>
    d830:	6023      	str	r3, [r4, #0]
    d832:	bd38      	pop	{r3, r4, r5, pc}
    d834:	2001bd04 	.word	0x2001bd04

0000d838 <_close_r>:
    d838:	b538      	push	{r3, r4, r5, lr}
    d83a:	4d06      	ldr	r5, [pc, #24]	; (d854 <_close_r+0x1c>)
    d83c:	2300      	movs	r3, #0
    d83e:	4604      	mov	r4, r0
    d840:	4608      	mov	r0, r1
    d842:	602b      	str	r3, [r5, #0]
    d844:	f000 fe42 	bl	e4cc <_close>
    d848:	1c43      	adds	r3, r0, #1
    d84a:	d102      	bne.n	d852 <_close_r+0x1a>
    d84c:	682b      	ldr	r3, [r5, #0]
    d84e:	b103      	cbz	r3, d852 <_close_r+0x1a>
    d850:	6023      	str	r3, [r4, #0]
    d852:	bd38      	pop	{r3, r4, r5, pc}
    d854:	2001bd04 	.word	0x2001bd04

0000d858 <_fstat_r>:
    d858:	b538      	push	{r3, r4, r5, lr}
    d85a:	4d07      	ldr	r5, [pc, #28]	; (d878 <_fstat_r+0x20>)
    d85c:	2300      	movs	r3, #0
    d85e:	4604      	mov	r4, r0
    d860:	4608      	mov	r0, r1
    d862:	4611      	mov	r1, r2
    d864:	602b      	str	r3, [r5, #0]
    d866:	f000 fe3f 	bl	e4e8 <_fstat>
    d86a:	1c43      	adds	r3, r0, #1
    d86c:	d102      	bne.n	d874 <_fstat_r+0x1c>
    d86e:	682b      	ldr	r3, [r5, #0]
    d870:	b103      	cbz	r3, d874 <_fstat_r+0x1c>
    d872:	6023      	str	r3, [r4, #0]
    d874:	bd38      	pop	{r3, r4, r5, pc}
    d876:	bf00      	nop
    d878:	2001bd04 	.word	0x2001bd04

0000d87c <_isatty_r>:
    d87c:	b538      	push	{r3, r4, r5, lr}
    d87e:	4d06      	ldr	r5, [pc, #24]	; (d898 <_isatty_r+0x1c>)
    d880:	2300      	movs	r3, #0
    d882:	4604      	mov	r4, r0
    d884:	4608      	mov	r0, r1
    d886:	602b      	str	r3, [r5, #0]
    d888:	f000 fe25 	bl	e4d6 <_isatty>
    d88c:	1c43      	adds	r3, r0, #1
    d88e:	d102      	bne.n	d896 <_isatty_r+0x1a>
    d890:	682b      	ldr	r3, [r5, #0]
    d892:	b103      	cbz	r3, d896 <_isatty_r+0x1a>
    d894:	6023      	str	r3, [r4, #0]
    d896:	bd38      	pop	{r3, r4, r5, pc}
    d898:	2001bd04 	.word	0x2001bd04

0000d89c <_lseek_r>:
    d89c:	b538      	push	{r3, r4, r5, lr}
    d89e:	4d07      	ldr	r5, [pc, #28]	; (d8bc <_lseek_r+0x20>)
    d8a0:	4604      	mov	r4, r0
    d8a2:	4608      	mov	r0, r1
    d8a4:	4611      	mov	r1, r2
    d8a6:	2200      	movs	r2, #0
    d8a8:	602a      	str	r2, [r5, #0]
    d8aa:	461a      	mov	r2, r3
    d8ac:	f000 fe11 	bl	e4d2 <_lseek>
    d8b0:	1c43      	adds	r3, r0, #1
    d8b2:	d102      	bne.n	d8ba <_lseek_r+0x1e>
    d8b4:	682b      	ldr	r3, [r5, #0]
    d8b6:	b103      	cbz	r3, d8ba <_lseek_r+0x1e>
    d8b8:	6023      	str	r3, [r4, #0]
    d8ba:	bd38      	pop	{r3, r4, r5, pc}
    d8bc:	2001bd04 	.word	0x2001bd04

0000d8c0 <_read_r>:
    d8c0:	b538      	push	{r3, r4, r5, lr}
    d8c2:	4d07      	ldr	r5, [pc, #28]	; (d8e0 <_read_r+0x20>)
    d8c4:	4604      	mov	r4, r0
    d8c6:	4608      	mov	r0, r1
    d8c8:	4611      	mov	r1, r2
    d8ca:	2200      	movs	r2, #0
    d8cc:	602a      	str	r2, [r5, #0]
    d8ce:	461a      	mov	r2, r3
    d8d0:	f000 fdf0 	bl	e4b4 <_read>
    d8d4:	1c43      	adds	r3, r0, #1
    d8d6:	d102      	bne.n	d8de <_read_r+0x1e>
    d8d8:	682b      	ldr	r3, [r5, #0]
    d8da:	b103      	cbz	r3, d8de <_read_r+0x1e>
    d8dc:	6023      	str	r3, [r4, #0]
    d8de:	bd38      	pop	{r3, r4, r5, pc}
    d8e0:	2001bd04 	.word	0x2001bd04

0000d8e4 <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
    d8e4:	4601      	mov	r1, r0
  long ret = 0;
    d8e6:	2000      	movs	r0, #0
    d8e8:	e007      	b.n	d8fa <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
    d8ea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
    d8ee:	b2d2      	uxtb	r2, r2
    d8f0:	2a05      	cmp	r2, #5
    d8f2:	d80e      	bhi.n	d912 <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
    d8f4:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
    d8f6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
    d8fa:	780b      	ldrb	r3, [r1, #0]
    d8fc:	b193      	cbz	r3, d924 <_Z9ee_hexdecPc+0x40>
    d8fe:	2800      	cmp	r0, #0
    d900:	db10      	blt.n	d924 <_Z9ee_hexdecPc+0x40>
    c = *hex++;
    d902:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
    d904:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    d908:	b2d2      	uxtb	r2, r2
    d90a:	2a09      	cmp	r2, #9
    d90c:	d8ed      	bhi.n	d8ea <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
    d90e:	3b30      	subs	r3, #48	; 0x30
    d910:	e7f1      	b.n	d8f6 <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
    d912:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    d916:	b2d2      	uxtb	r2, r2
    d918:	2a05      	cmp	r2, #5
    d91a:	d801      	bhi.n	d920 <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
    d91c:	3b37      	subs	r3, #55	; 0x37
    d91e:	e7ea      	b.n	d8f6 <_Z9ee_hexdecPc+0x12>
      return -1;
    d920:	f04f 30ff 	mov.w	r0, #4294967295
}
    d924:	4770      	bx	lr

0000d926 <_ZN6tflite18MicroErrorReporterD1Ev>:
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
    d926:	4770      	bx	lr

0000d928 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
    d928:	2200      	movs	r2, #0
    d92a:	6002      	str	r2, [r0, #0]
    d92c:	6042      	str	r2, [r0, #4]
    d92e:	6082      	str	r2, [r0, #8]
  }
    d930:	4770      	bx	lr

0000d932 <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
    d932:	2001      	movs	r0, #1
    d934:	4770      	bx	lr

0000d936 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
    d936:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
    d938:	6803      	ldr	r3, [r0, #0]
    d93a:	699b      	ldr	r3, [r3, #24]
    d93c:	4798      	blx	r3
  }
    d93e:	bd08      	pop	{r3, pc}

0000d940 <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
    d940:	b508      	push	{r3, lr}
    return FindOp(op);
    d942:	6803      	ldr	r3, [r0, #0]
    d944:	69db      	ldr	r3, [r3, #28]
    d946:	4798      	blx	r3
  }
    d948:	bd08      	pop	{r3, pc}

0000d94a <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    d94a:	2920      	cmp	r1, #32
    d94c:	d00d      	beq.n	d96a <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x20>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
    d94e:	b410      	push	{r4}
    d950:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    d952:	2300      	movs	r3, #0
    d954:	6e62      	ldr	r2, [r4, #100]	; 0x64
    d956:	429a      	cmp	r2, r3
    d958:	d909      	bls.n	d96e <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x24>
      const TfLiteRegistration& registration = registrations_[i];
    d95a:	eb04 1243 	add.w	r2, r4, r3, lsl #5
    d95e:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
    d960:	6992      	ldr	r2, [r2, #24]
    d962:	428a      	cmp	r2, r1
    d964:	d004      	beq.n	d970 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    d966:	3301      	adds	r3, #1
    d968:	e7f4      	b.n	d954 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    d96a:	2000      	movs	r0, #0
  }
    d96c:	4770      	bx	lr
    return nullptr;
    d96e:	2000      	movs	r0, #0
  }
    d970:	bc10      	pop	{r4}
    d972:	4770      	bx	lr

0000d974 <_ZN6tflite22MicroMutableOpResolverILj3EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    d974:	4770      	bx	lr

0000d976 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
    d976:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    d978:	6f84      	ldr	r4, [r0, #120]	; 0x78
    d97a:	2c03      	cmp	r4, #3
    d97c:	d801      	bhi.n	d982 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0xc>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    d97e:	2300      	movs	r3, #0
    d980:	e002      	b.n	d988 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    d982:	f002 fb52 	bl	1002a <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    d986:	3301      	adds	r3, #1
    d988:	429c      	cmp	r4, r3
    d98a:	d909      	bls.n	d9a0 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
    d98c:	18c2      	adds	r2, r0, r3
    d98e:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
    d992:	428a      	cmp	r2, r1
    d994:	d1f7      	bne.n	d986 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x10>
    d996:	331a      	adds	r3, #26
    d998:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    d99c:	6858      	ldr	r0, [r3, #4]
    d99e:	e000      	b.n	d9a2 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
    d9a0:	2000      	movs	r0, #0
  }
    d9a2:	bd10      	pop	{r4, pc}

0000d9a4 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
    d9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d9a6:	4605      	mov	r5, r0
    d9a8:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    d9aa:	2400      	movs	r4, #0
    d9ac:	e000      	b.n	d9b0 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xc>
    d9ae:	3401      	adds	r4, #1
    d9b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    d9b2:	42a3      	cmp	r3, r4
    d9b4:	d90e      	bls.n	d9d4 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x30>
      const TfLiteRegistration& registration = registrations_[i];
    d9b6:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    d9ba:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    d9bc:	699b      	ldr	r3, [r3, #24]
    d9be:	2b20      	cmp	r3, #32
    d9c0:	d1f5      	bne.n	d9ae <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
    d9c2:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    d9c6:	4639      	mov	r1, r7
    d9c8:	69d8      	ldr	r0, [r3, #28]
    d9ca:	f7f3 fd99 	bl	1500 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    d9ce:	2800      	cmp	r0, #0
    d9d0:	d1ed      	bne.n	d9ae <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
    d9d2:	e000      	b.n	d9d6 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x32>
    return nullptr;
    d9d4:	2600      	movs	r6, #0
  }
    d9d6:	4630      	mov	r0, r6
    d9d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d9da <_ZN6tflite22MicroMutableOpResolverILj3EED0Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    d9da:	b510      	push	{r4, lr}
    d9dc:	4604      	mov	r4, r0
    d9de:	f002 fb0d 	bl	fffc <_ZdlPv>
    d9e2:	4620      	mov	r0, r4
    d9e4:	bd10      	pop	{r4, pc}

0000d9e6 <_ZN6tflite18MicroErrorReporterD0Ev>:
    d9e6:	b510      	push	{r4, lr}
    d9e8:	4604      	mov	r4, r0
    d9ea:	f002 fb07 	bl	fffc <_ZdlPv>
    d9ee:	4620      	mov	r0, r4
    d9f0:	bd10      	pop	{r4, pc}

0000d9f2 <_Z6th_prev>:
void th_pre() {}
    d9f2:	4770      	bx	lr

0000d9f4 <_Z7th_postv>:
void th_post() {}
    d9f4:	4770      	bx	lr

0000d9f6 <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
    d9f6:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
    d9f8:	f7f4 fd9e 	bl	2538 <_Z33ee_serial_command_parser_callbackPc>
}
    d9fc:	bd08      	pop	{r3, pc}

0000d9fe <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
    d9fe:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
    da00:	f002 fcb5 	bl	1036e <strnlen>
}
    da04:	bd08      	pop	{r3, pc}

0000da06 <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
    da06:	b508      	push	{r3, lr}
    da08:	f7ff fc0e 	bl	d228 <viprintf>
    da0c:	bd08      	pop	{r3, pc}

0000da0e <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
    da0e:	b40f      	push	{r0, r1, r2, r3}
    da10:	b500      	push	{lr}
    da12:	b083      	sub	sp, #12
    da14:	a904      	add	r1, sp, #16
    da16:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
    da1a:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
    da1c:	f7ff fff3 	bl	da06 <_Z10th_vprintfPKcSt9__va_list>
}
    da20:	b003      	add	sp, #12
    da22:	f85d eb04 	ldr.w	lr, [sp], #4
    da26:	b004      	add	sp, #16
    da28:	4770      	bx	lr

0000da2a <_Z24th_serialport_initializev>:
}
    da2a:	4770      	bx	lr

0000da2c <main>:
// Enables 128MHz for the nRF53
#define MHz128 0
//  Increases clock precision.
#define PREC 1

int main(int argc, char *argv[]) {
    da2c:	b508      	push	{r3, lr}
//nrfx_clock_hfclk_start();
//while (!nrfx_clock_hfclk_is_running()) { }



ee_benchmark_initialize();
    da2e:	f7f4 fbc5 	bl	21bc <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
    da32:	f7f5 ff13 	bl	385c <console_init>

  while (1) {
    
    int c;

    c = console_getchar();
    da36:	f7f5 feff 	bl	3838 <console_getchar>
    if (c < 0) {
    da3a:	2800      	cmp	r0, #0
    da3c:	dbfb      	blt.n	da36 <main+0xa>
      continue;
    }
    // printk("c: %d", c);
    ee_serial_callback(c);
    da3e:	b2c0      	uxtb	r0, r0
    da40:	f7f4 fb9c 	bl	217c <_Z18ee_serial_callbackc>
    da44:	e7f7      	b.n	da36 <main+0xa>

0000da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
    da46:	4770      	bx	lr

0000da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
    da48:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    da4a:	6800      	ldr	r0, [r0, #0]
    da4c:	f7ff fffb 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    da50:	bd08      	pop	{r3, pc}

0000da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
    da52:	4770      	bx	lr

0000da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
    da54:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    da56:	6800      	ldr	r0, [r0, #0]
    da58:	f7ff fffb 	bl	da52 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
    da5c:	bd08      	pop	{r3, pc}

0000da5e <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
    da5e:	4770      	bx	lr

0000da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
    da60:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    da62:	8800      	ldrh	r0, [r0, #0]
    da64:	f7ff fffb 	bl	da5e <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
    da68:	bd08      	pop	{r3, pc}

0000da6a <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
    da6a:	b510      	push	{r4, lr}
    da6c:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
    da6e:	6800      	ldr	r0, [r0, #0]
    da70:	f7ff ffe9 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    da74:	4420      	add	r0, r4
    da76:	bd10      	pop	{r4, pc}

0000da78 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
    da78:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
    da7a:	f7ff fff6 	bl	da6a <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
    da7e:	bd08      	pop	{r3, pc}

0000da80 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    da80:	4602      	mov	r2, r0
    da82:	b158      	cbz	r0, da9c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    da84:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    da86:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    da8a:	2b01      	cmp	r3, #1
    da8c:	d003      	beq.n	da96 <sys_notify_validate+0x16>
    da8e:	2b03      	cmp	r3, #3
    da90:	d107      	bne.n	daa2 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    da92:	6803      	ldr	r3, [r0, #0]
    da94:	b143      	cbz	r3, daa8 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    da96:	2000      	movs	r0, #0
    da98:	6090      	str	r0, [r2, #8]
    da9a:	4770      	bx	lr
		return -EINVAL;
    da9c:	f06f 0015 	mvn.w	r0, #21
    daa0:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    daa2:	f06f 0015 	mvn.w	r0, #21
    daa6:	4770      	bx	lr
			rv = -EINVAL;
    daa8:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    daac:	4770      	bx	lr

0000daae <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    daae:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    dab0:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    dab2:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    dab6:	6081      	str	r1, [r0, #8]
	switch (method) {
    dab8:	2a03      	cmp	r2, #3
    daba:	d103      	bne.n	dac4 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    dabc:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    dabe:	2200      	movs	r2, #0
    dac0:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    dac2:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    dac4:	2000      	movs	r0, #0
    dac6:	e7fa      	b.n	dabe <sys_notify_finalize+0x10>

0000dac8 <arch_printk_char_out>:
}
    dac8:	2000      	movs	r0, #0
    daca:	4770      	bx	lr

0000dacc <str_out>:
{
    dacc:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    dace:	680c      	ldr	r4, [r1, #0]
    dad0:	b154      	cbz	r4, dae8 <str_out+0x1c>
    dad2:	688a      	ldr	r2, [r1, #8]
    dad4:	684b      	ldr	r3, [r1, #4]
    dad6:	429a      	cmp	r2, r3
    dad8:	da06      	bge.n	dae8 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
    dada:	3b01      	subs	r3, #1
    dadc:	429a      	cmp	r2, r3
    dade:	d008      	beq.n	daf2 <str_out+0x26>
		ctx->str[ctx->count++] = c;
    dae0:	1c53      	adds	r3, r2, #1
    dae2:	608b      	str	r3, [r1, #8]
    dae4:	54a0      	strb	r0, [r4, r2]
    dae6:	e002      	b.n	daee <str_out+0x22>
		ctx->count++;
    dae8:	688b      	ldr	r3, [r1, #8]
    daea:	3301      	adds	r3, #1
    daec:	608b      	str	r3, [r1, #8]
}
    daee:	bc10      	pop	{r4}
    daf0:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
    daf2:	1c53      	adds	r3, r2, #1
    daf4:	608b      	str	r3, [r1, #8]
    daf6:	2300      	movs	r3, #0
    daf8:	54a3      	strb	r3, [r4, r2]
    dafa:	e7f8      	b.n	daee <str_out+0x22>

0000dafc <printk>:
{
    dafc:	b40f      	push	{r0, r1, r2, r3}
    dafe:	b500      	push	{lr}
    db00:	b083      	sub	sp, #12
    db02:	a904      	add	r1, sp, #16
    db04:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    db08:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    db0a:	f7f5 f817 	bl	2b3c <vprintk>
}
    db0e:	b003      	add	sp, #12
    db10:	f85d eb04 	ldr.w	lr, [sp], #4
    db14:	b004      	add	sp, #16
    db16:	4770      	bx	lr

0000db18 <snprintk>:
{
    db18:	b40c      	push	{r2, r3}
    db1a:	b500      	push	{lr}
    db1c:	b083      	sub	sp, #12
    db1e:	ab04      	add	r3, sp, #16
    db20:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    db24:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    db26:	f7f5 f819 	bl	2b5c <vsnprintk>
}
    db2a:	b003      	add	sp, #12
    db2c:	f85d eb04 	ldr.w	lr, [sp], #4
    db30:	b002      	add	sp, #8
    db32:	4770      	bx	lr

0000db34 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    db34:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    db38:	8b81      	ldrh	r1, [r0, #28]
    db3a:	f021 0107 	bic.w	r1, r1, #7
    db3e:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    db40:	8381      	strh	r1, [r0, #28]
}
    db42:	4770      	bx	lr

0000db44 <notify_monitors>:
{
    db44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    db48:	4606      	mov	r6, r0
    db4a:	460f      	mov	r7, r1
    db4c:	4690      	mov	r8, r2
	return list->head;
    db4e:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    db50:	b119      	cbz	r1, db5a <notify_monitors+0x16>
    db52:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    db54:	b131      	cbz	r1, db64 <notify_monitors+0x20>
	return node->next;
    db56:	680c      	ldr	r4, [r1, #0]
    db58:	e004      	b.n	db64 <notify_monitors+0x20>
    db5a:	460c      	mov	r4, r1
    db5c:	e002      	b.n	db64 <notify_monitors+0x20>
    db5e:	4623      	mov	r3, r4
    db60:	4621      	mov	r1, r4
    db62:	461c      	mov	r4, r3
    db64:	b159      	cbz	r1, db7e <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    db66:	684d      	ldr	r5, [r1, #4]
    db68:	4643      	mov	r3, r8
    db6a:	463a      	mov	r2, r7
    db6c:	4630      	mov	r0, r6
    db6e:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    db70:	2c00      	cmp	r4, #0
    db72:	d0f4      	beq.n	db5e <notify_monitors+0x1a>
    db74:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    db76:	2c00      	cmp	r4, #0
    db78:	d0f2      	beq.n	db60 <notify_monitors+0x1c>
	return node->next;
    db7a:	6823      	ldr	r3, [r4, #0]
    db7c:	e7f0      	b.n	db60 <notify_monitors+0x1c>
}
    db7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000db82 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    db82:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    db84:	f013 0307 	ands.w	r3, r3, #7
    db88:	d103      	bne.n	db92 <process_recheck+0x10>
	return list->head;
    db8a:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    db8c:	b10a      	cbz	r2, db92 <process_recheck+0x10>
		evt = EVT_START;
    db8e:	2003      	movs	r0, #3
    db90:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    db92:	2b02      	cmp	r3, #2
    db94:	d003      	beq.n	db9e <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    db96:	2b01      	cmp	r3, #1
    db98:	d006      	beq.n	dba8 <process_recheck+0x26>
	int evt = EVT_NOP;
    db9a:	2000      	movs	r0, #0
    db9c:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    db9e:	8bc2      	ldrh	r2, [r0, #30]
    dba0:	2a00      	cmp	r2, #0
    dba2:	d1f8      	bne.n	db96 <process_recheck+0x14>
		evt = EVT_STOP;
    dba4:	2004      	movs	r0, #4
    dba6:	4770      	bx	lr
    dba8:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    dbaa:	b10b      	cbz	r3, dbb0 <process_recheck+0x2e>
		evt = EVT_RESET;
    dbac:	2005      	movs	r0, #5
}
    dbae:	4770      	bx	lr
	int evt = EVT_NOP;
    dbb0:	2000      	movs	r0, #0
    dbb2:	4770      	bx	lr

0000dbb4 <process_complete>:
{
    dbb4:	b538      	push	{r3, r4, r5, lr}
    dbb6:	4604      	mov	r4, r0
    dbb8:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    dbba:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
    dbbc:	2a00      	cmp	r2, #0
    dbbe:	db07      	blt.n	dbd0 <process_complete+0x1c>
    dbc0:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    dbc4:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    dbc6:	2a01      	cmp	r2, #1
    dbc8:	d90e      	bls.n	dbe8 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    dbca:	2b04      	cmp	r3, #4
    dbcc:	d032      	beq.n	dc34 <process_complete+0x80>
}
    dbce:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    dbd0:	e9d0 0100 	ldrd	r0, r1, [r0]
    dbd4:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    dbd8:	2300      	movs	r3, #0
    dbda:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    dbdc:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    dbde:	2101      	movs	r1, #1
    dbe0:	4620      	mov	r0, r4
    dbe2:	f7ff ffa7 	bl	db34 <set_state>
    dbe6:	e7f2      	b.n	dbce <process_complete+0x1a>
		*clients = mgr->clients;
    dbe8:	e9d0 0100 	ldrd	r0, r1, [r0]
    dbec:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    dbf0:	2200      	movs	r2, #0
    dbf2:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    dbf4:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    dbf6:	2b06      	cmp	r3, #6
    dbf8:	d117      	bne.n	dc2a <process_complete+0x76>
	return list->head;
    dbfa:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    dbfc:	b13b      	cbz	r3, dc0e <process_complete+0x5a>
				mgr->refs += 1U;
    dbfe:	8be2      	ldrh	r2, [r4, #30]
    dc00:	3201      	adds	r2, #1
    dc02:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
    dc04:	2b00      	cmp	r3, #0
    dc06:	d0f9      	beq.n	dbfc <process_complete+0x48>
	return node->next;
    dc08:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    dc0a:	2b00      	cmp	r3, #0
    dc0c:	d1f6      	bne.n	dbfc <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    dc0e:	2102      	movs	r1, #2
    dc10:	4620      	mov	r0, r4
    dc12:	f7ff ff8f 	bl	db34 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    dc16:	4620      	mov	r0, r4
    dc18:	f7ff ffb3 	bl	db82 <process_recheck>
    dc1c:	2800      	cmp	r0, #0
    dc1e:	d0d6      	beq.n	dbce <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    dc20:	8ba3      	ldrh	r3, [r4, #28]
    dc22:	f043 0320 	orr.w	r3, r3, #32
    dc26:	83a3      	strh	r3, [r4, #28]
    dc28:	e7d1      	b.n	dbce <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    dc2a:	2100      	movs	r1, #0
    dc2c:	4620      	mov	r0, r4
    dc2e:	f7ff ff81 	bl	db34 <set_state>
    dc32:	e7f0      	b.n	dc16 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    dc34:	2100      	movs	r1, #0
    dc36:	f7ff ff7d 	bl	db34 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    dc3a:	4620      	mov	r0, r4
    dc3c:	f7ff ffa1 	bl	db82 <process_recheck>
    dc40:	2800      	cmp	r0, #0
    dc42:	d0c4      	beq.n	dbce <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    dc44:	8ba3      	ldrh	r3, [r4, #28]
    dc46:	f043 0320 	orr.w	r3, r3, #32
    dc4a:	83a3      	strh	r3, [r4, #28]
}
    dc4c:	e7bf      	b.n	dbce <process_complete+0x1a>

0000dc4e <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    dc4e:	b158      	cbz	r0, dc68 <validate_args+0x1a>
{
    dc50:	b510      	push	{r4, lr}
    dc52:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    dc54:	b159      	cbz	r1, dc6e <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    dc56:	1d08      	adds	r0, r1, #4
    dc58:	f7ff ff12 	bl	da80 <sys_notify_validate>
	if ((rv == 0)
    dc5c:	b918      	cbnz	r0, dc66 <validate_args+0x18>
	    && ((cli->notify.flags
    dc5e:	68a3      	ldr	r3, [r4, #8]
    dc60:	f033 0303 	bics.w	r3, r3, #3
    dc64:	d106      	bne.n	dc74 <validate_args+0x26>
}
    dc66:	bd10      	pop	{r4, pc}
		return -EINVAL;
    dc68:	f06f 0015 	mvn.w	r0, #21
}
    dc6c:	4770      	bx	lr
		return -EINVAL;
    dc6e:	f06f 0015 	mvn.w	r0, #21
    dc72:	e7f8      	b.n	dc66 <validate_args+0x18>
		rv = -EINVAL;
    dc74:	f06f 0015 	mvn.w	r0, #21
    dc78:	e7f5      	b.n	dc66 <validate_args+0x18>

0000dc7a <notify_one>:
{
    dc7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dc7e:	4607      	mov	r7, r0
    dc80:	460c      	mov	r4, r1
    dc82:	4616      	mov	r6, r2
    dc84:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    dc86:	4619      	mov	r1, r3
    dc88:	1d20      	adds	r0, r4, #4
    dc8a:	f7ff ff10 	bl	daae <sys_notify_finalize>
	if (cb) {
    dc8e:	b128      	cbz	r0, dc9c <notify_one+0x22>
    dc90:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    dc92:	462b      	mov	r3, r5
    dc94:	4632      	mov	r2, r6
    dc96:	4621      	mov	r1, r4
    dc98:	4638      	mov	r0, r7
    dc9a:	47c0      	blx	r8
}
    dc9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000dca0 <notify_all>:
{
    dca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dca4:	4681      	mov	r9, r0
    dca6:	460c      	mov	r4, r1
    dca8:	4690      	mov	r8, r2
    dcaa:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    dcac:	e005      	b.n	dcba <notify_all+0x1a>
	list->tail = node;
    dcae:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    dcb0:	463b      	mov	r3, r7
    dcb2:	4642      	mov	r2, r8
    dcb4:	4648      	mov	r0, r9
    dcb6:	f7ff ffe0 	bl	dc7a <notify_one>
	return list->head;
    dcba:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    dcbc:	b129      	cbz	r1, dcca <notify_all+0x2a>
	return node->next;
    dcbe:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    dcc0:	6025      	str	r5, [r4, #0]
	return list->tail;
    dcc2:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    dcc4:	428e      	cmp	r6, r1
    dcc6:	d1f3      	bne.n	dcb0 <notify_all+0x10>
    dcc8:	e7f1      	b.n	dcae <notify_all+0xe>
}
    dcca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000dcce <transition_complete>:
{
    dcce:	b510      	push	{r4, lr}
	__asm__ volatile(
    dcd0:	f04f 0420 	mov.w	r4, #32
    dcd4:	f3ef 8211 	mrs	r2, BASEPRI
    dcd8:	f384 8812 	msr	BASEPRI_MAX, r4
    dcdc:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    dce0:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
    dce2:	2101      	movs	r1, #1
    dce4:	f7f4 ff50 	bl	2b88 <process_event>
}
    dce8:	bd10      	pop	{r4, pc}

0000dcea <onoff_manager_init>:
	if ((mgr == NULL)
    dcea:	b170      	cbz	r0, dd0a <onoff_manager_init+0x20>
{
    dcec:	b538      	push	{r3, r4, r5, lr}
    dcee:	460c      	mov	r4, r1
    dcf0:	4605      	mov	r5, r0
	    || (transitions == NULL)
    dcf2:	b169      	cbz	r1, dd10 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    dcf4:	680b      	ldr	r3, [r1, #0]
    dcf6:	b173      	cbz	r3, dd16 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    dcf8:	684b      	ldr	r3, [r1, #4]
    dcfa:	b17b      	cbz	r3, dd1c <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    dcfc:	2220      	movs	r2, #32
    dcfe:	2100      	movs	r1, #0
    dd00:	f002 f9ac 	bl	1005c <memset>
    dd04:	612c      	str	r4, [r5, #16]
	return 0;
    dd06:	2000      	movs	r0, #0
}
    dd08:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    dd0a:	f06f 0015 	mvn.w	r0, #21
}
    dd0e:	4770      	bx	lr
		return -EINVAL;
    dd10:	f06f 0015 	mvn.w	r0, #21
    dd14:	e7f8      	b.n	dd08 <onoff_manager_init+0x1e>
    dd16:	f06f 0015 	mvn.w	r0, #21
    dd1a:	e7f5      	b.n	dd08 <onoff_manager_init+0x1e>
    dd1c:	f06f 0015 	mvn.w	r0, #21
    dd20:	e7f2      	b.n	dd08 <onoff_manager_init+0x1e>

0000dd22 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    dd22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dd24:	4604      	mov	r4, r0
    dd26:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    dd28:	f7ff ff91 	bl	dc4e <validate_args>

	if (rv < 0) {
    dd2c:	1e06      	subs	r6, r0, #0
    dd2e:	db37      	blt.n	dda0 <onoff_request+0x7e>
    dd30:	f04f 0320 	mov.w	r3, #32
    dd34:	f3ef 8211 	mrs	r2, BASEPRI
    dd38:	f383 8812 	msr	BASEPRI_MAX, r3
    dd3c:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    dd40:	8ba5      	ldrh	r5, [r4, #28]
    dd42:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    dd46:	8be3      	ldrh	r3, [r4, #30]
    dd48:	f64f 71ff 	movw	r1, #65535	; 0xffff
    dd4c:	428b      	cmp	r3, r1
    dd4e:	d02f      	beq.n	ddb0 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    dd50:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    dd52:	2d02      	cmp	r5, #2
    dd54:	d00c      	beq.n	dd70 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    dd56:	b18d      	cbz	r5, dd7c <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    dd58:	2d04      	cmp	r5, #4
    dd5a:	d00f      	beq.n	dd7c <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    dd5c:	2d06      	cmp	r5, #6
    dd5e:	d00d      	beq.n	dd7c <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    dd60:	2d05      	cmp	r5, #5
    dd62:	d01f      	beq.n	dda4 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    dd64:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    dd68:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    dd6a:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    dd6c:	4608      	mov	r0, r1
    dd6e:	e00a      	b.n	dd86 <onoff_request+0x64>
		mgr->refs += 1U;
    dd70:	3301      	adds	r3, #1
    dd72:	83e3      	strh	r3, [r4, #30]
		notify = true;
    dd74:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    dd76:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    dd78:	4618      	mov	r0, r3
    dd7a:	e004      	b.n	dd86 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    dd7c:	fab5 f385 	clz	r3, r5
    dd80:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    dd82:	2100      	movs	r1, #0
		add_client = true;
    dd84:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    dd86:	b128      	cbz	r0, dd94 <onoff_request+0x72>
	parent->next = child;
    dd88:	2000      	movs	r0, #0
    dd8a:	6038      	str	r0, [r7, #0]
	return list->tail;
    dd8c:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    dd8e:	b1a8      	cbz	r0, ddbc <onoff_request+0x9a>
	parent->next = child;
    dd90:	6007      	str	r7, [r0, #0]
	list->tail = node;
    dd92:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    dd94:	b9ab      	cbnz	r3, ddc2 <onoff_request+0xa0>
	__asm__ volatile(
    dd96:	f382 8811 	msr	BASEPRI, r2
    dd9a:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    dd9e:	b9a9      	cbnz	r1, ddcc <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    dda0:	4630      	mov	r0, r6
    dda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    dda4:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    dda8:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    ddaa:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    ddac:	4608      	mov	r0, r1
    ddae:	e7ea      	b.n	dd86 <onoff_request+0x64>
		rv = -EAGAIN;
    ddb0:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    ddb4:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    ddb6:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    ddb8:	4608      	mov	r0, r1
    ddba:	e7e4      	b.n	dd86 <onoff_request+0x64>
    ddbc:	6067      	str	r7, [r4, #4]
	list->head = node;
    ddbe:	6027      	str	r7, [r4, #0]
}
    ddc0:	e7e8      	b.n	dd94 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    ddc2:	2102      	movs	r1, #2
    ddc4:	4620      	mov	r0, r4
    ddc6:	f7f4 fedf 	bl	2b88 <process_event>
    ddca:	e7e9      	b.n	dda0 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    ddcc:	2300      	movs	r3, #0
    ddce:	462a      	mov	r2, r5
    ddd0:	4639      	mov	r1, r7
    ddd2:	4620      	mov	r0, r4
    ddd4:	f7ff ff51 	bl	dc7a <notify_one>
    ddd8:	e7e2      	b.n	dda0 <onoff_request+0x7e>

0000ddda <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    ddda:	b508      	push	{r3, lr}
    dddc:	4604      	mov	r4, r0
    ddde:	4608      	mov	r0, r1
    dde0:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    dde2:	461a      	mov	r2, r3
    dde4:	47a0      	blx	r4
	return z_impl_z_current_get();
    dde6:	f7fd ff75 	bl	bcd4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    ddea:	f7f6 f9fb 	bl	41e4 <z_impl_k_thread_abort>

0000ddee <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
    ddee:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
    ddf0:	1d13      	adds	r3, r2, #4
    ddf2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    ddf6:	b9d3      	cbnz	r3, de2e <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
    ddf8:	2301      	movs	r3, #1
    ddfa:	fa03 f402 	lsl.w	r4, r3, r2
    ddfe:	68c3      	ldr	r3, [r0, #12]
    de00:	4323      	orrs	r3, r4
    de02:	60c3      	str	r3, [r0, #12]
		b->next = c;
    de04:	3204      	adds	r2, #4
    de06:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    de0a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
    de0e:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
    de10:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    de14:	d307      	bcc.n	de26 <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    de16:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
    de18:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
    de1a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    de1e:	d304      	bcc.n	de2a <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
    de20:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
    de22:	bc70      	pop	{r4, r5, r6}
    de24:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    de26:	8099      	strh	r1, [r3, #4]
    de28:	e7f6      	b.n	de18 <free_list_add_bidx+0x2a>
    de2a:	80d9      	strh	r1, [r3, #6]
    de2c:	e7f9      	b.n	de22 <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
    de2e:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
    de32:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    de34:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    de38:	d318      	bcc.n	de6c <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
    de3a:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
    de3c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
    de40:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    de44:	d314      	bcc.n	de70 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
    de46:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
    de48:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    de4a:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    de4e:	d311      	bcc.n	de74 <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
    de50:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
    de52:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
    de56:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    de58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    de5c:	d30c      	bcc.n	de78 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
    de5e:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
    de60:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    de62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    de66:	d309      	bcc.n	de7c <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
    de68:	60a1      	str	r1, [r4, #8]
    de6a:	e7da      	b.n	de22 <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
    de6c:	88a2      	ldrh	r2, [r4, #4]
    de6e:	e7e5      	b.n	de3c <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
    de70:	80aa      	strh	r2, [r5, #4]
    de72:	e7e9      	b.n	de48 <free_list_add_bidx+0x5a>
    de74:	80eb      	strh	r3, [r5, #6]
    de76:	e7ec      	b.n	de52 <free_list_add_bidx+0x64>
    de78:	80d1      	strh	r1, [r2, #6]
    de7a:	e7f1      	b.n	de60 <free_list_add_bidx+0x72>
    de7c:	80a1      	strh	r1, [r4, #4]
    de7e:	e7d0      	b.n	de22 <free_list_add_bidx+0x34>

0000de80 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    de80:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
    de82:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
    de84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    de88:	d307      	bcc.n	de9a <free_list_add+0x1a>
	void *cmem = &buf[c];
    de8a:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
    de8e:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    de90:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
    de92:	2a01      	cmp	r2, #1
    de94:	d002      	beq.n	de9c <free_list_add+0x1c>
    de96:	2200      	movs	r2, #0
    de98:	e000      	b.n	de9c <free_list_add+0x1c>
    de9a:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
    de9c:	b9a2      	cbnz	r2, dec8 <free_list_add+0x48>
	void *cmem = &buf[c];
    de9e:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
    dea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    dea6:	d310      	bcc.n	deca <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
    dea8:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    deaa:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    deac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    deb0:	d30d      	bcc.n	dece <free_list_add+0x4e>
    deb2:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    deb4:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    deb6:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
    deba:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
    debc:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
    dec0:	f1c2 021f 	rsb	r2, r2, #31
    dec4:	f7ff ff93 	bl	ddee <free_list_add_bidx>
	}
}
    dec8:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
    deca:	8852      	ldrh	r2, [r2, #2]
    decc:	e7ed      	b.n	deaa <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
    dece:	2304      	movs	r3, #4
    ded0:	e7f0      	b.n	deb4 <free_list_add+0x34>

0000ded2 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    ded2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ded4:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
    ded6:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    deda:	d32a      	bcc.n	df32 <sys_heap_init+0x60>
    dedc:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    dede:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    dee0:	1dc8      	adds	r0, r1, #7
    dee2:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    dee6:	440d      	add	r5, r1
    dee8:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    deec:	1a2d      	subs	r5, r5, r0
    deee:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
    def0:	4606      	mov	r6, r0
	heap->heap = h;
    def2:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
    def4:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
    def6:	2300      	movs	r3, #0
    def8:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
    defa:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    defe:	d31a      	bcc.n	df36 <sys_heap_init+0x64>
    df00:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    df02:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    df04:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
    df08:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
    df0a:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    df0e:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    df12:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
    df16:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    df18:	f103 0e07 	add.w	lr, r3, #7
    df1c:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    df20:	2300      	movs	r3, #0
    df22:	4563      	cmp	r3, ip
    df24:	da09      	bge.n	df3a <sys_heap_init+0x68>
		h->buckets[i].next = 0;
    df26:	1d1a      	adds	r2, r3, #4
    df28:	2400      	movs	r4, #0
    df2a:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    df2e:	3301      	adds	r3, #1
    df30:	e7f7      	b.n	df22 <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
    df32:	2504      	movs	r5, #4
    df34:	e7d3      	b.n	dede <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
    df36:	2304      	movs	r3, #4
    df38:	e7e3      	b.n	df02 <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    df3a:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
    df3c:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    df40:	d333      	bcc.n	dfaa <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
    df42:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
    df44:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    df48:	d331      	bcc.n	dfae <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
    df4a:	2300      	movs	r3, #0
    df4c:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
    df4e:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    df52:	d32f      	bcc.n	dfb4 <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    df54:	6843      	ldr	r3, [r0, #4]
    df56:	f043 0301 	orr.w	r3, r3, #1
    df5a:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    df5c:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    df5e:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
    df60:	f02e 0307 	bic.w	r3, lr, #7
    df64:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
    df66:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    df6a:	d328      	bcc.n	dfbe <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
    df6c:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
    df6e:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    df70:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    df74:	d325      	bcc.n	dfc2 <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
    df76:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
    df78:	f025 0307 	bic.w	r3, r5, #7
    df7c:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
    df7e:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    df80:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    df84:	d31f      	bcc.n	dfc6 <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
    df86:	2400      	movs	r4, #0
    df88:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
    df8a:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    df8c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    df90:	d31c      	bcc.n	dfcc <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
    df92:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
    df94:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    df96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    df9a:	d319      	bcc.n	dfd0 <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    df9c:	686b      	ldr	r3, [r5, #4]
    df9e:	f043 0301 	orr.w	r3, r3, #1
    dfa2:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    dfa4:	f7ff ff6c 	bl	de80 <free_list_add>
}
    dfa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
    dfaa:	8043      	strh	r3, [r0, #2]
    dfac:	e7ca      	b.n	df44 <sys_heap_init+0x72>
    dfae:	2300      	movs	r3, #0
    dfb0:	8003      	strh	r3, [r0, #0]
    dfb2:	e7cc      	b.n	df4e <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    dfb4:	8843      	ldrh	r3, [r0, #2]
    dfb6:	f043 0301 	orr.w	r3, r3, #1
    dfba:	8043      	strh	r3, [r0, #2]
    dfbc:	e7ce      	b.n	df5c <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
    dfbe:	8066      	strh	r6, [r4, #2]
    dfc0:	e7d5      	b.n	df6e <sys_heap_init+0x9c>
    dfc2:	52c1      	strh	r1, [r0, r3]
    dfc4:	e7d8      	b.n	df78 <sys_heap_init+0xa6>
    dfc6:	2400      	movs	r4, #0
    dfc8:	806c      	strh	r4, [r5, #2]
    dfca:	e7de      	b.n	df8a <sys_heap_init+0xb8>
    dfcc:	52c2      	strh	r2, [r0, r3]
    dfce:	e7e1      	b.n	df94 <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    dfd0:	886b      	ldrh	r3, [r5, #2]
    dfd2:	f043 0301 	orr.w	r3, r3, #1
    dfd6:	806b      	strh	r3, [r5, #2]
    dfd8:	e7e4      	b.n	dfa4 <sys_heap_init+0xd2>

0000dfda <outs>:
{
    dfda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dfde:	4607      	mov	r7, r0
    dfe0:	460e      	mov	r6, r1
    dfe2:	4614      	mov	r4, r2
    dfe4:	4698      	mov	r8, r3
	size_t count = 0;
    dfe6:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    dfe8:	e006      	b.n	dff8 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    dfea:	4631      	mov	r1, r6
    dfec:	f814 0b01 	ldrb.w	r0, [r4], #1
    dff0:	47b8      	blx	r7
		if (rc < 0) {
    dff2:	2800      	cmp	r0, #0
    dff4:	db09      	blt.n	e00a <outs+0x30>
		++count;
    dff6:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    dff8:	4544      	cmp	r4, r8
    dffa:	d3f6      	bcc.n	dfea <outs+0x10>
    dffc:	f1b8 0f00 	cmp.w	r8, #0
    e000:	d102      	bne.n	e008 <outs+0x2e>
    e002:	7823      	ldrb	r3, [r4, #0]
    e004:	2b00      	cmp	r3, #0
    e006:	d1f0      	bne.n	dfea <outs+0x10>
	return (int)count;
    e008:	4628      	mov	r0, r5
}
    e00a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e00e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    e00e:	4770      	bx	lr

0000e010 <tty_putchar>:
{
    e010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e014:	4604      	mov	r4, r0
    e016:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
    e018:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
    e01c:	f001 fe16 	bl	fc4c <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
    e020:	b330      	cbz	r0, e070 <tty_putchar+0x60>
    e022:	2200      	movs	r2, #0
    e024:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
    e026:	4630      	mov	r0, r6
    e028:	f7fd fa6c 	bl	b504 <z_impl_k_sem_take>
	if (res < 0) {
    e02c:	2800      	cmp	r0, #0
    e02e:	db1d      	blt.n	e06c <tty_putchar+0x5c>
	__asm__ volatile(
    e030:	f04f 0320 	mov.w	r3, #32
    e034:	f3ef 8111 	mrs	r1, BASEPRI
    e038:	f383 8812 	msr	BASEPRI_MAX, r3
    e03c:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
    e040:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
    e042:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
    e044:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    e046:	4298      	cmp	r0, r3
    e048:	d800      	bhi.n	e04c <tty_putchar+0x3c>
		tx_next = 0;
    e04a:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
    e04c:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
    e04e:	4298      	cmp	r0, r3
    e050:	d02e      	beq.n	e0b0 <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
    e052:	6b60      	ldr	r0, [r4, #52]	; 0x34
    e054:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
    e056:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
    e058:	f381 8811 	msr	BASEPRI, r1
    e05c:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
    e060:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e062:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
    e064:	69db      	ldr	r3, [r3, #28]
    e066:	b353      	cbz	r3, e0be <tty_putchar+0xae>
		api->irq_tx_enable(dev);
    e068:	4798      	blx	r3
	return 0;
    e06a:	2000      	movs	r0, #0
}
    e06c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e070:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
    e072:	f1b3 3fff 	cmp.w	r3, #4294967295
    e076:	d017      	beq.n	e0a8 <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e078:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e07c:	ea4f 79e3 	mov.w	r9, r3, asr #31
    e080:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    e084:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e088:	03d8      	lsls	r0, r3, #15
    e08a:	f240 37e7 	movw	r7, #999	; 0x3e7
    e08e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e092:	2300      	movs	r3, #0
    e094:	19c0      	adds	r0, r0, r7
    e096:	f04f 0700 	mov.w	r7, #0
    e09a:	eb47 0101 	adc.w	r1, r7, r1
    e09e:	f7f3 f847 	bl	1130 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
    e0a2:	4602      	mov	r2, r0
    e0a4:	460b      	mov	r3, r1
    e0a6:	e7be      	b.n	e026 <tty_putchar+0x16>
    e0a8:	f04f 32ff 	mov.w	r2, #4294967295
    e0ac:	4613      	mov	r3, r2
    e0ae:	e7ba      	b.n	e026 <tty_putchar+0x16>
    e0b0:	f381 8811 	msr	BASEPRI, r1
    e0b4:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
    e0b8:	f06f 001b 	mvn.w	r0, #27
    e0bc:	e7d6      	b.n	e06c <tty_putchar+0x5c>
	return 0;
    e0be:	2000      	movs	r0, #0
    e0c0:	e7d4      	b.n	e06c <tty_putchar+0x5c>

0000e0c2 <tty_getchar>:
{
    e0c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e0c4:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e0c6:	1d05      	adds	r5, r0, #4
    e0c8:	6a03      	ldr	r3, [r0, #32]
    e0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
    e0ce:	d031      	beq.n	e134 <tty_getchar+0x72>
    e0d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e0d4:	17df      	asrs	r7, r3, #31
    e0d6:	03f9      	lsls	r1, r7, #15
    e0d8:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e0dc:	03d8      	lsls	r0, r3, #15
    e0de:	f240 36e7 	movw	r6, #999	; 0x3e7
    e0e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e0e6:	2300      	movs	r3, #0
    e0e8:	1980      	adds	r0, r0, r6
    e0ea:	f04f 0600 	mov.w	r6, #0
    e0ee:	eb46 0101 	adc.w	r1, r6, r1
    e0f2:	f7f3 f81d 	bl	1130 <__aeabi_uldivmod>
    e0f6:	4602      	mov	r2, r0
    e0f8:	460b      	mov	r3, r1
    e0fa:	4628      	mov	r0, r5
    e0fc:	f7fd fa02 	bl	b504 <z_impl_k_sem_take>
	if (res < 0) {
    e100:	2800      	cmp	r0, #0
    e102:	db16      	blt.n	e132 <tty_getchar+0x70>
	__asm__ volatile(
    e104:	f04f 0320 	mov.w	r3, #32
    e108:	f3ef 8111 	mrs	r1, BASEPRI
    e10c:	f383 8812 	msr	BASEPRI_MAX, r3
    e110:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
    e114:	6960      	ldr	r0, [r4, #20]
    e116:	8ba2      	ldrh	r2, [r4, #28]
    e118:	1c53      	adds	r3, r2, #1
    e11a:	b29b      	uxth	r3, r3
    e11c:	83a3      	strh	r3, [r4, #28]
    e11e:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
    e120:	69a2      	ldr	r2, [r4, #24]
    e122:	4293      	cmp	r3, r2
    e124:	d301      	bcc.n	e12a <tty_getchar+0x68>
		tty->rx_get = 0U;
    e126:	2300      	movs	r3, #0
    e128:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
    e12a:	f381 8811 	msr	BASEPRI, r1
    e12e:	f3bf 8f6f 	isb	sy
}
    e132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e134:	f04f 32ff 	mov.w	r2, #4294967295
    e138:	4613      	mov	r3, r2
    e13a:	e7de      	b.n	e0fa <tty_getchar+0x38>

0000e13c <tty_read_unbuf>:
{
    e13c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e140:	b083      	sub	sp, #12
    e142:	4681      	mov	r9, r0
    e144:	460e      	mov	r6, r1
    e146:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
    e148:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
    e14a:	f04f 0800 	mov.w	r8, #0
	while (size) {
    e14e:	e01a      	b.n	e186 <tty_read_unbuf+0x4a>
		return -ENOSYS;
    e150:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
    e154:	f1b8 0f00 	cmp.w	r8, #0
    e158:	d003      	beq.n	e162 <tty_read_unbuf+0x26>
	return out_size;
    e15a:	4640      	mov	r0, r8
}
    e15c:	b003      	add	sp, #12
    e15e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
    e162:	f000 f9db 	bl	e51c <__errno>
    e166:	6004      	str	r4, [r0, #0]
				return -1;
    e168:	f04f 30ff 	mov.w	r0, #4294967295
    e16c:	e7f6      	b.n	e15c <tty_read_unbuf+0x20>
		if (size == 0 ||
    e16e:	2d00      	cmp	r5, #0
    e170:	d0f3      	beq.n	e15a <tty_read_unbuf+0x1e>
    e172:	f1b7 3fff 	cmp.w	r7, #4294967295
    e176:	d003      	beq.n	e180 <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
    e178:	1e7b      	subs	r3, r7, #1
    e17a:	2f00      	cmp	r7, #0
    e17c:	d0ed      	beq.n	e15a <tty_read_unbuf+0x1e>
    e17e:	461f      	mov	r7, r3
		if (res == -1) {
    e180:	f1b4 3fff 	cmp.w	r4, #4294967295
    e184:	d018      	beq.n	e1b8 <tty_read_unbuf+0x7c>
	while (size) {
    e186:	2d00      	cmp	r5, #0
    e188:	d0e7      	beq.n	e15a <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
    e18a:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
    e18e:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
    e190:	681b      	ldr	r3, [r3, #0]
    e192:	2b00      	cmp	r3, #0
    e194:	d0dc      	beq.n	e150 <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
    e196:	f10d 0107 	add.w	r1, sp, #7
    e19a:	4798      	blx	r3
    e19c:	4604      	mov	r4, r0
		if (res <= -2) {
    e19e:	f1b0 3fff 	cmp.w	r0, #4294967295
    e1a2:	dbd7      	blt.n	e154 <tty_read_unbuf+0x18>
		if (res == 0) {
    e1a4:	2800      	cmp	r0, #0
    e1a6:	d1e2      	bne.n	e16e <tty_read_unbuf+0x32>
			*p++ = c;
    e1a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e1ac:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
    e1b0:	f108 0801 	add.w	r8, r8, #1
			size--;
    e1b4:	3d01      	subs	r5, #1
    e1b6:	e7da      	b.n	e16e <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
    e1b8:	2021      	movs	r0, #33	; 0x21
    e1ba:	2100      	movs	r1, #0
    e1bc:	f7fd fd5e 	bl	bc7c <z_impl_k_sleep>
    e1c0:	e7e1      	b.n	e186 <tty_read_unbuf+0x4a>

0000e1c2 <tty_irq_input_hook>:
{
    e1c2:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
    e1c4:	8bc2      	ldrh	r2, [r0, #30]
    e1c6:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
    e1c8:	6984      	ldr	r4, [r0, #24]
    e1ca:	429c      	cmp	r4, r3
    e1cc:	d800      	bhi.n	e1d0 <tty_irq_input_hook+0xe>
		rx_next = 0;
    e1ce:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
    e1d0:	8b84      	ldrh	r4, [r0, #28]
    e1d2:	429c      	cmp	r4, r3
    e1d4:	d007      	beq.n	e1e6 <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
    e1d6:	6944      	ldr	r4, [r0, #20]
    e1d8:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
    e1da:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
    e1dc:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    e1de:	f7fd f96d 	bl	b4bc <z_impl_k_sem_give>
}
    e1e2:	2001      	movs	r0, #1
    e1e4:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
    e1e6:	217e      	movs	r1, #126	; 0x7e
    e1e8:	f7ff ff12 	bl	e010 <tty_putchar>
		return 1;
    e1ec:	e7f9      	b.n	e1e2 <tty_irq_input_hook+0x20>

0000e1ee <tty_uart_isr>:
{
    e1ee:	b530      	push	{r4, r5, lr}
    e1f0:	b083      	sub	sp, #12
    e1f2:	4604      	mov	r4, r0
    e1f4:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
    e1f6:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
    e1f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    e1fa:	b103      	cbz	r3, e1fe <tty_uart_isr+0x10>
	return api->irq_update(dev);
    e1fc:	4798      	blx	r3
	const struct uart_driver_api *api =
    e1fe:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
    e200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    e202:	b143      	cbz	r3, e216 <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
    e204:	4620      	mov	r0, r4
    e206:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
    e208:	b180      	cbz	r0, e22c <tty_uart_isr+0x3e>
    e20a:	e004      	b.n	e216 <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
    e20c:	f89d 1007 	ldrb.w	r1, [sp, #7]
    e210:	4628      	mov	r0, r5
    e212:	f7ff ffd6 	bl	e1c2 <tty_irq_input_hook>
	const struct uart_driver_api *api =
    e216:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
    e218:	699b      	ldr	r3, [r3, #24]
    e21a:	2b00      	cmp	r3, #0
    e21c:	d0f6      	beq.n	e20c <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
    e21e:	2201      	movs	r2, #1
    e220:	f10d 0107 	add.w	r1, sp, #7
    e224:	4620      	mov	r0, r4
    e226:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
    e228:	2800      	cmp	r0, #0
    e22a:	d1ef      	bne.n	e20c <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
    e22c:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
    e22e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    e230:	b113      	cbz	r3, e238 <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
    e232:	4620      	mov	r0, r4
    e234:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
    e236:	b1b8      	cbz	r0, e268 <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
    e238:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
    e23a:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
    e23c:	4299      	cmp	r1, r3
    e23e:	d015      	beq.n	e26c <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
    e240:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    e242:	1c4a      	adds	r2, r1, #1
    e244:	87aa      	strh	r2, [r5, #60]	; 0x3c
    e246:	4419      	add	r1, r3
	const struct uart_driver_api *api =
    e248:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
    e24a:	695b      	ldr	r3, [r3, #20]
    e24c:	b113      	cbz	r3, e254 <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
    e24e:	2201      	movs	r2, #1
    e250:	4620      	mov	r0, r4
    e252:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
    e254:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
    e256:	6bab      	ldr	r3, [r5, #56]	; 0x38
    e258:	429a      	cmp	r2, r3
    e25a:	d301      	bcc.n	e260 <tty_uart_isr+0x72>
				tty->tx_get = 0U;
    e25c:	2300      	movs	r3, #0
    e25e:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
    e260:	f105 0024 	add.w	r0, r5, #36	; 0x24
    e264:	f7fd f92a 	bl	b4bc <z_impl_k_sem_give>
}
    e268:	b003      	add	sp, #12
    e26a:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
    e26c:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
    e26e:	6a1b      	ldr	r3, [r3, #32]
    e270:	2b00      	cmp	r3, #0
    e272:	d0f9      	beq.n	e268 <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
    e274:	4620      	mov	r0, r4
    e276:	4798      	blx	r3
    e278:	e7f6      	b.n	e268 <tty_uart_isr+0x7a>

0000e27a <tty_read>:
{
    e27a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e27e:	4607      	mov	r7, r0
    e280:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
    e282:	6983      	ldr	r3, [r0, #24]
    e284:	b17b      	cbz	r3, e2a6 <tty_read+0x2c>
	size_t out_size = 0;
    e286:	2600      	movs	r6, #0
	while (size--) {
    e288:	f102 38ff 	add.w	r8, r2, #4294967295
    e28c:	b1ba      	cbz	r2, e2be <tty_read+0x44>
		res = tty_getchar(tty);
    e28e:	4638      	mov	r0, r7
    e290:	f7ff ff17 	bl	e0c2 <tty_getchar>
		if (res < 0) {
    e294:	1e04      	subs	r4, r0, #0
    e296:	db0a      	blt.n	e2ae <tty_read+0x34>
		*p++ = (uint8_t)res;
    e298:	4629      	mov	r1, r5
    e29a:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
    e29e:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
    e2a0:	460d      	mov	r5, r1
	while (size--) {
    e2a2:	4642      	mov	r2, r8
    e2a4:	e7f0      	b.n	e288 <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
    e2a6:	f7ff ff49 	bl	e13c <tty_read_unbuf>
    e2aa:	4604      	mov	r4, r0
    e2ac:	e008      	b.n	e2c0 <tty_read+0x46>
			if (out_size == 0) {
    e2ae:	b10e      	cbz	r6, e2b4 <tty_read+0x3a>
			return out_size;
    e2b0:	4634      	mov	r4, r6
    e2b2:	e005      	b.n	e2c0 <tty_read+0x46>
				errno = -res;
    e2b4:	f000 f932 	bl	e51c <__errno>
    e2b8:	4263      	negs	r3, r4
    e2ba:	6003      	str	r3, [r0, #0]
				return res;
    e2bc:	e000      	b.n	e2c0 <tty_read+0x46>
	return out_size;
    e2be:	4634      	mov	r4, r6
}
    e2c0:	4620      	mov	r0, r4
    e2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e2c6 <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e2c6:	b570      	push	{r4, r5, r6, lr}
    e2c8:	4604      	mov	r4, r0
    e2ca:	460e      	mov	r6, r1
    e2cc:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
    e2ce:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e2d0:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
    e2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e2d4:	b103      	cbz	r3, e2d8 <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
    e2d6:	4798      	blx	r3

	tty->rx_ringbuf = buf;
    e2d8:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
    e2da:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
    e2dc:	b90d      	cbnz	r5, e2e2 <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
    e2de:	2000      	movs	r0, #0
    e2e0:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
    e2e2:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
    e2e4:	f04f 32ff 	mov.w	r2, #4294967295
    e2e8:	2100      	movs	r1, #0
    e2ea:	f001 fcf3 	bl	fcd4 <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
    e2ee:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e2f0:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
    e2f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e2f4:	2b00      	cmp	r3, #0
    e2f6:	d0f2      	beq.n	e2de <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
    e2f8:	4798      	blx	r3
    e2fa:	e7f0      	b.n	e2de <tty_set_rx_buf+0x18>

0000e2fc <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e2fc:	b570      	push	{r4, r5, r6, lr}
    e2fe:	4604      	mov	r4, r0
    e300:	460e      	mov	r6, r1
    e302:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
    e304:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e306:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
    e308:	6a1b      	ldr	r3, [r3, #32]
    e30a:	b103      	cbz	r3, e30e <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
    e30c:	4798      	blx	r3

	tty->tx_ringbuf = buf;
    e30e:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
    e310:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
    e312:	f104 0024 	add.w	r0, r4, #36	; 0x24
    e316:	1e69      	subs	r1, r5, #1
    e318:	f04f 32ff 	mov.w	r2, #4294967295
    e31c:	f001 fcda 	bl	fcd4 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
    e320:	2000      	movs	r0, #0
    e322:	bd70      	pop	{r4, r5, r6, pc}

0000e324 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
    e324:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
    e326:	f7f5 fad1 	bl	38cc <__do_global_ctors_aux>
	__do_init_array_aux();
    e32a:	f7f5 fac1 	bl	38b0 <__do_init_array_aux>
}
    e32e:	bd08      	pop	{r3, pc}

0000e330 <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
    e330:	2000      	movs	r0, #0
    e332:	4770      	bx	lr

0000e334 <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    e334:	2200      	movs	r2, #0
    e336:	6002      	str	r2, [r0, #0]
    e338:	6042      	str	r2, [r0, #4]
    e33a:	6082      	str	r2, [r0, #8]
}
    e33c:	4770      	bx	lr

0000e33e <abort_function>:
{
    e33e:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    e340:	2000      	movs	r0, #0
    e342:	f7f5 fa3d 	bl	37c0 <sys_reboot>

0000e346 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    e346:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    e348:	f001 fc02 	bl	fb50 <z_fatal_error>
}
    e34c:	bd08      	pop	{r3, pc}

0000e34e <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    e34e:	b508      	push	{r3, lr}
    e350:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    e352:	6800      	ldr	r0, [r0, #0]
    e354:	f7ff fff7 	bl	e346 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    e358:	bd08      	pop	{r3, pc}

0000e35a <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    e35a:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    e35c:	2100      	movs	r1, #0
    e35e:	2001      	movs	r0, #1
    e360:	f7ff fff1 	bl	e346 <z_arm_fatal_error>
}
    e364:	bd08      	pop	{r3, pc}

0000e366 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    e366:	b508      	push	{r3, lr}
	handler();
    e368:	f7f5 fc8c 	bl	3c84 <z_SysNmiOnReset>
	z_arm_int_exit();
    e36c:	f7f5 fd88 	bl	3e80 <z_arm_exc_exit>
}
    e370:	bd08      	pop	{r3, pc}

0000e372 <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
    e372:	b508      	push	{r3, lr}
    e374:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
    e376:	4601      	mov	r1, r0
    e378:	4618      	mov	r0, r3
    e37a:	f7ff ffd9 	bl	e330 <__cxa_atexit>
}
    e37e:	bd08      	pop	{r3, pc}

0000e380 <memory_fault_recoverable>:
}
    e380:	2000      	movs	r0, #0
    e382:	4770      	bx	lr

0000e384 <debug_monitor>:
	*recoverable = false;
    e384:	2300      	movs	r3, #0
    e386:	700b      	strb	r3, [r1, #0]
}
    e388:	4770      	bx	lr

0000e38a <fault_handle>:
{
    e38a:	b508      	push	{r3, lr}
	*recoverable = false;
    e38c:	2300      	movs	r3, #0
    e38e:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    e390:	1ecb      	subs	r3, r1, #3
    e392:	2b09      	cmp	r3, #9
    e394:	d81a      	bhi.n	e3cc <fault_handle+0x42>
    e396:	e8df f003 	tbb	[pc, r3]
    e39a:	0905      	.short	0x0905
    e39c:	1919110d 	.word	0x1919110d
    e3a0:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    e3a4:	4611      	mov	r1, r2
    e3a6:	f7f5 fdfb 	bl	3fa0 <hard_fault>
		break;
    e3aa:	e010      	b.n	e3ce <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    e3ac:	2100      	movs	r1, #0
    e3ae:	f7f5 fdb1 	bl	3f14 <mem_manage_fault>
		break;
    e3b2:	e00c      	b.n	e3ce <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    e3b4:	2100      	movs	r1, #0
    e3b6:	f7f5 fd71 	bl	3e9c <bus_fault>
		break;
    e3ba:	e008      	b.n	e3ce <fault_handle+0x44>
		reason = usage_fault(esf);
    e3bc:	f7f5 fd98 	bl	3ef0 <usage_fault>
		break;
    e3c0:	e005      	b.n	e3ce <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    e3c2:	4611      	mov	r1, r2
    e3c4:	f7ff ffde 	bl	e384 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e3c8:	2000      	movs	r0, #0
		break;
    e3ca:	e000      	b.n	e3ce <fault_handle+0x44>
	*recoverable = false;
    e3cc:	2000      	movs	r0, #0
}
    e3ce:	bd08      	pop	{r3, pc}

0000e3d0 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    e3d0:	6843      	ldr	r3, [r0, #4]
    e3d2:	1e5a      	subs	r2, r3, #1
		&&
    e3d4:	4213      	tst	r3, r2
    e3d6:	d106      	bne.n	e3e6 <mpu_partition_is_valid+0x16>
		&&
    e3d8:	2b1f      	cmp	r3, #31
    e3da:	d906      	bls.n	e3ea <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    e3dc:	6803      	ldr	r3, [r0, #0]
		&&
    e3de:	421a      	tst	r2, r3
    e3e0:	d005      	beq.n	e3ee <mpu_partition_is_valid+0x1e>
    e3e2:	2000      	movs	r0, #0
    e3e4:	4770      	bx	lr
    e3e6:	2000      	movs	r0, #0
    e3e8:	4770      	bx	lr
    e3ea:	2000      	movs	r0, #0
    e3ec:	4770      	bx	lr
    e3ee:	2001      	movs	r0, #1
}
    e3f0:	4770      	bx	lr

0000e3f2 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    e3f2:	2807      	cmp	r0, #7
    e3f4:	d805      	bhi.n	e402 <region_allocate_and_init+0x10>
{
    e3f6:	b510      	push	{r4, lr}
    e3f8:	4604      	mov	r4, r0
	region_init(index, region_conf);
    e3fa:	f7f5 ff29 	bl	4250 <region_init>
	return index;
    e3fe:	4620      	mov	r0, r4
}
    e400:	bd10      	pop	{r4, pc}
		return -EINVAL;
    e402:	f06f 0015 	mvn.w	r0, #21
}
    e406:	4770      	bx	lr

0000e408 <mpu_configure_region>:
{
    e408:	b500      	push	{lr}
    e40a:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    e40c:	680b      	ldr	r3, [r1, #0]
    e40e:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    e410:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    e412:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    e414:	2b20      	cmp	r3, #32
    e416:	d912      	bls.n	e43e <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    e418:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    e41c:	d811      	bhi.n	e442 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    e41e:	3b01      	subs	r3, #1
    e420:	fab3 f383 	clz	r3, r3
    e424:	f1c3 031f 	rsb	r3, r3, #31
    e428:	005b      	lsls	r3, r3, #1
    e42a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    e42e:	4313      	orrs	r3, r2
    e430:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    e432:	a901      	add	r1, sp, #4
    e434:	f7ff ffdd 	bl	e3f2 <region_allocate_and_init>
}
    e438:	b005      	add	sp, #20
    e43a:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    e43e:	2308      	movs	r3, #8
    e440:	e7f5      	b.n	e42e <mpu_configure_region+0x26>
		return REGION_4G;
    e442:	233e      	movs	r3, #62	; 0x3e
    e444:	e7f3      	b.n	e42e <mpu_configure_region+0x26>

0000e446 <mpu_configure_regions>:
{
    e446:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e44a:	4680      	mov	r8, r0
    e44c:	460f      	mov	r7, r1
    e44e:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    e450:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    e452:	2500      	movs	r5, #0
    e454:	e009      	b.n	e46a <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    e456:	4621      	mov	r1, r4
    e458:	b2f0      	uxtb	r0, r6
    e45a:	f7ff ffd5 	bl	e408 <mpu_configure_region>
    e45e:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    e460:	f110 0f16 	cmn.w	r0, #22
    e464:	d014      	beq.n	e490 <mpu_configure_regions+0x4a>
		reg_index++;
    e466:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    e468:	3501      	adds	r5, #1
    e46a:	42bd      	cmp	r5, r7
    e46c:	da10      	bge.n	e490 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    e46e:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    e472:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    e476:	6862      	ldr	r2, [r4, #4]
    e478:	2a00      	cmp	r2, #0
    e47a:	d0f5      	beq.n	e468 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    e47c:	f1b9 0f00 	cmp.w	r9, #0
    e480:	d0e9      	beq.n	e456 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    e482:	4620      	mov	r0, r4
    e484:	f7ff ffa4 	bl	e3d0 <mpu_partition_is_valid>
		if (do_sanity_check &&
    e488:	2800      	cmp	r0, #0
    e48a:	d1e4      	bne.n	e456 <mpu_configure_regions+0x10>
			return -EINVAL;
    e48c:	f06f 0615 	mvn.w	r6, #21
}
    e490:	4630      	mov	r0, r6
    e492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000e496 <arm_core_mpu_configure_static_mpu_regions>:
{
    e496:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    e498:	f7f5 feea 	bl	4270 <mpu_configure_static_mpu_regions>
}
    e49c:	bd08      	pop	{r3, pc}

0000e49e <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    e49e:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    e4a0:	f7f5 fef0 	bl	4284 <mpu_configure_dynamic_mpu_regions>
}
    e4a4:	bd08      	pop	{r3, pc}

0000e4a6 <malloc_prepare>:
}
    e4a6:	2000      	movs	r0, #0
    e4a8:	4770      	bx	lr

0000e4aa <_stdout_hook_default>:
}
    e4aa:	f04f 30ff 	mov.w	r0, #4294967295
    e4ae:	4770      	bx	lr

0000e4b0 <_stdin_hook_default>:
}
    e4b0:	2000      	movs	r0, #0
    e4b2:	4770      	bx	lr

0000e4b4 <_read>:
{
    e4b4:	b508      	push	{r3, lr}
    e4b6:	4608      	mov	r0, r1
    e4b8:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
    e4ba:	f7f5 ff35 	bl	4328 <z_impl_zephyr_read_stdin>
}
    e4be:	bd08      	pop	{r3, pc}

0000e4c0 <_write>:
{
    e4c0:	b508      	push	{r3, lr}
    e4c2:	4608      	mov	r0, r1
    e4c4:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
    e4c6:	f7f5 ff45 	bl	4354 <z_impl_zephyr_write_stdout>
}
    e4ca:	bd08      	pop	{r3, pc}

0000e4cc <_close>:
}
    e4cc:	f04f 30ff 	mov.w	r0, #4294967295
    e4d0:	4770      	bx	lr

0000e4d2 <_lseek>:
}
    e4d2:	2000      	movs	r0, #0
    e4d4:	4770      	bx	lr

0000e4d6 <_isatty>:
}
    e4d6:	2802      	cmp	r0, #2
    e4d8:	bfcc      	ite	gt
    e4da:	2000      	movgt	r0, #0
    e4dc:	2001      	movle	r0, #1
    e4de:	4770      	bx	lr

0000e4e0 <_kill>:
}
    e4e0:	2000      	movs	r0, #0
    e4e2:	4770      	bx	lr

0000e4e4 <_getpid>:
}
    e4e4:	2000      	movs	r0, #0
    e4e6:	4770      	bx	lr

0000e4e8 <_fstat>:
	st->st_mode = S_IFCHR;
    e4e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    e4ec:	604b      	str	r3, [r1, #4]
}
    e4ee:	2000      	movs	r0, #0
    e4f0:	4770      	bx	lr

0000e4f2 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
    e4f2:	b510      	push	{r4, lr}
    e4f4:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
    e4f6:	2014      	movs	r0, #20
    e4f8:	f7fe f886 	bl	c608 <malloc>
    e4fc:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    e4fe:	f001 fbe2 	bl	fcc6 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
    e502:	bd10      	pop	{r4, pc}

0000e504 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
    e504:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
    e506:	f04f 32ff 	mov.w	r2, #4294967295
    e50a:	f04f 33ff 	mov.w	r3, #4294967295
    e50e:	f7fc ff07 	bl	b320 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
    e512:	bd08      	pop	{r3, pc}

0000e514 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
    e514:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
    e516:	f7fc ff8d 	bl	b434 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
    e51a:	bd08      	pop	{r3, pc}

0000e51c <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
    e51c:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    e51e:	f7fc fcc9 	bl	aeb4 <z_impl_z_errno>
	return z_errno();
}
    e522:	bd08      	pop	{r3, pc}

0000e524 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    e524:	b084      	sub	sp, #16
    e526:	ab04      	add	r3, sp, #16
    e528:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    e52c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    e530:	2b06      	cmp	r3, #6
    e532:	d001      	beq.n	e538 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    e534:	b004      	add	sp, #16
    e536:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    e538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    e53c:	2201      	movs	r2, #1
    e53e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    e542:	f3bf 8f4f 	dsb	sy
        __WFE();
    e546:	bf20      	wfe
    while (true)
    e548:	e7fd      	b.n	e546 <pm_power_state_set+0x22>

0000e54a <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    e54a:	b084      	sub	sp, #16
    e54c:	ab04      	add	r3, sp, #16
    e54e:	e903 0007 	stmdb	r3, {r0, r1, r2}
    e552:	2300      	movs	r3, #0
    e554:	f383 8811 	msr	BASEPRI, r3
    e558:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    e55c:	b004      	add	sp, #16
    e55e:	4770      	bx	lr

0000e560 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    e560:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    e562:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    e566:	0089      	lsls	r1, r1, #2
    e568:	3140      	adds	r1, #64	; 0x40
}
    e56a:	4408      	add	r0, r1
    e56c:	4770      	bx	lr

0000e56e <get_sub_config>:
	const struct nrf_clock_control_config *config =
    e56e:	6840      	ldr	r0, [r0, #4]
}
    e570:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    e574:	4770      	bx	lr

0000e576 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    e576:	6900      	ldr	r0, [r0, #16]
}
    e578:	eb00 1041 	add.w	r0, r0, r1, lsl #5
    e57c:	4770      	bx	lr

0000e57e <get_status>:
{
    e57e:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    e580:	b2c9      	uxtb	r1, r1
    e582:	f7ff ffed 	bl	e560 <get_sub_data>
    e586:	6880      	ldr	r0, [r0, #8]
}
    e588:	f000 0007 	and.w	r0, r0, #7
    e58c:	bd08      	pop	{r3, pc}

0000e58e <set_off_state>:
	__asm__ volatile(
    e58e:	f04f 0320 	mov.w	r3, #32
    e592:	f3ef 8211 	mrs	r2, BASEPRI
    e596:	f383 8812 	msr	BASEPRI_MAX, r3
    e59a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e59e:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    e5a0:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    e5a4:	d001      	beq.n	e5aa <set_off_state+0x1c>
    e5a6:	428b      	cmp	r3, r1
    e5a8:	d107      	bne.n	e5ba <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    e5aa:	2301      	movs	r3, #1
    e5ac:	6003      	str	r3, [r0, #0]
	int err = 0;
    e5ae:	2000      	movs	r0, #0
	__asm__ volatile(
    e5b0:	f382 8811 	msr	BASEPRI, r2
    e5b4:	f3bf 8f6f 	isb	sy
}
    e5b8:	4770      	bx	lr
		err = -EPERM;
    e5ba:	f04f 30ff 	mov.w	r0, #4294967295
    e5be:	e7f7      	b.n	e5b0 <set_off_state+0x22>

0000e5c0 <set_starting_state>:
{
    e5c0:	b410      	push	{r4}
	__asm__ volatile(
    e5c2:	f04f 0320 	mov.w	r3, #32
    e5c6:	f3ef 8211 	mrs	r2, BASEPRI
    e5ca:	f383 8812 	msr	BASEPRI_MAX, r3
    e5ce:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e5d2:	6803      	ldr	r3, [r0, #0]
    e5d4:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    e5d8:	f003 0307 	and.w	r3, r3, #7
    e5dc:	2b01      	cmp	r3, #1
    e5de:	d009      	beq.n	e5f4 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    e5e0:	428c      	cmp	r4, r1
    e5e2:	d00a      	beq.n	e5fa <set_starting_state+0x3a>
		err = -EPERM;
    e5e4:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    e5e8:	f382 8811 	msr	BASEPRI, r2
    e5ec:	f3bf 8f6f 	isb	sy
}
    e5f0:	bc10      	pop	{r4}
    e5f2:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    e5f4:	6001      	str	r1, [r0, #0]
	int err = 0;
    e5f6:	2000      	movs	r0, #0
    e5f8:	e7f6      	b.n	e5e8 <set_starting_state+0x28>
		err = -EALREADY;
    e5fa:	f06f 0077 	mvn.w	r0, #119	; 0x77
    e5fe:	e7f3      	b.n	e5e8 <set_starting_state+0x28>

0000e600 <set_on_state>:
	__asm__ volatile(
    e600:	f04f 0320 	mov.w	r3, #32
    e604:	f3ef 8211 	mrs	r2, BASEPRI
    e608:	f383 8812 	msr	BASEPRI_MAX, r3
    e60c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    e610:	6803      	ldr	r3, [r0, #0]
    e612:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    e616:	f043 0302 	orr.w	r3, r3, #2
    e61a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    e61c:	f382 8811 	msr	BASEPRI, r2
    e620:	f3bf 8f6f 	isb	sy
}
    e624:	4770      	bx	lr

0000e626 <clkstarted_handle>:
{
    e626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e628:	4606      	mov	r6, r0
    e62a:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    e62c:	f7ff ff98 	bl	e560 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    e630:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    e632:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    e634:	2300      	movs	r3, #0
    e636:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    e63a:	f7ff ffe1 	bl	e600 <set_on_state>
	if (callback) {
    e63e:	b11d      	cbz	r5, e648 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    e640:	463a      	mov	r2, r7
    e642:	4621      	mov	r1, r4
    e644:	4630      	mov	r0, r6
    e646:	47a8      	blx	r5
}
    e648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e64a <stop>:
{
    e64a:	b570      	push	{r4, r5, r6, lr}
    e64c:	4606      	mov	r6, r0
    e64e:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e650:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e652:	4621      	mov	r1, r4
    e654:	f7ff ff84 	bl	e560 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    e658:	4629      	mov	r1, r5
    e65a:	3008      	adds	r0, #8
    e65c:	f7ff ff97 	bl	e58e <set_off_state>
	if (err < 0) {
    e660:	2800      	cmp	r0, #0
    e662:	db06      	blt.n	e672 <stop+0x28>
	get_sub_config(dev, type)->stop();
    e664:	4621      	mov	r1, r4
    e666:	4630      	mov	r0, r6
    e668:	f7ff ff81 	bl	e56e <get_sub_config>
    e66c:	6843      	ldr	r3, [r0, #4]
    e66e:	4798      	blx	r3
	return 0;
    e670:	2000      	movs	r0, #0
}
    e672:	bd70      	pop	{r4, r5, r6, pc}

0000e674 <api_stop>:
{
    e674:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    e676:	2280      	movs	r2, #128	; 0x80
    e678:	f7ff ffe7 	bl	e64a <stop>
}
    e67c:	bd08      	pop	{r3, pc}

0000e67e <async_start>:
{
    e67e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e682:	4606      	mov	r6, r0
    e684:	4690      	mov	r8, r2
    e686:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e688:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e68a:	4629      	mov	r1, r5
    e68c:	f7ff ff68 	bl	e560 <get_sub_data>
    e690:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    e692:	9906      	ldr	r1, [sp, #24]
    e694:	3008      	adds	r0, #8
    e696:	f7ff ff93 	bl	e5c0 <set_starting_state>
	if (err < 0) {
    e69a:	2800      	cmp	r0, #0
    e69c:	db09      	blt.n	e6b2 <async_start+0x34>
	subdata->cb = cb;
    e69e:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    e6a2:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    e6a4:	4629      	mov	r1, r5
    e6a6:	4630      	mov	r0, r6
    e6a8:	f7ff ff61 	bl	e56e <get_sub_config>
    e6ac:	6803      	ldr	r3, [r0, #0]
    e6ae:	4798      	blx	r3
	return 0;
    e6b0:	2000      	movs	r0, #0
}
    e6b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e6b6 <api_start>:
{
    e6b6:	b510      	push	{r4, lr}
    e6b8:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    e6ba:	2480      	movs	r4, #128	; 0x80
    e6bc:	9400      	str	r4, [sp, #0]
    e6be:	f7ff ffde 	bl	e67e <async_start>
}
    e6c2:	b002      	add	sp, #8
    e6c4:	bd10      	pop	{r4, pc}

0000e6c6 <onoff_started_callback>:
{
    e6c6:	b510      	push	{r4, lr}
    e6c8:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    e6ca:	b2c9      	uxtb	r1, r1
    e6cc:	f7ff ff53 	bl	e576 <get_onoff_manager>
	notify(mgr, 0);
    e6d0:	2100      	movs	r1, #0
    e6d2:	47a0      	blx	r4
}
    e6d4:	bd10      	pop	{r4, pc}

0000e6d6 <hfclk_start>:
{
    e6d6:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    e6d8:	2001      	movs	r0, #1
    e6da:	f7f7 f8ef 	bl	58bc <nrfx_clock_start>
}
    e6de:	bd08      	pop	{r3, pc}

0000e6e0 <lfclk_start>:
{
    e6e0:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    e6e2:	2000      	movs	r0, #0
    e6e4:	f7f7 f8ea 	bl	58bc <nrfx_clock_start>
}
    e6e8:	bd08      	pop	{r3, pc}

0000e6ea <hfclk_stop>:
{
    e6ea:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    e6ec:	2001      	movs	r0, #1
    e6ee:	f7f7 f91d 	bl	592c <nrfx_clock_stop>
}
    e6f2:	bd08      	pop	{r3, pc}

0000e6f4 <lfclk_stop>:
{
    e6f4:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    e6f6:	2000      	movs	r0, #0
    e6f8:	f7f7 f918 	bl	592c <nrfx_clock_stop>
}
    e6fc:	bd08      	pop	{r3, pc}

0000e6fe <blocking_start_callback>:
{
    e6fe:	b508      	push	{r3, lr}
    e700:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    e702:	f7fc fedb 	bl	b4bc <z_impl_k_sem_give>
}
    e706:	bd08      	pop	{r3, pc}

0000e708 <debug_hook_out_nop>:
}
    e708:	2000      	movs	r0, #0
    e70a:	4770      	bx	lr

0000e70c <gpio_nrfx_port_get_raw>:
	return port->config;
    e70c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e70e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    e710:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    e714:	600b      	str	r3, [r1, #0]
}
    e716:	2000      	movs	r0, #0
    e718:	4770      	bx	lr

0000e71a <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    e71a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e71c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    e71e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    e722:	4042      	eors	r2, r0
    e724:	400a      	ands	r2, r1
    e726:	4042      	eors	r2, r0
    p_reg->OUT = value;
    e728:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    e72c:	2000      	movs	r0, #0
    e72e:	4770      	bx	lr

0000e730 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    e730:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e732:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    e734:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    e738:	2000      	movs	r0, #0
    e73a:	4770      	bx	lr

0000e73c <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    e73c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e73e:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    e740:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    e744:	2000      	movs	r0, #0
    e746:	4770      	bx	lr

0000e748 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    e748:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e74a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    e74c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    e750:	404b      	eors	r3, r1
    p_reg->OUT = value;
    e752:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    e756:	2000      	movs	r0, #0
    e758:	4770      	bx	lr

0000e75a <gpio_nrfx_manage_callback>:
{
    e75a:	b470      	push	{r4, r5, r6}
	return port->data;
    e75c:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    e75e:	1d05      	adds	r5, r0, #4
	return list->head;
    e760:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
    e762:	b1db      	cbz	r3, e79c <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    e764:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e766:	2400      	movs	r4, #0
    e768:	e00a      	b.n	e780 <gpio_nrfx_manage_callback+0x26>
	return node->next;
    e76a:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    e76c:	6043      	str	r3, [r0, #4]
	return list->tail;
    e76e:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e770:	42a1      	cmp	r1, r4
    e772:	d10f      	bne.n	e794 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e774:	606b      	str	r3, [r5, #4]
}
    e776:	e00d      	b.n	e794 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e778:	606c      	str	r4, [r5, #4]
}
    e77a:	e00b      	b.n	e794 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e77c:	461c      	mov	r4, r3
    e77e:	681b      	ldr	r3, [r3, #0]
    e780:	b15b      	cbz	r3, e79a <gpio_nrfx_manage_callback+0x40>
    e782:	429e      	cmp	r6, r3
    e784:	d1fa      	bne.n	e77c <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    e786:	2c00      	cmp	r4, #0
    e788:	d0ef      	beq.n	e76a <gpio_nrfx_manage_callback+0x10>
	return node->next;
    e78a:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    e78c:	6023      	str	r3, [r4, #0]
	return list->tail;
    e78e:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e790:	4299      	cmp	r1, r3
    e792:	d0f1      	beq.n	e778 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    e794:	2300      	movs	r3, #0
    e796:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e798:	e000      	b.n	e79c <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    e79a:	b152      	cbz	r2, e7b2 <gpio_nrfx_manage_callback+0x58>
	if (set) {
    e79c:	b162      	cbz	r2, e7b8 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    e79e:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    e7a0:	600b      	str	r3, [r1, #0]
	list->head = node;
    e7a2:	6041      	str	r1, [r0, #4]
	return list->tail;
    e7a4:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    e7a6:	b10b      	cbz	r3, e7ac <gpio_nrfx_manage_callback+0x52>
	return 0;
    e7a8:	2000      	movs	r0, #0
    e7aa:	e006      	b.n	e7ba <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    e7ac:	6069      	str	r1, [r5, #4]
    e7ae:	2000      	movs	r0, #0
}
    e7b0:	e003      	b.n	e7ba <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    e7b2:	f06f 0015 	mvn.w	r0, #21
    e7b6:	e000      	b.n	e7ba <gpio_nrfx_manage_callback+0x60>
	return 0;
    e7b8:	2000      	movs	r0, #0
}
    e7ba:	bc70      	pop	{r4, r5, r6}
    e7bc:	4770      	bx	lr

0000e7be <endtx_isr>:
	return dev->config;
    e7be:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e7c0:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    e7c2:	f04f 0120 	mov.w	r1, #32
    e7c6:	f3ef 8211 	mrs	r2, BASEPRI
    e7ca:	f381 8812 	msr	BASEPRI_MAX, r1
    e7ce:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e7d2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    e7d6:	b131      	cbz	r1, e7e6 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e7d8:	2100      	movs	r1, #0
    e7da:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    e7de:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e7e2:	2101      	movs	r1, #1
    e7e4:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    e7e6:	f382 8811 	msr	BASEPRI, r2
    e7ea:	f3bf 8f6f 	isb	sy
}
    e7ee:	4770      	bx	lr

0000e7f0 <uarte_nrfx_isr_int>:
{
    e7f0:	b538      	push	{r3, r4, r5, lr}
    e7f2:	4604      	mov	r4, r0
	return dev->config;
    e7f4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e7f6:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    e7f8:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    e7fc:	f413 7f80 	tst.w	r3, #256	; 0x100
    e800:	d003      	beq.n	e80a <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e802:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
    e806:	2b00      	cmp	r3, #0
    e808:	d139      	bne.n	e87e <uarte_nrfx_isr_int+0x8e>
	return dev->config;
    e80a:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    e80c:	685b      	ldr	r3, [r3, #4]
    e80e:	f013 0f10 	tst.w	r3, #16
    e812:	d01a      	beq.n	e84a <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
    e814:	f04f 0320 	mov.w	r3, #32
    e818:	f3ef 8211 	mrs	r2, BASEPRI
    e81c:	f383 8812 	msr	BASEPRI_MAX, r3
    e820:	f3bf 8f6f 	isb	sy
    e824:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    e828:	b113      	cbz	r3, e830 <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    e82a:	2300      	movs	r3, #0
    e82c:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
    e830:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
    e832:	68db      	ldr	r3, [r3, #12]
    e834:	b10b      	cbz	r3, e83a <uarte_nrfx_isr_int+0x4a>
    e836:	691b      	ldr	r3, [r3, #16]
    e838:	b91b      	cbnz	r3, e842 <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
    e83a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    e83e:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
    e842:	f382 8811 	msr	BASEPRI, r2
    e846:	f3bf 8f6f 	isb	sy
	return dev->data;
    e84a:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
    e84c:	68da      	ldr	r2, [r3, #12]
    e84e:	b1aa      	cbz	r2, e87c <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e850:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    e854:	b121      	cbz	r1, e860 <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
    e856:	2100      	movs	r1, #0
    e858:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
    e85a:	68da      	ldr	r2, [r3, #12]
    e85c:	7b92      	ldrb	r2, [r2, #14]
    e85e:	b98a      	cbnz	r2, e884 <uarte_nrfx_isr_int+0x94>
    e860:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    e864:	b122      	cbz	r2, e870 <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e866:	2200      	movs	r2, #0
    e868:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
    e86c:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
    e870:	68da      	ldr	r2, [r3, #12]
    e872:	6813      	ldr	r3, [r2, #0]
    e874:	b113      	cbz	r3, e87c <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
    e876:	6851      	ldr	r1, [r2, #4]
    e878:	4620      	mov	r0, r4
    e87a:	4798      	blx	r3
}
    e87c:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    e87e:	f7ff ff9e 	bl	e7be <endtx_isr>
    e882:	e7c2      	b.n	e80a <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
    e884:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    e888:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
    e88c:	68db      	ldr	r3, [r3, #12]
    e88e:	7399      	strb	r1, [r3, #14]
			return;
    e890:	e7f4      	b.n	e87c <uarte_nrfx_isr_int+0x8c>

0000e892 <uarte_nrfx_configure>:
{
    e892:	b570      	push	{r4, r5, r6, lr}
    e894:	b082      	sub	sp, #8
    e896:	4605      	mov	r5, r0
    e898:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    e89a:	794b      	ldrb	r3, [r1, #5]
    e89c:	2b01      	cmp	r3, #1
    e89e:	d006      	beq.n	e8ae <uarte_nrfx_configure+0x1c>
    e8a0:	2b03      	cmp	r3, #3
    e8a2:	d011      	beq.n	e8c8 <uarte_nrfx_configure+0x36>
    e8a4:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    e8a8:	4618      	mov	r0, r3
    e8aa:	b002      	add	sp, #8
    e8ac:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    e8ae:	2300      	movs	r3, #0
    e8b0:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    e8b4:	79a3      	ldrb	r3, [r4, #6]
    e8b6:	2b03      	cmp	r3, #3
    e8b8:	d140      	bne.n	e93c <uarte_nrfx_configure+0xaa>
	switch (cfg->flow_ctrl) {
    e8ba:	79e3      	ldrb	r3, [r4, #7]
    e8bc:	b143      	cbz	r3, e8d0 <uarte_nrfx_configure+0x3e>
    e8be:	2b01      	cmp	r3, #1
    e8c0:	d010      	beq.n	e8e4 <uarte_nrfx_configure+0x52>
    e8c2:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e8c6:	e7ef      	b.n	e8a8 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    e8c8:	2310      	movs	r3, #16
    e8ca:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    e8ce:	e7f1      	b.n	e8b4 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    e8d0:	2300      	movs	r3, #0
    e8d2:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    e8d6:	7923      	ldrb	r3, [r4, #4]
    e8d8:	b183      	cbz	r3, e8fc <uarte_nrfx_configure+0x6a>
    e8da:	2b02      	cmp	r3, #2
    e8dc:	d02a      	beq.n	e934 <uarte_nrfx_configure+0xa2>
    e8de:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e8e2:	e7e1      	b.n	e8a8 <uarte_nrfx_configure+0x16>
	return dev->config;
    e8e4:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
    e8e6:	685b      	ldr	r3, [r3, #4]
    e8e8:	f003 0201 	and.w	r2, r3, #1
    e8ec:	f003 0302 	and.w	r3, r3, #2
    e8f0:	4313      	orrs	r3, r2
    e8f2:	d026      	beq.n	e942 <uarte_nrfx_configure+0xb0>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    e8f4:	2301      	movs	r3, #1
    e8f6:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    e8fa:	e7ec      	b.n	e8d6 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    e8fc:	2300      	movs	r3, #0
    e8fe:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    e902:	6821      	ldr	r1, [r4, #0]
    e904:	4628      	mov	r0, r5
    e906:	f7f6 fa41 	bl	4d8c <baudrate_set>
    e90a:	4603      	mov	r3, r0
    e90c:	b9e0      	cbnz	r0, e948 <uarte_nrfx_configure+0xb6>
	return dev->config;
    e90e:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    e910:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e912:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    e916:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    e91a:	f89d 2004 	ldrb.w	r2, [sp, #4]
    e91e:	4331      	orrs	r1, r6
    e920:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e922:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->data;
    e926:	692a      	ldr	r2, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
    e928:	3204      	adds	r2, #4
    e92a:	e894 0003 	ldmia.w	r4, {r0, r1}
    e92e:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    e932:	e7b9      	b.n	e8a8 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    e934:	230e      	movs	r3, #14
    e936:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    e93a:	e7e2      	b.n	e902 <uarte_nrfx_configure+0x70>
		return -ENOTSUP;
    e93c:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e940:	e7b2      	b.n	e8a8 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
    e942:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e946:	e7af      	b.n	e8a8 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    e948:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e94c:	e7ac      	b.n	e8a8 <uarte_nrfx_configure+0x16>

0000e94e <uarte_nrfx_config_get>:
{
    e94e:	460b      	mov	r3, r1
	return dev->data;
    e950:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
    e952:	6891      	ldr	r1, [r2, #8]
    e954:	6850      	ldr	r0, [r2, #4]
    e956:	e883 0003 	stmia.w	r3, {r0, r1}
}
    e95a:	2000      	movs	r0, #0
    e95c:	4770      	bx	lr

0000e95e <uarte_nrfx_err_check>:
	return dev->config;
    e95e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e960:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    e962:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    e966:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    e96a:	4770      	bx	lr

0000e96c <is_tx_ready>:
	return dev->config;
    e96c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e96e:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    e970:	685b      	ldr	r3, [r3, #4]
    e972:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e976:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    e97a:	b929      	cbnz	r1, e988 <is_tx_ready+0x1c>
    e97c:	b933      	cbnz	r3, e98c <is_tx_ready+0x20>
    e97e:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    e982:	b92b      	cbnz	r3, e990 <is_tx_ready+0x24>
    e984:	2000      	movs	r0, #0
    e986:	4770      	bx	lr
    e988:	2001      	movs	r0, #1
    e98a:	4770      	bx	lr
    e98c:	2000      	movs	r0, #0
    e98e:	4770      	bx	lr
    e990:	2001      	movs	r0, #1
}
    e992:	4770      	bx	lr

0000e994 <uarte_enable>:
	return dev->config;
    e994:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e996:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    e998:	2208      	movs	r2, #8
    e99a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    e99e:	4770      	bx	lr

0000e9a0 <tx_start>:
{
    e9a0:	b510      	push	{r4, lr}
	return dev->config;
    e9a2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e9a4:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    e9a6:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    e9aa:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e9ae:	2300      	movs	r3, #0
    e9b0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    e9b4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    e9b8:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    e9bc:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
    e9c0:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    e9c2:	685b      	ldr	r3, [r3, #4]
    e9c4:	f013 0f10 	tst.w	r3, #16
    e9c8:	d102      	bne.n	e9d0 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e9ca:	2301      	movs	r3, #1
    e9cc:	60a3      	str	r3, [r4, #8]
}
    e9ce:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    e9d0:	2101      	movs	r1, #1
    e9d2:	f7ff ffdf 	bl	e994 <uarte_enable>
    p_reg->INTENSET = mask;
    e9d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    e9da:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    e9de:	e7f4      	b.n	e9ca <tx_start+0x2a>

0000e9e0 <uarte_nrfx_poll_in>:
{
    e9e0:	b410      	push	{r4}
	return dev->data;
    e9e2:	6904      	ldr	r4, [r0, #16]
	return dev->config;
    e9e4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e9e6:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e9e8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    e9ec:	b152      	cbz	r2, ea04 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    e9ee:	7d62      	ldrb	r2, [r4, #21]
    e9f0:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e9f2:	2000      	movs	r0, #0
    e9f4:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    e9f8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e9fc:	2201      	movs	r2, #1
    e9fe:	601a      	str	r2, [r3, #0]
}
    ea00:	bc10      	pop	{r4}
    ea02:	4770      	bx	lr
		return -1;
    ea04:	f04f 30ff 	mov.w	r0, #4294967295
    ea08:	e7fa      	b.n	ea00 <uarte_nrfx_poll_in+0x20>

0000ea0a <uarte_nrfx_fifo_fill>:
{
    ea0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ea0e:	4680      	mov	r8, r0
	return dev->data;
    ea10:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
    ea12:	68fb      	ldr	r3, [r7, #12]
    ea14:	899e      	ldrh	r6, [r3, #12]
    ea16:	4296      	cmp	r6, r2
    ea18:	bfa8      	it	ge
    ea1a:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
    ea1c:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    ea1e:	2201      	movs	r2, #1
    ea20:	f3bf 8f5b 	dmb	ish
    ea24:	e853 0f00 	ldrex	r0, [r3]
    ea28:	2800      	cmp	r0, #0
    ea2a:	d103      	bne.n	ea34 <uarte_nrfx_fifo_fill+0x2a>
    ea2c:	e843 2400 	strex	r4, r2, [r3]
    ea30:	2c00      	cmp	r4, #0
    ea32:	d1f7      	bne.n	ea24 <uarte_nrfx_fifo_fill+0x1a>
    ea34:	f3bf 8f5b 	dmb	ish
    ea38:	d101      	bne.n	ea3e <uarte_nrfx_fifo_fill+0x34>
	for (int i = 0; i < len; i++) {
    ea3a:	2300      	movs	r3, #0
    ea3c:	e006      	b.n	ea4c <uarte_nrfx_fifo_fill+0x42>
		return 0;
    ea3e:	2600      	movs	r6, #0
    ea40:	e019      	b.n	ea76 <uarte_nrfx_fifo_fill+0x6c>
		data->int_driven->tx_buffer[i] = tx_data[i];
    ea42:	68fc      	ldr	r4, [r7, #12]
    ea44:	68a4      	ldr	r4, [r4, #8]
    ea46:	5ccd      	ldrb	r5, [r1, r3]
    ea48:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
    ea4a:	3301      	adds	r3, #1
    ea4c:	42b3      	cmp	r3, r6
    ea4e:	dbf8      	blt.n	ea42 <uarte_nrfx_fifo_fill+0x38>
	__asm__ volatile(
    ea50:	f04f 0320 	mov.w	r3, #32
    ea54:	f3ef 8411 	mrs	r4, BASEPRI
    ea58:	f383 8812 	msr	BASEPRI_MAX, r3
    ea5c:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
    ea60:	4640      	mov	r0, r8
    ea62:	f7ff ff83 	bl	e96c <is_tx_ready>
    ea66:	b948      	cbnz	r0, ea7c <uarte_nrfx_fifo_fill+0x72>
		data->int_driven->fifo_fill_lock = 0;
    ea68:	68fb      	ldr	r3, [r7, #12]
    ea6a:	2600      	movs	r6, #0
    ea6c:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
    ea6e:	f384 8811 	msr	BASEPRI, r4
    ea72:	f3bf 8f6f 	isb	sy
}
    ea76:	4630      	mov	r0, r6
    ea78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
    ea7c:	68fb      	ldr	r3, [r7, #12]
    ea7e:	4632      	mov	r2, r6
    ea80:	6899      	ldr	r1, [r3, #8]
    ea82:	4640      	mov	r0, r8
    ea84:	f7ff ff8c 	bl	e9a0 <tx_start>
    ea88:	e7f1      	b.n	ea6e <uarte_nrfx_fifo_fill+0x64>

0000ea8a <uarte_nrfx_fifo_read>:
	return dev->config;
    ea8a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea8c:	681b      	ldr	r3, [r3, #0]
	return dev->data;
    ea8e:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    ea90:	2a00      	cmp	r2, #0
    ea92:	dd0c      	ble.n	eaae <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ea94:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    ea98:	b15a      	cbz	r2, eab2 <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ea9a:	2200      	movs	r2, #0
    ea9c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    eaa0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
    eaa4:	7d42      	ldrb	r2, [r0, #21]
    eaa6:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    eaa8:	2001      	movs	r0, #1
    eaaa:	6018      	str	r0, [r3, #0]
}
    eaac:	4770      	bx	lr
	int num_rx = 0;
    eaae:	2000      	movs	r0, #0
    eab0:	4770      	bx	lr
    eab2:	2000      	movs	r0, #0
}
    eab4:	4770      	bx	lr

0000eab6 <uarte_nrfx_irq_tx_enable>:
	return dev->config;
    eab6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eab8:	681a      	ldr	r2, [r3, #0]
	return dev->data;
    eaba:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
    eabc:	f04f 0020 	mov.w	r0, #32
    eac0:	f3ef 8311 	mrs	r3, BASEPRI
    eac4:	f380 8812 	msr	BASEPRI_MAX, r0
    eac8:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
    eacc:	68c9      	ldr	r1, [r1, #12]
    eace:	2000      	movs	r0, #0
    ead0:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
    ead2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    ead6:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
    eada:	f383 8811 	msr	BASEPRI, r3
    eade:	f3bf 8f6f 	isb	sy
}
    eae2:	4770      	bx	lr

0000eae4 <uarte_nrfx_irq_tx_disable>:
	return dev->data;
    eae4:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
    eae6:	68db      	ldr	r3, [r3, #12]
    eae8:	2201      	movs	r2, #1
    eaea:	739a      	strb	r2, [r3, #14]
}
    eaec:	4770      	bx	lr

0000eaee <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
    eaee:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eaf0:	6819      	ldr	r1, [r3, #0]
	return dev->data;
    eaf2:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
    eaf4:	68db      	ldr	r3, [r3, #12]
    eaf6:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    eaf8:	b94a      	cbnz	r2, eb0e <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    eafa:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
    eafe:	b15a      	cbz	r2, eb18 <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
    eb00:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    eb04:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    eb08:	d008      	beq.n	eb1c <uarte_nrfx_irq_tx_ready_complete+0x2e>
    eb0a:	2001      	movs	r0, #1
    eb0c:	e000      	b.n	eb10 <uarte_nrfx_irq_tx_ready_complete+0x22>
    eb0e:	2000      	movs	r0, #0
	if (ready) {
    eb10:	b108      	cbz	r0, eb16 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
    eb12:	2200      	movs	r2, #0
    eb14:	611a      	str	r2, [r3, #16]
}
    eb16:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    eb18:	2000      	movs	r0, #0
    eb1a:	e7f9      	b.n	eb10 <uarte_nrfx_irq_tx_ready_complete+0x22>
    eb1c:	2000      	movs	r0, #0
    eb1e:	e7f7      	b.n	eb10 <uarte_nrfx_irq_tx_ready_complete+0x22>

0000eb20 <uarte_nrfx_irq_rx_ready>:
	return dev->config;
    eb20:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb22:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    eb24:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    eb28:	3800      	subs	r0, #0
    eb2a:	bf18      	it	ne
    eb2c:	2001      	movne	r0, #1
    eb2e:	4770      	bx	lr

0000eb30 <uarte_nrfx_irq_rx_enable>:
	return dev->config;
    eb30:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb32:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    eb34:	2210      	movs	r2, #16
    eb36:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    eb3a:	4770      	bx	lr

0000eb3c <uarte_nrfx_irq_rx_disable>:
	return dev->config;
    eb3c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb3e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    eb40:	2210      	movs	r2, #16
    eb42:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    eb46:	4770      	bx	lr

0000eb48 <uarte_nrfx_irq_err_enable>:
	return dev->config;
    eb48:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb4a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    eb4c:	f44f 7200 	mov.w	r2, #512	; 0x200
    eb50:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    eb54:	4770      	bx	lr

0000eb56 <uarte_nrfx_irq_err_disable>:
	return dev->config;
    eb56:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb58:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    eb5a:	f44f 7200 	mov.w	r2, #512	; 0x200
    eb5e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    eb62:	4770      	bx	lr

0000eb64 <uarte_nrfx_irq_is_pending>:
{
    eb64:	b538      	push	{r3, r4, r5, lr}
    eb66:	4604      	mov	r4, r0
	return dev->config;
    eb68:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb6a:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    eb6c:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
    eb70:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    eb74:	d106      	bne.n	eb84 <uarte_nrfx_irq_is_pending+0x20>
    eb76:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
    eb7a:	f013 0f10 	tst.w	r3, #16
    eb7e:	d107      	bne.n	eb90 <uarte_nrfx_irq_is_pending+0x2c>
    eb80:	2000      	movs	r0, #0
}
    eb82:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    eb84:	f7ff ffb3 	bl	eaee <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
    eb88:	2800      	cmp	r0, #0
    eb8a:	d0f4      	beq.n	eb76 <uarte_nrfx_irq_is_pending+0x12>
		||
    eb8c:	2001      	movs	r0, #1
    eb8e:	e7f8      	b.n	eb82 <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
    eb90:	4620      	mov	r0, r4
    eb92:	f7ff ffc5 	bl	eb20 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    eb96:	2800      	cmp	r0, #0
    eb98:	d0f3      	beq.n	eb82 <uarte_nrfx_irq_is_pending+0x1e>
		||
    eb9a:	2001      	movs	r0, #1
    eb9c:	e7f1      	b.n	eb82 <uarte_nrfx_irq_is_pending+0x1e>

0000eb9e <uarte_nrfx_irq_update>:
}
    eb9e:	2001      	movs	r0, #1
    eba0:	4770      	bx	lr

0000eba2 <uarte_nrfx_irq_callback_set>:
	return dev->data;
    eba2:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
    eba4:	68d8      	ldr	r0, [r3, #12]
    eba6:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
    eba8:	68db      	ldr	r3, [r3, #12]
    ebaa:	605a      	str	r2, [r3, #4]
}
    ebac:	4770      	bx	lr

0000ebae <wait_tx_ready>:
{
    ebae:	b570      	push	{r4, r5, r6, lr}
    ebb0:	4606      	mov	r6, r0
    ebb2:	e014      	b.n	ebde <wait_tx_ready+0x30>
		if (res) {
    ebb4:	b17d      	cbz	r5, ebd6 <wait_tx_ready+0x28>
	__asm__ volatile(
    ebb6:	f04f 0320 	mov.w	r3, #32
    ebba:	f3ef 8411 	mrs	r4, BASEPRI
    ebbe:	f383 8812 	msr	BASEPRI_MAX, r3
    ebc2:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    ebc6:	4630      	mov	r0, r6
    ebc8:	f7ff fed0 	bl	e96c <is_tx_ready>
    ebcc:	b9a0      	cbnz	r0, ebf8 <wait_tx_ready+0x4a>
	__asm__ volatile(
    ebce:	f384 8811 	msr	BASEPRI, r4
    ebd2:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    ebd6:	2021      	movs	r0, #33	; 0x21
    ebd8:	2100      	movs	r1, #0
    ebda:	f7fd f84f 	bl	bc7c <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    ebde:	2464      	movs	r4, #100	; 0x64
    ebe0:	4630      	mov	r0, r6
    ebe2:	f7ff fec3 	bl	e96c <is_tx_ready>
    ebe6:	4605      	mov	r5, r0
    ebe8:	2800      	cmp	r0, #0
    ebea:	d1e3      	bne.n	ebb4 <wait_tx_ready+0x6>
    ebec:	2001      	movs	r0, #1
    ebee:	f000 f8b0 	bl	ed52 <nrfx_busy_wait>
    ebf2:	3c01      	subs	r4, #1
    ebf4:	d1f4      	bne.n	ebe0 <wait_tx_ready+0x32>
    ebf6:	e7dd      	b.n	ebb4 <wait_tx_ready+0x6>
}
    ebf8:	4620      	mov	r0, r4
    ebfa:	bd70      	pop	{r4, r5, r6, pc}

0000ebfc <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    ebfc:	b510      	push	{r4, lr}
    ebfe:	4604      	mov	r4, r0
    ec00:	2200      	movs	r2, #0
    ec02:	2101      	movs	r1, #1
    ec04:	2002      	movs	r0, #2
    ec06:	f7f5 f827 	bl	3c58 <z_arm_irq_priority_set>
    ec0a:	2002      	movs	r0, #2
    ec0c:	f7f5 f806 	bl	3c1c <arch_irq_enable>
    ec10:	2101      	movs	r1, #1
    ec12:	4620      	mov	r0, r4
    ec14:	f7f6 f9be 	bl	4f94 <uarte_instance_init>
    ec18:	bd10      	pop	{r4, pc}

0000ec1a <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    ec1a:	b510      	push	{r4, lr}
    ec1c:	4604      	mov	r4, r0
    ec1e:	2200      	movs	r2, #0
    ec20:	2101      	movs	r1, #1
    ec22:	2028      	movs	r0, #40	; 0x28
    ec24:	f7f5 f818 	bl	3c58 <z_arm_irq_priority_set>
    ec28:	2028      	movs	r0, #40	; 0x28
    ec2a:	f7f4 fff7 	bl	3c1c <arch_irq_enable>
    ec2e:	2101      	movs	r1, #1
    ec30:	4620      	mov	r0, r4
    ec32:	f7f6 f9af 	bl	4f94 <uarte_instance_init>
    ec36:	bd10      	pop	{r4, pc}

0000ec38 <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    ec38:	4770      	bx	lr

0000ec3a <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    ec3a:	4770      	bx	lr

0000ec3c <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
    ec3c:	4770      	bx	lr

0000ec3e <counter_sub>:
	return (a - b) & COUNTER_MAX;
    ec3e:	1a40      	subs	r0, r0, r1
}
    ec40:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ec44:	4770      	bx	lr

0000ec46 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    ec46:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ec4a:	009b      	lsls	r3, r3, #2
    ec4c:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    ec4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    ec52:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    ec56:	2200      	movs	r2, #0
    ec58:	601a      	str	r2, [r3, #0]
    ec5a:	681b      	ldr	r3, [r3, #0]
}
    ec5c:	4770      	bx	lr

0000ec5e <absolute_time_to_cc>:
}
    ec5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ec62:	4770      	bx	lr

0000ec64 <full_int_lock>:
	__asm__ volatile(
    ec64:	f04f 0320 	mov.w	r3, #32
    ec68:	f3ef 8011 	mrs	r0, BASEPRI
    ec6c:	f383 8812 	msr	BASEPRI_MAX, r3
    ec70:	f3bf 8f6f 	isb	sy
}
    ec74:	4770      	bx	lr

0000ec76 <full_int_unlock>:
	__asm__ volatile(
    ec76:	f380 8811 	msr	BASEPRI, r0
    ec7a:	f3bf 8f6f 	isb	sy
}
    ec7e:	4770      	bx	lr

0000ec80 <set_absolute_alarm>:
{
    ec80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec82:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    ec84:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    ec88:	f7f6 fa4a 	bl	5120 <get_comparator>
    ec8c:	4607      	mov	r7, r0
    ec8e:	e019      	b.n	ecc4 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    ec90:	2013      	movs	r0, #19
    ec92:	f001 f9a4 	bl	ffde <z_impl_k_busy_wait>
}
    ec96:	e022      	b.n	ecde <set_absolute_alarm+0x5e>
		event_clear(chan);
    ec98:	4630      	mov	r0, r6
    ec9a:	f7ff ffd4 	bl	ec46 <event_clear>
		event_enable(chan);
    ec9e:	4630      	mov	r0, r6
    eca0:	f7f6 fa46 	bl	5130 <event_enable>
		set_comparator(chan, cc_val);
    eca4:	4629      	mov	r1, r5
    eca6:	4630      	mov	r0, r6
    eca8:	f7f6 fa30 	bl	510c <set_comparator>
		now2 = counter();
    ecac:	f7f6 fa54 	bl	5158 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    ecb0:	4284      	cmp	r4, r0
    ecb2:	d01e      	beq.n	ecf2 <set_absolute_alarm+0x72>
    ecb4:	1c81      	adds	r1, r0, #2
    ecb6:	4628      	mov	r0, r5
    ecb8:	f7ff ffc1 	bl	ec3e <counter_sub>
	} while ((now2 != now) &&
    ecbc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ecc0:	d917      	bls.n	ecf2 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    ecc2:	462f      	mov	r7, r5
		now = counter();
    ecc4:	f7f6 fa48 	bl	5158 <counter>
    ecc8:	4604      	mov	r4, r0
		set_comparator(chan, now);
    ecca:	4601      	mov	r1, r0
    eccc:	4630      	mov	r0, r6
    ecce:	f7f6 fa1d 	bl	510c <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    ecd2:	4621      	mov	r1, r4
    ecd4:	4638      	mov	r0, r7
    ecd6:	f7ff ffb2 	bl	ec3e <counter_sub>
    ecda:	2801      	cmp	r0, #1
    ecdc:	d0d8      	beq.n	ec90 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    ecde:	1ca7      	adds	r7, r4, #2
    ece0:	4639      	mov	r1, r7
    ece2:	4628      	mov	r0, r5
    ece4:	f7ff ffab 	bl	ec3e <counter_sub>
    ece8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ecec:	d9d4      	bls.n	ec98 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    ecee:	463d      	mov	r5, r7
    ecf0:	e7d2      	b.n	ec98 <set_absolute_alarm+0x18>
}
    ecf2:	4628      	mov	r0, r5
    ecf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ecf6 <compare_set>:
{
    ecf6:	b5f0      	push	{r4, r5, r6, r7, lr}
    ecf8:	b083      	sub	sp, #12
    ecfa:	4604      	mov	r4, r0
    ecfc:	4617      	mov	r7, r2
    ecfe:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    ed00:	f7f6 fa30 	bl	5164 <compare_int_lock>
    ed04:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    ed06:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ed08:	9301      	str	r3, [sp, #4]
    ed0a:	9b08      	ldr	r3, [sp, #32]
    ed0c:	9300      	str	r3, [sp, #0]
    ed0e:	463a      	mov	r2, r7
    ed10:	462b      	mov	r3, r5
    ed12:	4620      	mov	r0, r4
    ed14:	f7f6 fb14 	bl	5340 <compare_set_nolocks>
    ed18:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    ed1a:	4631      	mov	r1, r6
    ed1c:	4620      	mov	r0, r4
    ed1e:	f7f6 fa85 	bl	522c <compare_int_unlock>
}
    ed22:	4628      	mov	r0, r5
    ed24:	b003      	add	sp, #12
    ed26:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ed28 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    ed28:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    ed2a:	2000      	movs	r0, #0
    ed2c:	f7f5 fb64 	bl	43f8 <sys_arch_reboot>

0000ed30 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    ed30:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    ed32:	f7fd f9ab 	bl	c08c <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    ed36:	bd08      	pop	{r3, pc}

0000ed38 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    ed38:	b510      	push	{r4, lr}
    ed3a:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    ed3c:	f7f4 fe7a 	bl	3a34 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    ed40:	f7f4 ff3a 	bl	3bb8 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    ed44:	4620      	mov	r0, r4
    ed46:	f7ff fff3 	bl	ed30 <hw_cc3xx_init_internal>
	return res;
}
    ed4a:	bd10      	pop	{r4, pc}

0000ed4c <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    ed4c:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    ed4e:	4780      	blx	r0
}
    ed50:	bd08      	pop	{r3, pc}

0000ed52 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    ed52:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    ed54:	f001 f943 	bl	ffde <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    ed58:	bd08      	pop	{r3, pc}

0000ed5a <nrfx_clock_enable>:
{
    ed5a:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    ed5c:	2000      	movs	r0, #0
    ed5e:	f7f4 ff6d 	bl	3c3c <arch_irq_is_enabled>
    ed62:	b100      	cbz	r0, ed66 <nrfx_clock_enable+0xc>
}
    ed64:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    ed66:	f7f4 ff59 	bl	3c1c <arch_irq_enable>
    ed6a:	e7fb      	b.n	ed64 <nrfx_clock_enable+0xa>

0000ed6c <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
    ed6c:	2301      	movs	r3, #1
    ed6e:	4083      	lsls	r3, r0
    ed70:	f013 0fff 	tst.w	r3, #255	; 0xff
}
    ed74:	bf14      	ite	ne
    ed76:	2001      	movne	r0, #1
    ed78:	2000      	moveq	r0, #0
    ed7a:	4770      	bx	lr

0000ed7c <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    ed7c:	b508      	push	{r3, lr}
  _DoInit();
    ed7e:	f7f6 ff61 	bl	5c44 <_DoInit>
}
    ed82:	bd08      	pop	{r3, pc}

0000ed84 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    ed84:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    ed86:	f7ff fff9 	bl	ed7c <SEGGER_RTT_Init>

	return 0;
}
    ed8a:	2000      	movs	r0, #0
    ed8c:	bd08      	pop	{r3, pc}

0000ed8e <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    ed8e:	4770      	bx	lr

0000ed90 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
    ed90:	6903      	ldr	r3, [r0, #16]
    ed92:	6183      	str	r3, [r0, #24]
    ed94:	4770      	bx	lr

0000ed96 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    ed96:	b510      	push	{r4, lr}
    ed98:	4604      	mov	r4, r0
    ed9a:	f001 f92f 	bl	fffc <_ZdlPv>
    ed9e:	4620      	mov	r0, r4
    eda0:	bd10      	pop	{r4, pc}

0000eda2 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    eda2:	b510      	push	{r4, lr}
    eda4:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
    eda6:	4413      	add	r3, r2
    eda8:	f7f6 ffe4 	bl	5d74 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
    edac:	4620      	mov	r0, r4
    edae:	bd10      	pop	{r4, pc}

0000edb0 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
    edb0:	6880      	ldr	r0, [r0, #8]
    edb2:	4770      	bx	lr

0000edb4 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
    edb4:	b570      	push	{r4, r5, r6, lr}
    edb6:	4604      	mov	r4, r0
    edb8:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
    edba:	6980      	ldr	r0, [r0, #24]
    edbc:	f000 f81c 	bl	edf8 <_ZN6tflite14AlignPointerUpEPhj>
    edc0:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
    edc2:	4631      	mov	r1, r6
    edc4:	6960      	ldr	r0, [r4, #20]
    edc6:	f000 f81e 	bl	ee06 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
    edca:	1b40      	subs	r0, r0, r5
    edcc:	bd70      	pop	{r4, r5, r6, pc}

0000edce <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
    edce:	b508      	push	{r3, lr}
    edd0:	4608      	mov	r0, r1
  Log(format, args);
    edd2:	4611      	mov	r1, r2
    edd4:	f7f7 f814 	bl	5e00 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
    edd8:	2000      	movs	r0, #0
    edda:	bd08      	pop	{r3, pc}

0000eddc <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
    eddc:	b40f      	push	{r0, r1, r2, r3}
    edde:	b500      	push	{lr}
    ede0:	b083      	sub	sp, #12
    ede2:	a904      	add	r1, sp, #16
    ede4:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
    ede8:	9101      	str	r1, [sp, #4]
  Log(format, args);
    edea:	f7f7 f809 	bl	5e00 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
    edee:	b003      	add	sp, #12
    edf0:	f85d eb04 	ldr.w	lr, [sp], #4
    edf4:	b004      	add	sp, #16
    edf6:	4770      	bx	lr

0000edf8 <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
    edf8:	4408      	add	r0, r1
    edfa:	3801      	subs	r0, #1
    edfc:	fbb0 f0f1 	udiv	r0, r0, r1
}
    ee00:	fb01 f000 	mul.w	r0, r1, r0
    ee04:	4770      	bx	lr

0000ee06 <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
    ee06:	fbb0 f0f1 	udiv	r0, r0, r1
}
    ee0a:	fb01 f000 	mul.w	r0, r1, r0
    ee0e:	4770      	bx	lr

0000ee10 <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
    ee10:	4408      	add	r0, r1
    ee12:	3801      	subs	r0, #1
    ee14:	fbb0 f0f1 	udiv	r0, r0, r1
}
    ee18:	fb01 f000 	mul.w	r0, r1, r0
    ee1c:	4770      	bx	lr

0000ee1e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
    ee1e:	3801      	subs	r0, #1
    ee20:	280f      	cmp	r0, #15
    ee22:	d83d      	bhi.n	eea0 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
    ee24:	e8df f000 	tbb	[pc, r0]
    ee28:	2820180c 	.word	0x2820180c
    ee2c:	3414303c 	.word	0x3414303c
    ee30:	38100824 	.word	0x38100824
    ee34:	1c3c3c2c 	.word	0x1c3c3c2c
      *size = sizeof(int16_t);
    ee38:	2302      	movs	r3, #2
    ee3a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee3c:	2000      	movs	r0, #0
      break;
    ee3e:	4770      	bx	lr
      *size = sizeof(float);
    ee40:	2304      	movs	r3, #4
    ee42:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee44:	2000      	movs	r0, #0
      break;
    ee46:	4770      	bx	lr
      *size = sizeof(double);
    ee48:	2308      	movs	r3, #8
    ee4a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee4c:	2000      	movs	r0, #0
      break;
    ee4e:	4770      	bx	lr
      *size = sizeof(int16_t);
    ee50:	2302      	movs	r3, #2
    ee52:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee54:	2000      	movs	r0, #0
      break;
    ee56:	4770      	bx	lr
      *size = sizeof(int32_t);
    ee58:	2304      	movs	r3, #4
    ee5a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee5c:	2000      	movs	r0, #0
      break;
    ee5e:	4770      	bx	lr
      *size = sizeof(uint32_t);
    ee60:	2304      	movs	r3, #4
    ee62:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee64:	2000      	movs	r0, #0
      break;
    ee66:	4770      	bx	lr
      *size = sizeof(uint8_t);
    ee68:	2301      	movs	r3, #1
    ee6a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee6c:	2000      	movs	r0, #0
      break;
    ee6e:	4770      	bx	lr
      *size = sizeof(int8_t);
    ee70:	2301      	movs	r3, #1
    ee72:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee74:	2000      	movs	r0, #0
      break;
    ee76:	4770      	bx	lr
      *size = sizeof(int64_t);
    ee78:	2308      	movs	r3, #8
    ee7a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee7c:	2000      	movs	r0, #0
      break;
    ee7e:	4770      	bx	lr
      *size = sizeof(uint64_t);
    ee80:	2308      	movs	r3, #8
    ee82:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee84:	2000      	movs	r0, #0
      break;
    ee86:	4770      	bx	lr
      *size = sizeof(bool);
    ee88:	2301      	movs	r3, #1
    ee8a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee8c:	2000      	movs	r0, #0
      break;
    ee8e:	4770      	bx	lr
      *size = sizeof(float) * 2;
    ee90:	2308      	movs	r3, #8
    ee92:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee94:	2000      	movs	r0, #0
      break;
    ee96:	4770      	bx	lr
      *size = sizeof(double) * 2;
    ee98:	2310      	movs	r3, #16
    ee9a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    ee9c:	2000      	movs	r0, #0
      break;
    ee9e:	4770      	bx	lr
  return kTfLiteOk;
    eea0:	2001      	movs	r0, #1
}
    eea2:	4770      	bx	lr

0000eea4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
    eea4:	b530      	push	{r4, r5, lr}
    eea6:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
    eea8:	b129      	cbz	r1, eeb6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
    eeaa:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
    eeac:	6842      	ldr	r2, [r0, #4]
    eeae:	b1c2      	cbz	r2, eee2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    eeb0:	2300      	movs	r3, #0
  int element_count = 1;
    eeb2:	2401      	movs	r4, #1
    eeb4:	e007      	b.n	eec6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
    eeb6:	f001 f8b8 	bl	1002a <abort>
      element_count *= eval_tensor->dims->data[n];
    eeba:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    eebe:	6849      	ldr	r1, [r1, #4]
    eec0:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    eec4:	3301      	adds	r3, #1
    eec6:	6811      	ldr	r1, [r2, #0]
    eec8:	4299      	cmp	r1, r3
    eeca:	dcf6      	bgt.n	eeba <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
    eecc:	a901      	add	r1, sp, #4
    eece:	7a00      	ldrb	r0, [r0, #8]
    eed0:	f7ff ffa5 	bl	ee1e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    eed4:	b918      	cbnz	r0, eede <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
    eed6:	9b01      	ldr	r3, [sp, #4]
    eed8:	fb03 f404 	mul.w	r4, r3, r4
    eedc:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
    eede:	b003      	add	sp, #12
    eee0:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
    eee2:	2401      	movs	r4, #1
    eee4:	e7f2      	b.n	eecc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

0000eee6 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
    eee6:	4770      	bx	lr

0000eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
    eee8:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    eeea:	f990 0000 	ldrsb.w	r0, [r0]
    eeee:	f7ff fffa 	bl	eee6 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
    eef2:	bd08      	pop	{r3, pc}

0000eef4 <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
    eef4:	4770      	bx	lr

0000eef6 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
    eef6:	3901      	subs	r1, #1
  char* p1 = start;
    eef8:	4603      	mov	r3, r0
  while (p1 < p2) {
    eefa:	4288      	cmp	r0, r1
    eefc:	d20a      	bcs.n	ef14 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
    eefe:	b410      	push	{r4}
    char tmp = *p1;
    ef00:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
    ef02:	780c      	ldrb	r4, [r1, #0]
    ef04:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
    ef08:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
    ef0c:	428b      	cmp	r3, r1
    ef0e:	d3f7      	bcc.n	ef00 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
    ef10:	bc10      	pop	{r4}
    ef12:	4770      	bx	lr
    ef14:	4770      	bx	lr

0000ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
    ef16:	b410      	push	{r4}
    ef18:	4604      	mov	r4, r0
  while (*current != 0) {
    ef1a:	7803      	ldrb	r3, [r0, #0]
    ef1c:	b10b      	cbz	r3, ef22 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
    ef1e:	3001      	adds	r0, #1
  while (*current != 0) {
    ef20:	e7fb      	b.n	ef1a <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
    ef22:	3901      	subs	r1, #1
    ef24:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
    ef26:	7813      	ldrb	r3, [r2, #0]
    ef28:	b12b      	cbz	r3, ef36 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    ef2a:	4288      	cmp	r0, r1
    ef2c:	d203      	bcs.n	ef36 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
    ef2e:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
    ef32:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
    ef34:	e7f7      	b.n	ef26 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
    ef36:	2300      	movs	r3, #0
    ef38:	7003      	strb	r3, [r0, #0]
}
    ef3a:	bc10      	pop	{r4}
    ef3c:	4770      	bx	lr

0000ef3e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
    ef3e:	b538      	push	{r3, r4, r5, lr}
    ef40:	4605      	mov	r5, r0
    ef42:	4608      	mov	r0, r1
    ef44:	460c      	mov	r4, r1
    ef46:	e008      	b.n	ef5a <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
    ef48:	3330      	adds	r3, #48	; 0x30
    ef4a:	b2db      	uxtb	r3, r3
    *buffer++ = character;
    ef4c:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
    ef50:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
    ef54:	42aa      	cmp	r2, r5
    ef56:	d809      	bhi.n	ef6c <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
    ef58:	461d      	mov	r5, r3
    int32_t digit = i % base;
    ef5a:	fbb5 f3f2 	udiv	r3, r5, r2
    ef5e:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
    ef62:	2b09      	cmp	r3, #9
    ef64:	ddf0      	ble.n	ef48 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
    ef66:	3357      	adds	r3, #87	; 0x57
    ef68:	b2db      	uxtb	r3, r3
    ef6a:	e7ef      	b.n	ef4c <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
    ef6c:	2300      	movs	r3, #0
    ef6e:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
    ef70:	4621      	mov	r1, r4
    ef72:	f7ff ffc0 	bl	eef6 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
    ef76:	4620      	mov	r0, r4
    ef78:	bd38      	pop	{r3, r4, r5, pc}

0000ef7a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
    ef7a:	b508      	push	{r3, lr}
  if (i < 0) {
    ef7c:	2800      	cmp	r0, #0
    ef7e:	db03      	blt.n	ef88 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
    ef80:	220a      	movs	r2, #10
    ef82:	f7ff ffdc 	bl	ef3e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    ef86:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
    ef88:	222d      	movs	r2, #45	; 0x2d
    ef8a:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
    ef8e:	4240      	negs	r0, r0
    ef90:	e7f6      	b.n	ef80 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

0000ef92 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
    ef92:	b530      	push	{r4, r5, lr}
    ef94:	b08d      	sub	sp, #52	; 0x34
    ef96:	4604      	mov	r4, r0
    ef98:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
    ef9a:	4669      	mov	r1, sp
    ef9c:	4610      	mov	r0, r2
    ef9e:	f7ff ffec 	bl	ef7a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
    efa2:	466a      	mov	r2, sp
    efa4:	4629      	mov	r1, r5
    efa6:	4620      	mov	r0, r4
    efa8:	f7ff ffb5 	bl	ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    efac:	b00d      	add	sp, #52	; 0x34
    efae:	bd30      	pop	{r4, r5, pc}

0000efb0 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
    efb0:	b530      	push	{r4, r5, lr}
    efb2:	b08d      	sub	sp, #52	; 0x34
    efb4:	4604      	mov	r4, r0
    efb6:	460d      	mov	r5, r1
    efb8:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
    efba:	461a      	mov	r2, r3
    efbc:	4669      	mov	r1, sp
    efbe:	f7ff ffbe 	bl	ef3e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
    efc2:	466a      	mov	r2, sp
    efc4:	4629      	mov	r1, r5
    efc6:	4620      	mov	r0, r4
    efc8:	f7ff ffa5 	bl	ef16 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    efcc:	b00d      	add	sp, #52	; 0x34
    efce:	bd30      	pop	{r4, r5, pc}

0000efd0 <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
    efd0:	b510      	push	{r4, lr}
    efd2:	4604      	mov	r4, r0
    efd4:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
    efd6:	4621      	mov	r1, r4
    efd8:	f7ff ffcf 	bl	ef7a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
    efdc:	1b00      	subs	r0, r0, r4
    efde:	bd10      	pop	{r4, pc}

0000efe0 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
    efe0:	b510      	push	{r4, lr}
    efe2:	4604      	mov	r4, r0
    efe4:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
    efe6:	220a      	movs	r2, #10
    efe8:	4621      	mov	r1, r4
    efea:	f7ff ffa8 	bl	ef3e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    efee:	1b00      	subs	r0, r0, r4
    eff0:	bd10      	pop	{r4, pc}

0000eff2 <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
    eff2:	b510      	push	{r4, lr}
    eff4:	4604      	mov	r4, r0
    eff6:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
    eff8:	2210      	movs	r2, #16
    effa:	4621      	mov	r1, r4
    effc:	f7ff ff9f 	bl	ef3e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f000:	1b00      	subs	r0, r0, r4
    f002:	bd10      	pop	{r4, pc}

0000f004 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
    f004:	b510      	push	{r4, lr}
    f006:	4604      	mov	r4, r0
    f008:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
    f00a:	4621      	mov	r1, r4
    f00c:	f7f6 ff92 	bl	5f34 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
    f010:	1b00      	subs	r0, r0, r4
    f012:	bd10      	pop	{r4, pc}

0000f014 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
    f014:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
    f016:	2300      	movs	r3, #0
  int result = 1;
    f018:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
    f01a:	6811      	ldr	r1, [r2, #0]
    f01c:	4299      	cmp	r1, r3
    f01e:	dd06      	ble.n	f02e <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
    f020:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    f024:	6849      	ldr	r1, [r1, #4]
    f026:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
    f02a:	3301      	adds	r3, #1
    f02c:	e7f5      	b.n	f01a <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
    f02e:	4770      	bx	lr

0000f030 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
    f030:	b538      	push	{r3, r4, r5, lr}
    f032:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    f034:	f7fe fd0e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f038:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f03a:	4628      	mov	r0, r5
    f03c:	f7fe fd10 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f040:	280a      	cmp	r0, #10
    f042:	d90e      	bls.n	f062 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
    f044:	f105 000a 	add.w	r0, r5, #10
    f048:	f7fe fd0a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f04c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f04e:	b150      	cbz	r0, f066 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
    f050:	4620      	mov	r0, r4
    f052:	f7fe fcf9 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f056:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
    f058:	b138      	cbz	r0, f06a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
    f05a:	6800      	ldr	r0, [r0, #0]
    f05c:	f7fe fcf3 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    f060:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f062:	2000      	movs	r0, #0
    f064:	e7f2      	b.n	f04c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f066:	2000      	movs	r0, #0
    f068:	e7f6      	b.n	f058 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
    f06a:	2000      	movs	r0, #0
    f06c:	e7f8      	b.n	f060 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

0000f06e <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
    f06e:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    f070:	7800      	ldrb	r0, [r0, #0]
    f072:	f7ff ff3f 	bl	eef4 <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
    f076:	bd08      	pop	{r3, pc}

0000f078 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
    f078:	4770      	bx	lr

0000f07a <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
    f07a:	4770      	bx	lr

0000f07c <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
    f07c:	4770      	bx	lr

0000f07e <_ZN6tflite10MicroGraphD0Ev>:
    f07e:	b510      	push	{r4, lr}
    f080:	4604      	mov	r4, r0
    f082:	f000 ffbb 	bl	fffc <_ZdlPv>
    f086:	4620      	mov	r0, r4
    f088:	bd10      	pop	{r4, pc}

0000f08a <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
    f08a:	6101      	str	r1, [r0, #16]
}
    f08c:	4770      	bx	lr

0000f08e <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
    f08e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f092:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f094:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f098:	2700      	movs	r7, #0
    f09a:	e017      	b.n	f0cc <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
    f09c:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
    f09e:	2200      	movs	r2, #0
      if (registration->init) {
    f0a0:	681b      	ldr	r3, [r3, #0]
    f0a2:	b113      	cbz	r3, f0aa <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
    f0a4:	6870      	ldr	r0, [r6, #4]
    f0a6:	4798      	blx	r3
        node->user_data =
    f0a8:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
    f0aa:	3501      	adds	r5, #1
    f0ac:	4545      	cmp	r5, r8
    f0ae:	d20c      	bcs.n	f0ca <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f0b0:	6933      	ldr	r3, [r6, #16]
    f0b2:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
    f0b6:	242c      	movs	r4, #44	; 0x2c
    f0b8:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
    f0bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    f0be:	695a      	ldr	r2, [r3, #20]
    f0c0:	2a20      	cmp	r2, #32
    f0c2:	d1eb      	bne.n	f09c <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
    f0c4:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
    f0c6:	69e2      	ldr	r2, [r4, #28]
    f0c8:	e7ea      	b.n	f0a0 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f0ca:	3701      	adds	r7, #1
    f0cc:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    f0ce:	6818      	ldr	r0, [r3, #0]
    f0d0:	f7fe fcb9 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f0d4:	4287      	cmp	r7, r0
    f0d6:	d207      	bcs.n	f0e8 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
    f0d8:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f0da:	4639      	mov	r1, r7
    f0dc:	68b0      	ldr	r0, [r6, #8]
    f0de:	f7f7 f87f 	bl	61e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f0e2:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f0e4:	2500      	movs	r5, #0
    f0e6:	e7e1      	b.n	f0ac <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
    f0e8:	f8c6 9014 	str.w	r9, [r6, #20]
}
    f0ec:	2000      	movs	r0, #0
    f0ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000f0f2 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
    f0f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f0f6:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f0f8:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f0fc:	2600      	movs	r6, #0
    f0fe:	e013      	b.n	f128 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
    f100:	3401      	adds	r4, #1
    f102:	42bc      	cmp	r4, r7
    f104:	d20f      	bcs.n	f126 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f106:	692b      	ldr	r3, [r5, #16]
    f108:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
    f10c:	232c      	movs	r3, #44	; 0x2c
    f10e:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
    f112:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
    f114:	2a00      	cmp	r2, #0
    f116:	d0f3      	beq.n	f100 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
    f118:	6852      	ldr	r2, [r2, #4]
    f11a:	2a00      	cmp	r2, #0
    f11c:	d0f0      	beq.n	f100 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
    f11e:	6919      	ldr	r1, [r3, #16]
    f120:	6868      	ldr	r0, [r5, #4]
    f122:	4790      	blx	r2
    f124:	e7ec      	b.n	f100 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f126:	3601      	adds	r6, #1
    f128:	69ab      	ldr	r3, [r5, #24]
    f12a:	6818      	ldr	r0, [r3, #0]
    f12c:	f7fe fc8b 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f130:	4286      	cmp	r6, r0
    f132:	d207      	bcs.n	f144 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
    f134:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f136:	4631      	mov	r1, r6
    f138:	68a8      	ldr	r0, [r5, #8]
    f13a:	f7f7 f851 	bl	61e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f13e:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f140:	2400      	movs	r4, #0
    f142:	e7de      	b.n	f102 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
    f144:	f8c5 8014 	str.w	r8, [r5, #20]
}
    f148:	2000      	movs	r0, #0
    f14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f14e <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
    f14e:	b538      	push	{r3, r4, r5, lr}
    f150:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    f152:	4620      	mov	r0, r4
    f154:	f7fe fc7e 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f158:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f15a:	4628      	mov	r0, r5
    f15c:	f7fe fc80 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f160:	2808      	cmp	r0, #8
    f162:	d90d      	bls.n	f180 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
    f164:	f105 0008 	add.w	r0, r5, #8
    f168:	f7fe fc7a 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f16c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f16e:	b148      	cbz	r0, f184 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
    f170:	4620      	mov	r0, r4
    f172:	f7fe fc69 	bl	da48 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f176:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    f178:	6820      	ldr	r0, [r4, #0]
    f17a:	f7fe fc64 	bl	da46 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f17e:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f180:	2000      	movs	r0, #0
    f182:	e7f3      	b.n	f16c <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f184:	2400      	movs	r4, #0
    f186:	e7f7      	b.n	f178 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

0000f188 <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
    f188:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
    f18a:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
    f18c:	6e98      	ldr	r0, [r3, #104]	; 0x68
    f18e:	6803      	ldr	r3, [r0, #0]
    f190:	68db      	ldr	r3, [r3, #12]
    f192:	4798      	blx	r3
}
    f194:	bd08      	pop	{r3, pc}

0000f196 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
    f196:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
    f198:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
    f19c:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    f1a0:	4770      	bx	lr

0000f1a2 <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
    f1a2:	b570      	push	{r4, r5, r6, lr}
    f1a4:	b082      	sub	sp, #8
    f1a6:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
    f1a8:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f1aa:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
    f1ac:	6802      	ldr	r2, [r0, #0]
    f1ae:	6855      	ldr	r5, [r2, #4]
    f1b0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f1b2:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f1b6:	6821      	ldr	r1, [r4, #0]
    f1b8:	9600      	str	r6, [sp, #0]
    f1ba:	47a8      	blx	r5
}
    f1bc:	b002      	add	sp, #8
    f1be:	bd70      	pop	{r4, r5, r6, pc}

0000f1c0 <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
    f1c0:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f1c2:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f1c4:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
    f1c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
    f1cc:	6858      	ldr	r0, [r3, #4]
    f1ce:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    f1d2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    f1d6:	4770      	bx	lr

0000f1d8 <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
    f1d8:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
    f1da:	336c      	adds	r3, #108	; 0x6c
    f1dc:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
    f1de:	2000      	movs	r0, #0
    f1e0:	4770      	bx	lr

0000f1e2 <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
    f1e2:	b508      	push	{r3, lr}
    f1e4:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
    f1e6:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
    f1e8:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
    f1ec:	6e80      	ldr	r0, [r0, #104]	; 0x68
    f1ee:	f7f8 f995 	bl	751c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
    f1f2:	bd08      	pop	{r3, pc}

0000f1f4 <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
    f1f4:	b40e      	push	{r1, r2, r3}
    f1f6:	b500      	push	{lr}
    f1f8:	b082      	sub	sp, #8
    f1fa:	aa03      	add	r2, sp, #12
    f1fc:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
    f200:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
    f202:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
    f204:	6898      	ldr	r0, [r3, #8]
    f206:	6803      	ldr	r3, [r0, #0]
    f208:	689b      	ldr	r3, [r3, #8]
    f20a:	4798      	blx	r3
}
    f20c:	b002      	add	sp, #8
    f20e:	f85d eb04 	ldr.w	lr, [sp], #4
    f212:	b003      	add	sp, #12
    f214:	4770      	bx	lr

0000f216 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
    f216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f21a:	4604      	mov	r4, r0
    f21c:	460d      	mov	r5, r1
    f21e:	461e      	mov	r6, r3
    f220:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
    f224:	6001      	str	r1, [r0, #0]
    f226:	6042      	str	r2, [r0, #4]
    f228:	f8c0 8008 	str.w	r8, [r0, #8]
    f22c:	f100 070c 	add.w	r7, r0, #12
    f230:	225c      	movs	r2, #92	; 0x5c
    f232:	2100      	movs	r1, #0
    f234:	4638      	mov	r0, r7
    f236:	f000 ff11 	bl	1005c <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
    f23a:	4642      	mov	r2, r8
    f23c:	9906      	ldr	r1, [sp, #24]
    f23e:	4630      	mov	r0, r6
    f240:	f000 f90a 	bl	f458 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
    f244:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
    f246:	66a0      	str	r0, [r4, #104]	; 0x68
    f248:	462a      	mov	r2, r5
    f24a:	4639      	mov	r1, r7
    f24c:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f250:	f7f7 f8bc 	bl	63cc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
    f254:	2300      	movs	r3, #0
    f256:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
    f25a:	2201      	movs	r2, #1
    f25c:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
    f260:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    f264:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    f268:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
    f26c:	9908      	ldr	r1, [sp, #32]
    f26e:	4620      	mov	r0, r4
    f270:	f7f7 fb3c 	bl	68ec <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
    f274:	4620      	mov	r0, r4
    f276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f27a <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
    f27a:	b510      	push	{r4, lr}
    f27c:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f27e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
    f280:	b113      	cbz	r3, f288 <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
    f282:	306c      	adds	r0, #108	; 0x6c
    f284:	f7ff ff35 	bl	f0f2 <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
    f288:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f28c:	f7ff fef6 	bl	f07c <_ZN6tflite10MicroGraphD1Ev>
}
    f290:	4620      	mov	r0, r4
    f292:	bd10      	pop	{r4, pc}

0000f294 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
    f294:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
    f296:	306c      	adds	r0, #108	; 0x6c
    f298:	f7f7 fa34 	bl	6704 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
    f29c:	bd08      	pop	{r3, pc}

0000f29e <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
    f29e:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
    f2a0:	6840      	ldr	r0, [r0, #4]
    f2a2:	6803      	ldr	r3, [r0, #0]
    f2a4:	68db      	ldr	r3, [r3, #12]
    f2a6:	4798      	blx	r3
  }
    f2a8:	bd08      	pop	{r3, pc}

0000f2aa <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
    f2aa:	4770      	bx	lr

0000f2ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
    f2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f2ae:	6844      	ldr	r4, [r0, #4]
    f2b0:	6843      	ldr	r3, [r0, #4]
    f2b2:	6885      	ldr	r5, [r0, #8]
    f2b4:	441d      	add	r5, r3
    f2b6:	42a5      	cmp	r5, r4
    f2b8:	d91a      	bls.n	f2f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
    f2ba:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
    f2bc:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
    f2c0:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
    f2c4:	6806      	ldr	r6, [r0, #0]
    f2c6:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    f2ca:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
    f2ce:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
    f2d2:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    f2d6:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
    f2da:	f8dc 3004 	ldr.w	r3, [ip, #4]
    f2de:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
    f2e0:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
    f2e2:	f04f 33ff 	mov.w	r3, #4294967295
    f2e6:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
    f2e8:	2301      	movs	r3, #1
    f2ea:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f2ec:	441c      	add	r4, r3
    f2ee:	e7df      	b.n	f2b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
    f2f0:	2000      	movs	r0, #0
    f2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000f2f4 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f2f8:	b085      	sub	sp, #20
    f2fa:	9001      	str	r0, [sp, #4]
    f2fc:	4688      	mov	r8, r1
    f2fe:	4693      	mov	fp, r2
    f300:	461f      	mov	r7, r3
    f302:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f306:	2400      	movs	r4, #0
  int planner_index = 0;
    f308:	4626      	mov	r6, r4
    f30a:	e000      	b.n	f30e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f30c:	3401      	adds	r4, #1
    f30e:	454c      	cmp	r4, r9
    f310:	d21a      	bcs.n	f348 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
    f312:	eb04 0544 	add.w	r5, r4, r4, lsl #1
    f316:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
    f31a:	7d2b      	ldrb	r3, [r5, #20]
    f31c:	2b00      	cmp	r3, #0
    f31e:	d0f5      	beq.n	f30c <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
    f320:	f04f 33ff 	mov.w	r3, #4294967295
    f324:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
    f326:	f8d8 3000 	ldr.w	r3, [r8]
    f32a:	f8d3 a014 	ldr.w	sl, [r3, #20]
    f32e:	ab03      	add	r3, sp, #12
    f330:	4632      	mov	r2, r6
    f332:	9901      	ldr	r1, [sp, #4]
    f334:	4640      	mov	r0, r8
    f336:	47d0      	blx	sl
    f338:	4603      	mov	r3, r0
    f33a:	b930      	cbnz	r0, f34a <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
    f33c:	686a      	ldr	r2, [r5, #4]
    f33e:	9b03      	ldr	r3, [sp, #12]
    f340:	445b      	add	r3, fp
    f342:	6013      	str	r3, [r2, #0]
      ++planner_index;
    f344:	3601      	adds	r6, #1
    f346:	e7e1      	b.n	f30c <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
    f348:	2300      	movs	r3, #0
}
    f34a:	4618      	mov	r0, r3
    f34c:	b005      	add	sp, #20
    f34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f352 <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
    f352:	4770      	bx	lr

0000f354 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
    f354:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
    f356:	6840      	ldr	r0, [r0, #4]
    f358:	6803      	ldr	r3, [r0, #0]
    f35a:	68db      	ldr	r3, [r3, #12]
    f35c:	2210      	movs	r2, #16
    f35e:	4798      	blx	r3
}
    f360:	bd08      	pop	{r3, pc}

0000f362 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
    f362:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
    f364:	6840      	ldr	r0, [r0, #4]
    f366:	6803      	ldr	r3, [r0, #0]
    f368:	695b      	ldr	r3, [r3, #20]
    f36a:	4798      	blx	r3
}
    f36c:	bd08      	pop	{r3, pc}

0000f36e <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
    f36e:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f370:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    f372:	6803      	ldr	r3, [r0, #0]
    f374:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f376:	2204      	movs	r2, #4
    f378:	2140      	movs	r1, #64	; 0x40
    f37a:	4798      	blx	r3
}
    f37c:	bd08      	pop	{r3, pc}

0000f37e <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f37e:	4770      	bx	lr

0000f380 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
    f380:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f382:	b161      	cbz	r1, f39e <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
    f384:	4613      	mov	r3, r2
    f386:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
    f388:	6942      	ldr	r2, [r0, #20]
    f38a:	b132      	cbz	r2, f39a <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
    f38c:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
    f38e:	6802      	ldr	r2, [r0, #0]
    f390:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
    f392:	2204      	movs	r2, #4
    f394:	0099      	lsls	r1, r3, #2
    f396:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
    f398:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
    f39a:	2000      	movs	r0, #0
    f39c:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f39e:	f000 fe44 	bl	1002a <abort>

0000f3a2 <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
    f3a2:	b510      	push	{r4, lr}
    f3a4:	4604      	mov	r4, r0
    f3a6:	f000 fe29 	bl	fffc <_ZdlPv>
    f3aa:	4620      	mov	r0, r4
    f3ac:	bd10      	pop	{r4, pc}

0000f3ae <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f3ae:	b510      	push	{r4, lr}
    f3b0:	4604      	mov	r4, r0
    f3b2:	f000 fe23 	bl	fffc <_ZdlPv>
    f3b6:	4620      	mov	r0, r4
    f3b8:	bd10      	pop	{r4, pc}

0000f3ba <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f3ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f3be:	b082      	sub	sp, #8
    f3c0:	4682      	mov	sl, r0
    f3c2:	4689      	mov	r9, r1
    f3c4:	4617      	mov	r7, r2
    f3c6:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f3c8:	2500      	movs	r5, #0
    f3ca:	e00a      	b.n	f3e2 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
    f3cc:	68e1      	ldr	r1, [r4, #12]
    f3ce:	9301      	str	r3, [sp, #4]
    f3d0:	9100      	str	r1, [sp, #0]
    f3d2:	68a3      	ldr	r3, [r4, #8]
    f3d4:	4651      	mov	r1, sl
    f3d6:	4648      	mov	r0, r9
    f3d8:	f000 f8c9 	bl	f56e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
    f3dc:	4603      	mov	r3, r0
    f3de:	bb08      	cbnz	r0, f424 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f3e0:	3501      	adds	r5, #1
    f3e2:	4545      	cmp	r5, r8
    f3e4:	d21d      	bcs.n	f422 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
    f3e6:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    f3ea:	00e3      	lsls	r3, r4, #3
    f3ec:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
    f3f0:	7d26      	ldrb	r6, [r4, #20]
    f3f2:	2e00      	cmp	r6, #0
    f3f4:	d0f4      	beq.n	f3e0 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
    f3f6:	2110      	movs	r1, #16
    f3f8:	58f8      	ldr	r0, [r7, r3]
    f3fa:	f7ff fd09 	bl	ee10 <_ZN6tflite11AlignSizeUpEjj>
    f3fe:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
    f400:	6923      	ldr	r3, [r4, #16]
    f402:	f1b3 3fff 	cmp.w	r3, #4294967295
    f406:	d1e1      	bne.n	f3cc <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
    f408:	f8d9 3000 	ldr.w	r3, [r9]
    f40c:	689e      	ldr	r6, [r3, #8]
    f40e:	68e3      	ldr	r3, [r4, #12]
    f410:	9300      	str	r3, [sp, #0]
    f412:	68a3      	ldr	r3, [r4, #8]
    f414:	4651      	mov	r1, sl
    f416:	4648      	mov	r0, r9
    f418:	47b0      	blx	r6
    f41a:	4603      	mov	r3, r0
    f41c:	2800      	cmp	r0, #0
    f41e:	d0df      	beq.n	f3e0 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
    f420:	e000      	b.n	f424 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
    f422:	2300      	movs	r3, #0
}
    f424:	4618      	mov	r0, r3
    f426:	b002      	add	sp, #8
    f428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000f42c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f42c:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f42e:	b178      	cbz	r0, f450 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
    f430:	460c      	mov	r4, r1
    f432:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
    f434:	b171      	cbz	r1, f454 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
    f436:	6803      	ldr	r3, [r0, #0]
    f438:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
    f43a:	2204      	movs	r2, #4
    f43c:	211c      	movs	r1, #28
    f43e:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
    f440:	4606      	mov	r6, r0
    f442:	b118      	cbz	r0, f44c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
    f444:	4622      	mov	r2, r4
    f446:	4629      	mov	r1, r5
    f448:	f7f8 f85a 	bl	7500 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f44c:	4630      	mov	r0, r6
    f44e:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f450:	f000 fdeb 	bl	1002a <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    f454:	f000 fde9 	bl	1002a <abort>

0000f458 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f458:	b570      	push	{r4, r5, r6, lr}
    f45a:	4604      	mov	r4, r0
    f45c:	460e      	mov	r6, r1
    f45e:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
    f460:	2110      	movs	r1, #16
    f462:	f7ff fcc9 	bl	edf8 <_ZN6tflite14AlignPointerUpEPhj>
    f466:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
    f468:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
    f46a:	1a22      	subs	r2, r4, r0
    f46c:	4628      	mov	r0, r5
    f46e:	f7f6 fc8f 	bl	5d90 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
    f472:	4629      	mov	r1, r5
    f474:	f7ff ffda 	bl	f42c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f478:	bd70      	pop	{r4, r5, r6, pc}

0000f47a <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
    f47a:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
    f47c:	2300      	movs	r3, #0
    f47e:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f480:	6840      	ldr	r0, [r0, #4]
    f482:	6803      	ldr	r3, [r0, #0]
    f484:	689b      	ldr	r3, [r3, #8]
    f486:	2204      	movs	r2, #4
    f488:	2160      	movs	r1, #96	; 0x60
    f48a:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
    f48c:	bd08      	pop	{r3, pc}

0000f48e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
    f48e:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
    f490:	6840      	ldr	r0, [r0, #4]
    f492:	f7ff fc8d 	bl	edb0 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    f496:	2104      	movs	r1, #4
    f498:	f7ff fcae 	bl	edf8 <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
    f49c:	bd08      	pop	{r3, pc}

0000f49e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
    f49e:	b570      	push	{r4, r5, r6, lr}
    f4a0:	4605      	mov	r5, r0
    f4a2:	460e      	mov	r6, r1
  ResetTempAllocations();
    f4a4:	6803      	ldr	r3, [r0, #0]
    f4a6:	689b      	ldr	r3, [r3, #8]
    f4a8:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    f4aa:	4628      	mov	r0, r5
    f4ac:	f7ff ffef 	bl	f48e <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    f4b0:	2300      	movs	r3, #0
    f4b2:	e000      	b.n	f4b6 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
    f4b4:	3301      	adds	r3, #1
    f4b6:	6969      	ldr	r1, [r5, #20]
    f4b8:	4299      	cmp	r1, r3
    f4ba:	d907      	bls.n	f4cc <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    f4bc:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
    f4c0:	6854      	ldr	r4, [r2, #4]
    f4c2:	f1b4 3fff 	cmp.w	r4, #4294967295
    f4c6:	d1f5      	bne.n	f4b4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
    f4c8:	6056      	str	r6, [r2, #4]
    f4ca:	e7f3      	b.n	f4b4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f4cc:	6868      	ldr	r0, [r5, #4]
    f4ce:	6803      	ldr	r3, [r0, #0]
    f4d0:	689b      	ldr	r3, [r3, #8]
    f4d2:	310c      	adds	r1, #12
    f4d4:	2204      	movs	r2, #4
    f4d6:	00c9      	lsls	r1, r1, #3
    f4d8:	4798      	blx	r3
}
    f4da:	bd70      	pop	{r4, r5, r6, pc}

0000f4dc <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
    f4dc:	6880      	ldr	r0, [r0, #8]
    f4de:	4770      	bx	lr

0000f4e0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f4e0:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f4e2:	b119      	cbz	r1, f4ec <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f4e4:	b122      	cbz	r2, f4f0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f4e6:	601a      	str	r2, [r3, #0]
}
    f4e8:	2000      	movs	r0, #0
    f4ea:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f4ec:	f000 fd9d 	bl	1002a <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f4f0:	f000 fd9b 	bl	1002a <abort>

0000f4f4 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
    f4f4:	b508      	push	{r3, lr}
    f4f6:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
    f4f8:	460a      	mov	r2, r1
    f4fa:	68c1      	ldr	r1, [r0, #12]
    f4fc:	6840      	ldr	r0, [r0, #4]
    f4fe:	f7ff ffef 	bl	f4e0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
    f502:	bd08      	pop	{r3, pc}

0000f504 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f504:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f506:	b119      	cbz	r1, f510 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f508:	b122      	cbz	r2, f514 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f50a:	601a      	str	r2, [r3, #0]
}
    f50c:	2000      	movs	r0, #0
    f50e:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f510:	f000 fd8b 	bl	1002a <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f514:	f000 fd89 	bl	1002a <abort>

0000f518 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
    f518:	4770      	bx	lr

0000f51a <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
    f51a:	6880      	ldr	r0, [r0, #8]
    f51c:	4770      	bx	lr

0000f51e <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
    f51e:	b510      	push	{r4, lr}
    f520:	4604      	mov	r4, r0
}
    f522:	f000 fd6b 	bl	fffc <_ZdlPv>
    f526:	4620      	mov	r0, r4
    f528:	bd10      	pop	{r4, pc}

0000f52a <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
    f52a:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
    f52c:	2301      	movs	r3, #1
    any_swapped = false;
    f52e:	2700      	movs	r7, #0
    f530:	e000      	b.n	f534 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
    f532:	3301      	adds	r3, #1
    f534:	4293      	cmp	r3, r2
    f536:	da16      	bge.n	f566 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
    f538:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
    f53c:	3c01      	subs	r4, #1
    f53e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    f542:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
    f546:	42b5      	cmp	r5, r6
    f548:	daf3      	bge.n	f532 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
    f54a:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
    f54e:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
    f552:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
    f556:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
    f55a:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
    f55e:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
    f562:	2701      	movs	r7, #1
    f564:	e7e5      	b.n	f532 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
    f566:	2f00      	cmp	r7, #0
    f568:	d1e0      	bne.n	f52c <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
    f56a:	bcf0      	pop	{r4, r5, r6, r7}
    f56c:	4770      	bx	lr

0000f56e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
    f56e:	b570      	push	{r4, r5, r6, lr}
    f570:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
    f572:	68c5      	ldr	r5, [r0, #12]
    f574:	6886      	ldr	r6, [r0, #8]
    f576:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
    f57a:	6804      	ldr	r4, [r0, #0]
    f57c:	68a4      	ldr	r4, [r4, #8]
    f57e:	9e06      	ldr	r6, [sp, #24]
    f580:	9600      	str	r6, [sp, #0]
    f582:	47a0      	blx	r4
    f584:	b918      	cbnz	r0, f58e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
    f586:	9b07      	ldr	r3, [sp, #28]
    f588:	606b      	str	r3, [r5, #4]
}
    f58a:	b002      	add	sp, #8
    f58c:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
    f58e:	2001      	movs	r0, #1
    f590:	e7fb      	b.n	f58a <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

0000f592 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
    f592:	68c0      	ldr	r0, [r0, #12]
    f594:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
    f596:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
    f59a:	6888      	ldr	r0, [r1, #8]
    f59c:	4298      	cmp	r0, r3
    f59e:	dc04      	bgt.n	f5aa <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
    f5a0:	68cb      	ldr	r3, [r1, #12]
    f5a2:	4293      	cmp	r3, r2
    f5a4:	db03      	blt.n	f5ae <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
    f5a6:	2001      	movs	r0, #1
    f5a8:	4770      	bx	lr
    return false;
    f5aa:	2000      	movs	r0, #0
    f5ac:	4770      	bx	lr
    return false;
    f5ae:	2000      	movs	r0, #0
}
    f5b0:	4770      	bx	lr

0000f5b2 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
    f5b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f5b4:	4605      	mov	r5, r0
    f5b6:	4616      	mov	r6, r2
    f5b8:	461f      	mov	r7, r3
  if (start == nullptr) {
    f5ba:	b1c9      	cbz	r1, f5f0 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
    f5bc:	688b      	ldr	r3, [r1, #8]
    f5be:	f1b3 3fff 	cmp.w	r3, #4294967295
    f5c2:	d01c      	beq.n	f5fe <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
    f5c4:	6984      	ldr	r4, [r0, #24]
    f5c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f5ca:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f5ce:	463b      	mov	r3, r7
    f5d0:	4632      	mov	r2, r6
    f5d2:	4621      	mov	r1, r4
    f5d4:	4628      	mov	r0, r5
    f5d6:	f7ff ffdc 	bl	f592 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
    f5da:	b998      	cbnz	r0, f604 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
    f5dc:	68a4      	ldr	r4, [r4, #8]
    f5de:	f1b4 3fff 	cmp.w	r4, #4294967295
    f5e2:	d00e      	beq.n	f602 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
    f5e4:	69a9      	ldr	r1, [r5, #24]
    f5e6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
    f5ea:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f5ee:	e7ee      	b.n	f5ce <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f5f0:	6984      	ldr	r4, [r0, #24]
    f5f2:	6a03      	ldr	r3, [r0, #32]
    f5f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f5f8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    f5fc:	e7e7      	b.n	f5ce <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
    f5fe:	2400      	movs	r4, #0
    f600:	e000      	b.n	f604 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
    f602:	2400      	movs	r4, #0
}
    f604:	4620      	mov	r0, r4
    f606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f608 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f608:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
    f60c:	2b00      	cmp	r3, #0
    f60e:	f000 80d5 	beq.w	f7bc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
    f612:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f616:	b083      	sub	sp, #12
    f618:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f61a:	6886      	ldr	r6, [r0, #8]
    f61c:	2e00      	cmp	r6, #0
    f61e:	f000 80ca 	beq.w	f7b6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
    f622:	2000      	movs	r0, #0
    f624:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
    f628:	4603      	mov	r3, r0
    f62a:	e00e      	b.n	f64a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
    f62c:	6925      	ldr	r5, [r4, #16]
    f62e:	5852      	ldr	r2, [r2, r1]
    f630:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
    f634:	6962      	ldr	r2, [r4, #20]
    f636:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
    f63a:	68e2      	ldr	r2, [r4, #12]
    f63c:	4411      	add	r1, r2
    f63e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f640:	6849      	ldr	r1, [r1, #4]
    f642:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
    f646:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
    f648:	3301      	adds	r3, #1
    f64a:	68a2      	ldr	r2, [r4, #8]
    f64c:	429a      	cmp	r2, r3
    f64e:	dd15      	ble.n	f67c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
    f650:	68e2      	ldr	r2, [r4, #12]
    f652:	0119      	lsls	r1, r3, #4
    f654:	eb02 1503 	add.w	r5, r2, r3, lsl #4
    f658:	686d      	ldr	r5, [r5, #4]
    f65a:	f1b5 3fff 	cmp.w	r5, #4294967295
    f65e:	d1e5      	bne.n	f62c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
    f660:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
    f662:	6925      	ldr	r5, [r4, #16]
    f664:	5852      	ldr	r2, [r2, r1]
    f666:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
    f66a:	6962      	ldr	r2, [r4, #20]
    f66c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
    f670:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f672:	f04f 31ff 	mov.w	r1, #4294967295
    f676:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f67a:	e7e5      	b.n	f648 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f67c:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
    f67e:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f680:	1a12      	subs	r2, r2, r0
    f682:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    f686:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f68a:	f7ff ff4e 	bl	f52a <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
    f68e:	2300      	movs	r3, #0
    f690:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
    f692:	2301      	movs	r3, #1
    f694:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f696:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
    f69a:	f04f 33ff 	mov.w	r3, #4294967295
    f69e:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
    f6a2:	6963      	ldr	r3, [r4, #20]
    f6a4:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
    f6a6:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
    f6aa:	68e2      	ldr	r2, [r4, #12]
    f6ac:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    f6b0:	6852      	ldr	r2, [r2, #4]
    f6b2:	f1b2 3fff 	cmp.w	r2, #4294967295
    f6b6:	d007      	beq.n	f6c8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
    f6b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f6ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f6be:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
    f6c2:	f04f 0901 	mov.w	r9, #1
    f6c6:	e036      	b.n	f736 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
    f6c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f6ca:	2100      	movs	r1, #0
    f6cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f6d0:	e7f2      	b.n	f6b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
    f6d2:	2100      	movs	r1, #0
    int candidate_offset = 0;
    f6d4:	460d      	mov	r5, r1
    f6d6:	f8cd a000 	str.w	sl, [sp]
    f6da:	f8cd 9004 	str.w	r9, [sp, #4]
    f6de:	4681      	mov	r9, r0
    f6e0:	4692      	mov	sl, r2
    f6e2:	e004      	b.n	f6ee <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
    f6e4:	b1d9      	cbz	r1, f71e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
    f6e6:	680b      	ldr	r3, [r1, #0]
    f6e8:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
    f6ea:	459b      	cmp	fp, r3
    f6ec:	dd12      	ble.n	f714 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
    f6ee:	460e      	mov	r6, r1
    f6f0:	4653      	mov	r3, sl
    f6f2:	464a      	mov	r2, r9
    f6f4:	4620      	mov	r0, r4
    f6f6:	f7ff ff5c 	bl	f5b2 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
    f6fa:	4601      	mov	r1, r0
        if (prior_entry) {
    f6fc:	2e00      	cmp	r6, #0
    f6fe:	d0f1      	beq.n	f6e4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
    f700:	6873      	ldr	r3, [r6, #4]
    f702:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
    f704:	6833      	ldr	r3, [r6, #0]
    f706:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
    f70a:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
    f70c:	429d      	cmp	r5, r3
    f70e:	dae9      	bge.n	f6e4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
    f710:	461d      	mov	r5, r3
    f712:	e7e7      	b.n	f6e4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
    f714:	f8dd a000 	ldr.w	sl, [sp]
    f718:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f71c:	e01f      	b.n	f75e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
    f71e:	f8dd a000 	ldr.w	sl, [sp]
    f722:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f726:	e01a      	b.n	f75e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
    f728:	6a23      	ldr	r3, [r4, #32]
    f72a:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
    f72e:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
    f730:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
    f732:	f109 0901 	add.w	r9, r9, #1
    f736:	68a3      	ldr	r3, [r4, #8]
    f738:	454b      	cmp	r3, r9
    f73a:	dd3c      	ble.n	f7b6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
    f73c:	6963      	ldr	r3, [r4, #20]
    f73e:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
    f742:	f8d4 800c 	ldr.w	r8, [r4, #12]
    f746:	013a      	lsls	r2, r7, #4
    f748:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
    f74c:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
    f750:	689a      	ldr	r2, [r3, #8]
    f752:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
    f754:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
    f756:	685d      	ldr	r5, [r3, #4]
    f758:	f1b5 3fff 	cmp.w	r5, #4294967295
    f75c:	d0b9      	beq.n	f6d2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
    f75e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f760:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
    f764:	69a2      	ldr	r2, [r4, #24]
    f766:	69e3      	ldr	r3, [r4, #28]
    f768:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f76c:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
    f770:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
    f774:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
    f778:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
    f77a:	1c7b      	adds	r3, r7, #1
    f77c:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
    f77e:	f8da 3000 	ldr.w	r3, [sl]
    f782:	42ab      	cmp	r3, r5
    f784:	dcd0      	bgt.n	f728 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
    f786:	4650      	mov	r0, sl
    f788:	e000      	b.n	f78c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
    f78a:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
    f78c:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
    f78e:	f1b3 3fff 	cmp.w	r3, #4294967295
    f792:	d00c      	beq.n	f7ae <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
    f794:	69a2      	ldr	r2, [r4, #24]
    f796:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    f79a:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
    f79e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    f7a2:	42aa      	cmp	r2, r5
    f7a4:	ddf1      	ble.n	f78a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
    f7a6:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
    f7aa:	6087      	str	r7, [r0, #8]
          break;
    f7ac:	e7c1      	b.n	f732 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
    f7ae:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
    f7b0:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
    f7b4:	e7bd      	b.n	f732 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
    f7b6:	b003      	add	sp, #12
    f7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f7bc:	4770      	bx	lr

0000f7be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
    f7be:	b570      	push	{r4, r5, r6, lr}
    f7c0:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
    f7c2:	f7ff ff21 	bl	f608 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
    f7c6:	68a3      	ldr	r3, [r4, #8]
    f7c8:	b1d3      	cbz	r3, f800 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
    f7ca:	69a6      	ldr	r6, [r4, #24]
    f7cc:	6a23      	ldr	r3, [r4, #32]
    f7ce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f7d2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
    f7d6:	2000      	movs	r0, #0
    f7d8:	e007      	b.n	f7ea <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
    f7da:	689b      	ldr	r3, [r3, #8]
    f7dc:	f1b3 3fff 	cmp.w	r3, #4294967295
    f7e0:	d00f      	beq.n	f802 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
    f7e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f7e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
    f7ea:	b153      	cbz	r3, f802 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
    f7ec:	68e5      	ldr	r5, [r4, #12]
    f7ee:	685a      	ldr	r2, [r3, #4]
    f7f0:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
    f7f2:	681a      	ldr	r2, [r3, #0]
    f7f4:	5869      	ldr	r1, [r5, r1]
    f7f6:	440a      	add	r2, r1
    if (current_size > max_size) {
    f7f8:	4290      	cmp	r0, r2
    f7fa:	d2ee      	bcs.n	f7da <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
    f7fc:	4610      	mov	r0, r2
    f7fe:	e7ec      	b.n	f7da <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
    f800:	2000      	movs	r0, #0
}
    f802:	bd70      	pop	{r4, r5, r6, pc}

0000f804 <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
    f804:	3001      	adds	r0, #1
}
    f806:	0080      	lsls	r0, r0, #2
    f808:	4770      	bx	lr

0000f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
    f80a:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    f80c:	680b      	ldr	r3, [r1, #0]
    f80e:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    f812:	2a00      	cmp	r2, #0
    f814:	db10      	blt.n	f838 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
    f816:	428a      	cmp	r2, r1
    f818:	da10      	bge.n	f83c <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    f81a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    f81e:	f1b1 3fff 	cmp.w	r1, #4294967295
    f822:	d00d      	beq.n	f840 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    f824:	2900      	cmp	r1, #0
    f826:	db0d      	blt.n	f844 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    f828:	6883      	ldr	r3, [r0, #8]
    f82a:	b113      	cbz	r3, f832 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    f82c:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    f830:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    f832:	6d03      	ldr	r3, [r0, #80]	; 0x50
    f834:	4798      	blx	r3
    f836:	e7fb      	b.n	f830 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    f838:	2000      	movs	r0, #0
    f83a:	e7f9      	b.n	f830 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f83c:	2000      	movs	r0, #0
    f83e:	e7f7      	b.n	f830 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f840:	2000      	movs	r0, #0
    f842:	e7f5      	b.n	f830 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    f844:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
    f846:	e7f3      	b.n	f830 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

0000f848 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
    f848:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    f84a:	684b      	ldr	r3, [r1, #4]
    f84c:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    f850:	2a00      	cmp	r2, #0
    f852:	db10      	blt.n	f876 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
    f854:	4291      	cmp	r1, r2
    f856:	dd10      	ble.n	f87a <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    f858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    f85c:	f1b1 3fff 	cmp.w	r1, #4294967295
    f860:	d00d      	beq.n	f87e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    f862:	2900      	cmp	r1, #0
    f864:	db0d      	blt.n	f882 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    f866:	6883      	ldr	r3, [r0, #8]
    f868:	b113      	cbz	r3, f870 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    f86a:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    f86e:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    f870:	6d03      	ldr	r3, [r0, #80]	; 0x50
    f872:	4798      	blx	r3
    f874:	e7fb      	b.n	f86e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    f876:	2000      	movs	r0, #0
    f878:	e7f9      	b.n	f86e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f87a:	2000      	movs	r0, #0
    f87c:	e7f7      	b.n	f86e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f87e:	2000      	movs	r0, #0
    f880:	e7f5      	b.n	f86e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    f882:	2000      	movs	r0, #0
    f884:	e7f3      	b.n	f86e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

0000f886 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
    f886:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
    f888:	f7ff ffbf 	bl	f80a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
    f88c:	bd08      	pop	{r3, pc}

0000f88e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
    f88e:	1e43      	subs	r3, r0, #1
    f890:	2b04      	cmp	r3, #4
    f892:	d804      	bhi.n	f89e <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
    f894:	e8df f003 	tbb	[pc, r3]
    f898:	04040404 	.word	0x04040404
    f89c:	04          	.byte	0x04
    f89d:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
    f89e:	2000      	movs	r0, #0
}
    f8a0:	4770      	bx	lr

0000f8a2 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
    f8a2:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
    f8a4:	b118      	cbz	r0, f8ae <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
    f8a6:	b121      	cbz	r1, f8b2 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
    f8a8:	b12a      	cbz	r2, f8b6 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
    f8aa:	b133      	cbz	r3, f8ba <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
    f8ac:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
    f8ae:	f000 fbbc 	bl	1002a <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    f8b2:	f000 fbba 	bl	1002a <abort>
  TFLITE_DCHECK(allocator != nullptr);
    f8b6:	f000 fbb8 	bl	1002a <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
    f8ba:	f000 fbb6 	bl	1002a <abort>

0000f8be <_ZN6tflite15ParseDequantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}
    f8be:	2000      	movs	r0, #0
    f8c0:	4770      	bx	lr

0000f8c2 <_ZN6tflite13ParseQuantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseQuantize(const Operator*, ErrorReporter*,
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}
    f8c2:	2000      	movs	r0, #0
    f8c4:	4770      	bx	lr

0000f8c6 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
    f8c6:	b40e      	push	{r1, r2, r3}
    f8c8:	b500      	push	{lr}
    f8ca:	b082      	sub	sp, #8
    f8cc:	aa03      	add	r2, sp, #12
    f8ce:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    f8d2:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    f8d4:	6803      	ldr	r3, [r0, #0]
    f8d6:	689b      	ldr	r3, [r3, #8]
    f8d8:	4798      	blx	r3
  va_end(args);
  return code;
}
    f8da:	b002      	add	sp, #8
    f8dc:	f85d eb04 	ldr.w	lr, [sp], #4
    f8e0:	b003      	add	sp, #12
    f8e2:	4770      	bx	lr

0000f8e4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
    f8e4:	b40c      	push	{r2, r3}
    f8e6:	b500      	push	{lr}
    f8e8:	b083      	sub	sp, #12
    f8ea:	aa04      	add	r2, sp, #16
    f8ec:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    f8f0:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    f8f2:	6803      	ldr	r3, [r0, #0]
    f8f4:	689b      	ldr	r3, [r3, #8]
    f8f6:	4798      	blx	r3
  va_end(args);
  return code;
}
    f8f8:	b003      	add	sp, #12
    f8fa:	f85d eb04 	ldr.w	lr, [sp], #4
    f8fe:	b002      	add	sp, #8
    f900:	4770      	bx	lr

0000f902 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
    f902:	b570      	push	{r4, r5, r6, lr}
    f904:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
    f906:	b368      	cbz	r0, f964 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
    f908:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    f90a:	f7fe f8a3 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f90e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f910:	4628      	mov	r0, r5
    f912:	f7fe f8a5 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f916:	280a      	cmp	r0, #10
    f918:	d926      	bls.n	f968 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
    f91a:	f105 000a 	add.w	r0, r5, #10
    f91e:	f7fe f89f 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f922:	b318      	cbz	r0, f96c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
    f924:	4420      	add	r0, r4
    f926:	f7fe f895 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
    f92a:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
    f92c:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
    f930:	4620      	mov	r0, r4
    f932:	f7fe f88f 	bl	da54 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f936:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f938:	4630      	mov	r0, r6
    f93a:	f7fe f891 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f93e:	2804      	cmp	r0, #4
    f940:	d916      	bls.n	f970 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
    f942:	1d30      	adds	r0, r6, #4
    f944:	f7fe f88c 	bl	da60 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f948:	b1a0      	cbz	r0, f974 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
    f94a:	4420      	add	r0, r4
    f94c:	f7ff facc 	bl	eee8 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
    f950:	b2c0      	uxtb	r0, r0
    f952:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
    f956:	42a8      	cmp	r0, r5
    f958:	d80e      	bhi.n	f978 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
    f95a:	f10d 0306 	add.w	r3, sp, #6
}
    f95e:	7818      	ldrb	r0, [r3, #0]
    f960:	b002      	add	sp, #8
    f962:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
    f964:	f000 fb61 	bl	1002a <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f968:	2000      	movs	r0, #0
    f96a:	e7da      	b.n	f922 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f96c:	2000      	movs	r0, #0
    f96e:	e7dc      	b.n	f92a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f970:	2000      	movs	r0, #0
    f972:	e7e9      	b.n	f948 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    f974:	2000      	movs	r0, #0
    f976:	e7eb      	b.n	f950 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
    f978:	f10d 0307 	add.w	r3, sp, #7
    f97c:	e7ef      	b.n	f95e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

0000f97e <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    f97e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    f980:	b108      	cbz	r0, f986 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
    f982:	6800      	ldr	r0, [r0, #0]
    f984:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    f986:	f000 fb50 	bl	1002a <abort>

0000f98a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    f98a:	b108      	cbz	r0, f990 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
    f98c:	6800      	ldr	r0, [r0, #0]
    f98e:	4770      	bx	lr
}
    f990:	4770      	bx	lr

0000f992 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    f992:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    f994:	b108      	cbz	r0, f99a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
    f996:	6800      	ldr	r0, [r0, #0]
    f998:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    f99a:	f000 fb46 	bl	1002a <abort>

0000f99e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    f99e:	b108      	cbz	r0, f9a4 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
    f9a0:	6800      	ldr	r0, [r0, #0]
    f9a2:	4770      	bx	lr
}
    f9a4:	4770      	bx	lr

0000f9a6 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
    f9a6:	4770      	bx	lr

0000f9a8 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
    f9a8:	4008      	ands	r0, r1
    f9aa:	4770      	bx	lr

0000f9ac <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
    f9ac:	4108      	asrs	r0, r1
    f9ae:	4770      	bx	lr

0000f9b0 <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
    f9b0:	4408      	add	r0, r1
    f9b2:	4770      	bx	lr

0000f9b4 <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
    f9b4:	43c0      	mvns	r0, r0
    f9b6:	4770      	bx	lr

0000f9b8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
    f9b8:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
    f9ba:	b110      	cbz	r0, f9c2 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
    f9bc:	2000      	movs	r0, #0
    f9be:	f7ff fff9 	bl	f9b4 <_ZN8gemmlowp6BitNotIiEET_S1_>
}
    f9c2:	bd08      	pop	{r3, pc}

0000f9c4 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
    f9c4:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
    f9c6:	4288      	cmp	r0, r1
    f9c8:	bfac      	ite	ge
    f9ca:	2000      	movge	r0, #0
    f9cc:	2001      	movlt	r0, #1
    f9ce:	f7ff fff3 	bl	f9b8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    f9d2:	bd08      	pop	{r3, pc}

0000f9d4 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
    f9d4:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
    f9d6:	4288      	cmp	r0, r1
    f9d8:	bfd4      	ite	le
    f9da:	2000      	movle	r0, #0
    f9dc:	2001      	movgt	r0, #1
    f9de:	f7ff ffeb 	bl	f9b8 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    f9e2:	bd08      	pop	{r3, pc}

0000f9e4 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    f9e4:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    f9e6:	b108      	cbz	r0, f9ec <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
    f9e8:	6800      	ldr	r0, [r0, #0]
    f9ea:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    f9ec:	f000 fb1d 	bl	1002a <abort>

0000f9f0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    f9f0:	b108      	cbz	r0, f9f6 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
    f9f2:	6800      	ldr	r0, [r0, #0]
    f9f4:	4770      	bx	lr
}
    f9f6:	4770      	bx	lr

0000f9f8 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    f9f8:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    f9fa:	b108      	cbz	r0, fa00 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
    f9fc:	6800      	ldr	r0, [r0, #0]
    f9fe:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fa00:	f000 fb13 	bl	1002a <abort>

0000fa04 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fa04:	b108      	cbz	r0, fa0a <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor+0x6>
    fa06:	6800      	ldr	r0, [r0, #0]
    fa08:	4770      	bx	lr
}
    fa0a:	4770      	bx	lr

0000fa0c <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fa0c:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fa0e:	b108      	cbz	r0, fa14 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fa10:	6800      	ldr	r0, [r0, #0]
    fa12:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fa14:	f000 fb09 	bl	1002a <abort>

0000fa18 <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fa18:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fa1a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fa1c:	b113      	cbz	r3, fa24 <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
    fa1e:	2120      	movs	r1, #32
    fa20:	4798      	blx	r3
}
    fa22:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fa24:	f000 fb01 	bl	1002a <abort>

0000fa28 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fa28:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fa2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fa2c:	b113      	cbz	r3, fa34 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    fa2e:	2120      	movs	r1, #32
    fa30:	4798      	blx	r3
}
    fa32:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fa34:	f000 faf9 	bl	1002a <abort>

0000fa38 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
    fa38:	694a      	ldr	r2, [r1, #20]
    fa3a:	4252      	negs	r2, r2
    fa3c:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
    fa3e:	698a      	ldr	r2, [r1, #24]
    fa40:	4252      	negs	r2, r2
    fa42:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
    fa44:	69ca      	ldr	r2, [r1, #28]
    fa46:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
    fa48:	680a      	ldr	r2, [r1, #0]
    fa4a:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
    fa4c:	684a      	ldr	r2, [r1, #4]
    fa4e:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
    fa50:	688a      	ldr	r2, [r1, #8]
    fa52:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
    fa54:	68ca      	ldr	r2, [r1, #12]
    fa56:	6182      	str	r2, [r0, #24]
  return op_params;
}
    fa58:	4770      	bx	lr

0000fa5a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
    fa5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fa5e:	b084      	sub	sp, #16
    fa60:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    fa62:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
    fa64:	2a01      	cmp	r2, #1
    fa66:	d103      	bne.n	fa70 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
    fa68:	2000      	movs	r0, #0
}
    fa6a:	b004      	add	sp, #16
    fa6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fa70:	4604      	mov	r4, r0
    fa72:	4688      	mov	r8, r1
    fa74:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
    fa76:	2200      	movs	r2, #0
    fa78:	2300      	movs	r3, #0
    fa7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    fa7e:	ab02      	add	r3, sp, #8
    fa80:	9301      	str	r3, [sp, #4]
    fa82:	9600      	str	r6, [sp, #0]
    fa84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fa86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fa88:	4639      	mov	r1, r7
    fa8a:	f7f1 fd4d 	bl	1528 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    fa8e:	2800      	cmp	r0, #0
    fa90:	d1eb      	bne.n	fa6a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
    fa92:	1d2b      	adds	r3, r5, #4
    fa94:	462a      	mov	r2, r5
    fa96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    fa9a:	f7f9 f89d 	bl	8bd8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
    fa9e:	693b      	ldr	r3, [r7, #16]
    faa0:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
    faa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    faa4:	691b      	ldr	r3, [r3, #16]
    faa6:	b96b      	cbnz	r3, fac4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
    faa8:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
    faaa:	6933      	ldr	r3, [r6, #16]
    faac:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
    faae:	f105 030c 	add.w	r3, r5, #12
    fab2:	9300      	str	r3, [sp, #0]
    fab4:	f105 0308 	add.w	r3, r5, #8
    fab8:	4632      	mov	r2, r6
    faba:	4641      	mov	r1, r8
    fabc:	4620      	mov	r0, r4
    fabe:	f7f9 fa39 	bl	8f34 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
    fac2:	e7d2      	b.n	fa6a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
    fac4:	f000 fab1 	bl	1002a <abort>

0000fac8 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
    fac8:	b510      	push	{r4, lr}
    faca:	4604      	mov	r4, r0
    facc:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
    face:	f104 0220 	add.w	r2, r4, #32
    fad2:	f104 011c 	add.w	r1, r4, #28
    fad6:	f7f9 fc01 	bl	92dc <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
    fada:	4620      	mov	r0, r4
    fadc:	bd10      	pop	{r4, pc}

0000fade <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
    fade:	b570      	push	{r4, r5, r6, lr}
    fae0:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
    fae2:	b1b9      	cbz	r1, fb14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    fae4:	684d      	ldr	r5, [r1, #4]
    fae6:	b1ad      	cbz	r5, fb14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
    fae8:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
    faec:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
    faee:	2e05      	cmp	r6, #5
    faf0:	dd07      	ble.n	fb02 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
    faf2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
    faf6:	429e      	cmp	r6, r3
    faf8:	d210      	bcs.n	fb1c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
    fafa:	00b0      	lsls	r0, r6, #2
    fafc:	f000 fa93 	bl	10026 <_Znaj>
    fb00:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fb02:	6823      	ldr	r3, [r4, #0]
    fb04:	2b05      	cmp	r3, #5
    fb06:	dd0c      	ble.n	fb22 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
    fb08:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
    fb0a:	00b2      	lsls	r2, r6, #2
    fb0c:	4629      	mov	r1, r5
    fb0e:	f000 fa97 	bl	10040 <memcpy>
  }
    fb12:	e001      	b.n	fb18 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
    fb14:	2300      	movs	r3, #0
    fb16:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
    fb18:	4620      	mov	r0, r4
    fb1a:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
    fb1c:	f04f 30ff 	mov.w	r0, #4294967295
    fb20:	e7ec      	b.n	fafc <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fb22:	1d20      	adds	r0, r4, #4
    fb24:	e7f1      	b.n	fb0a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

0000fb26 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fb26:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fb28:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fb2a:	b113      	cbz	r3, fb32 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    fb2c:	2120      	movs	r1, #32
    fb2e:	4798      	blx	r3
}
    fb30:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fb32:	f000 fa7a 	bl	1002a <abort>

0000fb36 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    fb36:	b148      	cbz	r0, fb4c <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    fb38:	68c3      	ldr	r3, [r0, #12]
    fb3a:	8818      	ldrh	r0, [r3, #0]
    fb3c:	f3c0 0008 	ubfx	r0, r0, #0, #9
    fb40:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    fb44:	bf14      	ite	ne
    fb46:	2000      	movne	r0, #0
    fb48:	2001      	moveq	r0, #1
    fb4a:	4770      	bx	lr
		return false;
    fb4c:	2000      	movs	r0, #0
}
    fb4e:	4770      	bx	lr

0000fb50 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    fb50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fb52:	4605      	mov	r5, r0
    fb54:	460e      	mov	r6, r1
	__asm__ volatile(
    fb56:	f04f 0320 	mov.w	r3, #32
    fb5a:	f3ef 8711 	mrs	r7, BASEPRI
    fb5e:	f383 8812 	msr	BASEPRI_MAX, r3
    fb62:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    fb66:	f7fc f8b5 	bl	bcd4 <z_impl_z_current_get>
    fb6a:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    fb6c:	4631      	mov	r1, r6
    fb6e:	4628      	mov	r0, r5
    fb70:	f7ff f8da 	bl	ed28 <k_sys_fatal_error_handler>
	__asm__ volatile(
    fb74:	f387 8811 	msr	BASEPRI, r7
    fb78:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    fb7c:	4620      	mov	r0, r4
    fb7e:	f7f4 fb31 	bl	41e4 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    fb82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000fb84 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    fb84:	6902      	ldr	r2, [r0, #16]
    fb86:	6943      	ldr	r3, [r0, #20]
    fb88:	431a      	orrs	r2, r3
    fb8a:	f012 0203 	ands.w	r2, r2, #3
    fb8e:	d10d      	bne.n	fbac <create_free_list+0x28>
	slab->free_list = NULL;
    fb90:	2100      	movs	r1, #0
    fb92:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    fb94:	e005      	b.n	fba2 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    fb96:	6981      	ldr	r1, [r0, #24]
    fb98:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    fb9a:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
    fb9c:	6901      	ldr	r1, [r0, #16]
    fb9e:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    fba0:	3201      	adds	r2, #1
    fba2:	68c1      	ldr	r1, [r0, #12]
    fba4:	4291      	cmp	r1, r2
    fba6:	d8f6      	bhi.n	fb96 <create_free_list+0x12>
	return 0;
    fba8:	2000      	movs	r0, #0
    fbaa:	4770      	bx	lr
		return -EINVAL;
    fbac:	f06f 0015 	mvn.w	r0, #21
}
    fbb0:	4770      	bx	lr

0000fbb2 <k_mem_slab_init>:
{
    fbb2:	b510      	push	{r4, lr}
    fbb4:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    fbb6:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
    fbb8:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
    fbba:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
    fbbc:	2300      	movs	r3, #0
    fbbe:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    fbc0:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
    fbc2:	f7ff ffdf 	bl	fb84 <create_free_list>
	if (rc < 0) {
    fbc6:	2800      	cmp	r0, #0
    fbc8:	db01      	blt.n	fbce <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
    fbca:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    fbcc:	6064      	str	r4, [r4, #4]
}
    fbce:	bd10      	pop	{r4, pc}

0000fbd0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    fbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fbd2:	4604      	mov	r4, r0
    fbd4:	460d      	mov	r5, r1
	__asm__ volatile(
    fbd6:	f04f 0320 	mov.w	r3, #32
    fbda:	f3ef 8611 	mrs	r6, BASEPRI
    fbde:	f383 8812 	msr	BASEPRI_MAX, r3
    fbe2:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    fbe6:	6983      	ldr	r3, [r0, #24]
    fbe8:	b163      	cbz	r3, fc04 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    fbea:	682b      	ldr	r3, [r5, #0]
    fbec:	69a2      	ldr	r2, [r4, #24]
    fbee:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    fbf0:	682b      	ldr	r3, [r5, #0]
    fbf2:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    fbf4:	69e3      	ldr	r3, [r4, #28]
    fbf6:	3b01      	subs	r3, #1
    fbf8:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
    fbfa:	f386 8811 	msr	BASEPRI, r6
    fbfe:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    fc02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fc04:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    fc08:	f000 f940 	bl	fe8c <z_unpend_first_thread>
		if (pending_thread != NULL) {
    fc0c:	2800      	cmp	r0, #0
    fc0e:	d0ec      	beq.n	fbea <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    fc10:	682a      	ldr	r2, [r5, #0]
    fc12:	2100      	movs	r1, #0
    fc14:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    fc18:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    fc1a:	f000 f89c 	bl	fd56 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    fc1e:	4631      	mov	r1, r6
    fc20:	4638      	mov	r0, r7
    fc22:	f7fb fcfb 	bl	b61c <z_reschedule>
			return;
    fc26:	e7ec      	b.n	fc02 <k_mem_slab_free+0x32>

0000fc28 <setup_thread_stack>:
{
    fc28:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    fc2a:	3207      	adds	r2, #7
    fc2c:	f022 0207 	bic.w	r2, r2, #7
    fc30:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    fc34:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    fc38:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    fc3c:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    fc40:	2200      	movs	r2, #0
    fc42:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    fc46:	18c8      	adds	r0, r1, r3
    fc48:	bc10      	pop	{r4}
    fc4a:	4770      	bx	lr

0000fc4c <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    fc4c:	f3ef 8005 	mrs	r0, IPSR
}
    fc50:	3800      	subs	r0, #0
    fc52:	bf18      	it	ne
    fc54:	2001      	movne	r0, #1
    fc56:	4770      	bx	lr

0000fc58 <z_impl_k_thread_start>:
{
    fc58:	b508      	push	{r3, lr}
	z_sched_start(thread);
    fc5a:	f7fb fe09 	bl	b870 <z_sched_start>
}
    fc5e:	bd08      	pop	{r3, pc}

0000fc60 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    fc60:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    fc62:	2400      	movs	r4, #0
    fc64:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    fc66:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    fc68:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    fc6a:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    fc6c:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    fc6e:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    fc70:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    fc72:	bc10      	pop	{r4}
    fc74:	4770      	bx	lr

0000fc76 <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
    fc76:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
    fc78:	f7f3 fe38 	bl	38ec <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
    fc7c:	f7fe ffdd 	bl	ec3a <sys_clock_idle_exit>
}
    fc80:	bd08      	pop	{r3, pc}

0000fc82 <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
    fc82:	b508      	push	{r3, lr}
	__asm__ volatile(
    fc84:	f04f 0220 	mov.w	r2, #32
    fc88:	f3ef 8311 	mrs	r3, BASEPRI
    fc8c:	f382 8812 	msr	BASEPRI_MAX, r2
    fc90:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
    fc94:	f7fb fb36 	bl	b304 <pm_save_idle>
    fc98:	e7f4      	b.n	fc84 <idle+0x2>

0000fc9a <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    fc9a:	4288      	cmp	r0, r1
    fc9c:	da00      	bge.n	fca0 <new_prio_for_inheritance+0x6>
    fc9e:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    fca0:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    fca4:	db01      	blt.n	fcaa <new_prio_for_inheritance+0x10>
    fca6:	4608      	mov	r0, r1
    fca8:	4770      	bx	lr
    fcaa:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    fcae:	4770      	bx	lr

0000fcb0 <adjust_owner_prio>:
{
    fcb0:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    fcb2:	6880      	ldr	r0, [r0, #8]
    fcb4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    fcb8:	428b      	cmp	r3, r1
    fcba:	d101      	bne.n	fcc0 <adjust_owner_prio+0x10>
	return false;
    fcbc:	2000      	movs	r0, #0
}
    fcbe:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    fcc0:	f7fb fe24 	bl	b90c <z_set_prio>
    fcc4:	e7fb      	b.n	fcbe <adjust_owner_prio+0xe>

0000fcc6 <z_impl_k_mutex_init>:
{
    fcc6:	4603      	mov	r3, r0
	mutex->owner = NULL;
    fcc8:	2000      	movs	r0, #0
    fcca:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    fccc:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    fcce:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    fcd0:	605b      	str	r3, [r3, #4]
}
    fcd2:	4770      	bx	lr

0000fcd4 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    fcd4:	b13a      	cbz	r2, fce6 <z_impl_k_sem_init+0x12>
    fcd6:	428a      	cmp	r2, r1
    fcd8:	d308      	bcc.n	fcec <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
    fcda:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
    fcdc:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
    fcde:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
    fce0:	6040      	str	r0, [r0, #4]
	return 0;
    fce2:	2000      	movs	r0, #0
    fce4:	4770      	bx	lr
		return -EINVAL;
    fce6:	f06f 0015 	mvn.w	r0, #21
    fcea:	4770      	bx	lr
    fcec:	f06f 0015 	mvn.w	r0, #21
}
    fcf0:	4770      	bx	lr

0000fcf2 <thread_active_elsewhere>:
}
    fcf2:	2000      	movs	r0, #0
    fcf4:	4770      	bx	lr

0000fcf6 <pended_on_thread>:
}
    fcf6:	6880      	ldr	r0, [r0, #8]
    fcf8:	4770      	bx	lr

0000fcfa <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    fcfa:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    fcfe:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    fd02:	4283      	cmp	r3, r0
    fd04:	d001      	beq.n	fd0a <z_sched_prio_cmp+0x10>
		return b2 - b1;
    fd06:	1ac0      	subs	r0, r0, r3
    fd08:	4770      	bx	lr
	return 0;
    fd0a:	2000      	movs	r0, #0
}
    fd0c:	4770      	bx	lr

0000fd0e <z_reschedule_irqlock>:
{
    fd0e:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    fd10:	4603      	mov	r3, r0
    fd12:	b920      	cbnz	r0, fd1e <z_reschedule_irqlock+0x10>
    fd14:	f3ef 8205 	mrs	r2, IPSR
    fd18:	b942      	cbnz	r2, fd2c <z_reschedule_irqlock+0x1e>
    fd1a:	2201      	movs	r2, #1
    fd1c:	e000      	b.n	fd20 <z_reschedule_irqlock+0x12>
    fd1e:	2200      	movs	r2, #0
	if (resched(key)) {
    fd20:	b932      	cbnz	r2, fd30 <z_reschedule_irqlock+0x22>
	__asm__ volatile(
    fd22:	f383 8811 	msr	BASEPRI, r3
    fd26:	f3bf 8f6f 	isb	sy
}
    fd2a:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    fd2c:	2200      	movs	r2, #0
    fd2e:	e7f7      	b.n	fd20 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    fd30:	4618      	mov	r0, r3
    fd32:	f7f3 ffc7 	bl	3cc4 <arch_swap>
	return ret;
    fd36:	e7f8      	b.n	fd2a <z_reschedule_irqlock+0x1c>

0000fd38 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    fd38:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    fd3a:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    fd3c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    fd3e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    fd40:	2300      	movs	r3, #0
    fd42:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    fd44:	604b      	str	r3, [r1, #4]
}
    fd46:	4770      	bx	lr

0000fd48 <z_priq_dumb_best>:
{
    fd48:	4603      	mov	r3, r0
	return list->head == list;
    fd4a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fd4c:	4283      	cmp	r3, r0
    fd4e:	d000      	beq.n	fd52 <z_priq_dumb_best+0xa>
}
    fd50:	4770      	bx	lr
	struct k_thread *thread = NULL;
    fd52:	2000      	movs	r0, #0
	return thread;
    fd54:	e7fc      	b.n	fd50 <z_priq_dumb_best+0x8>

0000fd56 <z_ready_thread>:
{
    fd56:	b538      	push	{r3, r4, r5, lr}
    fd58:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    fd5a:	2300      	movs	r3, #0
	__asm__ volatile(
    fd5c:	f04f 0220 	mov.w	r2, #32
    fd60:	f3ef 8511 	mrs	r5, BASEPRI
    fd64:	f382 8812 	msr	BASEPRI_MAX, r2
    fd68:	f3bf 8f6f 	isb	sy
    fd6c:	e007      	b.n	fd7e <z_ready_thread+0x28>
			ready_thread(thread);
    fd6e:	4620      	mov	r0, r4
    fd70:	f7fb fd3e 	bl	b7f0 <ready_thread>
	__asm__ volatile(
    fd74:	f385 8811 	msr	BASEPRI, r5
    fd78:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fd7c:	2301      	movs	r3, #1
    fd7e:	b92b      	cbnz	r3, fd8c <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    fd80:	4620      	mov	r0, r4
    fd82:	f7ff ffb6 	bl	fcf2 <thread_active_elsewhere>
    fd86:	2800      	cmp	r0, #0
    fd88:	d1f4      	bne.n	fd74 <z_ready_thread+0x1e>
    fd8a:	e7f0      	b.n	fd6e <z_ready_thread+0x18>
}
    fd8c:	bd38      	pop	{r3, r4, r5, pc}

0000fd8e <z_thread_timeout>:
{
    fd8e:	b570      	push	{r4, r5, r6, lr}
    fd90:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    fd92:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    fd96:	2300      	movs	r3, #0
	__asm__ volatile(
    fd98:	f04f 0220 	mov.w	r2, #32
    fd9c:	f3ef 8611 	mrs	r6, BASEPRI
    fda0:	f382 8812 	msr	BASEPRI_MAX, r2
    fda4:	f3bf 8f6f 	isb	sy
    fda8:	e019      	b.n	fdde <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fdaa:	4628      	mov	r0, r5
    fdac:	f7ff ffa3 	bl	fcf6 <pended_on_thread>
    fdb0:	4629      	mov	r1, r5
    fdb2:	f7ff ffc1 	bl	fd38 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    fdb6:	7b6b      	ldrb	r3, [r5, #13]
    fdb8:	f023 0302 	bic.w	r3, r3, #2
    fdbc:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    fdbe:	2300      	movs	r3, #0
    fdc0:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    fdc2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    fdc6:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    fdca:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    fdce:	4628      	mov	r0, r5
    fdd0:	f7fb fd0e 	bl	b7f0 <ready_thread>
	__asm__ volatile(
    fdd4:	f386 8811 	msr	BASEPRI, r6
    fdd8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fddc:	2301      	movs	r3, #1
    fdde:	b94b      	cbnz	r3, fdf4 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    fde0:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    fde4:	f013 0f28 	tst.w	r3, #40	; 0x28
    fde8:	d1f4      	bne.n	fdd4 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
    fdea:	f854 3c10 	ldr.w	r3, [r4, #-16]
    fdee:	2b00      	cmp	r3, #0
    fdf0:	d1db      	bne.n	fdaa <z_thread_timeout+0x1c>
    fdf2:	e7e6      	b.n	fdc2 <z_thread_timeout+0x34>
}
    fdf4:	bd70      	pop	{r4, r5, r6, pc}

0000fdf6 <add_to_waitq_locked>:
{
    fdf6:	b570      	push	{r4, r5, r6, lr}
    fdf8:	4605      	mov	r5, r0
    fdfa:	460e      	mov	r6, r1
	unready_thread(thread);
    fdfc:	f7fb fd56 	bl	b8ac <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    fe00:	7b6b      	ldrb	r3, [r5, #13]
    fe02:	f043 0302 	orr.w	r3, r3, #2
    fe06:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    fe08:	b1b6      	cbz	r6, fe38 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    fe0a:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    fe0c:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fe0e:	42a6      	cmp	r6, r4
    fe10:	d019      	beq.n	fe46 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fe12:	b164      	cbz	r4, fe2e <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fe14:	4621      	mov	r1, r4
    fe16:	4628      	mov	r0, r5
    fe18:	f7ff ff6f 	bl	fcfa <z_sched_prio_cmp>
    fe1c:	2800      	cmp	r0, #0
    fe1e:	dc0c      	bgt.n	fe3a <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fe20:	b12c      	cbz	r4, fe2e <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    fe22:	6873      	ldr	r3, [r6, #4]
    fe24:	429c      	cmp	r4, r3
    fe26:	d002      	beq.n	fe2e <add_to_waitq_locked+0x38>
    fe28:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fe2a:	2c00      	cmp	r4, #0
    fe2c:	d1f1      	bne.n	fe12 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    fe2e:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    fe30:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    fe32:	606b      	str	r3, [r5, #4]
	tail->next = node;
    fe34:	601d      	str	r5, [r3, #0]
	list->tail = node;
    fe36:	6075      	str	r5, [r6, #4]
}
    fe38:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    fe3a:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    fe3c:	606b      	str	r3, [r5, #4]
	node->next = successor;
    fe3e:	602c      	str	r4, [r5, #0]
	prev->next = node;
    fe40:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    fe42:	6065      	str	r5, [r4, #4]
}
    fe44:	e7f8      	b.n	fe38 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fe46:	2400      	movs	r4, #0
    fe48:	e7e3      	b.n	fe12 <add_to_waitq_locked+0x1c>

0000fe4a <pend>:
{
    fe4a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    fe4e:	4605      	mov	r5, r0
    fe50:	460f      	mov	r7, r1
    fe52:	4691      	mov	r9, r2
    fe54:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    fe56:	2400      	movs	r4, #0
	__asm__ volatile(
    fe58:	f04f 0320 	mov.w	r3, #32
    fe5c:	f3ef 8611 	mrs	r6, BASEPRI
    fe60:	f383 8812 	msr	BASEPRI_MAX, r3
    fe64:	f3bf 8f6f 	isb	sy
    fe68:	b94c      	cbnz	r4, fe7e <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
    fe6a:	4639      	mov	r1, r7
    fe6c:	4628      	mov	r0, r5
    fe6e:	f7ff ffc2 	bl	fdf6 <add_to_waitq_locked>
	__asm__ volatile(
    fe72:	f386 8811 	msr	BASEPRI, r6
    fe76:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fe7a:	2401      	movs	r4, #1
    fe7c:	e7f4      	b.n	fe68 <pend+0x1e>
	add_thread_timeout(thread, timeout);
    fe7e:	464a      	mov	r2, r9
    fe80:	4643      	mov	r3, r8
    fe82:	4628      	mov	r0, r5
    fe84:	f7fb fb68 	bl	b558 <add_thread_timeout>
}
    fe88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000fe8c <z_unpend_first_thread>:
{
    fe8c:	b570      	push	{r4, r5, r6, lr}
    fe8e:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    fe90:	2300      	movs	r3, #0
	__asm__ volatile(
    fe92:	f04f 0220 	mov.w	r2, #32
    fe96:	f3ef 8511 	mrs	r5, BASEPRI
    fe9a:	f382 8812 	msr	BASEPRI_MAX, r2
    fe9e:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    fea2:	461c      	mov	r4, r3
    fea4:	e013      	b.n	fece <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fea6:	f7ff ff26 	bl	fcf6 <pended_on_thread>
    feaa:	4621      	mov	r1, r4
    feac:	f7ff ff44 	bl	fd38 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    feb0:	7b63      	ldrb	r3, [r4, #13]
    feb2:	f023 0302 	bic.w	r3, r3, #2
    feb6:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    feb8:	2300      	movs	r3, #0
    feba:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    febc:	f104 0018 	add.w	r0, r4, #24
    fec0:	f000 f826 	bl	ff10 <z_abort_timeout>
	__asm__ volatile(
    fec4:	f385 8811 	msr	BASEPRI, r5
    fec8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fecc:	2301      	movs	r3, #1
    fece:	b933      	cbnz	r3, fede <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    fed0:	4630      	mov	r0, r6
    fed2:	f7ff ff39 	bl	fd48 <z_priq_dumb_best>
		if (thread != NULL) {
    fed6:	4604      	mov	r4, r0
    fed8:	2800      	cmp	r0, #0
    feda:	d1e4      	bne.n	fea6 <z_unpend_first_thread+0x1a>
    fedc:	e7f2      	b.n	fec4 <z_unpend_first_thread+0x38>
}
    fede:	4620      	mov	r0, r4
    fee0:	bd70      	pop	{r4, r5, r6, pc}

0000fee2 <remove_timeout>:
{
    fee2:	b538      	push	{r3, r4, r5, lr}
    fee4:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    fee6:	f7fb ff47 	bl	bd78 <next>
    feea:	b148      	cbz	r0, ff00 <remove_timeout+0x1e>
    feec:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    feee:	6920      	ldr	r0, [r4, #16]
    fef0:	6965      	ldr	r5, [r4, #20]
    fef2:	6913      	ldr	r3, [r2, #16]
    fef4:	6951      	ldr	r1, [r2, #20]
    fef6:	181b      	adds	r3, r3, r0
    fef8:	eb45 0101 	adc.w	r1, r5, r1
    fefc:	6113      	str	r3, [r2, #16]
    fefe:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    ff00:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    ff02:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    ff04:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    ff06:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    ff08:	2300      	movs	r3, #0
    ff0a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    ff0c:	6063      	str	r3, [r4, #4]
}
    ff0e:	bd38      	pop	{r3, r4, r5, pc}

0000ff10 <z_abort_timeout>:
{
    ff10:	b570      	push	{r4, r5, r6, lr}
    ff12:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    ff14:	2300      	movs	r3, #0
	__asm__ volatile(
    ff16:	f04f 0220 	mov.w	r2, #32
    ff1a:	f3ef 8611 	mrs	r6, BASEPRI
    ff1e:	f382 8812 	msr	BASEPRI_MAX, r2
    ff22:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    ff26:	f06f 0015 	mvn.w	r0, #21
    ff2a:	e008      	b.n	ff3e <z_abort_timeout+0x2e>
			remove_timeout(to);
    ff2c:	4620      	mov	r0, r4
    ff2e:	f7ff ffd8 	bl	fee2 <remove_timeout>
			ret = 0;
    ff32:	4628      	mov	r0, r5
	__asm__ volatile(
    ff34:	f386 8811 	msr	BASEPRI, r6
    ff38:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ff3c:	2301      	movs	r3, #1
    ff3e:	461d      	mov	r5, r3
    ff40:	b91b      	cbnz	r3, ff4a <z_abort_timeout+0x3a>
	return node->next != NULL;
    ff42:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    ff44:	2b00      	cmp	r3, #0
    ff46:	d1f1      	bne.n	ff2c <z_abort_timeout+0x1c>
    ff48:	e7f4      	b.n	ff34 <z_abort_timeout+0x24>
}
    ff4a:	bd70      	pop	{r4, r5, r6, pc}

0000ff4c <z_get_next_timeout_expiry>:
{
    ff4c:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    ff4e:	2300      	movs	r3, #0
	__asm__ volatile(
    ff50:	f04f 0220 	mov.w	r2, #32
    ff54:	f3ef 8411 	mrs	r4, BASEPRI
    ff58:	f382 8812 	msr	BASEPRI_MAX, r2
    ff5c:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    ff60:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
    ff64:	b93b      	cbnz	r3, ff76 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
    ff66:	f7fb ff1f 	bl	bda8 <next_timeout>
	__asm__ volatile(
    ff6a:	f384 8811 	msr	BASEPRI, r4
    ff6e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ff72:	2301      	movs	r3, #1
    ff74:	e7f6      	b.n	ff64 <z_get_next_timeout_expiry+0x18>
}
    ff76:	bd10      	pop	{r4, pc}

0000ff78 <z_set_timeout_expiry>:
{
    ff78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff7a:	4606      	mov	r6, r0
    ff7c:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    ff7e:	2300      	movs	r3, #0
	__asm__ volatile(
    ff80:	f04f 0220 	mov.w	r2, #32
    ff84:	f3ef 8511 	mrs	r5, BASEPRI
    ff88:	f382 8812 	msr	BASEPRI_MAX, r2
    ff8c:	f3bf 8f6f 	isb	sy
    ff90:	e00a      	b.n	ffa8 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    ff92:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    ff94:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    ff98:	2801      	cmp	r0, #1
    ff9a:	dd00      	ble.n	ff9e <z_set_timeout_expiry+0x26>
    ff9c:	b97c      	cbnz	r4, ffbe <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    ff9e:	f385 8811 	msr	BASEPRI, r5
    ffa2:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ffa6:	2301      	movs	r3, #1
    ffa8:	461c      	mov	r4, r3
    ffaa:	b97b      	cbnz	r3, ffcc <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    ffac:	f7fb fefc 	bl	bda8 <next_timeout>
			      || (ticks <= next_to);
    ffb0:	f1b0 3fff 	cmp.w	r0, #4294967295
    ffb4:	d0ed      	beq.n	ff92 <z_set_timeout_expiry+0x1a>
    ffb6:	42b0      	cmp	r0, r6
    ffb8:	dbec      	blt.n	ff94 <z_set_timeout_expiry+0x1c>
    ffba:	2401      	movs	r4, #1
    ffbc:	e7ea      	b.n	ff94 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    ffbe:	4639      	mov	r1, r7
    ffc0:	42b0      	cmp	r0, r6
    ffc2:	bfa8      	it	ge
    ffc4:	4630      	movge	r0, r6
    ffc6:	f7f5 fab9 	bl	553c <sys_clock_set_timeout>
    ffca:	e7e8      	b.n	ff9e <z_set_timeout_expiry+0x26>
}
    ffcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ffce <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    ffce:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    ffd0:	f7fc f81c 	bl	c00c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    ffd4:	bd08      	pop	{r3, pc}

0000ffd6 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
    ffd6:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
    ffd8:	f7fc f818 	bl	c00c <sys_clock_tick_get>
}
    ffdc:	bd08      	pop	{r3, pc}

0000ffde <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    ffde:	b900      	cbnz	r0, ffe2 <z_impl_k_busy_wait+0x4>
    ffe0:	4770      	bx	lr
{
    ffe2:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    ffe4:	f7f4 fa1e 	bl	4424 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    ffe8:	bd08      	pop	{r3, pc}

0000ffea <k_heap_init>:
{
    ffea:	b510      	push	{r4, lr}
    ffec:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
    fff0:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
    fff2:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
    fff4:	f7fd ff6d 	bl	ded2 <sys_heap_init>
}
    fff8:	bd10      	pop	{r4, pc}

0000fffa <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    fffa:	4770      	bx	lr

0000fffc <_ZdlPv>:
    fffc:	f7fc bb0c 	b.w	c618 <free>

00010000 <_ZdaPv>:
   10000:	f7ff bffc 	b.w	fffc <_ZdlPv>

00010004 <_Znwj>:
   10004:	2801      	cmp	r0, #1
   10006:	bf38      	it	cc
   10008:	2001      	movcc	r0, #1
   1000a:	b510      	push	{r4, lr}
   1000c:	4604      	mov	r4, r0
   1000e:	4620      	mov	r0, r4
   10010:	f7fc fafa 	bl	c608 <malloc>
   10014:	b930      	cbnz	r0, 10024 <_Znwj+0x20>
   10016:	f7fc fa19 	bl	c44c <_ZSt15get_new_handlerv>
   1001a:	b908      	cbnz	r0, 10020 <_Znwj+0x1c>
   1001c:	f000 f805 	bl	1002a <abort>
   10020:	4780      	blx	r0
   10022:	e7f4      	b.n	1000e <_Znwj+0xa>
   10024:	bd10      	pop	{r4, pc}

00010026 <_Znaj>:
   10026:	f7ff bfed 	b.w	10004 <_Znwj>

0001002a <abort>:
   1002a:	b508      	push	{r3, lr}
   1002c:	2006      	movs	r0, #6
   1002e:	f7fd f833 	bl	d098 <raise>
   10032:	2001      	movs	r0, #1
   10034:	f7f4 f9a8 	bl	4388 <_exit>

00010038 <atoi>:
   10038:	220a      	movs	r2, #10
   1003a:	2100      	movs	r1, #0
   1003c:	f7fd b8ea 	b.w	d214 <strtol>

00010040 <memcpy>:
   10040:	440a      	add	r2, r1
   10042:	4291      	cmp	r1, r2
   10044:	f100 33ff 	add.w	r3, r0, #4294967295
   10048:	d100      	bne.n	1004c <memcpy+0xc>
   1004a:	4770      	bx	lr
   1004c:	b510      	push	{r4, lr}
   1004e:	f811 4b01 	ldrb.w	r4, [r1], #1
   10052:	f803 4f01 	strb.w	r4, [r3, #1]!
   10056:	4291      	cmp	r1, r2
   10058:	d1f9      	bne.n	1004e <memcpy+0xe>
   1005a:	bd10      	pop	{r4, pc}

0001005c <memset>:
   1005c:	4402      	add	r2, r0
   1005e:	4603      	mov	r3, r0
   10060:	4293      	cmp	r3, r2
   10062:	d100      	bne.n	10066 <memset+0xa>
   10064:	4770      	bx	lr
   10066:	f803 1b01 	strb.w	r1, [r3], #1
   1006a:	e7f9      	b.n	10060 <memset+0x4>

0001006c <__sfputc_r>:
   1006c:	6893      	ldr	r3, [r2, #8]
   1006e:	3b01      	subs	r3, #1
   10070:	2b00      	cmp	r3, #0
   10072:	b410      	push	{r4}
   10074:	6093      	str	r3, [r2, #8]
   10076:	da07      	bge.n	10088 <__sfputc_r+0x1c>
   10078:	6994      	ldr	r4, [r2, #24]
   1007a:	42a3      	cmp	r3, r4
   1007c:	db01      	blt.n	10082 <__sfputc_r+0x16>
   1007e:	290a      	cmp	r1, #10
   10080:	d102      	bne.n	10088 <__sfputc_r+0x1c>
   10082:	bc10      	pop	{r4}
   10084:	f7fd b8e6 	b.w	d254 <__swbuf_r>
   10088:	6813      	ldr	r3, [r2, #0]
   1008a:	1c58      	adds	r0, r3, #1
   1008c:	6010      	str	r0, [r2, #0]
   1008e:	7019      	strb	r1, [r3, #0]
   10090:	4608      	mov	r0, r1
   10092:	bc10      	pop	{r4}
   10094:	4770      	bx	lr

00010096 <__sfputs_r>:
   10096:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10098:	4606      	mov	r6, r0
   1009a:	460f      	mov	r7, r1
   1009c:	4614      	mov	r4, r2
   1009e:	18d5      	adds	r5, r2, r3
   100a0:	42ac      	cmp	r4, r5
   100a2:	d101      	bne.n	100a8 <__sfputs_r+0x12>
   100a4:	2000      	movs	r0, #0
   100a6:	e007      	b.n	100b8 <__sfputs_r+0x22>
   100a8:	f814 1b01 	ldrb.w	r1, [r4], #1
   100ac:	463a      	mov	r2, r7
   100ae:	4630      	mov	r0, r6
   100b0:	f7ff ffdc 	bl	1006c <__sfputc_r>
   100b4:	1c43      	adds	r3, r0, #1
   100b6:	d1f3      	bne.n	100a0 <__sfputs_r+0xa>
   100b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000100ba <__cvt>:
   100ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   100be:	b088      	sub	sp, #32
   100c0:	2b00      	cmp	r3, #0
   100c2:	461f      	mov	r7, r3
   100c4:	4614      	mov	r4, r2
   100c6:	bfb8      	it	lt
   100c8:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   100cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
   100ce:	9d10      	ldr	r5, [sp, #64]	; 0x40
   100d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   100d4:	bfb6      	itet	lt
   100d6:	461f      	movlt	r7, r3
   100d8:	2300      	movge	r3, #0
   100da:	232d      	movlt	r3, #45	; 0x2d
   100dc:	7013      	strb	r3, [r2, #0]
   100de:	9b14      	ldr	r3, [sp, #80]	; 0x50
   100e0:	f023 0820 	bic.w	r8, r3, #32
   100e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   100e8:	d005      	beq.n	100f6 <__cvt+0x3c>
   100ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   100ee:	d100      	bne.n	100f2 <__cvt+0x38>
   100f0:	3501      	adds	r5, #1
   100f2:	2302      	movs	r3, #2
   100f4:	e000      	b.n	100f8 <__cvt+0x3e>
   100f6:	2303      	movs	r3, #3
   100f8:	aa07      	add	r2, sp, #28
   100fa:	9204      	str	r2, [sp, #16]
   100fc:	aa06      	add	r2, sp, #24
   100fe:	e9cd a202 	strd	sl, r2, [sp, #8]
   10102:	e9cd 3500 	strd	r3, r5, [sp]
   10106:	4622      	mov	r2, r4
   10108:	463b      	mov	r3, r7
   1010a:	f7f1 fa65 	bl	15d8 <_dtoa_r>
   1010e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   10112:	4606      	mov	r6, r0
   10114:	d102      	bne.n	1011c <__cvt+0x62>
   10116:	9b11      	ldr	r3, [sp, #68]	; 0x44
   10118:	07db      	lsls	r3, r3, #31
   1011a:	d522      	bpl.n	10162 <__cvt+0xa8>
   1011c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   10120:	eb06 0905 	add.w	r9, r6, r5
   10124:	d110      	bne.n	10148 <__cvt+0x8e>
   10126:	7833      	ldrb	r3, [r6, #0]
   10128:	2b30      	cmp	r3, #48	; 0x30
   1012a:	d10a      	bne.n	10142 <__cvt+0x88>
   1012c:	2200      	movs	r2, #0
   1012e:	2300      	movs	r3, #0
   10130:	4620      	mov	r0, r4
   10132:	4639      	mov	r1, r7
   10134:	f7f0 fc58 	bl	9e8 <__aeabi_dcmpeq>
   10138:	b918      	cbnz	r0, 10142 <__cvt+0x88>
   1013a:	f1c5 0501 	rsb	r5, r5, #1
   1013e:	f8ca 5000 	str.w	r5, [sl]
   10142:	f8da 3000 	ldr.w	r3, [sl]
   10146:	4499      	add	r9, r3
   10148:	2200      	movs	r2, #0
   1014a:	2300      	movs	r3, #0
   1014c:	4620      	mov	r0, r4
   1014e:	4639      	mov	r1, r7
   10150:	f7f0 fc4a 	bl	9e8 <__aeabi_dcmpeq>
   10154:	b108      	cbz	r0, 1015a <__cvt+0xa0>
   10156:	f8cd 901c 	str.w	r9, [sp, #28]
   1015a:	2230      	movs	r2, #48	; 0x30
   1015c:	9b07      	ldr	r3, [sp, #28]
   1015e:	454b      	cmp	r3, r9
   10160:	d307      	bcc.n	10172 <__cvt+0xb8>
   10162:	9b07      	ldr	r3, [sp, #28]
   10164:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10166:	1b9b      	subs	r3, r3, r6
   10168:	4630      	mov	r0, r6
   1016a:	6013      	str	r3, [r2, #0]
   1016c:	b008      	add	sp, #32
   1016e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10172:	1c59      	adds	r1, r3, #1
   10174:	9107      	str	r1, [sp, #28]
   10176:	701a      	strb	r2, [r3, #0]
   10178:	e7f0      	b.n	1015c <__cvt+0xa2>

0001017a <__exponent>:
   1017a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1017c:	4603      	mov	r3, r0
   1017e:	2900      	cmp	r1, #0
   10180:	bfb8      	it	lt
   10182:	4249      	neglt	r1, r1
   10184:	f803 2b02 	strb.w	r2, [r3], #2
   10188:	bfb4      	ite	lt
   1018a:	222d      	movlt	r2, #45	; 0x2d
   1018c:	222b      	movge	r2, #43	; 0x2b
   1018e:	2909      	cmp	r1, #9
   10190:	7042      	strb	r2, [r0, #1]
   10192:	dd2a      	ble.n	101ea <__exponent+0x70>
   10194:	f10d 0407 	add.w	r4, sp, #7
   10198:	46a4      	mov	ip, r4
   1019a:	270a      	movs	r7, #10
   1019c:	46a6      	mov	lr, r4
   1019e:	460a      	mov	r2, r1
   101a0:	fb91 f6f7 	sdiv	r6, r1, r7
   101a4:	fb07 1516 	mls	r5, r7, r6, r1
   101a8:	3530      	adds	r5, #48	; 0x30
   101aa:	2a63      	cmp	r2, #99	; 0x63
   101ac:	f104 34ff 	add.w	r4, r4, #4294967295
   101b0:	f80e 5c01 	strb.w	r5, [lr, #-1]
   101b4:	4631      	mov	r1, r6
   101b6:	dcf1      	bgt.n	1019c <__exponent+0x22>
   101b8:	3130      	adds	r1, #48	; 0x30
   101ba:	f1ae 0502 	sub.w	r5, lr, #2
   101be:	f804 1c01 	strb.w	r1, [r4, #-1]
   101c2:	1c44      	adds	r4, r0, #1
   101c4:	4629      	mov	r1, r5
   101c6:	4561      	cmp	r1, ip
   101c8:	d30a      	bcc.n	101e0 <__exponent+0x66>
   101ca:	f10d 0209 	add.w	r2, sp, #9
   101ce:	eba2 020e 	sub.w	r2, r2, lr
   101d2:	4565      	cmp	r5, ip
   101d4:	bf88      	it	hi
   101d6:	2200      	movhi	r2, #0
   101d8:	4413      	add	r3, r2
   101da:	1a18      	subs	r0, r3, r0
   101dc:	b003      	add	sp, #12
   101de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   101e0:	f811 2b01 	ldrb.w	r2, [r1], #1
   101e4:	f804 2f01 	strb.w	r2, [r4, #1]!
   101e8:	e7ed      	b.n	101c6 <__exponent+0x4c>
   101ea:	2330      	movs	r3, #48	; 0x30
   101ec:	3130      	adds	r1, #48	; 0x30
   101ee:	7083      	strb	r3, [r0, #2]
   101f0:	70c1      	strb	r1, [r0, #3]
   101f2:	1d03      	adds	r3, r0, #4
   101f4:	e7f1      	b.n	101da <__exponent+0x60>

000101f6 <_printf_common>:
   101f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   101fa:	4616      	mov	r6, r2
   101fc:	4699      	mov	r9, r3
   101fe:	688a      	ldr	r2, [r1, #8]
   10200:	690b      	ldr	r3, [r1, #16]
   10202:	f8dd 8020 	ldr.w	r8, [sp, #32]
   10206:	4293      	cmp	r3, r2
   10208:	bfb8      	it	lt
   1020a:	4613      	movlt	r3, r2
   1020c:	6033      	str	r3, [r6, #0]
   1020e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   10212:	4607      	mov	r7, r0
   10214:	460c      	mov	r4, r1
   10216:	b10a      	cbz	r2, 1021c <_printf_common+0x26>
   10218:	3301      	adds	r3, #1
   1021a:	6033      	str	r3, [r6, #0]
   1021c:	6823      	ldr	r3, [r4, #0]
   1021e:	0699      	lsls	r1, r3, #26
   10220:	bf42      	ittt	mi
   10222:	6833      	ldrmi	r3, [r6, #0]
   10224:	3302      	addmi	r3, #2
   10226:	6033      	strmi	r3, [r6, #0]
   10228:	6825      	ldr	r5, [r4, #0]
   1022a:	f015 0506 	ands.w	r5, r5, #6
   1022e:	d106      	bne.n	1023e <_printf_common+0x48>
   10230:	f104 0a19 	add.w	sl, r4, #25
   10234:	68e3      	ldr	r3, [r4, #12]
   10236:	6832      	ldr	r2, [r6, #0]
   10238:	1a9b      	subs	r3, r3, r2
   1023a:	42ab      	cmp	r3, r5
   1023c:	dc26      	bgt.n	1028c <_printf_common+0x96>
   1023e:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   10242:	1e13      	subs	r3, r2, #0
   10244:	6822      	ldr	r2, [r4, #0]
   10246:	bf18      	it	ne
   10248:	2301      	movne	r3, #1
   1024a:	0692      	lsls	r2, r2, #26
   1024c:	d42b      	bmi.n	102a6 <_printf_common+0xb0>
   1024e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   10252:	4649      	mov	r1, r9
   10254:	4638      	mov	r0, r7
   10256:	47c0      	blx	r8
   10258:	3001      	adds	r0, #1
   1025a:	d01e      	beq.n	1029a <_printf_common+0xa4>
   1025c:	6823      	ldr	r3, [r4, #0]
   1025e:	68e5      	ldr	r5, [r4, #12]
   10260:	6832      	ldr	r2, [r6, #0]
   10262:	f003 0306 	and.w	r3, r3, #6
   10266:	2b04      	cmp	r3, #4
   10268:	bf08      	it	eq
   1026a:	1aad      	subeq	r5, r5, r2
   1026c:	68a3      	ldr	r3, [r4, #8]
   1026e:	6922      	ldr	r2, [r4, #16]
   10270:	bf0c      	ite	eq
   10272:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   10276:	2500      	movne	r5, #0
   10278:	4293      	cmp	r3, r2
   1027a:	bfc4      	itt	gt
   1027c:	1a9b      	subgt	r3, r3, r2
   1027e:	18ed      	addgt	r5, r5, r3
   10280:	2600      	movs	r6, #0
   10282:	341a      	adds	r4, #26
   10284:	42b5      	cmp	r5, r6
   10286:	d11a      	bne.n	102be <_printf_common+0xc8>
   10288:	2000      	movs	r0, #0
   1028a:	e008      	b.n	1029e <_printf_common+0xa8>
   1028c:	2301      	movs	r3, #1
   1028e:	4652      	mov	r2, sl
   10290:	4649      	mov	r1, r9
   10292:	4638      	mov	r0, r7
   10294:	47c0      	blx	r8
   10296:	3001      	adds	r0, #1
   10298:	d103      	bne.n	102a2 <_printf_common+0xac>
   1029a:	f04f 30ff 	mov.w	r0, #4294967295
   1029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   102a2:	3501      	adds	r5, #1
   102a4:	e7c6      	b.n	10234 <_printf_common+0x3e>
   102a6:	18e1      	adds	r1, r4, r3
   102a8:	1c5a      	adds	r2, r3, #1
   102aa:	2030      	movs	r0, #48	; 0x30
   102ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   102b0:	4422      	add	r2, r4
   102b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   102b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   102ba:	3302      	adds	r3, #2
   102bc:	e7c7      	b.n	1024e <_printf_common+0x58>
   102be:	2301      	movs	r3, #1
   102c0:	4622      	mov	r2, r4
   102c2:	4649      	mov	r1, r9
   102c4:	4638      	mov	r0, r7
   102c6:	47c0      	blx	r8
   102c8:	3001      	adds	r0, #1
   102ca:	d0e6      	beq.n	1029a <_printf_common+0xa4>
   102cc:	3601      	adds	r6, #1
   102ce:	e7d9      	b.n	10284 <_printf_common+0x8e>

000102d0 <_raise_r>:
   102d0:	291f      	cmp	r1, #31
   102d2:	b538      	push	{r3, r4, r5, lr}
   102d4:	4604      	mov	r4, r0
   102d6:	460d      	mov	r5, r1
   102d8:	d904      	bls.n	102e4 <_raise_r+0x14>
   102da:	2316      	movs	r3, #22
   102dc:	6003      	str	r3, [r0, #0]
   102de:	f04f 30ff 	mov.w	r0, #4294967295
   102e2:	bd38      	pop	{r3, r4, r5, pc}
   102e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
   102e6:	b112      	cbz	r2, 102ee <_raise_r+0x1e>
   102e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   102ec:	b94b      	cbnz	r3, 10302 <_raise_r+0x32>
   102ee:	4620      	mov	r0, r4
   102f0:	f000 f816 	bl	10320 <_getpid_r>
   102f4:	462a      	mov	r2, r5
   102f6:	4601      	mov	r1, r0
   102f8:	4620      	mov	r0, r4
   102fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   102fe:	f7fc bed3 	b.w	d0a8 <_kill_r>
   10302:	2b01      	cmp	r3, #1
   10304:	d00a      	beq.n	1031c <_raise_r+0x4c>
   10306:	1c59      	adds	r1, r3, #1
   10308:	d103      	bne.n	10312 <_raise_r+0x42>
   1030a:	2316      	movs	r3, #22
   1030c:	6003      	str	r3, [r0, #0]
   1030e:	2001      	movs	r0, #1
   10310:	e7e7      	b.n	102e2 <_raise_r+0x12>
   10312:	2400      	movs	r4, #0
   10314:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   10318:	4628      	mov	r0, r5
   1031a:	4798      	blx	r3
   1031c:	2000      	movs	r0, #0
   1031e:	e7e0      	b.n	102e2 <_raise_r+0x12>

00010320 <_getpid_r>:
   10320:	f7fe b8e0 	b.w	e4e4 <_getpid>

00010324 <strncmp>:
   10324:	b510      	push	{r4, lr}
   10326:	b16a      	cbz	r2, 10344 <strncmp+0x20>
   10328:	3901      	subs	r1, #1
   1032a:	1884      	adds	r4, r0, r2
   1032c:	f810 3b01 	ldrb.w	r3, [r0], #1
   10330:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   10334:	4293      	cmp	r3, r2
   10336:	d103      	bne.n	10340 <strncmp+0x1c>
   10338:	42a0      	cmp	r0, r4
   1033a:	d001      	beq.n	10340 <strncmp+0x1c>
   1033c:	2b00      	cmp	r3, #0
   1033e:	d1f5      	bne.n	1032c <strncmp+0x8>
   10340:	1a98      	subs	r0, r3, r2
   10342:	bd10      	pop	{r4, pc}
   10344:	4610      	mov	r0, r2
   10346:	e7fc      	b.n	10342 <strncmp+0x1e>

00010348 <strncpy>:
   10348:	b510      	push	{r4, lr}
   1034a:	3901      	subs	r1, #1
   1034c:	4603      	mov	r3, r0
   1034e:	b132      	cbz	r2, 1035e <strncpy+0x16>
   10350:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   10354:	f803 4b01 	strb.w	r4, [r3], #1
   10358:	3a01      	subs	r2, #1
   1035a:	2c00      	cmp	r4, #0
   1035c:	d1f7      	bne.n	1034e <strncpy+0x6>
   1035e:	441a      	add	r2, r3
   10360:	2100      	movs	r1, #0
   10362:	4293      	cmp	r3, r2
   10364:	d100      	bne.n	10368 <strncpy+0x20>
   10366:	bd10      	pop	{r4, pc}
   10368:	f803 1b01 	strb.w	r1, [r3], #1
   1036c:	e7f9      	b.n	10362 <strncpy+0x1a>

0001036e <strnlen>:
   1036e:	b510      	push	{r4, lr}
   10370:	4602      	mov	r2, r0
   10372:	4401      	add	r1, r0
   10374:	428a      	cmp	r2, r1
   10376:	4613      	mov	r3, r2
   10378:	d101      	bne.n	1037e <strnlen+0x10>
   1037a:	1a18      	subs	r0, r3, r0
   1037c:	bd10      	pop	{r4, pc}
   1037e:	781c      	ldrb	r4, [r3, #0]
   10380:	3201      	adds	r2, #1
   10382:	2c00      	cmp	r4, #0
   10384:	d1f6      	bne.n	10374 <strnlen+0x6>
   10386:	e7f8      	b.n	1037a <strnlen+0xc>

00010388 <__strtok_r>:
   10388:	b5f0      	push	{r4, r5, r6, r7, lr}
   1038a:	b908      	cbnz	r0, 10390 <__strtok_r+0x8>
   1038c:	6810      	ldr	r0, [r2, #0]
   1038e:	b188      	cbz	r0, 103b4 <__strtok_r+0x2c>
   10390:	4604      	mov	r4, r0
   10392:	4620      	mov	r0, r4
   10394:	f814 5b01 	ldrb.w	r5, [r4], #1
   10398:	460f      	mov	r7, r1
   1039a:	f817 6b01 	ldrb.w	r6, [r7], #1
   1039e:	b91e      	cbnz	r6, 103a8 <__strtok_r+0x20>
   103a0:	b965      	cbnz	r5, 103bc <__strtok_r+0x34>
   103a2:	6015      	str	r5, [r2, #0]
   103a4:	4628      	mov	r0, r5
   103a6:	e005      	b.n	103b4 <__strtok_r+0x2c>
   103a8:	42b5      	cmp	r5, r6
   103aa:	d1f6      	bne.n	1039a <__strtok_r+0x12>
   103ac:	2b00      	cmp	r3, #0
   103ae:	d1f0      	bne.n	10392 <__strtok_r+0xa>
   103b0:	6014      	str	r4, [r2, #0]
   103b2:	7003      	strb	r3, [r0, #0]
   103b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   103b6:	461c      	mov	r4, r3
   103b8:	e00c      	b.n	103d4 <__strtok_r+0x4c>
   103ba:	b915      	cbnz	r5, 103c2 <__strtok_r+0x3a>
   103bc:	f814 3b01 	ldrb.w	r3, [r4], #1
   103c0:	460e      	mov	r6, r1
   103c2:	f816 5b01 	ldrb.w	r5, [r6], #1
   103c6:	42ab      	cmp	r3, r5
   103c8:	d1f7      	bne.n	103ba <__strtok_r+0x32>
   103ca:	2b00      	cmp	r3, #0
   103cc:	d0f3      	beq.n	103b6 <__strtok_r+0x2e>
   103ce:	2300      	movs	r3, #0
   103d0:	f804 3c01 	strb.w	r3, [r4, #-1]
   103d4:	6014      	str	r4, [r2, #0]
   103d6:	e7ed      	b.n	103b4 <__strtok_r+0x2c>

000103d8 <quorem>:
   103d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   103dc:	6903      	ldr	r3, [r0, #16]
   103de:	690c      	ldr	r4, [r1, #16]
   103e0:	42a3      	cmp	r3, r4
   103e2:	4607      	mov	r7, r0
   103e4:	f2c0 8081 	blt.w	104ea <quorem+0x112>
   103e8:	3c01      	subs	r4, #1
   103ea:	f101 0814 	add.w	r8, r1, #20
   103ee:	f100 0514 	add.w	r5, r0, #20
   103f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   103f6:	9301      	str	r3, [sp, #4]
   103f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   103fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   10400:	3301      	adds	r3, #1
   10402:	429a      	cmp	r2, r3
   10404:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   10408:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   1040c:	fbb2 f6f3 	udiv	r6, r2, r3
   10410:	d331      	bcc.n	10476 <quorem+0x9e>
   10412:	f04f 0e00 	mov.w	lr, #0
   10416:	4640      	mov	r0, r8
   10418:	46ac      	mov	ip, r5
   1041a:	46f2      	mov	sl, lr
   1041c:	f850 2b04 	ldr.w	r2, [r0], #4
   10420:	b293      	uxth	r3, r2
   10422:	fb06 e303 	mla	r3, r6, r3, lr
   10426:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   1042a:	b29b      	uxth	r3, r3
   1042c:	ebaa 0303 	sub.w	r3, sl, r3
   10430:	0c12      	lsrs	r2, r2, #16
   10432:	f8dc a000 	ldr.w	sl, [ip]
   10436:	fb06 e202 	mla	r2, r6, r2, lr
   1043a:	fa13 f38a 	uxtah	r3, r3, sl
   1043e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   10442:	fa1f fa82 	uxth.w	sl, r2
   10446:	f8dc 2000 	ldr.w	r2, [ip]
   1044a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   1044e:	eb02 4223 	add.w	r2, r2, r3, asr #16
   10452:	b29b      	uxth	r3, r3
   10454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   10458:	4581      	cmp	r9, r0
   1045a:	f84c 3b04 	str.w	r3, [ip], #4
   1045e:	ea4f 4a22 	mov.w	sl, r2, asr #16
   10462:	d2db      	bcs.n	1041c <quorem+0x44>
   10464:	f855 300b 	ldr.w	r3, [r5, fp]
   10468:	b92b      	cbnz	r3, 10476 <quorem+0x9e>
   1046a:	9b01      	ldr	r3, [sp, #4]
   1046c:	3b04      	subs	r3, #4
   1046e:	429d      	cmp	r5, r3
   10470:	461a      	mov	r2, r3
   10472:	d32e      	bcc.n	104d2 <quorem+0xfa>
   10474:	613c      	str	r4, [r7, #16]
   10476:	4638      	mov	r0, r7
   10478:	f000 fa6d 	bl	10956 <__mcmp>
   1047c:	2800      	cmp	r0, #0
   1047e:	db24      	blt.n	104ca <quorem+0xf2>
   10480:	3601      	adds	r6, #1
   10482:	4628      	mov	r0, r5
   10484:	f04f 0c00 	mov.w	ip, #0
   10488:	f858 2b04 	ldr.w	r2, [r8], #4
   1048c:	f8d0 e000 	ldr.w	lr, [r0]
   10490:	b293      	uxth	r3, r2
   10492:	ebac 0303 	sub.w	r3, ip, r3
   10496:	0c12      	lsrs	r2, r2, #16
   10498:	fa13 f38e 	uxtah	r3, r3, lr
   1049c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   104a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
   104a4:	b29b      	uxth	r3, r3
   104a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   104aa:	45c1      	cmp	r9, r8
   104ac:	f840 3b04 	str.w	r3, [r0], #4
   104b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
   104b4:	d2e8      	bcs.n	10488 <quorem+0xb0>
   104b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   104ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   104be:	b922      	cbnz	r2, 104ca <quorem+0xf2>
   104c0:	3b04      	subs	r3, #4
   104c2:	429d      	cmp	r5, r3
   104c4:	461a      	mov	r2, r3
   104c6:	d30a      	bcc.n	104de <quorem+0x106>
   104c8:	613c      	str	r4, [r7, #16]
   104ca:	4630      	mov	r0, r6
   104cc:	b003      	add	sp, #12
   104ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   104d2:	6812      	ldr	r2, [r2, #0]
   104d4:	3b04      	subs	r3, #4
   104d6:	2a00      	cmp	r2, #0
   104d8:	d1cc      	bne.n	10474 <quorem+0x9c>
   104da:	3c01      	subs	r4, #1
   104dc:	e7c7      	b.n	1046e <quorem+0x96>
   104de:	6812      	ldr	r2, [r2, #0]
   104e0:	3b04      	subs	r3, #4
   104e2:	2a00      	cmp	r2, #0
   104e4:	d1f0      	bne.n	104c8 <quorem+0xf0>
   104e6:	3c01      	subs	r4, #1
   104e8:	e7eb      	b.n	104c2 <quorem+0xea>
   104ea:	2000      	movs	r0, #0
   104ec:	e7ee      	b.n	104cc <quorem+0xf4>

000104ee <__sfmoreglue>:
   104ee:	b570      	push	{r4, r5, r6, lr}
   104f0:	1e4a      	subs	r2, r1, #1
   104f2:	2568      	movs	r5, #104	; 0x68
   104f4:	4355      	muls	r5, r2
   104f6:	460e      	mov	r6, r1
   104f8:	f105 0174 	add.w	r1, r5, #116	; 0x74
   104fc:	f7fc f8e2 	bl	c6c4 <_malloc_r>
   10500:	4604      	mov	r4, r0
   10502:	b140      	cbz	r0, 10516 <__sfmoreglue+0x28>
   10504:	2100      	movs	r1, #0
   10506:	e9c0 1600 	strd	r1, r6, [r0]
   1050a:	300c      	adds	r0, #12
   1050c:	60a0      	str	r0, [r4, #8]
   1050e:	f105 0268 	add.w	r2, r5, #104	; 0x68
   10512:	f7ff fda3 	bl	1005c <memset>
   10516:	4620      	mov	r0, r4
   10518:	bd70      	pop	{r4, r5, r6, pc}

0001051a <_fwalk_reent>:
   1051a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1051e:	4606      	mov	r6, r0
   10520:	4688      	mov	r8, r1
   10522:	f100 0448 	add.w	r4, r0, #72	; 0x48
   10526:	2700      	movs	r7, #0
   10528:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   1052c:	f1b9 0901 	subs.w	r9, r9, #1
   10530:	d505      	bpl.n	1053e <_fwalk_reent+0x24>
   10532:	6824      	ldr	r4, [r4, #0]
   10534:	2c00      	cmp	r4, #0
   10536:	d1f7      	bne.n	10528 <_fwalk_reent+0xe>
   10538:	4638      	mov	r0, r7
   1053a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1053e:	89ab      	ldrh	r3, [r5, #12]
   10540:	2b01      	cmp	r3, #1
   10542:	d907      	bls.n	10554 <_fwalk_reent+0x3a>
   10544:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   10548:	3301      	adds	r3, #1
   1054a:	d003      	beq.n	10554 <_fwalk_reent+0x3a>
   1054c:	4629      	mov	r1, r5
   1054e:	4630      	mov	r0, r6
   10550:	47c0      	blx	r8
   10552:	4307      	orrs	r7, r0
   10554:	3568      	adds	r5, #104	; 0x68
   10556:	e7e9      	b.n	1052c <_fwalk_reent+0x12>

00010558 <__swhatbuf_r>:
   10558:	b570      	push	{r4, r5, r6, lr}
   1055a:	460e      	mov	r6, r1
   1055c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10560:	2900      	cmp	r1, #0
   10562:	b096      	sub	sp, #88	; 0x58
   10564:	4614      	mov	r4, r2
   10566:	461d      	mov	r5, r3
   10568:	da07      	bge.n	1057a <__swhatbuf_r+0x22>
   1056a:	2300      	movs	r3, #0
   1056c:	602b      	str	r3, [r5, #0]
   1056e:	89b3      	ldrh	r3, [r6, #12]
   10570:	061a      	lsls	r2, r3, #24
   10572:	d410      	bmi.n	10596 <__swhatbuf_r+0x3e>
   10574:	f44f 6380 	mov.w	r3, #1024	; 0x400
   10578:	e00e      	b.n	10598 <__swhatbuf_r+0x40>
   1057a:	466a      	mov	r2, sp
   1057c:	f7fd f96c 	bl	d858 <_fstat_r>
   10580:	2800      	cmp	r0, #0
   10582:	dbf2      	blt.n	1056a <__swhatbuf_r+0x12>
   10584:	9a01      	ldr	r2, [sp, #4]
   10586:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1058a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1058e:	425a      	negs	r2, r3
   10590:	415a      	adcs	r2, r3
   10592:	602a      	str	r2, [r5, #0]
   10594:	e7ee      	b.n	10574 <__swhatbuf_r+0x1c>
   10596:	2340      	movs	r3, #64	; 0x40
   10598:	2000      	movs	r0, #0
   1059a:	6023      	str	r3, [r4, #0]
   1059c:	b016      	add	sp, #88	; 0x58
   1059e:	bd70      	pop	{r4, r5, r6, pc}

000105a0 <_Balloc>:
   105a0:	b570      	push	{r4, r5, r6, lr}
   105a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
   105a4:	4604      	mov	r4, r0
   105a6:	460d      	mov	r5, r1
   105a8:	b93e      	cbnz	r6, 105ba <_Balloc+0x1a>
   105aa:	2010      	movs	r0, #16
   105ac:	f7fc f82c 	bl	c608 <malloc>
   105b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
   105b4:	6260      	str	r0, [r4, #36]	; 0x24
   105b6:	6006      	str	r6, [r0, #0]
   105b8:	60c6      	str	r6, [r0, #12]
   105ba:	6a66      	ldr	r6, [r4, #36]	; 0x24
   105bc:	68f3      	ldr	r3, [r6, #12]
   105be:	b183      	cbz	r3, 105e2 <_Balloc+0x42>
   105c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   105c2:	68db      	ldr	r3, [r3, #12]
   105c4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   105c8:	b9b8      	cbnz	r0, 105fa <_Balloc+0x5a>
   105ca:	2101      	movs	r1, #1
   105cc:	fa01 f605 	lsl.w	r6, r1, r5
   105d0:	1d72      	adds	r2, r6, #5
   105d2:	0092      	lsls	r2, r2, #2
   105d4:	4620      	mov	r0, r4
   105d6:	f000 fa9e 	bl	10b16 <_calloc_r>
   105da:	b160      	cbz	r0, 105f6 <_Balloc+0x56>
   105dc:	e9c0 5601 	strd	r5, r6, [r0, #4]
   105e0:	e00e      	b.n	10600 <_Balloc+0x60>
   105e2:	2221      	movs	r2, #33	; 0x21
   105e4:	2104      	movs	r1, #4
   105e6:	4620      	mov	r0, r4
   105e8:	f000 fa95 	bl	10b16 <_calloc_r>
   105ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
   105ee:	60f0      	str	r0, [r6, #12]
   105f0:	68db      	ldr	r3, [r3, #12]
   105f2:	2b00      	cmp	r3, #0
   105f4:	d1e4      	bne.n	105c0 <_Balloc+0x20>
   105f6:	2000      	movs	r0, #0
   105f8:	bd70      	pop	{r4, r5, r6, pc}
   105fa:	6802      	ldr	r2, [r0, #0]
   105fc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   10600:	2300      	movs	r3, #0
   10602:	e9c0 3303 	strd	r3, r3, [r0, #12]
   10606:	e7f7      	b.n	105f8 <_Balloc+0x58>

00010608 <_Bfree>:
   10608:	b570      	push	{r4, r5, r6, lr}
   1060a:	6a46      	ldr	r6, [r0, #36]	; 0x24
   1060c:	4605      	mov	r5, r0
   1060e:	460c      	mov	r4, r1
   10610:	b93e      	cbnz	r6, 10622 <_Bfree+0x1a>
   10612:	2010      	movs	r0, #16
   10614:	f7fb fff8 	bl	c608 <malloc>
   10618:	e9c0 6601 	strd	r6, r6, [r0, #4]
   1061c:	6268      	str	r0, [r5, #36]	; 0x24
   1061e:	6006      	str	r6, [r0, #0]
   10620:	60c6      	str	r6, [r0, #12]
   10622:	b13c      	cbz	r4, 10634 <_Bfree+0x2c>
   10624:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   10626:	6862      	ldr	r2, [r4, #4]
   10628:	68db      	ldr	r3, [r3, #12]
   1062a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   1062e:	6021      	str	r1, [r4, #0]
   10630:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   10634:	bd70      	pop	{r4, r5, r6, pc}

00010636 <__multadd>:
   10636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1063a:	690e      	ldr	r6, [r1, #16]
   1063c:	4607      	mov	r7, r0
   1063e:	4698      	mov	r8, r3
   10640:	460c      	mov	r4, r1
   10642:	f101 0014 	add.w	r0, r1, #20
   10646:	2300      	movs	r3, #0
   10648:	6805      	ldr	r5, [r0, #0]
   1064a:	b2a9      	uxth	r1, r5
   1064c:	fb02 8101 	mla	r1, r2, r1, r8
   10650:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   10654:	0c2d      	lsrs	r5, r5, #16
   10656:	fb02 c505 	mla	r5, r2, r5, ip
   1065a:	b289      	uxth	r1, r1
   1065c:	3301      	adds	r3, #1
   1065e:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   10662:	429e      	cmp	r6, r3
   10664:	f840 1b04 	str.w	r1, [r0], #4
   10668:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1066c:	dcec      	bgt.n	10648 <__multadd+0x12>
   1066e:	f1b8 0f00 	cmp.w	r8, #0
   10672:	d01b      	beq.n	106ac <__multadd+0x76>
   10674:	68a3      	ldr	r3, [r4, #8]
   10676:	42b3      	cmp	r3, r6
   10678:	dc12      	bgt.n	106a0 <__multadd+0x6a>
   1067a:	6861      	ldr	r1, [r4, #4]
   1067c:	4638      	mov	r0, r7
   1067e:	3101      	adds	r1, #1
   10680:	f7ff ff8e 	bl	105a0 <_Balloc>
   10684:	6922      	ldr	r2, [r4, #16]
   10686:	3202      	adds	r2, #2
   10688:	f104 010c 	add.w	r1, r4, #12
   1068c:	4605      	mov	r5, r0
   1068e:	0092      	lsls	r2, r2, #2
   10690:	300c      	adds	r0, #12
   10692:	f7ff fcd5 	bl	10040 <memcpy>
   10696:	4621      	mov	r1, r4
   10698:	4638      	mov	r0, r7
   1069a:	f7ff ffb5 	bl	10608 <_Bfree>
   1069e:	462c      	mov	r4, r5
   106a0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   106a4:	3601      	adds	r6, #1
   106a6:	f8c3 8014 	str.w	r8, [r3, #20]
   106aa:	6126      	str	r6, [r4, #16]
   106ac:	4620      	mov	r0, r4
   106ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000106b2 <__hi0bits>:
   106b2:	0c02      	lsrs	r2, r0, #16
   106b4:	0412      	lsls	r2, r2, #16
   106b6:	4603      	mov	r3, r0
   106b8:	b9ca      	cbnz	r2, 106ee <__hi0bits+0x3c>
   106ba:	0403      	lsls	r3, r0, #16
   106bc:	2010      	movs	r0, #16
   106be:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   106c2:	bf04      	itt	eq
   106c4:	021b      	lsleq	r3, r3, #8
   106c6:	3008      	addeq	r0, #8
   106c8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   106cc:	bf04      	itt	eq
   106ce:	011b      	lsleq	r3, r3, #4
   106d0:	3004      	addeq	r0, #4
   106d2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   106d6:	bf04      	itt	eq
   106d8:	009b      	lsleq	r3, r3, #2
   106da:	3002      	addeq	r0, #2
   106dc:	2b00      	cmp	r3, #0
   106de:	db05      	blt.n	106ec <__hi0bits+0x3a>
   106e0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   106e4:	f100 0001 	add.w	r0, r0, #1
   106e8:	bf08      	it	eq
   106ea:	2020      	moveq	r0, #32
   106ec:	4770      	bx	lr
   106ee:	2000      	movs	r0, #0
   106f0:	e7e5      	b.n	106be <__hi0bits+0xc>

000106f2 <__lo0bits>:
   106f2:	6803      	ldr	r3, [r0, #0]
   106f4:	4602      	mov	r2, r0
   106f6:	f013 0007 	ands.w	r0, r3, #7
   106fa:	d00b      	beq.n	10714 <__lo0bits+0x22>
   106fc:	07d9      	lsls	r1, r3, #31
   106fe:	d422      	bmi.n	10746 <__lo0bits+0x54>
   10700:	0798      	lsls	r0, r3, #30
   10702:	bf49      	itett	mi
   10704:	085b      	lsrmi	r3, r3, #1
   10706:	089b      	lsrpl	r3, r3, #2
   10708:	2001      	movmi	r0, #1
   1070a:	6013      	strmi	r3, [r2, #0]
   1070c:	bf5c      	itt	pl
   1070e:	6013      	strpl	r3, [r2, #0]
   10710:	2002      	movpl	r0, #2
   10712:	4770      	bx	lr
   10714:	b299      	uxth	r1, r3
   10716:	b909      	cbnz	r1, 1071c <__lo0bits+0x2a>
   10718:	0c1b      	lsrs	r3, r3, #16
   1071a:	2010      	movs	r0, #16
   1071c:	f013 0fff 	tst.w	r3, #255	; 0xff
   10720:	bf04      	itt	eq
   10722:	0a1b      	lsreq	r3, r3, #8
   10724:	3008      	addeq	r0, #8
   10726:	0719      	lsls	r1, r3, #28
   10728:	bf04      	itt	eq
   1072a:	091b      	lsreq	r3, r3, #4
   1072c:	3004      	addeq	r0, #4
   1072e:	0799      	lsls	r1, r3, #30
   10730:	bf04      	itt	eq
   10732:	089b      	lsreq	r3, r3, #2
   10734:	3002      	addeq	r0, #2
   10736:	07d9      	lsls	r1, r3, #31
   10738:	d403      	bmi.n	10742 <__lo0bits+0x50>
   1073a:	085b      	lsrs	r3, r3, #1
   1073c:	f100 0001 	add.w	r0, r0, #1
   10740:	d003      	beq.n	1074a <__lo0bits+0x58>
   10742:	6013      	str	r3, [r2, #0]
   10744:	4770      	bx	lr
   10746:	2000      	movs	r0, #0
   10748:	4770      	bx	lr
   1074a:	2020      	movs	r0, #32
   1074c:	4770      	bx	lr

0001074e <__i2b>:
   1074e:	b510      	push	{r4, lr}
   10750:	460c      	mov	r4, r1
   10752:	2101      	movs	r1, #1
   10754:	f7ff ff24 	bl	105a0 <_Balloc>
   10758:	2201      	movs	r2, #1
   1075a:	6144      	str	r4, [r0, #20]
   1075c:	6102      	str	r2, [r0, #16]
   1075e:	bd10      	pop	{r4, pc}

00010760 <__multiply>:
   10760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10764:	4615      	mov	r5, r2
   10766:	690a      	ldr	r2, [r1, #16]
   10768:	692b      	ldr	r3, [r5, #16]
   1076a:	429a      	cmp	r2, r3
   1076c:	bfb8      	it	lt
   1076e:	460b      	movlt	r3, r1
   10770:	460c      	mov	r4, r1
   10772:	bfbc      	itt	lt
   10774:	462c      	movlt	r4, r5
   10776:	461d      	movlt	r5, r3
   10778:	6927      	ldr	r7, [r4, #16]
   1077a:	f8d5 9010 	ldr.w	r9, [r5, #16]
   1077e:	68a3      	ldr	r3, [r4, #8]
   10780:	6861      	ldr	r1, [r4, #4]
   10782:	eb07 0609 	add.w	r6, r7, r9
   10786:	42b3      	cmp	r3, r6
   10788:	bfb8      	it	lt
   1078a:	3101      	addlt	r1, #1
   1078c:	b085      	sub	sp, #20
   1078e:	f7ff ff07 	bl	105a0 <_Balloc>
   10792:	f100 0114 	add.w	r1, r0, #20
   10796:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   1079a:	460b      	mov	r3, r1
   1079c:	2200      	movs	r2, #0
   1079e:	4543      	cmp	r3, r8
   107a0:	d31d      	bcc.n	107de <__multiply+0x7e>
   107a2:	f104 0314 	add.w	r3, r4, #20
   107a6:	f105 0214 	add.w	r2, r5, #20
   107aa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   107ae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   107b2:	9302      	str	r3, [sp, #8]
   107b4:	1b3b      	subs	r3, r7, r4
   107b6:	3b15      	subs	r3, #21
   107b8:	f023 0303 	bic.w	r3, r3, #3
   107bc:	3304      	adds	r3, #4
   107be:	f104 0515 	add.w	r5, r4, #21
   107c2:	42af      	cmp	r7, r5
   107c4:	bf38      	it	cc
   107c6:	2304      	movcc	r3, #4
   107c8:	9301      	str	r3, [sp, #4]
   107ca:	9b02      	ldr	r3, [sp, #8]
   107cc:	9203      	str	r2, [sp, #12]
   107ce:	4293      	cmp	r3, r2
   107d0:	d808      	bhi.n	107e4 <__multiply+0x84>
   107d2:	2e00      	cmp	r6, #0
   107d4:	dc5a      	bgt.n	1088c <__multiply+0x12c>
   107d6:	6106      	str	r6, [r0, #16]
   107d8:	b005      	add	sp, #20
   107da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107de:	f843 2b04 	str.w	r2, [r3], #4
   107e2:	e7dc      	b.n	1079e <__multiply+0x3e>
   107e4:	f8b2 a000 	ldrh.w	sl, [r2]
   107e8:	f1ba 0f00 	cmp.w	sl, #0
   107ec:	d024      	beq.n	10838 <__multiply+0xd8>
   107ee:	f104 0e14 	add.w	lr, r4, #20
   107f2:	4689      	mov	r9, r1
   107f4:	f04f 0c00 	mov.w	ip, #0
   107f8:	f85e 5b04 	ldr.w	r5, [lr], #4
   107fc:	f8d9 b000 	ldr.w	fp, [r9]
   10800:	b2ab      	uxth	r3, r5
   10802:	fa1f fb8b 	uxth.w	fp, fp
   10806:	fb0a b303 	mla	r3, sl, r3, fp
   1080a:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   1080e:	f8d9 5000 	ldr.w	r5, [r9]
   10812:	4463      	add	r3, ip
   10814:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   10818:	fb0a c50b 	mla	r5, sl, fp, ip
   1081c:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   10820:	b29b      	uxth	r3, r3
   10822:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   10826:	4577      	cmp	r7, lr
   10828:	f849 3b04 	str.w	r3, [r9], #4
   1082c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   10830:	d8e2      	bhi.n	107f8 <__multiply+0x98>
   10832:	9b01      	ldr	r3, [sp, #4]
   10834:	f841 c003 	str.w	ip, [r1, r3]
   10838:	9b03      	ldr	r3, [sp, #12]
   1083a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   1083e:	3204      	adds	r2, #4
   10840:	f1b9 0f00 	cmp.w	r9, #0
   10844:	d020      	beq.n	10888 <__multiply+0x128>
   10846:	680b      	ldr	r3, [r1, #0]
   10848:	f104 0c14 	add.w	ip, r4, #20
   1084c:	468e      	mov	lr, r1
   1084e:	f04f 0a00 	mov.w	sl, #0
   10852:	f8bc 5000 	ldrh.w	r5, [ip]
   10856:	f8be b002 	ldrh.w	fp, [lr, #2]
   1085a:	fb09 b505 	mla	r5, r9, r5, fp
   1085e:	44aa      	add	sl, r5
   10860:	b29b      	uxth	r3, r3
   10862:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   10866:	f84e 3b04 	str.w	r3, [lr], #4
   1086a:	f85c 3b04 	ldr.w	r3, [ip], #4
   1086e:	f8be 5000 	ldrh.w	r5, [lr]
   10872:	0c1b      	lsrs	r3, r3, #16
   10874:	fb09 5303 	mla	r3, r9, r3, r5
   10878:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   1087c:	4567      	cmp	r7, ip
   1087e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   10882:	d8e6      	bhi.n	10852 <__multiply+0xf2>
   10884:	9d01      	ldr	r5, [sp, #4]
   10886:	514b      	str	r3, [r1, r5]
   10888:	3104      	adds	r1, #4
   1088a:	e79e      	b.n	107ca <__multiply+0x6a>
   1088c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   10890:	2b00      	cmp	r3, #0
   10892:	d1a0      	bne.n	107d6 <__multiply+0x76>
   10894:	3e01      	subs	r6, #1
   10896:	e79c      	b.n	107d2 <__multiply+0x72>

00010898 <__lshift>:
   10898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1089c:	460c      	mov	r4, r1
   1089e:	6849      	ldr	r1, [r1, #4]
   108a0:	6923      	ldr	r3, [r4, #16]
   108a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
   108a6:	68a3      	ldr	r3, [r4, #8]
   108a8:	4607      	mov	r7, r0
   108aa:	4691      	mov	r9, r2
   108ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
   108b0:	f108 0601 	add.w	r6, r8, #1
   108b4:	42b3      	cmp	r3, r6
   108b6:	db3f      	blt.n	10938 <__lshift+0xa0>
   108b8:	4638      	mov	r0, r7
   108ba:	f7ff fe71 	bl	105a0 <_Balloc>
   108be:	2300      	movs	r3, #0
   108c0:	4605      	mov	r5, r0
   108c2:	f100 0114 	add.w	r1, r0, #20
   108c6:	f100 0210 	add.w	r2, r0, #16
   108ca:	4618      	mov	r0, r3
   108cc:	4553      	cmp	r3, sl
   108ce:	db36      	blt.n	1093e <__lshift+0xa6>
   108d0:	6920      	ldr	r0, [r4, #16]
   108d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   108d6:	f104 0314 	add.w	r3, r4, #20
   108da:	f019 091f 	ands.w	r9, r9, #31
   108de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   108e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   108e6:	d02e      	beq.n	10946 <__lshift+0xae>
   108e8:	f1c9 0e20 	rsb	lr, r9, #32
   108ec:	468a      	mov	sl, r1
   108ee:	2200      	movs	r2, #0
   108f0:	6818      	ldr	r0, [r3, #0]
   108f2:	fa00 f009 	lsl.w	r0, r0, r9
   108f6:	4302      	orrs	r2, r0
   108f8:	f84a 2b04 	str.w	r2, [sl], #4
   108fc:	f853 2b04 	ldr.w	r2, [r3], #4
   10900:	459c      	cmp	ip, r3
   10902:	fa22 f20e 	lsr.w	r2, r2, lr
   10906:	d8f3      	bhi.n	108f0 <__lshift+0x58>
   10908:	ebac 0304 	sub.w	r3, ip, r4
   1090c:	3b15      	subs	r3, #21
   1090e:	f023 0303 	bic.w	r3, r3, #3
   10912:	3304      	adds	r3, #4
   10914:	f104 0015 	add.w	r0, r4, #21
   10918:	4560      	cmp	r0, ip
   1091a:	bf88      	it	hi
   1091c:	2304      	movhi	r3, #4
   1091e:	50ca      	str	r2, [r1, r3]
   10920:	b10a      	cbz	r2, 10926 <__lshift+0x8e>
   10922:	f108 0602 	add.w	r6, r8, #2
   10926:	3e01      	subs	r6, #1
   10928:	4638      	mov	r0, r7
   1092a:	612e      	str	r6, [r5, #16]
   1092c:	4621      	mov	r1, r4
   1092e:	f7ff fe6b 	bl	10608 <_Bfree>
   10932:	4628      	mov	r0, r5
   10934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10938:	3101      	adds	r1, #1
   1093a:	005b      	lsls	r3, r3, #1
   1093c:	e7ba      	b.n	108b4 <__lshift+0x1c>
   1093e:	f842 0f04 	str.w	r0, [r2, #4]!
   10942:	3301      	adds	r3, #1
   10944:	e7c2      	b.n	108cc <__lshift+0x34>
   10946:	3904      	subs	r1, #4
   10948:	f853 2b04 	ldr.w	r2, [r3], #4
   1094c:	f841 2f04 	str.w	r2, [r1, #4]!
   10950:	459c      	cmp	ip, r3
   10952:	d8f9      	bhi.n	10948 <__lshift+0xb0>
   10954:	e7e7      	b.n	10926 <__lshift+0x8e>

00010956 <__mcmp>:
   10956:	690a      	ldr	r2, [r1, #16]
   10958:	4603      	mov	r3, r0
   1095a:	6900      	ldr	r0, [r0, #16]
   1095c:	1a80      	subs	r0, r0, r2
   1095e:	b530      	push	{r4, r5, lr}
   10960:	d10d      	bne.n	1097e <__mcmp+0x28>
   10962:	3314      	adds	r3, #20
   10964:	3114      	adds	r1, #20
   10966:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   1096a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   1096e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   10972:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   10976:	4295      	cmp	r5, r2
   10978:	d002      	beq.n	10980 <__mcmp+0x2a>
   1097a:	d304      	bcc.n	10986 <__mcmp+0x30>
   1097c:	2001      	movs	r0, #1
   1097e:	bd30      	pop	{r4, r5, pc}
   10980:	42a3      	cmp	r3, r4
   10982:	d3f4      	bcc.n	1096e <__mcmp+0x18>
   10984:	e7fb      	b.n	1097e <__mcmp+0x28>
   10986:	f04f 30ff 	mov.w	r0, #4294967295
   1098a:	e7f8      	b.n	1097e <__mcmp+0x28>

0001098c <__mdiff>:
   1098c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10990:	460c      	mov	r4, r1
   10992:	4606      	mov	r6, r0
   10994:	4611      	mov	r1, r2
   10996:	4620      	mov	r0, r4
   10998:	4617      	mov	r7, r2
   1099a:	f7ff ffdc 	bl	10956 <__mcmp>
   1099e:	1e05      	subs	r5, r0, #0
   109a0:	d108      	bne.n	109b4 <__mdiff+0x28>
   109a2:	4629      	mov	r1, r5
   109a4:	4630      	mov	r0, r6
   109a6:	f7ff fdfb 	bl	105a0 <_Balloc>
   109aa:	2301      	movs	r3, #1
   109ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
   109b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109b4:	bfa4      	itt	ge
   109b6:	463b      	movge	r3, r7
   109b8:	4627      	movge	r7, r4
   109ba:	4630      	mov	r0, r6
   109bc:	6879      	ldr	r1, [r7, #4]
   109be:	bfa6      	itte	ge
   109c0:	461c      	movge	r4, r3
   109c2:	2500      	movge	r5, #0
   109c4:	2501      	movlt	r5, #1
   109c6:	f7ff fdeb 	bl	105a0 <_Balloc>
   109ca:	693e      	ldr	r6, [r7, #16]
   109cc:	60c5      	str	r5, [r0, #12]
   109ce:	6925      	ldr	r5, [r4, #16]
   109d0:	f107 0114 	add.w	r1, r7, #20
   109d4:	f104 0914 	add.w	r9, r4, #20
   109d8:	f100 0e14 	add.w	lr, r0, #20
   109dc:	f107 0210 	add.w	r2, r7, #16
   109e0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
   109e4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
   109e8:	46f2      	mov	sl, lr
   109ea:	2700      	movs	r7, #0
   109ec:	f859 3b04 	ldr.w	r3, [r9], #4
   109f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
   109f4:	fa1f f883 	uxth.w	r8, r3
   109f8:	fa17 f78b 	uxtah	r7, r7, fp
   109fc:	0c1b      	lsrs	r3, r3, #16
   109fe:	eba7 0808 	sub.w	r8, r7, r8
   10a02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   10a06:	eb03 4328 	add.w	r3, r3, r8, asr #16
   10a0a:	fa1f f888 	uxth.w	r8, r8
   10a0e:	141f      	asrs	r7, r3, #16
   10a10:	454d      	cmp	r5, r9
   10a12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
   10a16:	f84a 3b04 	str.w	r3, [sl], #4
   10a1a:	d8e7      	bhi.n	109ec <__mdiff+0x60>
   10a1c:	1b2b      	subs	r3, r5, r4
   10a1e:	3b15      	subs	r3, #21
   10a20:	f023 0303 	bic.w	r3, r3, #3
   10a24:	3304      	adds	r3, #4
   10a26:	3415      	adds	r4, #21
   10a28:	42a5      	cmp	r5, r4
   10a2a:	bf38      	it	cc
   10a2c:	2304      	movcc	r3, #4
   10a2e:	4419      	add	r1, r3
   10a30:	4473      	add	r3, lr
   10a32:	469e      	mov	lr, r3
   10a34:	460d      	mov	r5, r1
   10a36:	4565      	cmp	r5, ip
   10a38:	d30e      	bcc.n	10a58 <__mdiff+0xcc>
   10a3a:	f10c 0203 	add.w	r2, ip, #3
   10a3e:	1a52      	subs	r2, r2, r1
   10a40:	f022 0203 	bic.w	r2, r2, #3
   10a44:	3903      	subs	r1, #3
   10a46:	458c      	cmp	ip, r1
   10a48:	bf38      	it	cc
   10a4a:	2200      	movcc	r2, #0
   10a4c:	441a      	add	r2, r3
   10a4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   10a52:	b17b      	cbz	r3, 10a74 <__mdiff+0xe8>
   10a54:	6106      	str	r6, [r0, #16]
   10a56:	e7ab      	b.n	109b0 <__mdiff+0x24>
   10a58:	f855 8b04 	ldr.w	r8, [r5], #4
   10a5c:	fa17 f488 	uxtah	r4, r7, r8
   10a60:	1422      	asrs	r2, r4, #16
   10a62:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   10a66:	b2a4      	uxth	r4, r4
   10a68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
   10a6c:	f84e 4b04 	str.w	r4, [lr], #4
   10a70:	1417      	asrs	r7, r2, #16
   10a72:	e7e0      	b.n	10a36 <__mdiff+0xaa>
   10a74:	3e01      	subs	r6, #1
   10a76:	e7ea      	b.n	10a4e <__mdiff+0xc2>

00010a78 <__d2b>:
   10a78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   10a7c:	2101      	movs	r1, #1
   10a7e:	461c      	mov	r4, r3
   10a80:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   10a84:	4690      	mov	r8, r2
   10a86:	f7ff fd8b 	bl	105a0 <_Balloc>
   10a8a:	f3c4 0313 	ubfx	r3, r4, #0, #20
   10a8e:	f3c4 540a 	ubfx	r4, r4, #20, #11
   10a92:	4607      	mov	r7, r0
   10a94:	bb2c      	cbnz	r4, 10ae2 <__d2b+0x6a>
   10a96:	9301      	str	r3, [sp, #4]
   10a98:	f1b8 0300 	subs.w	r3, r8, #0
   10a9c:	d026      	beq.n	10aec <__d2b+0x74>
   10a9e:	4668      	mov	r0, sp
   10aa0:	9300      	str	r3, [sp, #0]
   10aa2:	f7ff fe26 	bl	106f2 <__lo0bits>
   10aa6:	9900      	ldr	r1, [sp, #0]
   10aa8:	b1f0      	cbz	r0, 10ae8 <__d2b+0x70>
   10aaa:	9a01      	ldr	r2, [sp, #4]
   10aac:	f1c0 0320 	rsb	r3, r0, #32
   10ab0:	fa02 f303 	lsl.w	r3, r2, r3
   10ab4:	430b      	orrs	r3, r1
   10ab6:	40c2      	lsrs	r2, r0
   10ab8:	617b      	str	r3, [r7, #20]
   10aba:	9201      	str	r2, [sp, #4]
   10abc:	9b01      	ldr	r3, [sp, #4]
   10abe:	61bb      	str	r3, [r7, #24]
   10ac0:	2b00      	cmp	r3, #0
   10ac2:	bf14      	ite	ne
   10ac4:	2102      	movne	r1, #2
   10ac6:	2101      	moveq	r1, #1
   10ac8:	6139      	str	r1, [r7, #16]
   10aca:	b1c4      	cbz	r4, 10afe <__d2b+0x86>
   10acc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   10ad0:	4404      	add	r4, r0
   10ad2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   10ad6:	6034      	str	r4, [r6, #0]
   10ad8:	6028      	str	r0, [r5, #0]
   10ada:	4638      	mov	r0, r7
   10adc:	b002      	add	sp, #8
   10ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10ae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   10ae6:	e7d6      	b.n	10a96 <__d2b+0x1e>
   10ae8:	6179      	str	r1, [r7, #20]
   10aea:	e7e7      	b.n	10abc <__d2b+0x44>
   10aec:	a801      	add	r0, sp, #4
   10aee:	f7ff fe00 	bl	106f2 <__lo0bits>
   10af2:	9b01      	ldr	r3, [sp, #4]
   10af4:	617b      	str	r3, [r7, #20]
   10af6:	2101      	movs	r1, #1
   10af8:	6139      	str	r1, [r7, #16]
   10afa:	3020      	adds	r0, #32
   10afc:	e7e5      	b.n	10aca <__d2b+0x52>
   10afe:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   10b02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   10b06:	6030      	str	r0, [r6, #0]
   10b08:	6918      	ldr	r0, [r3, #16]
   10b0a:	f7ff fdd2 	bl	106b2 <__hi0bits>
   10b0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   10b12:	6029      	str	r1, [r5, #0]
   10b14:	e7e1      	b.n	10ada <__d2b+0x62>

00010b16 <_calloc_r>:
   10b16:	b538      	push	{r3, r4, r5, lr}
   10b18:	fb02 f501 	mul.w	r5, r2, r1
   10b1c:	4629      	mov	r1, r5
   10b1e:	f7fb fdd1 	bl	c6c4 <_malloc_r>
   10b22:	4604      	mov	r4, r0
   10b24:	b118      	cbz	r0, 10b2e <_calloc_r+0x18>
   10b26:	462a      	mov	r2, r5
   10b28:	2100      	movs	r1, #0
   10b2a:	f7ff fa97 	bl	1005c <memset>
   10b2e:	4620      	mov	r0, r4
   10b30:	bd38      	pop	{r3, r4, r5, pc}

00010b32 <__sread>:
   10b32:	b510      	push	{r4, lr}
   10b34:	460c      	mov	r4, r1
   10b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10b3a:	f7fc fec1 	bl	d8c0 <_read_r>
   10b3e:	2800      	cmp	r0, #0
   10b40:	bfab      	itete	ge
   10b42:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   10b44:	89a3      	ldrhlt	r3, [r4, #12]
   10b46:	181b      	addge	r3, r3, r0
   10b48:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   10b4c:	bfac      	ite	ge
   10b4e:	6563      	strge	r3, [r4, #84]	; 0x54
   10b50:	81a3      	strhlt	r3, [r4, #12]
   10b52:	bd10      	pop	{r4, pc}

00010b54 <__swrite>:
   10b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10b58:	461f      	mov	r7, r3
   10b5a:	898b      	ldrh	r3, [r1, #12]
   10b5c:	05db      	lsls	r3, r3, #23
   10b5e:	4605      	mov	r5, r0
   10b60:	460c      	mov	r4, r1
   10b62:	4616      	mov	r6, r2
   10b64:	d505      	bpl.n	10b72 <__swrite+0x1e>
   10b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10b6a:	2302      	movs	r3, #2
   10b6c:	2200      	movs	r2, #0
   10b6e:	f7fc fe95 	bl	d89c <_lseek_r>
   10b72:	89a3      	ldrh	r3, [r4, #12]
   10b74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   10b78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   10b7c:	81a3      	strh	r3, [r4, #12]
   10b7e:	4632      	mov	r2, r6
   10b80:	463b      	mov	r3, r7
   10b82:	4628      	mov	r0, r5
   10b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10b88:	f7fc be44 	b.w	d814 <_write_r>

00010b8c <__sseek>:
   10b8c:	b510      	push	{r4, lr}
   10b8e:	460c      	mov	r4, r1
   10b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10b94:	f7fc fe82 	bl	d89c <_lseek_r>
   10b98:	1c43      	adds	r3, r0, #1
   10b9a:	89a3      	ldrh	r3, [r4, #12]
   10b9c:	bf15      	itete	ne
   10b9e:	6560      	strne	r0, [r4, #84]	; 0x54
   10ba0:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   10ba4:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   10ba8:	81a3      	strheq	r3, [r4, #12]
   10baa:	bf18      	it	ne
   10bac:	81a3      	strhne	r3, [r4, #12]
   10bae:	bd10      	pop	{r4, pc}

00010bb0 <__sclose>:
   10bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10bb4:	f7fc be40 	b.w	d838 <_close_r>

00010bb8 <__ascii_mbtowc>:
   10bb8:	b082      	sub	sp, #8
   10bba:	b901      	cbnz	r1, 10bbe <__ascii_mbtowc+0x6>
   10bbc:	a901      	add	r1, sp, #4
   10bbe:	b142      	cbz	r2, 10bd2 <__ascii_mbtowc+0x1a>
   10bc0:	b14b      	cbz	r3, 10bd6 <__ascii_mbtowc+0x1e>
   10bc2:	7813      	ldrb	r3, [r2, #0]
   10bc4:	600b      	str	r3, [r1, #0]
   10bc6:	7812      	ldrb	r2, [r2, #0]
   10bc8:	1e10      	subs	r0, r2, #0
   10bca:	bf18      	it	ne
   10bcc:	2001      	movne	r0, #1
   10bce:	b002      	add	sp, #8
   10bd0:	4770      	bx	lr
   10bd2:	4610      	mov	r0, r2
   10bd4:	e7fb      	b.n	10bce <__ascii_mbtowc+0x16>
   10bd6:	f06f 0001 	mvn.w	r0, #1
   10bda:	e7f8      	b.n	10bce <__ascii_mbtowc+0x16>

00010bdc <__ascii_wctomb>:
   10bdc:	4603      	mov	r3, r0
   10bde:	4608      	mov	r0, r1
   10be0:	b141      	cbz	r1, 10bf4 <__ascii_wctomb+0x18>
   10be2:	2aff      	cmp	r2, #255	; 0xff
   10be4:	d904      	bls.n	10bf0 <__ascii_wctomb+0x14>
   10be6:	228a      	movs	r2, #138	; 0x8a
   10be8:	601a      	str	r2, [r3, #0]
   10bea:	f04f 30ff 	mov.w	r0, #4294967295
   10bee:	4770      	bx	lr
   10bf0:	700a      	strb	r2, [r1, #0]
   10bf2:	2001      	movs	r0, #1
   10bf4:	4770      	bx	lr
	...

00010bf8 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   10bf8:	f7f4 bd78 	b.w	56ec <SystemInit>
