# Intro-to-Verilog

EDA Playground Links:

AND Gate: https://www.edaplayground.com/x/BnzQ </br>
OR Gate: https://www.edaplayground.com/x/cG9z </br>
XOR Gate: https://www.edaplayground.com/x/FjZK </br>
NOT Gate: https://www.edaplayground.com/x/dLhk </br>

4'b Synchronous Bitwise Logic AND Gate: https://www.edaplayground.com/x/Bp_H </br>

Full Adder: https://www.edaplayground.com/x/rsmW </br>
Encoder: https://www.edaplayground.com/x/6fUd </br>
Decoder: https://www.edaplayground.com/x/NGzP </br>
Behavioral Counter: https://www.edaplayground.com/x/JYc8 </br>
4'b Counter via Full Adder: https://www.edaplayground.com/x/8qbB </br>

PRBS Generator: https://www.edaplayground.com/x/pbpd </br>
PRBS Generator + Seed: https://www.edaplayground.com/x/aARR </br>

Asynchronous Memory: https://www.edaplayground.com/x/BpRK </br>
Synchronous Memory - Behavioral: https://www.edaplayground.com/x/FyBc </br>
Synchronous Dual Port Memory: https://www.edaplayground.com/x/dwt8 </br>
Quad Instance Memory: https://www.edaplayground.com/x/V9_H </br>

Finite State Machine: https://www.edaplayground.com/x/J8JA </br>
Elevator (FSM): https://www.edaplayground.com/x/QGzp </br>
Railway Crossing (FSM): https://www.edaplayground.com/x/nQvd </br>

Pipeline: https://www.edaplayground.com/x/jVmH </br>

Synchronous FIFO: https://www.edaplayground.com/x/pVUQ </br>
