/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Mon May  6 09:54:06 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Mon May  6 09:54:06 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Mon May  6 09:54:06 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/orim_generic_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pad_wrapper_pkg.sv:5:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_reg_pkg.sv:7:1: Compile package "entropy_src_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Compile module "work@prim_generic_flash".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:8:1: Compile module "work@prim_generic_flash_bank".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:8:1: Compile module "work@prim_generic_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:11:1: Compile module "work@prim_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:19:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_gen.sv:10:1: Compile module "work@tlul_cmd_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:17:1: Compile module "work@tlul_sram_byte".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:23:10: Implicit port type (wire) for "init_busy_o",
there are 2 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:87:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_cmd_intg_check".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:119:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:125:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_reads_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:273:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sram_byte.gen_no_integ_handling".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:331:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:374:42: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:378:14: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0].gen_ft_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:429:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_rmask".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[8]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[9]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[10]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[11]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[12]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[13]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[14]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[15]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[16]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[17]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[18]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[19]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[20]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[21]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[22]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[23]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[24]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[25]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[26]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[27]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[28]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[29]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[30]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[31]".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Top level module "work@prim_generic_flash".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 29.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:433: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:357: Post-incrementation operations are handled as pre-incrementation.
Warning: Removing unelaborated module: \tlul_sram_byte from the design.
Warning: Removing unelaborated module: \tlul_err from the design.
Warning: Removing unelaborated module: \tlul_data_integ_enc from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_gen from the design.
Warning: Removing unelaborated module: \tlul_cmd_intg_chk from the design.
Warning: Removing unelaborated module: \tlul_rsp_intg_gen from the design.
Warning: Removing unelaborated module: \prim_fifo_sync from the design.
Warning: Removing unelaborated module: \tlul_data_integ_dec from the design.
Warning: Removing unelaborated module: \prim_secded_inv_64_57_dec from the design.
Warning: Removing unelaborated module: \prim_secded_inv_39_32_dec from the design.
Warning: Removing unelaborated module: \prim_generic_ram_1p from the design.
Warning: Removing unelaborated module: \prim_generic_flash_bank from the design.
Warning: Removing unelaborated module: \prim_ram_1p from the design.
Warning: Removing unelaborated module: \tlul_adapter_sram from the design.
Generating RTLIL representation for module `$paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p'.
Generating RTLIL representation for module `$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram'.
Warning: reg '\req_type_o' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:321.10-321.49.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank'.
Warning: reg '\mem_part' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:156.10-156.31.
Warning: reg '\unused_prog_type' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:417.10-417.44.
Generating RTLIL representation for module `$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p'.
Generating RTLIL representation for module `$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync'.
Generating RTLIL representation for module `\prim_generic_flash'.
Generating RTLIL representation for module `$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.

-- Running command `hierarchy -top prim_generic_flash' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err

3.2. Analyzing design hierarchy..
Top module:  \prim_generic_flash
Used module:     $paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\prim_generic_flash_bank
Used module:         $paramod$68488b4082b243b7869032eda803e712bc9dd859\prim_ram_1p
Used module:             $paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\prim_generic_ram_1p
Used module:         $paramod$11f43933c71010aa28c6547a523459764229d051\prim_ram_1p
Used module:             $paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\prim_generic_ram_1p
Used module:         $paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\prim_fifo_sync
Used module:     $paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\prim_ram_1p
Used module:         $paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\prim_generic_ram_1p
Used module:     $paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\tlul_adapter_sram
Used module:         $paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\prim_fifo_sync
Used module:         $paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\prim_fifo_sync
Used module:         $paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\prim_fifo_sync
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         $paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\tlul_sram_byte
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Removed 0 unused modules.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.rd_data_o from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.prog_data_i from 76 bits to 32 bits.
Warning: Resizing cell port prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.info_sel_i from 2 bits to 1 bits.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.

Dumping file hier_info.json ...
 Process module "$paramod$0371f017aace88121cf8ee69e64bbe8ac38b46ef\\prim_generic_ram_1p"
 Process module "$paramod$11f43933c71010aa28c6547a523459764229d051\\prim_ram_1p"
 Process module "$paramod$1afa0f7c6b9d0abe21c2deb225d249c5b44e8433\\tlul_adapter_sram"
 Process module "$paramod$20d1e521c1b69d2ece5ff99dfb882c22774a8926\\prim_generic_flash_bank"
 Process module "$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\\tlul_rsp_intg_gen"
 Process module "$paramod$31f1d94caace49d24c2095b70f687f6c4e922b70\\tlul_sram_byte"
 Process module "$paramod$39dfa972d90cabbd441809c7eb4056e50d9febf7\\prim_generic_ram_1p"
 Process module "$paramod$68488b4082b243b7869032eda803e712bc9dd859\\prim_ram_1p"
 Process module "$paramod$7d768a185b957a00fe0605a4dc06aa3ddd40b868\\prim_fifo_sync"
 Process module "$paramod$943a2367e3244c72b4049b0eb1c197a29b72c68e\\prim_ram_1p"
 Process module "$paramod$aa1b44daff4ea3757b02c8a8b4323e23e660cbae\\prim_generic_ram_1p"
 Process module "$paramod$aa8e92980312cc3d602bda3f4476d4fd90ddc9ec\\prim_fifo_sync"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_enc"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err"
 Process module "$paramod$c02de6ecd0ae9ebc27632c48324dd7e219394be8\\prim_fifo_sync"
 Process module "$paramod$c7cdc9c19c0eda4dfc5b3b5a14cf29a25c73e38f\\prim_fifo_sync"
 Process module "prim_secded_inv_39_32_enc"
 Process module "prim_secded_inv_64_57_enc"
Dumping file port_info.json ...

Warnings: 36 unique messages, 36 total
End of script. Logfile hash: a77f86d369, CPU: user 8.47s system 0.39s, MEM: 399.54 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 2x read_systemverilog (8 sec), 0% 1x analyze (0 sec), ...
