17:07:58 INFO  : Registering command handlers for SDK TCF services
17:08:00 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
17:08:03 INFO  : XSCT server has started successfully.
17:08:03 INFO  : Successfully done setting XSCT server connection channel  
17:08:04 INFO  : Successfully done setting SDK workspace  
17:08:04 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
17:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:11 INFO  : 'fpga -state' command is executed.
17:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:11 INFO  : 'jtag frequency' command is executed.
17:22:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : 'stop' command is executed.
17:22:11 INFO  : 'ps7_init' command is executed.
17:22:11 INFO  : 'ps7_post_config' command is executed.
17:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:12 INFO  : Memory regions updated for context APU
17:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:12 INFO  : 'con' command is executed.
17:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control.elf_on_local.tcl'
17:22:32 INFO  : Disconnected from the channel tcfchan#1.
17:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:33 INFO  : 'jtag frequency' command is executed.
17:22:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:33 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : System reset is completed.
17:22:37 INFO  : 'after 3000' command is executed.
17:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:22:39 INFO  : Context for 'APU' is selected.
17:22:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:40 INFO  : Context for 'APU' is selected.
17:22:41 INFO  : 'ps7_init' command is executed.
17:22:41 INFO  : 'ps7_post_config' command is executed.
17:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control/Debug/lidar_arm_control.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:41 INFO  : Memory regions updated for context APU
17:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : 'con' command is executed.
17:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control.elf_on_local.tcl'
17:22:58 INFO  : Example project lidar_arm_control_bsp_xuartlite_polled_example_1 has been created successfully.
17:24:21 INFO  : Disconnected from the channel tcfchan#2.
17:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:22 INFO  : 'fpga -state' command is executed.
17:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:22 INFO  : 'jtag frequency' command is executed.
17:24:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:22 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:24 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : 'stop' command is executed.
17:24:24 INFO  : 'ps7_init' command is executed.
17:24:24 INFO  : 'ps7_post_config' command is executed.
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:24 INFO  : Memory regions updated for context APU
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:24 INFO  : 'con' command is executed.
17:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:24:36 INFO  : Disconnected from the channel tcfchan#3.
17:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:37 INFO  : 'jtag frequency' command is executed.
17:24:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:37 INFO  : Context for 'APU' is selected.
17:24:37 INFO  : System reset is completed.
17:24:40 INFO  : 'after 3000' command is executed.
17:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:24:42 INFO  : Context for 'APU' is selected.
17:24:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:44 INFO  : Context for 'APU' is selected.
17:24:44 INFO  : 'ps7_init' command is executed.
17:24:44 INFO  : 'ps7_post_config' command is executed.
17:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:44 INFO  : Memory regions updated for context APU
17:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : 'con' command is executed.
17:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:44 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:25:15 INFO  : Disconnected from the channel tcfchan#4.
17:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:16 INFO  : 'jtag frequency' command is executed.
17:25:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:17 INFO  : Context for 'APU' is selected.
17:25:17 INFO  : System reset is completed.
17:25:20 INFO  : 'after 3000' command is executed.
17:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:25:22 INFO  : Context for 'APU' is selected.
17:25:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:24 INFO  : Context for 'APU' is selected.
17:25:24 INFO  : 'ps7_init' command is executed.
17:25:24 INFO  : 'ps7_post_config' command is executed.
17:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:24 INFO  : Memory regions updated for context APU
17:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:24 INFO  : 'con' command is executed.
17:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:25:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:26:46 INFO  : Disconnected from the channel tcfchan#5.
17:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:48 INFO  : 'jtag frequency' command is executed.
17:26:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : System reset is completed.
17:26:51 INFO  : 'after 3000' command is executed.
17:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:26:53 INFO  : Context for 'APU' is selected.
17:26:55 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:55 INFO  : Context for 'APU' is selected.
17:26:55 INFO  : 'ps7_init' command is executed.
17:26:55 INFO  : 'ps7_post_config' command is executed.
17:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:56 INFO  : Memory regions updated for context APU
17:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:56 INFO  : 'con' command is executed.
17:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:11 INFO  : Disconnected from the channel tcfchan#6.
17:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:12 INFO  : 'jtag frequency' command is executed.
17:28:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : System reset is completed.
17:28:15 INFO  : 'after 3000' command is executed.
17:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:28:17 INFO  : Context for 'APU' is selected.
17:28:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:19 INFO  : Context for 'APU' is selected.
17:28:20 INFO  : 'ps7_init' command is executed.
17:28:20 INFO  : 'ps7_post_config' command is executed.
17:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:20 INFO  : Memory regions updated for context APU
17:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:20 INFO  : 'con' command is executed.
17:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:32 INFO  : Disconnected from the channel tcfchan#7.
17:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:33 INFO  : 'jtag frequency' command is executed.
17:28:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:33 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : System reset is completed.
17:28:36 INFO  : 'after 3000' command is executed.
17:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:28:39 INFO  : Context for 'APU' is selected.
17:28:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:41 INFO  : Context for 'APU' is selected.
17:28:41 INFO  : 'ps7_init' command is executed.
17:28:41 INFO  : 'ps7_post_config' command is executed.
17:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:41 INFO  : Memory regions updated for context APU
17:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:41 INFO  : 'con' command is executed.
17:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:28:58 INFO  : Disconnected from the channel tcfchan#8.
17:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:59 INFO  : 'jtag frequency' command is executed.
17:28:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:59 INFO  : Context for 'APU' is selected.
17:28:59 INFO  : System reset is completed.
17:29:02 INFO  : 'after 3000' command is executed.
17:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:29:05 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:07 INFO  : Context for 'APU' is selected.
17:29:07 INFO  : 'ps7_init' command is executed.
17:29:07 INFO  : 'ps7_post_config' command is executed.
17:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:07 INFO  : Memory regions updated for context APU
17:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:07 INFO  : 'con' command is executed.
17:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:29:30 INFO  : Disconnected from the channel tcfchan#9.
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:31 INFO  : 'jtag frequency' command is executed.
17:29:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:31 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : System reset is completed.
17:29:35 INFO  : 'after 3000' command is executed.
17:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:29:37 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:39 INFO  : Context for 'APU' is selected.
17:29:39 INFO  : 'ps7_init' command is executed.
17:29:39 INFO  : 'ps7_post_config' command is executed.
17:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:39 INFO  : Memory regions updated for context APU
17:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:39 INFO  : 'con' command is executed.
17:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:29:54 INFO  : Disconnected from the channel tcfchan#10.
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:55 INFO  : 'jtag frequency' command is executed.
17:29:55 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:55 INFO  : Context for 'APU' is selected.
17:29:55 INFO  : System reset is completed.
17:29:58 INFO  : 'after 3000' command is executed.
17:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:30:01 INFO  : Context for 'APU' is selected.
17:30:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:03 INFO  : Context for 'APU' is selected.
17:30:03 INFO  : 'ps7_init' command is executed.
17:30:03 INFO  : 'ps7_post_config' command is executed.
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:03 INFO  : Memory regions updated for context APU
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : 'con' command is executed.
17:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:30:14 INFO  : Disconnected from the channel tcfchan#11.
17:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:16 INFO  : 'jtag frequency' command is executed.
17:30:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:16 INFO  : Context for 'APU' is selected.
17:30:16 INFO  : System reset is completed.
17:30:19 INFO  : 'after 3000' command is executed.
17:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:30:21 INFO  : Context for 'APU' is selected.
17:30:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:23 INFO  : Context for 'APU' is selected.
17:30:24 INFO  : 'ps7_init' command is executed.
17:30:24 INFO  : 'ps7_post_config' command is executed.
17:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:24 INFO  : Memory regions updated for context APU
17:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:24 INFO  : 'con' command is executed.
17:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:31:16 INFO  : Disconnected from the channel tcfchan#12.
17:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:17 INFO  : 'jtag frequency' command is executed.
17:31:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:17 INFO  : Context for 'APU' is selected.
17:31:17 INFO  : System reset is completed.
17:31:20 INFO  : 'after 3000' command is executed.
17:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:31:23 INFO  : Context for 'APU' is selected.
17:31:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:24 INFO  : Context for 'APU' is selected.
17:31:25 INFO  : 'ps7_init' command is executed.
17:31:25 INFO  : 'ps7_post_config' command is executed.
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:25 INFO  : Memory regions updated for context APU
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:25 INFO  : 'con' command is executed.
17:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:33:51 INFO  : Disconnected from the channel tcfchan#13.
17:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:52 INFO  : 'jtag frequency' command is executed.
17:33:52 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:52 INFO  : Context for 'APU' is selected.
17:33:52 INFO  : System reset is completed.
17:33:55 INFO  : 'after 3000' command is executed.
17:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:33:58 INFO  : Context for 'APU' is selected.
17:34:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:00 INFO  : Context for 'APU' is selected.
17:34:00 INFO  : 'ps7_init' command is executed.
17:34:00 INFO  : 'ps7_post_config' command is executed.
17:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:00 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:00 INFO  : Memory regions updated for context APU
17:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:00 INFO  : 'con' command is executed.
17:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:34:20 INFO  : Disconnected from the channel tcfchan#14.
17:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:21 INFO  : 'jtag frequency' command is executed.
17:34:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : System reset is completed.
17:34:24 INFO  : 'after 3000' command is executed.
17:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:34:26 INFO  : Context for 'APU' is selected.
17:34:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:28 INFO  : Context for 'APU' is selected.
17:34:29 INFO  : 'ps7_init' command is executed.
17:34:29 INFO  : 'ps7_post_config' command is executed.
17:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:29 INFO  : Memory regions updated for context APU
17:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:29 INFO  : 'con' command is executed.
17:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:34:55 INFO  : Disconnected from the channel tcfchan#15.
17:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:56 INFO  : 'jtag frequency' command is executed.
17:34:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:56 INFO  : Context for 'APU' is selected.
17:34:57 INFO  : System reset is completed.
17:35:00 INFO  : 'after 3000' command is executed.
17:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:02 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:04 INFO  : Context for 'APU' is selected.
17:35:04 INFO  : 'ps7_init' command is executed.
17:35:04 INFO  : 'ps7_post_config' command is executed.
17:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:04 INFO  : Memory regions updated for context APU
17:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:04 INFO  : 'con' command is executed.
17:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:35:15 INFO  : Disconnected from the channel tcfchan#16.
17:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:16 INFO  : 'jtag frequency' command is executed.
17:35:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:16 INFO  : Context for 'APU' is selected.
17:35:16 INFO  : System reset is completed.
17:35:19 INFO  : 'after 3000' command is executed.
17:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:22 INFO  : Context for 'APU' is selected.
17:35:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:24 INFO  : Context for 'APU' is selected.
17:35:24 INFO  : 'ps7_init' command is executed.
17:35:24 INFO  : 'ps7_post_config' command is executed.
17:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:24 INFO  : Memory regions updated for context APU
17:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : 'con' command is executed.
17:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:35:35 INFO  : Disconnected from the channel tcfchan#17.
17:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:37 INFO  : 'jtag frequency' command is executed.
17:35:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:37 INFO  : Context for 'APU' is selected.
17:35:37 INFO  : System reset is completed.
17:35:40 INFO  : 'after 3000' command is executed.
17:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:42 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:35:42 INFO  : Context for 'APU' is selected.
17:35:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:44 INFO  : Context for 'APU' is selected.
17:35:44 INFO  : 'ps7_init' command is executed.
17:35:44 INFO  : 'ps7_post_config' command is executed.
17:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_polled_example_1/Debug/lidar_arm_control_bsp_xuartlite_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:44 INFO  : Memory regions updated for context APU
17:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:45 INFO  : 'con' command is executed.
17:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_polled_example_1.elf_on_local.tcl'
17:36:06 INFO  : Example project lidar_arm_control_bsp_xuartlite_low_level_example_1 has been created successfully.
17:36:38 INFO  : Disconnected from the channel tcfchan#18.
17:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:39 INFO  : 'fpga -state' command is executed.
17:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:39 INFO  : 'jtag frequency' command is executed.
17:36:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:39 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:41 INFO  : Context for 'APU' is selected.
17:36:41 INFO  : 'stop' command is executed.
17:36:42 INFO  : 'ps7_init' command is executed.
17:36:42 INFO  : 'ps7_post_config' command is executed.
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:42 INFO  : Memory regions updated for context APU
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : 'con' command is executed.
17:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:37:12 INFO  : Disconnected from the channel tcfchan#19.
17:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:15 INFO  : 'jtag frequency' command is executed.
17:37:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:15 INFO  : Context for 'APU' is selected.
17:37:15 INFO  : System reset is completed.
17:37:18 INFO  : 'after 3000' command is executed.
17:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:37:20 INFO  : Context for 'APU' is selected.
17:37:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:37:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:22 INFO  : Context for 'APU' is selected.
17:37:22 INFO  : 'ps7_init' command is executed.
17:37:22 INFO  : 'ps7_post_config' command is executed.
17:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:23 INFO  : Memory regions updated for context APU
17:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:23 INFO  : 'con' command is executed.
17:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:37:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:03 INFO  : Disconnected from the channel tcfchan#20.
17:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:04 INFO  : 'jtag frequency' command is executed.
17:39:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:04 INFO  : Context for 'APU' is selected.
17:39:04 INFO  : System reset is completed.
17:39:07 INFO  : 'after 3000' command is executed.
17:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:10 INFO  : Context for 'APU' is selected.
17:39:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:11 INFO  : Context for 'APU' is selected.
17:39:12 INFO  : 'ps7_init' command is executed.
17:39:12 INFO  : 'ps7_post_config' command is executed.
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:12 INFO  : Memory regions updated for context APU
17:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:12 INFO  : 'con' command is executed.
17:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:22 INFO  : Disconnected from the channel tcfchan#21.
17:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:24 INFO  : 'jtag frequency' command is executed.
17:39:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:24 INFO  : Context for 'APU' is selected.
17:39:24 INFO  : System reset is completed.
17:39:27 INFO  : 'after 3000' command is executed.
17:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:29 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:29 INFO  : Context for 'APU' is selected.
17:39:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:31 INFO  : Context for 'APU' is selected.
17:39:32 INFO  : 'ps7_init' command is executed.
17:39:32 INFO  : 'ps7_post_config' command is executed.
17:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:32 INFO  : Memory regions updated for context APU
17:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:32 INFO  : 'con' command is executed.
17:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:39:44 INFO  : Disconnected from the channel tcfchan#22.
17:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:46 INFO  : 'jtag frequency' command is executed.
17:39:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:46 INFO  : Context for 'APU' is selected.
17:39:46 INFO  : System reset is completed.
17:39:49 INFO  : 'after 3000' command is executed.
17:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:39:51 INFO  : Context for 'APU' is selected.
17:39:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:53 INFO  : Context for 'APU' is selected.
17:39:53 INFO  : 'ps7_init' command is executed.
17:39:53 INFO  : 'ps7_post_config' command is executed.
17:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:54 INFO  : Memory regions updated for context APU
17:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:54 INFO  : 'con' command is executed.
17:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:40:06 INFO  : Disconnected from the channel tcfchan#23.
17:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:07 INFO  : 'jtag frequency' command is executed.
17:40:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:07 INFO  : Context for 'APU' is selected.
17:40:07 INFO  : System reset is completed.
17:40:10 INFO  : 'after 3000' command is executed.
17:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:40:13 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : 'ps7_init' command is executed.
17:40:15 INFO  : 'ps7_post_config' command is executed.
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:15 INFO  : Memory regions updated for context APU
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:15 INFO  : 'con' command is executed.
17:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:40:31 INFO  : Disconnected from the channel tcfchan#24.
17:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:32 INFO  : 'jtag frequency' command is executed.
17:40:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:32 INFO  : Context for 'APU' is selected.
17:40:32 INFO  : System reset is completed.
17:40:35 INFO  : 'after 3000' command is executed.
17:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:40:38 INFO  : Context for 'APU' is selected.
17:40:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:39 INFO  : Context for 'APU' is selected.
17:40:40 INFO  : 'ps7_init' command is executed.
17:40:40 INFO  : 'ps7_post_config' command is executed.
17:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:40 INFO  : Memory regions updated for context APU
17:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:40 INFO  : 'con' command is executed.
17:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:42:14 INFO  : Disconnected from the channel tcfchan#25.
17:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:15 INFO  : 'jtag frequency' command is executed.
17:42:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:15 INFO  : Context for 'APU' is selected.
17:42:15 INFO  : System reset is completed.
17:42:18 INFO  : 'after 3000' command is executed.
17:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:42:21 INFO  : Context for 'APU' is selected.
17:42:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:22 INFO  : Context for 'APU' is selected.
17:42:23 INFO  : 'ps7_init' command is executed.
17:42:23 INFO  : 'ps7_post_config' command is executed.
17:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:23 INFO  : Memory regions updated for context APU
17:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:23 INFO  : 'con' command is executed.
17:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:42:38 INFO  : Disconnected from the channel tcfchan#26.
17:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:39 INFO  : 'jtag frequency' command is executed.
17:42:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:39 INFO  : Context for 'APU' is selected.
17:42:39 INFO  : System reset is completed.
17:42:42 INFO  : 'after 3000' command is executed.
17:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:42:44 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:46 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : 'ps7_init' command is executed.
17:42:46 INFO  : 'ps7_post_config' command is executed.
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:47 INFO  : Memory regions updated for context APU
17:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:47 INFO  : 'con' command is executed.
17:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:43:38 INFO  : Disconnected from the channel tcfchan#27.
17:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:39 INFO  : 'jtag frequency' command is executed.
17:43:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:39 INFO  : Context for 'APU' is selected.
17:43:39 INFO  : System reset is completed.
17:43:42 INFO  : 'after 3000' command is executed.
17:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:43:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:43:45 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:47 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : 'ps7_init' command is executed.
17:43:47 INFO  : 'ps7_post_config' command is executed.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:47 INFO  : Memory regions updated for context APU
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:43:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:44:07 INFO  : Disconnected from the channel tcfchan#28.
17:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:08 INFO  : 'jtag frequency' command is executed.
17:44:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:08 INFO  : Context for 'APU' is selected.
17:44:08 INFO  : System reset is completed.
17:44:11 INFO  : 'after 3000' command is executed.
17:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:44:13 INFO  : Context for 'APU' is selected.
17:44:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:15 INFO  : Context for 'APU' is selected.
17:44:16 INFO  : 'ps7_init' command is executed.
17:44:16 INFO  : 'ps7_post_config' command is executed.
17:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:16 INFO  : Memory regions updated for context APU
17:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:16 INFO  : 'con' command is executed.
17:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:45:03 INFO  : Disconnected from the channel tcfchan#29.
17:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:04 INFO  : 'jtag frequency' command is executed.
17:45:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:04 INFO  : Context for 'APU' is selected.
17:45:05 INFO  : System reset is completed.
17:45:08 INFO  : 'after 3000' command is executed.
17:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:10 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:45:10 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : 'ps7_init' command is executed.
17:45:12 INFO  : 'ps7_post_config' command is executed.
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:12 INFO  : Memory regions updated for context APU
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:12 INFO  : 'con' command is executed.
17:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:45:36 INFO  : Disconnected from the channel tcfchan#30.
17:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:37 INFO  : 'jtag frequency' command is executed.
17:45:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:37 INFO  : Context for 'APU' is selected.
17:45:38 INFO  : System reset is completed.
17:45:41 INFO  : 'after 3000' command is executed.
17:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:45:43 INFO  : Context for 'APU' is selected.
17:45:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:45:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:45 INFO  : Context for 'APU' is selected.
17:45:45 INFO  : 'ps7_init' command is executed.
17:45:45 INFO  : 'ps7_post_config' command is executed.
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:45 INFO  : Memory regions updated for context APU
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : 'con' command is executed.
17:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:46:00 INFO  : Disconnected from the channel tcfchan#31.
17:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:01 INFO  : 'fpga -state' command is executed.
17:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:01 INFO  : 'jtag frequency' command is executed.
17:46:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:01 INFO  : Context for 'APU' is selected.
17:46:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:03 INFO  : Context for 'APU' is selected.
17:46:03 INFO  : 'stop' command is executed.
17:46:03 INFO  : 'ps7_init' command is executed.
17:46:03 INFO  : 'ps7_post_config' command is executed.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:04 INFO  : Memory regions updated for context APU
17:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : 'con' command is executed.
17:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:46:49 INFO  : Disconnected from the channel tcfchan#32.
17:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:50 INFO  : 'fpga -state' command is executed.
17:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:50 INFO  : 'jtag frequency' command is executed.
17:46:50 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:50 INFO  : Context for 'APU' is selected.
17:46:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:46:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:52 INFO  : Context for 'APU' is selected.
17:46:52 INFO  : 'stop' command is executed.
17:46:52 INFO  : 'ps7_init' command is executed.
17:46:52 INFO  : 'ps7_post_config' command is executed.
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:52 INFO  : Memory regions updated for context APU
17:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:52 INFO  : 'con' command is executed.
17:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:05 INFO  : Disconnected from the channel tcfchan#33.
17:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:06 INFO  : 'fpga -state' command is executed.
17:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:07 INFO  : 'jtag frequency' command is executed.
17:48:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:07 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:08 INFO  : Context for 'APU' is selected.
17:48:08 INFO  : 'stop' command is executed.
17:48:09 INFO  : 'ps7_init' command is executed.
17:48:09 INFO  : 'ps7_post_config' command is executed.
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:09 INFO  : Memory regions updated for context APU
17:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:09 INFO  : 'con' command is executed.
17:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:09 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:21 INFO  : Disconnected from the channel tcfchan#34.
17:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:24 INFO  : 'fpga -state' command is executed.
17:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:24 INFO  : 'jtag frequency' command is executed.
17:48:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:24 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:26 INFO  : Context for 'APU' is selected.
17:48:26 INFO  : 'stop' command is executed.
17:48:27 INFO  : 'ps7_init' command is executed.
17:48:27 INFO  : 'ps7_post_config' command is executed.
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:27 INFO  : Memory regions updated for context APU
17:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:27 INFO  : 'con' command is executed.
17:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:42 INFO  : Disconnected from the channel tcfchan#35.
17:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:43 INFO  : 'fpga -state' command is executed.
17:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:43 INFO  : 'jtag frequency' command is executed.
17:48:43 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:43 INFO  : Context for 'APU' is selected.
17:48:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:45 INFO  : Context for 'APU' is selected.
17:48:45 INFO  : 'stop' command is executed.
17:48:45 INFO  : 'ps7_init' command is executed.
17:48:45 INFO  : 'ps7_post_config' command is executed.
17:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:46 INFO  : Memory regions updated for context APU
17:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:46 INFO  : 'con' command is executed.
17:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:48:54 INFO  : Disconnected from the channel tcfchan#36.
17:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:56 INFO  : 'fpga -state' command is executed.
17:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:56 INFO  : 'jtag frequency' command is executed.
17:48:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:56 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:58 INFO  : Context for 'APU' is selected.
17:48:58 INFO  : 'stop' command is executed.
17:48:58 INFO  : 'ps7_init' command is executed.
17:48:58 INFO  : 'ps7_post_config' command is executed.
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:58 INFO  : Memory regions updated for context APU
17:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:58 INFO  : 'con' command is executed.
17:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:49:09 INFO  : Disconnected from the channel tcfchan#37.
17:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:10 INFO  : 'fpga -state' command is executed.
17:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:10 INFO  : 'jtag frequency' command is executed.
17:49:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:10 INFO  : Context for 'APU' is selected.
17:49:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:12 INFO  : Context for 'APU' is selected.
17:49:12 INFO  : 'stop' command is executed.
17:49:12 INFO  : 'ps7_init' command is executed.
17:49:12 INFO  : 'ps7_post_config' command is executed.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:12 INFO  : Memory regions updated for context APU
17:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:12 INFO  : 'con' command is executed.
17:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:49:43 INFO  : Disconnected from the channel tcfchan#38.
17:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:45 INFO  : 'fpga -state' command is executed.
17:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:45 INFO  : 'jtag frequency' command is executed.
17:49:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:45 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:46 INFO  : Context for 'APU' is selected.
17:49:46 INFO  : 'stop' command is executed.
17:49:47 INFO  : 'ps7_init' command is executed.
17:49:47 INFO  : 'ps7_post_config' command is executed.
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:47 INFO  : Memory regions updated for context APU
17:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:47 INFO  : 'con' command is executed.
17:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:50:11 INFO  : Disconnected from the channel tcfchan#39.
17:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:12 INFO  : 'fpga -state' command is executed.
17:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:13 INFO  : 'jtag frequency' command is executed.
17:50:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:14 INFO  : Context for 'APU' is selected.
17:50:14 INFO  : 'stop' command is executed.
17:50:14 INFO  : 'ps7_init' command is executed.
17:50:14 INFO  : 'ps7_post_config' command is executed.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:15 INFO  : Memory regions updated for context APU
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:15 INFO  : 'con' command is executed.
17:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:50:50 INFO  : Disconnected from the channel tcfchan#40.
17:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:51 INFO  : 'fpga -state' command is executed.
17:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:51 INFO  : 'jtag frequency' command is executed.
17:50:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:51 INFO  : Context for 'APU' is selected.
17:50:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:53 INFO  : Context for 'APU' is selected.
17:50:53 INFO  : 'stop' command is executed.
17:50:53 INFO  : 'ps7_init' command is executed.
17:50:53 INFO  : 'ps7_post_config' command is executed.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:53 INFO  : Memory regions updated for context APU
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : 'con' command is executed.
17:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:51:08 INFO  : Disconnected from the channel tcfchan#41.
17:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:51:09 INFO  : 'fpga -state' command is executed.
17:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:10 INFO  : 'jtag frequency' command is executed.
17:51:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:10 INFO  : Context for 'APU' is selected.
17:51:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:11 INFO  : Context for 'APU' is selected.
17:51:11 INFO  : 'stop' command is executed.
17:51:12 INFO  : 'ps7_init' command is executed.
17:51:12 INFO  : 'ps7_post_config' command is executed.
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:12 INFO  : Memory regions updated for context APU
17:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:12 INFO  : 'con' command is executed.
17:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:51:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:52:07 INFO  : Disconnected from the channel tcfchan#42.
17:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:52:08 INFO  : 'fpga -state' command is executed.
17:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:52:08 INFO  : 'jtag frequency' command is executed.
17:52:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:08 INFO  : Context for 'APU' is selected.
17:52:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:10 INFO  : Context for 'APU' is selected.
17:52:10 INFO  : 'stop' command is executed.
17:52:10 INFO  : 'ps7_init' command is executed.
17:52:10 INFO  : 'ps7_post_config' command is executed.
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:10 INFO  : Memory regions updated for context APU
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : 'con' command is executed.
17:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:52:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:56:49 INFO  : Disconnected from the channel tcfchan#43.
17:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:50 INFO  : 'fpga -state' command is executed.
17:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:51 INFO  : 'jtag frequency' command is executed.
17:56:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:51 INFO  : Context for 'APU' is selected.
17:56:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:52 INFO  : Context for 'APU' is selected.
17:56:52 INFO  : 'stop' command is executed.
17:56:53 INFO  : 'ps7_init' command is executed.
17:56:53 INFO  : 'ps7_post_config' command is executed.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:53 INFO  : Memory regions updated for context APU
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : 'con' command is executed.
17:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:57:19 INFO  : Disconnected from the channel tcfchan#44.
17:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:20 INFO  : 'fpga -state' command is executed.
17:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:20 INFO  : 'jtag frequency' command is executed.
17:57:20 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:20 INFO  : Context for 'APU' is selected.
17:57:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:22 INFO  : Context for 'APU' is selected.
17:57:22 INFO  : 'stop' command is executed.
17:57:22 INFO  : 'ps7_init' command is executed.
17:57:22 INFO  : 'ps7_post_config' command is executed.
17:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:23 INFO  : Memory regions updated for context APU
17:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:23 INFO  : 'con' command is executed.
17:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:57:54 INFO  : Disconnected from the channel tcfchan#45.
17:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:56 INFO  : 'fpga -state' command is executed.
17:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:56 INFO  : 'jtag frequency' command is executed.
17:57:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:56 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:57 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : 'stop' command is executed.
17:57:58 INFO  : 'ps7_init' command is executed.
17:57:58 INFO  : 'ps7_post_config' command is executed.
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:58 INFO  : Memory regions updated for context APU
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : 'con' command is executed.
17:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
21:26:21 INFO  : Disconnected from the channel tcfchan#46.
21:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:22 INFO  : 'fpga -state' command is executed.
21:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:22 INFO  : 'jtag frequency' command is executed.
21:26:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:22 INFO  : Context for 'APU' is selected.
21:26:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
21:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:24 INFO  : Context for 'APU' is selected.
21:26:24 INFO  : 'stop' command is executed.
21:26:24 INFO  : 'ps7_init' command is executed.
21:26:24 INFO  : 'ps7_post_config' command is executed.
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:24 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:24 INFO  : Memory regions updated for context APU
21:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:25 INFO  : 'con' command is executed.
21:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:38:58 INFO  : Example project lidar_arm_control_CPP_bsp_xuartlite_polled_example_1 has been created successfully.
09:38:58 INFO  : Example project lidar_arm_control_CPP_bsp_xuartlite_low_level_example_1 has been created successfully.
09:40:03 INFO  : Disconnected from the channel tcfchan#47.
09:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:43:43 INFO  : 'fpga -state' command is executed.
09:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:43:45 INFO  : 'jtag frequency' command is executed.
09:43:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:45 INFO  : Context for 'APU' is selected.
09:43:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:47 INFO  : Context for 'APU' is selected.
09:43:47 INFO  : 'stop' command is executed.
09:43:47 INFO  : 'ps7_init' command is executed.
09:43:47 INFO  : 'ps7_post_config' command is executed.
09:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:48 INFO  : Memory regions updated for context APU
09:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:48 INFO  : 'con' command is executed.
09:43:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:43:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:44:08 INFO  : Disconnected from the channel tcfchan#48.
09:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:09 INFO  : 'jtag frequency' command is executed.
09:44:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:09 INFO  : Context for 'APU' is selected.
09:44:09 INFO  : System reset is completed.
09:44:12 INFO  : 'after 3000' command is executed.
09:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:44:15 INFO  : Context for 'APU' is selected.
09:44:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:16 INFO  : Context for 'APU' is selected.
09:44:17 INFO  : 'ps7_init' command is executed.
09:44:17 INFO  : 'ps7_post_config' command is executed.
09:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:17 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:17 INFO  : Memory regions updated for context APU
09:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:17 INFO  : 'con' command is executed.
09:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:44:43 INFO  : Disconnected from the channel tcfchan#49.
09:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:44 INFO  : 'jtag frequency' command is executed.
09:44:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:44 INFO  : Context for 'APU' is selected.
09:44:44 INFO  : System reset is completed.
09:44:47 INFO  : 'after 3000' command is executed.
09:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:44:50 INFO  : Context for 'APU' is selected.
09:44:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:52 INFO  : Context for 'APU' is selected.
09:44:52 INFO  : 'ps7_init' command is executed.
09:44:52 INFO  : 'ps7_post_config' command is executed.
09:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:52 INFO  : Memory regions updated for context APU
09:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:53 INFO  : 'con' command is executed.
09:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:44:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:45:30 INFO  : Disconnected from the channel tcfchan#50.
09:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:31 INFO  : 'jtag frequency' command is executed.
09:45:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:31 INFO  : Context for 'APU' is selected.
09:45:31 INFO  : System reset is completed.
09:45:34 INFO  : 'after 3000' command is executed.
09:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:45:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:45:37 INFO  : Context for 'APU' is selected.
09:45:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:39 INFO  : Context for 'APU' is selected.
09:45:39 INFO  : 'ps7_init' command is executed.
09:45:39 INFO  : 'ps7_post_config' command is executed.
09:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:39 INFO  : Memory regions updated for context APU
09:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:39 INFO  : 'con' command is executed.
09:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:45:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:46:05 INFO  : Disconnected from the channel tcfchan#51.
09:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:06 INFO  : 'jtag frequency' command is executed.
09:46:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:06 INFO  : Context for 'APU' is selected.
09:46:07 INFO  : System reset is completed.
09:46:10 INFO  : 'after 3000' command is executed.
09:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:46:12 INFO  : Context for 'APU' is selected.
09:46:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:14 INFO  : Context for 'APU' is selected.
09:46:14 INFO  : 'ps7_init' command is executed.
09:46:14 INFO  : 'ps7_post_config' command is executed.
09:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:14 INFO  : Memory regions updated for context APU
09:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:14 INFO  : 'con' command is executed.
09:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:46:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:46:40 INFO  : Disconnected from the channel tcfchan#52.
09:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:41 INFO  : 'jtag frequency' command is executed.
09:46:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:41 INFO  : Context for 'APU' is selected.
09:46:41 INFO  : System reset is completed.
09:46:44 INFO  : 'after 3000' command is executed.
09:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:46:47 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:48 INFO  : Context for 'APU' is selected.
09:46:48 INFO  : 'ps7_init' command is executed.
09:46:49 INFO  : 'ps7_post_config' command is executed.
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:49 INFO  : Memory regions updated for context APU
09:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:49 INFO  : 'con' command is executed.
09:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:46:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:48:11 INFO  : Disconnected from the channel tcfchan#53.
09:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:12 INFO  : 'jtag frequency' command is executed.
09:48:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:12 INFO  : Context for 'APU' is selected.
09:48:12 INFO  : System reset is completed.
09:48:15 INFO  : 'after 3000' command is executed.
09:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:48:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:48:18 INFO  : Context for 'APU' is selected.
09:48:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:48:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:19 INFO  : Context for 'APU' is selected.
09:48:20 INFO  : 'ps7_init' command is executed.
09:48:20 INFO  : 'ps7_post_config' command is executed.
09:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:20 INFO  : Memory regions updated for context APU
09:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:20 INFO  : 'con' command is executed.
09:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:48:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:48:43 INFO  : Disconnected from the channel tcfchan#54.
09:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:44 INFO  : 'jtag frequency' command is executed.
09:48:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:44 INFO  : Context for 'APU' is selected.
09:48:44 INFO  : System reset is completed.
09:48:47 INFO  : 'after 3000' command is executed.
09:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:48:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:48:50 INFO  : Context for 'APU' is selected.
09:48:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:51 INFO  : Context for 'APU' is selected.
09:48:52 INFO  : 'ps7_init' command is executed.
09:48:52 INFO  : 'ps7_post_config' command is executed.
09:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:52 INFO  : Memory regions updated for context APU
09:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:52 INFO  : 'con' command is executed.
09:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:48:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:50:55 INFO  : Disconnected from the channel tcfchan#55.
09:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:56 INFO  : 'jtag frequency' command is executed.
09:50:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:56 INFO  : Context for 'APU' is selected.
09:50:56 INFO  : System reset is completed.
09:50:59 INFO  : 'after 3000' command is executed.
09:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:51:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:51:02 INFO  : Context for 'APU' is selected.
09:51:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:03 INFO  : Context for 'APU' is selected.
09:51:04 INFO  : 'ps7_init' command is executed.
09:51:04 INFO  : 'ps7_post_config' command is executed.
09:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:04 INFO  : Memory regions updated for context APU
09:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : 'con' command is executed.
09:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:51:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
09:55:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612518931000,  Project:1612457382000
09:55:53 INFO  : Project lidar_arm_control_wrapper_hw_platform_0's source hardware specification located at /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:55:57 INFO  : Copied contents of /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf into /lidar_arm_control_wrapper_hw_platform_0/system.hdf.
09:56:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:56:02 INFO  : 
09:56:03 INFO  : Updating hardware inferred compiler options for lidar_arm_control.
09:56:04 INFO  : Updating hardware inferred compiler options for lidar_arm_control_bsp_xuartlite_low_level_example_1.
09:56:04 INFO  : Clearing existing target manager status.
09:56:04 INFO  : Closing and re-opening the MSS file of ther project lidar_arm_control_bsp
09:56:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:56:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:56:37 INFO  : Disconnected from the channel tcfchan#56.
09:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:56:39 INFO  : 'jtag frequency' command is executed.
09:56:39 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:39 INFO  : Context for 'APU' is selected.
09:56:40 INFO  : System reset is completed.
09:56:43 INFO  : 'after 3000' command is executed.
09:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:56:45 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
09:56:45 INFO  : Context for 'APU' is selected.
09:56:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
09:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:45 INFO  : Context for 'APU' is selected.
09:56:45 INFO  : 'ps7_init' command is executed.
09:56:45 INFO  : 'ps7_post_config' command is executed.
09:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:46 INFO  : Memory regions updated for context APU
09:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:46 INFO  : 'con' command is executed.
09:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:56:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
17:34:07 INFO  : Registering command handlers for SDK TCF services
17:34:09 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
17:34:12 INFO  : XSCT server has started successfully.
17:34:12 INFO  : Successfully done setting XSCT server connection channel  
17:34:12 INFO  : Successfully done setting SDK workspace  
17:34:12 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
17:34:12 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
17:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:12 INFO  : 'jtag frequency' command is executed.
17:58:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:12 INFO  : Context for 'APU' is selected.
17:58:12 INFO  : System reset is completed.
17:58:15 INFO  : 'after 3000' command is executed.
17:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
17:58:18 INFO  : Context for 'APU' is selected.
17:58:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
17:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:18 INFO  : Context for 'APU' is selected.
17:58:18 INFO  : 'ps7_init' command is executed.
17:58:18 INFO  : 'ps7_post_config' command is executed.
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:18 INFO  : Memory regions updated for context APU
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : 'con' command is executed.
17:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:01:39 INFO  : Disconnected from the channel tcfchan#1.
18:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:40 INFO  : 'jtag frequency' command is executed.
18:01:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:40 INFO  : Context for 'APU' is selected.
18:01:40 INFO  : System reset is completed.
18:01:43 INFO  : 'after 3000' command is executed.
18:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:46 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:01:46 INFO  : Context for 'APU' is selected.
18:01:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:47 INFO  : Context for 'APU' is selected.
18:01:48 INFO  : 'ps7_init' command is executed.
18:01:48 INFO  : 'ps7_post_config' command is executed.
18:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:48 INFO  : Memory regions updated for context APU
18:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:48 INFO  : 'con' command is executed.
18:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:03:05 INFO  : Disconnected from the channel tcfchan#2.
18:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:06 INFO  : 'jtag frequency' command is executed.
18:03:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:06 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : System reset is completed.
18:03:10 INFO  : 'after 3000' command is executed.
18:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:03:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:03:12 INFO  : Context for 'APU' is selected.
18:03:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:14 INFO  : 'ps7_init' command is executed.
18:03:14 INFO  : 'ps7_post_config' command is executed.
18:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:14 INFO  : Memory regions updated for context APU
18:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:14 INFO  : 'con' command is executed.
18:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:03:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:09:43 INFO  : Disconnected from the channel tcfchan#3.
18:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:44 INFO  : 'jtag frequency' command is executed.
18:09:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:44 INFO  : Context for 'APU' is selected.
18:09:44 INFO  : System reset is completed.
18:09:47 INFO  : 'after 3000' command is executed.
18:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:09:50 INFO  : Context for 'APU' is selected.
18:09:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:51 INFO  : Context for 'APU' is selected.
18:09:51 INFO  : 'ps7_init' command is executed.
18:09:51 INFO  : 'ps7_post_config' command is executed.
18:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:52 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:52 INFO  : Memory regions updated for context APU
18:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:52 INFO  : 'con' command is executed.
18:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
18:12:23 INFO  : Disconnected from the channel tcfchan#4.
18:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:38 INFO  : 'jtag frequency' command is executed.
18:12:38 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:38 INFO  : Context for 'APU' is selected.
18:12:38 INFO  : System reset is completed.
18:12:41 INFO  : 'after 3000' command is executed.
18:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
18:12:43 INFO  : Context for 'APU' is selected.
18:12:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
18:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:45 INFO  : Context for 'APU' is selected.
18:12:45 INFO  : 'ps7_init' command is executed.
18:12:45 INFO  : 'ps7_post_config' command is executed.
18:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:45 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_low_level_example_1/Debug/lidar_arm_control_bsp_xuartlite_low_level_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:45 INFO  : Memory regions updated for context APU
18:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:45 INFO  : 'con' command is executed.
18:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:12:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
00:31:05 INFO  : Registering command handlers for SDK TCF services
00:31:06 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
00:31:10 INFO  : XSCT server has started successfully.
00:31:11 INFO  : Successfully done setting XSCT server connection channel  
00:31:11 INFO  : Successfully done setting SDK workspace  
00:31:11 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
00:31:11 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
00:31:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1613694633000,  Project:1612518931000
00:31:14 INFO  : The hardware specification for project 'lidar_arm_control_wrapper_hw_platform_0' is different from /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
00:31:17 INFO  : Copied contents of /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf into /lidar_arm_control_wrapper_hw_platform_0/system.hdf.
00:31:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:31:21 INFO  : 
00:31:22 INFO  : Updating hardware inferred compiler options for lidar_arm_control.
00:31:23 INFO  : Updating hardware inferred compiler options for lidar_arm_control_bsp_xuartlite_low_level_example_1.
00:31:23 INFO  : Clearing existing target manager status.
00:31:23 INFO  : Closing and re-opening the MSS file of ther project lidar_arm_control_bsp
00:31:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:31:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:33:43 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
00:33:45 INFO  : XSCT server has started successfully.
00:33:45 INFO  : Successfully done setting XSCT server connection channel  
00:33:45 INFO  : Successfully done setting SDK workspace  
00:33:50 INFO  : Registering command handlers for SDK TCF services
00:33:50 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
00:33:51 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
00:35:35 INFO  : Example project lidar_arm_control_bsp_xuartlite_intr_example_1 has been created successfully.
00:54:24 INFO  : Example project lidar_arm_control_bsp_xuartlite_intr_example_2 has been created successfully.
09:45:07 INFO  : Registering command handlers for SDK TCF services
09:45:09 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/temp_xsdb_launch_script.tcl
09:45:12 INFO  : XSCT server has started successfully.
09:45:12 INFO  : Successfully done setting XSCT server connection channel  
09:45:12 INFO  : Successfully done setting SDK workspace  
09:45:12 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper.hdf.
09:45:12 INFO  : Checking for hwspec changes in the project lidar_arm_control_wrapper_hw_platform_0.
09:47:22 INFO  : Example project lidar_arm_control_bsp_xuartlite_intr_tapp_example_1 has been created successfully.
10:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:33 INFO  : 'jtag frequency' command is executed.
10:08:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:33 INFO  : Context for 'APU' is selected.
10:08:33 INFO  : System reset is completed.
10:08:36 INFO  : 'after 3000' command is executed.
10:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:08:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
10:08:38 INFO  : Context for 'APU' is selected.
10:08:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:38 INFO  : Context for 'APU' is selected.
10:08:39 INFO  : 'ps7_init' command is executed.
10:08:39 INFO  : 'ps7_post_config' command is executed.
10:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:08:39 INFO  : Memory regions updated for context APU
10:08:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_helloworld_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
10:09:08 INFO  : Disconnected from the channel tcfchan#1.
10:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:21 INFO  : 'jtag frequency' command is executed.
10:09:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:21 INFO  : Context for 'APU' is selected.
10:09:21 INFO  : System reset is completed.
10:09:24 INFO  : 'after 3000' command is executed.
10:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:09:27 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
10:09:27 INFO  : Context for 'APU' is selected.
10:09:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:28 INFO  : Context for 'APU' is selected.
10:09:28 INFO  : 'ps7_init' command is executed.
10:09:28 INFO  : 'ps7_post_config' command is executed.
10:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:09:28 INFO  : Memory regions updated for context APU
10:09:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_helloworld_bsp_xuartlite_low_level_example_1.elf_on_local.tcl'
10:09:44 INFO  : Disconnected from the channel tcfchan#2.
10:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:09:45 INFO  : 'fpga -state' command is executed.
10:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:45 INFO  : 'jtag frequency' command is executed.
10:09:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:45 INFO  : Context for 'APU' is selected.
10:09:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:47 INFO  : Context for 'APU' is selected.
10:09:47 INFO  : 'stop' command is executed.
10:09:47 INFO  : 'ps7_init' command is executed.
10:09:47 INFO  : 'ps7_post_config' command is executed.
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:47 INFO  : Memory regions updated for context APU
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : 'con' command is executed.
10:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:09:47 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:11:02 INFO  : Disconnected from the channel tcfchan#3.
10:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:11:03 INFO  : 'fpga -state' command is executed.
10:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:11:03 INFO  : 'jtag frequency' command is executed.
10:11:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:03 INFO  : Context for 'APU' is selected.
10:11:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:05 INFO  : Context for 'APU' is selected.
10:11:05 INFO  : 'stop' command is executed.
10:11:05 INFO  : 'ps7_init' command is executed.
10:11:05 INFO  : 'ps7_post_config' command is executed.
10:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:05 INFO  : Memory regions updated for context APU
10:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:05 INFO  : 'con' command is executed.
10:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:11:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:11:36 INFO  : Disconnected from the channel tcfchan#4.
10:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:11:37 INFO  : 'fpga -state' command is executed.
10:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:11:37 INFO  : 'jtag frequency' command is executed.
10:11:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:37 INFO  : Context for 'APU' is selected.
10:11:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:39 INFO  : Context for 'APU' is selected.
10:11:39 INFO  : 'stop' command is executed.
10:11:39 INFO  : 'ps7_init' command is executed.
10:11:39 INFO  : 'ps7_post_config' command is executed.
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:39 INFO  : Memory regions updated for context APU
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : 'con' command is executed.
10:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:11:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:28:23 INFO  : Disconnected from the channel tcfchan#5.
10:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:28:24 INFO  : 'fpga -state' command is executed.
10:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:25 INFO  : 'jtag frequency' command is executed.
10:28:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:25 INFO  : Context for 'APU' is selected.
10:28:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:26 INFO  : Context for 'APU' is selected.
10:28:26 INFO  : 'stop' command is executed.
10:28:26 INFO  : 'ps7_init' command is executed.
10:28:26 INFO  : 'ps7_post_config' command is executed.
10:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:27 INFO  : Memory regions updated for context APU
10:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:27 INFO  : 'con' command is executed.
10:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:28:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:28:45 INFO  : Disconnected from the channel tcfchan#6.
10:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:28:46 INFO  : 'fpga -state' command is executed.
10:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:47 INFO  : 'jtag frequency' command is executed.
10:28:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:47 INFO  : Context for 'APU' is selected.
10:28:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:48 INFO  : Context for 'APU' is selected.
10:28:48 INFO  : 'stop' command is executed.
10:28:48 INFO  : 'ps7_init' command is executed.
10:28:48 INFO  : 'ps7_post_config' command is executed.
10:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:48 INFO  : Memory regions updated for context APU
10:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:49 INFO  : 'con' command is executed.
10:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:28:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:29:39 INFO  : Disconnected from the channel tcfchan#7.
10:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:29:40 INFO  : 'fpga -state' command is executed.
10:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:41 INFO  : 'jtag frequency' command is executed.
10:29:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:41 INFO  : Context for 'APU' is selected.
10:29:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:42 INFO  : Context for 'APU' is selected.
10:29:42 INFO  : 'stop' command is executed.
10:29:43 INFO  : 'ps7_init' command is executed.
10:29:43 INFO  : 'ps7_post_config' command is executed.
10:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:43 INFO  : Memory regions updated for context APU
10:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:43 INFO  : 'con' command is executed.
10:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:29:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:30:51 INFO  : Disconnected from the channel tcfchan#8.
10:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:52 INFO  : 'fpga -state' command is executed.
10:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:52 INFO  : 'jtag frequency' command is executed.
10:30:52 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:52 INFO  : Context for 'APU' is selected.
10:30:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:54 INFO  : Context for 'APU' is selected.
10:30:54 INFO  : 'stop' command is executed.
10:30:54 INFO  : 'ps7_init' command is executed.
10:30:54 INFO  : 'ps7_post_config' command is executed.
10:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:54 INFO  : Memory regions updated for context APU
10:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:54 INFO  : 'con' command is executed.
10:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:30:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:32:25 INFO  : Disconnected from the channel tcfchan#9.
10:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:32:26 INFO  : 'fpga -state' command is executed.
10:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:32:26 INFO  : 'jtag frequency' command is executed.
10:32:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:26 INFO  : Context for 'APU' is selected.
10:32:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:28 INFO  : Context for 'APU' is selected.
10:32:28 INFO  : 'stop' command is executed.
10:32:28 INFO  : 'ps7_init' command is executed.
10:32:28 INFO  : 'ps7_post_config' command is executed.
10:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:28 INFO  : Memory regions updated for context APU
10:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:28 INFO  : 'con' command is executed.
10:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:32:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:34:23 INFO  : Disconnected from the channel tcfchan#10.
10:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:34:24 INFO  : 'fpga -state' command is executed.
10:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:34:24 INFO  : 'jtag frequency' command is executed.
10:34:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:24 INFO  : Context for 'APU' is selected.
10:34:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:26 INFO  : Context for 'APU' is selected.
10:34:26 INFO  : 'stop' command is executed.
10:34:26 INFO  : 'ps7_init' command is executed.
10:34:26 INFO  : 'ps7_post_config' command is executed.
10:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:26 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:26 INFO  : Memory regions updated for context APU
10:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:26 INFO  : 'con' command is executed.
10:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:34:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:39:03 INFO  : Disconnected from the channel tcfchan#11.
10:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:04 INFO  : 'fpga -state' command is executed.
10:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:05 INFO  : 'jtag frequency' command is executed.
10:39:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:05 INFO  : Context for 'APU' is selected.
10:39:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:07 INFO  : Context for 'APU' is selected.
10:39:07 INFO  : 'stop' command is executed.
10:39:07 INFO  : 'ps7_init' command is executed.
10:39:07 INFO  : 'ps7_post_config' command is executed.
10:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:07 INFO  : Memory regions updated for context APU
10:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:07 INFO  : 'con' command is executed.
10:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:39:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:40:32 INFO  : Disconnected from the channel tcfchan#12.
10:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:40:33 INFO  : 'fpga -state' command is executed.
10:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:40:33 INFO  : 'jtag frequency' command is executed.
10:40:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:33 INFO  : Context for 'APU' is selected.
10:40:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:34 INFO  : Context for 'APU' is selected.
10:40:34 INFO  : 'stop' command is executed.
10:40:35 INFO  : 'ps7_init' command is executed.
10:40:35 INFO  : 'ps7_post_config' command is executed.
10:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:35 INFO  : Memory regions updated for context APU
10:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:35 INFO  : 'con' command is executed.
10:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:40:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:42:14 INFO  : Disconnected from the channel tcfchan#13.
10:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:15 INFO  : 'fpga -state' command is executed.
10:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:15 INFO  : 'jtag frequency' command is executed.
10:42:15 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:15 INFO  : Context for 'APU' is selected.
10:42:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:17 INFO  : Context for 'APU' is selected.
10:42:17 INFO  : 'stop' command is executed.
10:42:17 INFO  : 'ps7_init' command is executed.
10:42:17 INFO  : 'ps7_post_config' command is executed.
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:18 INFO  : Memory regions updated for context APU
10:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:18 INFO  : 'con' command is executed.
10:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:42:34 INFO  : Disconnected from the channel tcfchan#14.
10:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:35 INFO  : 'fpga -state' command is executed.
10:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:36 INFO  : 'jtag frequency' command is executed.
10:42:36 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:36 INFO  : Context for 'APU' is selected.
10:42:37 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:37 INFO  : Context for 'APU' is selected.
10:42:37 INFO  : 'stop' command is executed.
10:42:38 INFO  : 'ps7_init' command is executed.
10:42:38 INFO  : 'ps7_post_config' command is executed.
10:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:38 INFO  : Memory regions updated for context APU
10:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:38 INFO  : 'con' command is executed.
10:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:44:27 INFO  : Disconnected from the channel tcfchan#15.
10:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:29 INFO  : 'fpga -state' command is executed.
10:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:29 INFO  : 'jtag frequency' command is executed.
10:44:29 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:29 INFO  : Context for 'APU' is selected.
10:44:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:31 INFO  : Context for 'APU' is selected.
10:44:31 INFO  : 'stop' command is executed.
10:44:31 INFO  : 'ps7_init' command is executed.
10:44:31 INFO  : 'ps7_post_config' command is executed.
10:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:31 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:31 INFO  : Memory regions updated for context APU
10:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:31 INFO  : 'con' command is executed.
10:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:44:31 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:46:19 INFO  : Disconnected from the channel tcfchan#16.
10:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:22 INFO  : 'fpga -state' command is executed.
10:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:22 INFO  : 'jtag frequency' command is executed.
10:46:22 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:22 INFO  : Context for 'APU' is selected.
10:46:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:24 INFO  : Context for 'APU' is selected.
10:46:24 INFO  : 'stop' command is executed.
10:46:24 INFO  : 'ps7_init' command is executed.
10:46:24 INFO  : 'ps7_post_config' command is executed.
10:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:25 INFO  : Memory regions updated for context APU
10:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:25 INFO  : 'con' command is executed.
10:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:48:36 INFO  : Disconnected from the channel tcfchan#17.
10:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:37 INFO  : 'fpga -state' command is executed.
10:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:37 INFO  : 'jtag frequency' command is executed.
10:48:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:37 INFO  : Context for 'APU' is selected.
10:48:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:48:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:39 INFO  : Context for 'APU' is selected.
10:48:39 INFO  : 'stop' command is executed.
10:48:40 INFO  : 'ps7_init' command is executed.
10:48:40 INFO  : 'ps7_post_config' command is executed.
10:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:40 INFO  : Memory regions updated for context APU
10:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:40 INFO  : 'con' command is executed.
10:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:48:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:50:41 INFO  : Disconnected from the channel tcfchan#18.
10:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:42 INFO  : 'fpga -state' command is executed.
10:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:42 INFO  : 'jtag frequency' command is executed.
10:50:42 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:50:42 INFO  : Context for 'APU' is selected.
10:50:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:50:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:44 INFO  : Context for 'APU' is selected.
10:50:44 INFO  : 'stop' command is executed.
10:50:44 INFO  : 'ps7_init' command is executed.
10:50:44 INFO  : 'ps7_post_config' command is executed.
10:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:44 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:44 INFO  : Memory regions updated for context APU
10:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:45 INFO  : 'con' command is executed.
10:50:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:50:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:51:13 INFO  : Disconnected from the channel tcfchan#19.
10:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:14 INFO  : 'fpga -state' command is executed.
10:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:14 INFO  : 'jtag frequency' command is executed.
10:51:14 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:14 INFO  : Context for 'APU' is selected.
10:51:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:16 INFO  : Context for 'APU' is selected.
10:51:16 INFO  : 'stop' command is executed.
10:51:16 INFO  : 'ps7_init' command is executed.
10:51:16 INFO  : 'ps7_post_config' command is executed.
10:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:16 INFO  : Memory regions updated for context APU
10:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:17 INFO  : 'con' command is executed.
10:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:51:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:53:45 INFO  : Disconnected from the channel tcfchan#20.
10:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:46 INFO  : 'fpga -state' command is executed.
10:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:46 INFO  : 'jtag frequency' command is executed.
10:53:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:46 INFO  : Context for 'APU' is selected.
10:53:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:48 INFO  : Context for 'APU' is selected.
10:53:48 INFO  : 'stop' command is executed.
10:53:48 INFO  : 'ps7_init' command is executed.
10:53:48 INFO  : 'ps7_post_config' command is executed.
10:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:49 INFO  : Memory regions updated for context APU
10:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:49 INFO  : 'con' command is executed.
10:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:57:45 INFO  : Disconnected from the channel tcfchan#21.
10:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:57:46 INFO  : 'fpga -state' command is executed.
10:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:47 INFO  : 'jtag frequency' command is executed.
10:57:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:47 INFO  : Context for 'APU' is selected.
10:57:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
10:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:48 INFO  : Context for 'APU' is selected.
10:57:48 INFO  : 'stop' command is executed.
10:57:49 INFO  : 'ps7_init' command is executed.
10:57:49 INFO  : 'ps7_post_config' command is executed.
10:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:49 INFO  : Memory regions updated for context APU
10:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:49 INFO  : 'con' command is executed.
10:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:57:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
10:59:59 INFO  : Disconnected from the channel tcfchan#22.
11:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:00:00 INFO  : 'fpga -state' command is executed.
11:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:00:01 INFO  : 'jtag frequency' command is executed.
11:00:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:01 INFO  : Context for 'APU' is selected.
11:00:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:02 INFO  : Context for 'APU' is selected.
11:00:02 INFO  : 'stop' command is executed.
11:00:03 INFO  : 'ps7_init' command is executed.
11:00:03 INFO  : 'ps7_post_config' command is executed.
11:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:03 INFO  : Memory regions updated for context APU
11:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : 'con' command is executed.
11:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:00:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:01:21 INFO  : Disconnected from the channel tcfchan#23.
11:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:22 INFO  : 'fpga -state' command is executed.
11:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:23 INFO  : 'jtag frequency' command is executed.
11:01:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:23 INFO  : Context for 'APU' is selected.
11:01:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:25 INFO  : Context for 'APU' is selected.
11:01:25 INFO  : 'stop' command is executed.
11:01:25 INFO  : 'ps7_init' command is executed.
11:01:25 INFO  : 'ps7_post_config' command is executed.
11:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:25 INFO  : Memory regions updated for context APU
11:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:25 INFO  : 'con' command is executed.
11:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:01:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:01:46 INFO  : Disconnected from the channel tcfchan#24.
11:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:47 INFO  : 'fpga -state' command is executed.
11:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:48 INFO  : 'jtag frequency' command is executed.
11:01:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:48 INFO  : Context for 'APU' is selected.
11:01:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:49 INFO  : Context for 'APU' is selected.
11:01:49 INFO  : 'stop' command is executed.
11:01:50 INFO  : 'ps7_init' command is executed.
11:01:50 INFO  : 'ps7_post_config' command is executed.
11:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:50 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:50 INFO  : Memory regions updated for context APU
11:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:50 INFO  : 'con' command is executed.
11:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:01:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:06:45 INFO  : Disconnected from the channel tcfchan#25.
11:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:46 INFO  : 'fpga -state' command is executed.
11:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:46 INFO  : 'jtag frequency' command is executed.
11:06:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:46 INFO  : Context for 'APU' is selected.
11:06:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:48 INFO  : Context for 'APU' is selected.
11:06:48 INFO  : 'stop' command is executed.
11:06:48 INFO  : 'ps7_init' command is executed.
11:06:48 INFO  : 'ps7_post_config' command is executed.
11:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:49 INFO  : Memory regions updated for context APU
11:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:49 INFO  : 'con' command is executed.
11:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:08:25 INFO  : Disconnected from the channel tcfchan#26.
11:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:26 INFO  : 'fpga -state' command is executed.
11:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:26 INFO  : 'jtag frequency' command is executed.
11:08:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:26 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:28 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : 'stop' command is executed.
11:08:28 INFO  : 'ps7_init' command is executed.
11:08:28 INFO  : 'ps7_post_config' command is executed.
11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:29 INFO  : Memory regions updated for context APU
11:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:29 INFO  : 'con' command is executed.
11:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:09:23 INFO  : Disconnected from the channel tcfchan#27.
11:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:24 INFO  : 'fpga -state' command is executed.
11:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:24 INFO  : 'jtag frequency' command is executed.
11:09:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:24 INFO  : Context for 'APU' is selected.
11:09:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:27 INFO  : Context for 'APU' is selected.
11:09:27 INFO  : 'stop' command is executed.
11:09:27 INFO  : 'ps7_init' command is executed.
11:09:27 INFO  : 'ps7_post_config' command is executed.
11:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:27 INFO  : Memory regions updated for context APU
11:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:27 INFO  : 'con' command is executed.
11:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:16:38 INFO  : Disconnected from the channel tcfchan#28.
11:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:39 INFO  : 'fpga -state' command is executed.
11:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:40 INFO  : 'jtag frequency' command is executed.
11:16:40 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:40 INFO  : Context for 'APU' is selected.
11:16:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:16:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:41 INFO  : Context for 'APU' is selected.
11:16:41 INFO  : 'stop' command is executed.
11:16:42 INFO  : 'ps7_init' command is executed.
11:16:42 INFO  : 'ps7_post_config' command is executed.
11:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:42 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:42 INFO  : Memory regions updated for context APU
11:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:42 INFO  : 'con' command is executed.
11:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:17:03 INFO  : Disconnected from the channel tcfchan#29.
11:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:04 INFO  : 'fpga -state' command is executed.
11:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:04 INFO  : 'jtag frequency' command is executed.
11:17:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:04 INFO  : Context for 'APU' is selected.
11:17:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:06 INFO  : Context for 'APU' is selected.
11:17:06 INFO  : 'stop' command is executed.
11:17:06 INFO  : 'ps7_init' command is executed.
11:17:06 INFO  : 'ps7_post_config' command is executed.
11:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:07 INFO  : Memory regions updated for context APU
11:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:07 INFO  : 'con' command is executed.
11:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:18:28 INFO  : Disconnected from the channel tcfchan#30.
11:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:29 INFO  : 'fpga -state' command is executed.
11:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:29 INFO  : 'jtag frequency' command is executed.
11:18:29 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:29 INFO  : Context for 'APU' is selected.
11:18:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:31 INFO  : Context for 'APU' is selected.
11:18:31 INFO  : 'stop' command is executed.
11:18:31 INFO  : 'ps7_init' command is executed.
11:18:31 INFO  : 'ps7_post_config' command is executed.
11:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:31 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:31 INFO  : Memory regions updated for context APU
11:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:32 INFO  : 'con' command is executed.
11:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:23:56 INFO  : Disconnected from the channel tcfchan#31.
11:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:57 INFO  : 'fpga -state' command is executed.
11:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:57 INFO  : 'jtag frequency' command is executed.
11:23:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:57 INFO  : Context for 'APU' is selected.
11:23:59 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:59 INFO  : Context for 'APU' is selected.
11:23:59 INFO  : 'stop' command is executed.
11:23:59 INFO  : 'ps7_init' command is executed.
11:23:59 INFO  : 'ps7_post_config' command is executed.
11:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:00 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:00 INFO  : Memory regions updated for context APU
11:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:00 INFO  : 'con' command is executed.
11:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:25:04 INFO  : Disconnected from the channel tcfchan#32.
11:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:05 INFO  : 'fpga -state' command is executed.
11:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:05 INFO  : 'jtag frequency' command is executed.
11:25:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:05 INFO  : Context for 'APU' is selected.
11:25:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:25:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:07 INFO  : Context for 'APU' is selected.
11:25:07 INFO  : 'stop' command is executed.
11:25:07 INFO  : 'ps7_init' command is executed.
11:25:07 INFO  : 'ps7_post_config' command is executed.
11:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:08 INFO  : Memory regions updated for context APU
11:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:08 INFO  : 'con' command is executed.
11:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:26:36 INFO  : Disconnected from the channel tcfchan#33.
11:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:37 INFO  : 'fpga -state' command is executed.
11:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:37 INFO  : 'jtag frequency' command is executed.
11:26:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:37 INFO  : Context for 'APU' is selected.
11:26:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:39 INFO  : Context for 'APU' is selected.
11:26:39 INFO  : 'stop' command is executed.
11:26:39 INFO  : 'ps7_init' command is executed.
11:26:39 INFO  : 'ps7_post_config' command is executed.
11:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:39 INFO  : Memory regions updated for context APU
11:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:39 INFO  : 'con' command is executed.
11:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:26:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:27:03 INFO  : Disconnected from the channel tcfchan#34.
11:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:04 INFO  : 'fpga -state' command is executed.
11:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:04 INFO  : 'jtag frequency' command is executed.
11:27:04 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:05 INFO  : Context for 'APU' is selected.
11:27:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:07 INFO  : Context for 'APU' is selected.
11:27:07 INFO  : 'stop' command is executed.
11:27:07 INFO  : 'ps7_init' command is executed.
11:27:07 INFO  : 'ps7_post_config' command is executed.
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:07 INFO  : Memory regions updated for context APU
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : 'con' command is executed.
11:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:27:39 INFO  : Disconnected from the channel tcfchan#35.
11:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:40 INFO  : 'fpga -state' command is executed.
11:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:41 INFO  : 'jtag frequency' command is executed.
11:27:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:41 INFO  : Context for 'APU' is selected.
11:27:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:42 INFO  : Context for 'APU' is selected.
11:27:42 INFO  : 'stop' command is executed.
11:27:43 INFO  : 'ps7_init' command is executed.
11:27:43 INFO  : 'ps7_post_config' command is executed.
11:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:43 INFO  : Memory regions updated for context APU
11:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:43 INFO  : 'con' command is executed.
11:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:27:57 INFO  : Disconnected from the channel tcfchan#36.
11:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:58 INFO  : 'fpga -state' command is executed.
11:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:59 INFO  : 'jtag frequency' command is executed.
11:27:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:59 INFO  : Context for 'APU' is selected.
11:28:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:00 INFO  : Context for 'APU' is selected.
11:28:00 INFO  : 'stop' command is executed.
11:28:01 INFO  : 'ps7_init' command is executed.
11:28:01 INFO  : 'ps7_post_config' command is executed.
11:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:01 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:01 INFO  : Memory regions updated for context APU
11:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:01 INFO  : 'con' command is executed.
11:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:28:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:31:34 INFO  : Disconnected from the channel tcfchan#37.
11:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:35 INFO  : 'fpga -state' command is executed.
11:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:35 INFO  : 'jtag frequency' command is executed.
11:31:36 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:36 INFO  : Context for 'APU' is selected.
11:31:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:31:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:38 INFO  : Context for 'APU' is selected.
11:31:38 INFO  : 'stop' command is executed.
11:31:38 INFO  : 'ps7_init' command is executed.
11:31:38 INFO  : 'ps7_post_config' command is executed.
11:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:38 INFO  : Memory regions updated for context APU
11:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:38 INFO  : 'con' command is executed.
11:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:35:36 INFO  : Disconnected from the channel tcfchan#38.
11:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:35:37 INFO  : 'fpga -state' command is executed.
11:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:37 INFO  : 'jtag frequency' command is executed.
11:35:37 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:37 INFO  : Context for 'APU' is selected.
11:35:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:39 INFO  : Context for 'APU' is selected.
11:35:39 INFO  : 'stop' command is executed.
11:35:39 INFO  : 'ps7_init' command is executed.
11:35:39 INFO  : 'ps7_post_config' command is executed.
11:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:39 INFO  : Memory regions updated for context APU
11:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:39 INFO  : 'con' command is executed.
11:35:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:35:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:37:24 INFO  : Disconnected from the channel tcfchan#39.
11:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:25 INFO  : 'fpga -state' command is executed.
11:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:25 INFO  : 'jtag frequency' command is executed.
11:37:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:25 INFO  : Context for 'APU' is selected.
11:37:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:37:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:27 INFO  : Context for 'APU' is selected.
11:37:27 INFO  : 'stop' command is executed.
11:37:28 INFO  : 'ps7_init' command is executed.
11:37:28 INFO  : 'ps7_post_config' command is executed.
11:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:28 INFO  : Memory regions updated for context APU
11:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:28 INFO  : 'con' command is executed.
11:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:37:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:38:45 INFO  : Disconnected from the channel tcfchan#40.
11:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:47 INFO  : 'fpga -state' command is executed.
11:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:47 INFO  : 'jtag frequency' command is executed.
11:38:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:47 INFO  : Context for 'APU' is selected.
11:38:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:38:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:49 INFO  : Context for 'APU' is selected.
11:38:49 INFO  : 'stop' command is executed.
11:38:49 INFO  : 'ps7_init' command is executed.
11:38:49 INFO  : 'ps7_post_config' command is executed.
11:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:49 INFO  : Memory regions updated for context APU
11:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:49 INFO  : 'con' command is executed.
11:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:38:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:39:32 INFO  : Disconnected from the channel tcfchan#41.
11:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:33 INFO  : 'fpga -state' command is executed.
11:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:33 INFO  : 'jtag frequency' command is executed.
11:39:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:33 INFO  : Context for 'APU' is selected.
11:39:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:35 INFO  : Context for 'APU' is selected.
11:39:35 INFO  : 'stop' command is executed.
11:39:35 INFO  : 'ps7_init' command is executed.
11:39:35 INFO  : 'ps7_post_config' command is executed.
11:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:36 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:36 INFO  : Memory regions updated for context APU
11:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:36 INFO  : 'con' command is executed.
11:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:39:36 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:42:29 INFO  : Disconnected from the channel tcfchan#42.
11:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:42:31 INFO  : 'fpga -state' command is executed.
11:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:31 INFO  : 'jtag frequency' command is executed.
11:42:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:31 INFO  : Context for 'APU' is selected.
11:42:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:33 INFO  : Context for 'APU' is selected.
11:42:33 INFO  : 'stop' command is executed.
11:42:33 INFO  : 'ps7_init' command is executed.
11:42:33 INFO  : 'ps7_post_config' command is executed.
11:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:33 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:33 INFO  : Memory regions updated for context APU
11:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:33 INFO  : 'con' command is executed.
11:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:42:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:44:13 INFO  : Disconnected from the channel tcfchan#43.
11:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:44:14 INFO  : 'fpga -state' command is executed.
11:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:14 INFO  : 'jtag frequency' command is executed.
11:44:14 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:14 INFO  : Context for 'APU' is selected.
11:44:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:16 INFO  : Context for 'APU' is selected.
11:44:16 INFO  : 'stop' command is executed.
11:44:16 INFO  : 'ps7_init' command is executed.
11:44:16 INFO  : 'ps7_post_config' command is executed.
11:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:16 INFO  : Memory regions updated for context APU
11:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:16 INFO  : 'con' command is executed.
11:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:44:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:50:07 INFO  : Disconnected from the channel tcfchan#44.
11:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:08 INFO  : 'fpga -state' command is executed.
11:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:08 INFO  : 'jtag frequency' command is executed.
11:50:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:08 INFO  : Context for 'APU' is selected.
11:50:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:10 INFO  : Context for 'APU' is selected.
11:50:10 INFO  : 'stop' command is executed.
11:50:10 INFO  : 'ps7_init' command is executed.
11:50:10 INFO  : 'ps7_post_config' command is executed.
11:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:11 INFO  : Memory regions updated for context APU
11:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:11 INFO  : 'con' command is executed.
11:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:50:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:51:00 INFO  : Disconnected from the channel tcfchan#45.
11:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:01 INFO  : 'fpga -state' command is executed.
11:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:01 INFO  : 'jtag frequency' command is executed.
11:51:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:01 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:03 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : 'stop' command is executed.
11:51:03 INFO  : 'ps7_init' command is executed.
11:51:03 INFO  : 'ps7_post_config' command is executed.
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:03 INFO  : Memory regions updated for context APU
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:03 INFO  : 'con' command is executed.
11:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:56:17 INFO  : Disconnected from the channel tcfchan#46.
11:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:18 INFO  : 'fpga -state' command is executed.
11:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:18 INFO  : 'jtag frequency' command is executed.
11:56:18 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:18 INFO  : Context for 'APU' is selected.
11:56:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:20 INFO  : Context for 'APU' is selected.
11:56:20 INFO  : 'stop' command is executed.
11:56:20 INFO  : 'ps7_init' command is executed.
11:56:20 INFO  : 'ps7_post_config' command is executed.
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:20 INFO  : Memory regions updated for context APU
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : 'con' command is executed.
11:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:56:54 INFO  : Disconnected from the channel tcfchan#47.
11:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:55 INFO  : 'fpga -state' command is executed.
11:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:55 INFO  : 'jtag frequency' command is executed.
11:56:55 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:55 INFO  : Context for 'APU' is selected.
11:56:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:58 INFO  : Context for 'APU' is selected.
11:56:58 INFO  : 'stop' command is executed.
11:56:58 INFO  : 'ps7_init' command is executed.
11:56:58 INFO  : 'ps7_post_config' command is executed.
11:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:58 INFO  : Memory regions updated for context APU
11:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:58 INFO  : 'con' command is executed.
11:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:58:08 INFO  : Disconnected from the channel tcfchan#48.
11:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:09 INFO  : 'fpga -state' command is executed.
11:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:09 INFO  : 'jtag frequency' command is executed.
11:58:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:09 INFO  : Context for 'APU' is selected.
11:58:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:11 INFO  : Context for 'APU' is selected.
11:58:11 INFO  : 'stop' command is executed.
11:58:11 INFO  : 'ps7_init' command is executed.
11:58:11 INFO  : 'ps7_post_config' command is executed.
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:11 INFO  : Memory regions updated for context APU
11:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:11 INFO  : 'con' command is executed.
11:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:58:58 INFO  : Disconnected from the channel tcfchan#49.
11:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:59 INFO  : 'fpga -state' command is executed.
11:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:00 INFO  : 'jtag frequency' command is executed.
11:59:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:00 INFO  : Context for 'APU' is selected.
11:59:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
11:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:01 INFO  : Context for 'APU' is selected.
11:59:01 INFO  : 'stop' command is executed.
11:59:02 INFO  : 'ps7_init' command is executed.
11:59:02 INFO  : 'ps7_post_config' command is executed.
11:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:02 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:02 INFO  : Memory regions updated for context APU
11:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:02 INFO  : 'con' command is executed.
11:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:59:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:00:47 INFO  : Disconnected from the channel tcfchan#50.
12:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:48 INFO  : 'fpga -state' command is executed.
12:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:48 INFO  : 'jtag frequency' command is executed.
12:00:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:48 INFO  : Context for 'APU' is selected.
12:00:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:50 INFO  : Context for 'APU' is selected.
12:00:50 INFO  : 'stop' command is executed.
12:00:50 INFO  : 'ps7_init' command is executed.
12:00:50 INFO  : 'ps7_post_config' command is executed.
12:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:50 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:50 INFO  : Memory regions updated for context APU
12:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:51 INFO  : 'con' command is executed.
12:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:02:15 INFO  : Disconnected from the channel tcfchan#51.
12:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:02:17 INFO  : 'fpga -state' command is executed.
12:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:17 INFO  : 'jtag frequency' command is executed.
12:02:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:17 INFO  : Context for 'APU' is selected.
12:02:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:19 INFO  : Context for 'APU' is selected.
12:02:19 INFO  : 'stop' command is executed.
12:02:19 INFO  : 'ps7_init' command is executed.
12:02:19 INFO  : 'ps7_post_config' command is executed.
12:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:19 INFO  : Memory regions updated for context APU
12:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:19 INFO  : 'con' command is executed.
12:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:02:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:03:10 INFO  : Disconnected from the channel tcfchan#52.
12:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:11 INFO  : 'fpga -state' command is executed.
12:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:11 INFO  : 'jtag frequency' command is executed.
12:03:11 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:11 INFO  : Context for 'APU' is selected.
12:03:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:13 INFO  : Context for 'APU' is selected.
12:03:13 INFO  : 'stop' command is executed.
12:03:13 INFO  : 'ps7_init' command is executed.
12:03:13 INFO  : 'ps7_post_config' command is executed.
12:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:13 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:13 INFO  : Memory regions updated for context APU
12:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:13 INFO  : 'con' command is executed.
12:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:13 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:03:56 INFO  : Disconnected from the channel tcfchan#53.
12:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:59 INFO  : 'fpga -state' command is executed.
12:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:59 INFO  : 'jtag frequency' command is executed.
12:03:59 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:59 INFO  : Context for 'APU' is selected.
12:04:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:01 INFO  : Context for 'APU' is selected.
12:04:01 INFO  : 'stop' command is executed.
12:04:02 INFO  : 'ps7_init' command is executed.
12:04:02 INFO  : 'ps7_post_config' command is executed.
12:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:02 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:02 INFO  : Memory regions updated for context APU
12:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:02 INFO  : 'con' command is executed.
12:04:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:05:15 INFO  : Disconnected from the channel tcfchan#54.
12:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:16 INFO  : 'fpga -state' command is executed.
12:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:16 INFO  : 'jtag frequency' command is executed.
12:05:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:17 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:18 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : 'stop' command is executed.
12:05:19 INFO  : 'ps7_init' command is executed.
12:05:19 INFO  : 'ps7_post_config' command is executed.
12:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:19 INFO  : Memory regions updated for context APU
12:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : 'con' command is executed.
12:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:06:15 INFO  : Disconnected from the channel tcfchan#55.
12:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:17 INFO  : 'fpga -state' command is executed.
12:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:17 INFO  : 'jtag frequency' command is executed.
12:06:17 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:17 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:18 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : 'stop' command is executed.
12:06:19 INFO  : 'ps7_init' command is executed.
12:06:19 INFO  : 'ps7_post_config' command is executed.
12:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:19 INFO  : Memory regions updated for context APU
12:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:19 INFO  : 'con' command is executed.
12:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:06:32 INFO  : Disconnected from the channel tcfchan#56.
12:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:33 INFO  : 'fpga -state' command is executed.
12:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:33 INFO  : 'jtag frequency' command is executed.
12:06:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:33 INFO  : Context for 'APU' is selected.
12:06:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:06:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:35 INFO  : Context for 'APU' is selected.
12:06:35 INFO  : 'stop' command is executed.
12:06:35 INFO  : 'ps7_init' command is executed.
12:06:35 INFO  : 'ps7_post_config' command is executed.
12:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:35 INFO  : Memory regions updated for context APU
12:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:35 INFO  : 'con' command is executed.
12:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:35 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:08:02 INFO  : Disconnected from the channel tcfchan#57.
12:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:03 INFO  : 'fpga -state' command is executed.
12:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:03 INFO  : 'jtag frequency' command is executed.
12:08:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:03 INFO  : Context for 'APU' is selected.
12:08:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:05 INFO  : Context for 'APU' is selected.
12:08:05 INFO  : 'stop' command is executed.
12:08:05 INFO  : 'ps7_init' command is executed.
12:08:05 INFO  : 'ps7_post_config' command is executed.
12:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:05 INFO  : Memory regions updated for context APU
12:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:05 INFO  : 'con' command is executed.
12:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:08:42 INFO  : Disconnected from the channel tcfchan#58.
12:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:44 INFO  : 'fpga -state' command is executed.
12:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:44 INFO  : 'jtag frequency' command is executed.
12:08:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:44 INFO  : Context for 'APU' is selected.
12:08:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:46 INFO  : Context for 'APU' is selected.
12:08:46 INFO  : 'stop' command is executed.
12:08:46 INFO  : 'ps7_init' command is executed.
12:08:46 INFO  : 'ps7_post_config' command is executed.
12:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:46 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:46 INFO  : Memory regions updated for context APU
12:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:46 INFO  : 'con' command is executed.
12:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:08:59 INFO  : Disconnected from the channel tcfchan#59.
12:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:00 INFO  : 'fpga -state' command is executed.
12:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:09:00 INFO  : 'jtag frequency' command is executed.
12:09:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:00 INFO  : Context for 'APU' is selected.
12:09:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:03 INFO  : Context for 'APU' is selected.
12:09:03 INFO  : 'stop' command is executed.
12:09:03 INFO  : 'ps7_init' command is executed.
12:09:03 INFO  : 'ps7_post_config' command is executed.
12:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:03 INFO  : Memory regions updated for context APU
12:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:03 INFO  : 'con' command is executed.
12:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:09:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:10:15 INFO  : Disconnected from the channel tcfchan#60.
12:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:16 INFO  : 'fpga -state' command is executed.
12:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:16 INFO  : 'jtag frequency' command is executed.
12:10:16 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:16 INFO  : Context for 'APU' is selected.
12:10:18 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:18 INFO  : Context for 'APU' is selected.
12:10:18 INFO  : 'stop' command is executed.
12:10:18 INFO  : 'ps7_init' command is executed.
12:10:18 INFO  : 'ps7_post_config' command is executed.
12:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:18 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:18 INFO  : Memory regions updated for context APU
12:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:19 INFO  : 'con' command is executed.
12:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:11:06 INFO  : Disconnected from the channel tcfchan#61.
12:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:07 INFO  : 'fpga -state' command is executed.
12:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:07 INFO  : 'jtag frequency' command is executed.
12:11:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:07 INFO  : Context for 'APU' is selected.
12:11:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:09 INFO  : Context for 'APU' is selected.
12:11:09 INFO  : 'stop' command is executed.
12:11:09 INFO  : 'ps7_init' command is executed.
12:11:09 INFO  : 'ps7_post_config' command is executed.
12:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:10 INFO  : Memory regions updated for context APU
12:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:10 INFO  : 'con' command is executed.
12:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:11:53 INFO  : Disconnected from the channel tcfchan#62.
12:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:54 INFO  : 'fpga -state' command is executed.
12:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:54 INFO  : 'jtag frequency' command is executed.
12:11:54 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:54 INFO  : Context for 'APU' is selected.
12:11:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:56 INFO  : Context for 'APU' is selected.
12:11:56 INFO  : 'stop' command is executed.
12:11:57 INFO  : 'ps7_init' command is executed.
12:11:57 INFO  : 'ps7_post_config' command is executed.
12:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:57 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:57 INFO  : Memory regions updated for context APU
12:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:57 INFO  : 'con' command is executed.
12:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:14:11 INFO  : Disconnected from the channel tcfchan#63.
12:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:13 INFO  : 'fpga -state' command is executed.
12:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:13 INFO  : 'jtag frequency' command is executed.
12:14:13 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:13 INFO  : Context for 'APU' is selected.
12:14:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:14:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:14 INFO  : Context for 'APU' is selected.
12:14:14 INFO  : 'stop' command is executed.
12:14:15 INFO  : 'ps7_init' command is executed.
12:14:15 INFO  : 'ps7_post_config' command is executed.
12:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:15 INFO  : Memory regions updated for context APU
12:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:15 INFO  : 'con' command is executed.
12:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:14:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:15:19 INFO  : Disconnected from the channel tcfchan#64.
12:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:15:20 INFO  : 'fpga -state' command is executed.
12:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:15:20 INFO  : 'jtag frequency' command is executed.
12:15:20 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:20 INFO  : Context for 'APU' is selected.
12:15:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:22 INFO  : Context for 'APU' is selected.
12:15:22 INFO  : 'stop' command is executed.
12:15:22 INFO  : 'ps7_init' command is executed.
12:15:22 INFO  : 'ps7_post_config' command is executed.
12:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:22 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:22 INFO  : Memory regions updated for context APU
12:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:23 INFO  : 'con' command is executed.
12:15:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:15:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:16:09 INFO  : Disconnected from the channel tcfchan#65.
12:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:16:10 INFO  : 'fpga -state' command is executed.
12:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:10 INFO  : 'jtag frequency' command is executed.
12:16:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:10 INFO  : Context for 'APU' is selected.
12:16:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:12 INFO  : Context for 'APU' is selected.
12:16:12 INFO  : 'stop' command is executed.
12:16:12 INFO  : 'ps7_init' command is executed.
12:16:12 INFO  : 'ps7_post_config' command is executed.
12:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:12 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:12 INFO  : Memory regions updated for context APU
12:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:12 INFO  : 'con' command is executed.
12:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:16:12 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:16:57 INFO  : Disconnected from the channel tcfchan#66.
12:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:16:58 INFO  : 'fpga -state' command is executed.
12:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:58 INFO  : 'jtag frequency' command is executed.
12:16:58 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:58 INFO  : Context for 'APU' is selected.
12:17:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:00 INFO  : Context for 'APU' is selected.
12:17:00 INFO  : 'stop' command is executed.
12:17:00 INFO  : 'ps7_init' command is executed.
12:17:00 INFO  : 'ps7_post_config' command is executed.
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:00 INFO  : Memory regions updated for context APU
12:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:00 INFO  : 'con' command is executed.
12:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:17:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:18:01 INFO  : Disconnected from the channel tcfchan#67.
12:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:03 INFO  : 'fpga -state' command is executed.
12:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:03 INFO  : 'jtag frequency' command is executed.
12:18:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:03 INFO  : Context for 'APU' is selected.
12:18:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:05 INFO  : Context for 'APU' is selected.
12:18:05 INFO  : 'stop' command is executed.
12:18:05 INFO  : 'ps7_init' command is executed.
12:18:05 INFO  : 'ps7_post_config' command is executed.
12:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:05 INFO  : Memory regions updated for context APU
12:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:05 INFO  : 'con' command is executed.
12:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:18:22 INFO  : Disconnected from the channel tcfchan#68.
12:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:23 INFO  : 'fpga -state' command is executed.
12:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:23 INFO  : 'jtag frequency' command is executed.
12:18:23 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:23 INFO  : Context for 'APU' is selected.
12:18:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:25 INFO  : Context for 'APU' is selected.
12:18:25 INFO  : 'stop' command is executed.
12:18:25 INFO  : 'ps7_init' command is executed.
12:18:25 INFO  : 'ps7_post_config' command is executed.
12:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:25 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:25 INFO  : Memory regions updated for context APU
12:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:25 INFO  : 'con' command is executed.
12:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:19:02 INFO  : Disconnected from the channel tcfchan#69.
12:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:03 INFO  : 'fpga -state' command is executed.
12:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:03 INFO  : 'jtag frequency' command is executed.
12:19:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:03 INFO  : Context for 'APU' is selected.
12:19:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:05 INFO  : Context for 'APU' is selected.
12:19:05 INFO  : 'stop' command is executed.
12:19:05 INFO  : 'ps7_init' command is executed.
12:19:05 INFO  : 'ps7_post_config' command is executed.
12:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:05 INFO  : Memory regions updated for context APU
12:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:06 INFO  : 'con' command is executed.
12:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:19:24 INFO  : Disconnected from the channel tcfchan#70.
12:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:25 INFO  : 'fpga -state' command is executed.
12:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:25 INFO  : 'jtag frequency' command is executed.
12:19:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:25 INFO  : Context for 'APU' is selected.
12:19:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:27 INFO  : Context for 'APU' is selected.
12:19:27 INFO  : 'stop' command is executed.
12:19:27 INFO  : 'ps7_init' command is executed.
12:19:28 INFO  : 'ps7_post_config' command is executed.
12:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:28 INFO  : Memory regions updated for context APU
12:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:28 INFO  : 'con' command is executed.
12:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:19:59 INFO  : Disconnected from the channel tcfchan#71.
12:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:20:00 INFO  : 'fpga -state' command is executed.
12:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:01 INFO  : 'jtag frequency' command is executed.
12:20:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:01 INFO  : Context for 'APU' is selected.
12:20:02 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:02 INFO  : Context for 'APU' is selected.
12:20:02 INFO  : 'stop' command is executed.
12:20:03 INFO  : 'ps7_init' command is executed.
12:20:03 INFO  : 'ps7_post_config' command is executed.
12:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:03 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:03 INFO  : Memory regions updated for context APU
12:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:03 INFO  : 'con' command is executed.
12:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:20:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:20:46 INFO  : Disconnected from the channel tcfchan#72.
12:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:20:47 INFO  : 'fpga -state' command is executed.
12:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:47 INFO  : 'jtag frequency' command is executed.
12:20:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:47 INFO  : Context for 'APU' is selected.
12:20:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:49 INFO  : Context for 'APU' is selected.
12:20:49 INFO  : 'stop' command is executed.
12:20:49 INFO  : 'ps7_init' command is executed.
12:20:49 INFO  : 'ps7_post_config' command is executed.
12:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:50 INFO  : Memory regions updated for context APU
12:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:50 INFO  : 'con' command is executed.
12:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:20:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:21:07 INFO  : Disconnected from the channel tcfchan#73.
12:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:08 INFO  : 'fpga -state' command is executed.
12:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:08 INFO  : 'jtag frequency' command is executed.
12:21:08 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:08 INFO  : Context for 'APU' is selected.
12:21:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:09 INFO  : Context for 'APU' is selected.
12:21:09 INFO  : 'stop' command is executed.
12:21:10 INFO  : 'ps7_init' command is executed.
12:21:10 INFO  : 'ps7_post_config' command is executed.
12:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:10 INFO  : Memory regions updated for context APU
12:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:10 INFO  : 'con' command is executed.
12:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:21:19 INFO  : Disconnected from the channel tcfchan#74.
12:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:20 INFO  : 'fpga -state' command is executed.
12:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:20 INFO  : 'jtag frequency' command is executed.
12:21:20 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:20 INFO  : Context for 'APU' is selected.
12:21:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:22 INFO  : Context for 'APU' is selected.
12:21:22 INFO  : 'stop' command is executed.
12:21:23 INFO  : 'ps7_init' command is executed.
12:21:23 INFO  : 'ps7_post_config' command is executed.
12:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:23 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:23 INFO  : Memory regions updated for context APU
12:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:23 INFO  : 'con' command is executed.
12:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:21:45 INFO  : Disconnected from the channel tcfchan#75.
12:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:46 INFO  : 'fpga -state' command is executed.
12:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:46 INFO  : 'jtag frequency' command is executed.
12:21:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:46 INFO  : Context for 'APU' is selected.
12:21:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:48 INFO  : Context for 'APU' is selected.
12:21:48 INFO  : 'stop' command is executed.
12:21:48 INFO  : 'ps7_init' command is executed.
12:21:48 INFO  : 'ps7_post_config' command is executed.
12:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:48 INFO  : Memory regions updated for context APU
12:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:48 INFO  : 'con' command is executed.
12:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:22:24 INFO  : Disconnected from the channel tcfchan#76.
12:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:25 INFO  : 'fpga -state' command is executed.
12:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:26 INFO  : 'jtag frequency' command is executed.
12:22:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:26 INFO  : Context for 'APU' is selected.
12:22:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:22:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:27 INFO  : Context for 'APU' is selected.
12:22:27 INFO  : 'stop' command is executed.
12:22:27 INFO  : 'ps7_init' command is executed.
12:22:27 INFO  : 'ps7_post_config' command is executed.
12:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:28 INFO  : Memory regions updated for context APU
12:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:28 INFO  : 'con' command is executed.
12:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:22:35 INFO  : Disconnected from the channel tcfchan#77.
12:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:36 INFO  : 'fpga -state' command is executed.
12:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:36 INFO  : 'jtag frequency' command is executed.
12:22:36 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:36 INFO  : Context for 'APU' is selected.
12:22:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:38 INFO  : Context for 'APU' is selected.
12:22:38 INFO  : 'stop' command is executed.
12:22:38 INFO  : 'ps7_init' command is executed.
12:22:38 INFO  : 'ps7_post_config' command is executed.
12:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:39 INFO  : Memory regions updated for context APU
12:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:39 INFO  : 'con' command is executed.
12:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:23:04 INFO  : Disconnected from the channel tcfchan#78.
12:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:05 INFO  : 'fpga -state' command is executed.
12:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:05 INFO  : 'jtag frequency' command is executed.
12:23:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:05 INFO  : Context for 'APU' is selected.
12:23:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:07 INFO  : Context for 'APU' is selected.
12:23:07 INFO  : 'stop' command is executed.
12:23:07 INFO  : 'ps7_init' command is executed.
12:23:07 INFO  : 'ps7_post_config' command is executed.
12:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:07 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:07 INFO  : Memory regions updated for context APU
12:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:08 INFO  : 'con' command is executed.
12:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:23:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:23:32 INFO  : Disconnected from the channel tcfchan#79.
12:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:33 INFO  : 'fpga -state' command is executed.
12:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:33 INFO  : 'jtag frequency' command is executed.
12:23:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:33 INFO  : Context for 'APU' is selected.
12:23:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:35 INFO  : Context for 'APU' is selected.
12:23:35 INFO  : 'stop' command is executed.
12:23:35 INFO  : 'ps7_init' command is executed.
12:23:35 INFO  : 'ps7_post_config' command is executed.
12:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:35 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:35 INFO  : Memory regions updated for context APU
12:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:36 INFO  : 'con' command is executed.
12:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:23:36 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:24:27 INFO  : Disconnected from the channel tcfchan#80.
12:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:24:28 INFO  : 'fpga -state' command is executed.
12:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:29 INFO  : 'jtag frequency' command is executed.
12:24:29 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:29 INFO  : Context for 'APU' is selected.
12:24:30 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:30 INFO  : Context for 'APU' is selected.
12:24:30 INFO  : 'stop' command is executed.
12:24:30 INFO  : 'ps7_init' command is executed.
12:24:31 INFO  : 'ps7_post_config' command is executed.
12:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:31 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:31 INFO  : Memory regions updated for context APU
12:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:31 INFO  : 'con' command is executed.
12:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:24:31 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:25:55 INFO  : Disconnected from the channel tcfchan#81.
12:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:56 INFO  : 'fpga -state' command is executed.
12:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:56 INFO  : 'jtag frequency' command is executed.
12:25:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:56 INFO  : Context for 'APU' is selected.
12:25:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:58 INFO  : Context for 'APU' is selected.
12:25:58 INFO  : 'stop' command is executed.
12:25:58 INFO  : 'ps7_init' command is executed.
12:25:58 INFO  : 'ps7_post_config' command is executed.
12:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:58 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:58 INFO  : Memory regions updated for context APU
12:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:58 INFO  : 'con' command is executed.
12:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:26:32 INFO  : Disconnected from the channel tcfchan#82.
12:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:33 INFO  : 'jtag frequency' command is executed.
12:26:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:33 INFO  : Context for 'APU' is selected.
12:26:33 INFO  : System reset is completed.
12:26:36 INFO  : 'after 3000' command is executed.
12:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:26:39 INFO  : Context for 'APU' is selected.
12:26:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:41 INFO  : Context for 'APU' is selected.
12:26:41 INFO  : 'ps7_init' command is executed.
12:26:41 INFO  : 'ps7_post_config' command is executed.
12:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:41 INFO  : Memory regions updated for context APU
12:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:41 INFO  : 'con' command is executed.
12:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:27:01 INFO  : Disconnected from the channel tcfchan#83.
12:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:02 INFO  : 'jtag frequency' command is executed.
12:27:02 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : System reset is completed.
12:27:05 INFO  : 'after 3000' command is executed.
12:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:08 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:27:08 INFO  : Context for 'APU' is selected.
12:27:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:10 INFO  : Context for 'APU' is selected.
12:27:10 INFO  : 'ps7_init' command is executed.
12:27:10 INFO  : 'ps7_post_config' command is executed.
12:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:10 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:10 INFO  : Memory regions updated for context APU
12:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:10 INFO  : 'con' command is executed.
12:27:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:29:44 INFO  : Disconnected from the channel tcfchan#84.
12:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:45 INFO  : 'jtag frequency' command is executed.
12:29:45 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:45 INFO  : Context for 'APU' is selected.
12:29:45 INFO  : System reset is completed.
12:29:48 INFO  : 'after 3000' command is executed.
12:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:29:51 INFO  : Context for 'APU' is selected.
12:29:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:53 INFO  : Context for 'APU' is selected.
12:29:53 INFO  : 'ps7_init' command is executed.
12:29:53 INFO  : 'ps7_post_config' command is executed.
12:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:53 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:53 INFO  : Memory regions updated for context APU
12:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:53 INFO  : 'con' command is executed.
12:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:29:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:30:06 INFO  : Disconnected from the channel tcfchan#85.
12:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:07 INFO  : 'jtag frequency' command is executed.
12:30:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:07 INFO  : Context for 'APU' is selected.
12:30:07 INFO  : System reset is completed.
12:30:10 INFO  : 'after 3000' command is executed.
12:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:30:13 INFO  : Context for 'APU' is selected.
12:30:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:14 INFO  : Context for 'APU' is selected.
12:30:15 INFO  : 'ps7_init' command is executed.
12:30:15 INFO  : 'ps7_post_config' command is executed.
12:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:15 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:15 INFO  : Memory regions updated for context APU
12:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:15 INFO  : 'con' command is executed.
12:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:31:25 INFO  : Disconnected from the channel tcfchan#86.
12:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:26 INFO  : 'jtag frequency' command is executed.
12:31:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:27 INFO  : Context for 'APU' is selected.
12:31:27 INFO  : System reset is completed.
12:31:30 INFO  : 'after 3000' command is executed.
12:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:31:32 INFO  : Context for 'APU' is selected.
12:31:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:31:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:34 INFO  : Context for 'APU' is selected.
12:31:34 INFO  : 'ps7_init' command is executed.
12:31:34 INFO  : 'ps7_post_config' command is executed.
12:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:34 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:34 INFO  : Memory regions updated for context APU
12:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:34 INFO  : 'con' command is executed.
12:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:32:30 INFO  : Disconnected from the channel tcfchan#87.
12:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:31 INFO  : 'jtag frequency' command is executed.
12:32:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:31 INFO  : Context for 'APU' is selected.
12:32:31 INFO  : System reset is completed.
12:32:35 INFO  : 'after 3000' command is executed.
12:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:32:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:32:37 INFO  : Context for 'APU' is selected.
12:32:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:39 INFO  : Context for 'APU' is selected.
12:32:39 INFO  : 'ps7_init' command is executed.
12:32:39 INFO  : 'ps7_post_config' command is executed.
12:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:39 INFO  : Memory regions updated for context APU
12:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:39 INFO  : 'con' command is executed.
12:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:33:02 INFO  : Disconnected from the channel tcfchan#88.
12:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:03 INFO  : 'jtag frequency' command is executed.
12:33:03 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:03 INFO  : Context for 'APU' is selected.
12:33:03 INFO  : System reset is completed.
12:33:06 INFO  : 'after 3000' command is executed.
12:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:09 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:33:09 INFO  : Context for 'APU' is selected.
12:33:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:10 INFO  : Context for 'APU' is selected.
12:33:11 INFO  : 'ps7_init' command is executed.
12:33:11 INFO  : 'ps7_post_config' command is executed.
12:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:11 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:11 INFO  : Memory regions updated for context APU
12:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:11 INFO  : 'con' command is executed.
12:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:33:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:37:20 INFO  : Disconnected from the channel tcfchan#89.
12:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:21 INFO  : 'jtag frequency' command is executed.
12:37:21 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:21 INFO  : Context for 'APU' is selected.
12:37:21 INFO  : System reset is completed.
12:37:24 INFO  : 'after 3000' command is executed.
12:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:27 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:37:27 INFO  : Context for 'APU' is selected.
12:37:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:37:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:28 INFO  : Context for 'APU' is selected.
12:37:29 INFO  : 'ps7_init' command is executed.
12:37:29 INFO  : 'ps7_post_config' command is executed.
12:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:29 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:29 INFO  : Memory regions updated for context APU
12:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:29 INFO  : 'con' command is executed.
12:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:29 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:37:47 INFO  : Disconnected from the channel tcfchan#90.
12:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:49 INFO  : 'jtag frequency' command is executed.
12:37:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:49 INFO  : Context for 'APU' is selected.
12:37:49 INFO  : System reset is completed.
12:37:52 INFO  : 'after 3000' command is executed.
12:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:37:54 INFO  : Context for 'APU' is selected.
12:37:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:37:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:56 INFO  : Context for 'APU' is selected.
12:37:56 INFO  : 'ps7_init' command is executed.
12:37:56 INFO  : 'ps7_post_config' command is executed.
12:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:56 INFO  : Memory regions updated for context APU
12:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:56 INFO  : 'con' command is executed.
12:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:39:19 INFO  : Disconnected from the channel tcfchan#91.
12:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:20 INFO  : 'jtag frequency' command is executed.
12:39:20 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:20 INFO  : Context for 'APU' is selected.
12:39:20 INFO  : System reset is completed.
12:39:23 INFO  : 'after 3000' command is executed.
12:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:39:26 INFO  : Context for 'APU' is selected.
12:39:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:39:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:28 INFO  : Context for 'APU' is selected.
12:39:28 INFO  : 'ps7_init' command is executed.
12:39:28 INFO  : 'ps7_post_config' command is executed.
12:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:28 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:28 INFO  : Memory regions updated for context APU
12:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:28 INFO  : 'con' command is executed.
12:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:40:08 INFO  : Disconnected from the channel tcfchan#92.
12:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:10 INFO  : 'jtag frequency' command is executed.
12:40:10 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:10 INFO  : Context for 'APU' is selected.
12:40:10 INFO  : System reset is completed.
12:40:13 INFO  : 'after 3000' command is executed.
12:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:15 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:40:15 INFO  : Context for 'APU' is selected.
12:40:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:17 INFO  : Context for 'APU' is selected.
12:40:17 INFO  : 'ps7_init' command is executed.
12:40:17 INFO  : 'ps7_post_config' command is executed.
12:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:17 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:17 INFO  : Memory regions updated for context APU
12:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:17 INFO  : 'con' command is executed.
12:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:17 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:40:34 INFO  : Disconnected from the channel tcfchan#93.
12:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:35 INFO  : 'jtag frequency' command is executed.
12:40:35 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:35 INFO  : Context for 'APU' is selected.
12:40:35 INFO  : System reset is completed.
12:40:38 INFO  : 'after 3000' command is executed.
12:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:40:41 INFO  : Context for 'APU' is selected.
12:40:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:42 INFO  : Context for 'APU' is selected.
12:40:43 INFO  : 'ps7_init' command is executed.
12:40:43 INFO  : 'ps7_post_config' command is executed.
12:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:43 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:43 INFO  : Memory regions updated for context APU
12:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:43 INFO  : 'con' command is executed.
12:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:41:07 INFO  : Disconnected from the channel tcfchan#94.
12:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:09 INFO  : 'jtag frequency' command is executed.
12:41:09 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:09 INFO  : Context for 'APU' is selected.
12:41:09 INFO  : System reset is completed.
12:41:12 INFO  : 'after 3000' command is executed.
12:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:14 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:41:14 INFO  : Context for 'APU' is selected.
12:41:16 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:16 INFO  : Context for 'APU' is selected.
12:41:16 INFO  : 'ps7_init' command is executed.
12:41:16 INFO  : 'ps7_post_config' command is executed.
12:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:16 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:16 INFO  : Memory regions updated for context APU
12:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:16 INFO  : 'con' command is executed.
12:41:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:41:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:41:29 INFO  : Disconnected from the channel tcfchan#95.
12:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:30 INFO  : 'jtag frequency' command is executed.
12:41:30 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:30 INFO  : Context for 'APU' is selected.
12:41:30 INFO  : System reset is completed.
12:41:33 INFO  : 'after 3000' command is executed.
12:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:36 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:41:36 INFO  : Context for 'APU' is selected.
12:41:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:38 INFO  : Context for 'APU' is selected.
12:41:38 INFO  : 'ps7_init' command is executed.
12:41:38 INFO  : 'ps7_post_config' command is executed.
12:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:38 INFO  : Memory regions updated for context APU
12:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:38 INFO  : 'con' command is executed.
12:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:41:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:42:13 INFO  : Disconnected from the channel tcfchan#96.
12:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:26 INFO  : 'jtag frequency' command is executed.
12:42:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:26 INFO  : Context for 'APU' is selected.
12:42:26 INFO  : System reset is completed.
12:42:29 INFO  : 'after 3000' command is executed.
12:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:42:31 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:33 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : 'ps7_init' command is executed.
12:42:33 INFO  : 'ps7_post_config' command is executed.
12:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:33 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:33 INFO  : Memory regions updated for context APU
12:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:33 INFO  : 'con' command is executed.
12:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:42:47 INFO  : Disconnected from the channel tcfchan#97.
12:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:49 INFO  : 'jtag frequency' command is executed.
12:42:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:49 INFO  : Context for 'APU' is selected.
12:42:49 INFO  : System reset is completed.
12:42:52 INFO  : 'after 3000' command is executed.
12:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:42:54 INFO  : Context for 'APU' is selected.
12:42:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:56 INFO  : Context for 'APU' is selected.
12:42:56 INFO  : 'ps7_init' command is executed.
12:42:56 INFO  : 'ps7_post_config' command is executed.
12:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:56 INFO  : Memory regions updated for context APU
12:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:56 INFO  : 'con' command is executed.
12:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:44:05 INFO  : Disconnected from the channel tcfchan#98.
12:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:06 INFO  : 'jtag frequency' command is executed.
12:44:06 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:06 INFO  : Context for 'APU' is selected.
12:44:07 INFO  : System reset is completed.
12:44:10 INFO  : 'after 3000' command is executed.
12:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:44:12 INFO  : Context for 'APU' is selected.
12:44:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:14 INFO  : Context for 'APU' is selected.
12:44:14 INFO  : 'ps7_init' command is executed.
12:44:14 INFO  : 'ps7_post_config' command is executed.
12:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:14 INFO  : Memory regions updated for context APU
12:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:14 INFO  : 'con' command is executed.
12:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:44:29 INFO  : Disconnected from the channel tcfchan#99.
12:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:31 INFO  : 'jtag frequency' command is executed.
12:44:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:31 INFO  : Context for 'APU' is selected.
12:44:31 INFO  : System reset is completed.
12:44:34 INFO  : 'after 3000' command is executed.
12:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:36 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:44:36 INFO  : Context for 'APU' is selected.
12:44:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:38 INFO  : Context for 'APU' is selected.
12:44:38 INFO  : 'ps7_init' command is executed.
12:44:38 INFO  : 'ps7_post_config' command is executed.
12:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:39 INFO  : Memory regions updated for context APU
12:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:39 INFO  : 'con' command is executed.
12:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:39 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:44:55 INFO  : Disconnected from the channel tcfchan#100.
12:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:56 INFO  : 'jtag frequency' command is executed.
12:44:56 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:56 INFO  : Context for 'APU' is selected.
12:44:56 INFO  : System reset is completed.
12:44:59 INFO  : 'after 3000' command is executed.
12:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:45:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:45:02 INFO  : Context for 'APU' is selected.
12:45:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:45:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:03 INFO  : Context for 'APU' is selected.
12:45:04 INFO  : 'ps7_init' command is executed.
12:45:04 INFO  : 'ps7_post_config' command is executed.
12:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:04 INFO  : Memory regions updated for context APU
12:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:04 INFO  : 'con' command is executed.
12:45:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:45:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:46:13 INFO  : Disconnected from the channel tcfchan#101.
12:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:14 INFO  : 'jtag frequency' command is executed.
12:46:14 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:14 INFO  : Context for 'APU' is selected.
12:46:14 INFO  : System reset is completed.
12:46:17 INFO  : 'after 3000' command is executed.
12:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:46:20 INFO  : Context for 'APU' is selected.
12:46:21 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:21 INFO  : Context for 'APU' is selected.
12:46:22 INFO  : 'ps7_init' command is executed.
12:46:22 INFO  : 'ps7_post_config' command is executed.
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:22 INFO  : Memory regions updated for context APU
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : 'con' command is executed.
12:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:22 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:46:41 INFO  : Disconnected from the channel tcfchan#102.
12:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:42 INFO  : 'jtag frequency' command is executed.
12:46:42 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:43 INFO  : Context for 'APU' is selected.
12:46:43 INFO  : System reset is completed.
12:46:46 INFO  : 'after 3000' command is executed.
12:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:46:48 INFO  : Context for 'APU' is selected.
12:46:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:50 INFO  : Context for 'APU' is selected.
12:46:50 INFO  : 'ps7_init' command is executed.
12:46:50 INFO  : 'ps7_post_config' command is executed.
12:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:50 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:50 INFO  : Memory regions updated for context APU
12:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:50 INFO  : 'con' command is executed.
12:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:47:04 INFO  : Disconnected from the channel tcfchan#103.
12:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:47:05 INFO  : 'jtag frequency' command is executed.
12:47:05 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:05 INFO  : Context for 'APU' is selected.
12:47:05 INFO  : System reset is completed.
12:47:08 INFO  : 'after 3000' command is executed.
12:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:47:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:47:11 INFO  : Context for 'APU' is selected.
12:47:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:12 INFO  : Context for 'APU' is selected.
12:47:13 INFO  : 'ps7_init' command is executed.
12:47:13 INFO  : 'ps7_post_config' command is executed.
12:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:13 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:13 INFO  : Memory regions updated for context APU
12:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:13 INFO  : 'con' command is executed.
12:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:47:13 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:49:53 INFO  : Disconnected from the channel tcfchan#104.
12:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:54 INFO  : 'jtag frequency' command is executed.
12:49:54 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:54 INFO  : Context for 'APU' is selected.
12:49:54 INFO  : System reset is completed.
12:49:57 INFO  : 'after 3000' command is executed.
12:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:00 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:50:00 INFO  : Context for 'APU' is selected.
12:50:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:01 INFO  : Context for 'APU' is selected.
12:50:02 INFO  : 'ps7_init' command is executed.
12:50:02 INFO  : 'ps7_post_config' command is executed.
12:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:02 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:02 INFO  : Memory regions updated for context APU
12:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:02 INFO  : 'con' command is executed.
12:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:02 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:53:11 INFO  : Disconnected from the channel tcfchan#105.
12:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:12 INFO  : 'jtag frequency' command is executed.
12:53:12 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:12 INFO  : Context for 'APU' is selected.
12:53:12 INFO  : System reset is completed.
12:53:15 INFO  : 'after 3000' command is executed.
12:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:53:17 INFO  : Context for 'APU' is selected.
12:53:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:19 INFO  : Context for 'APU' is selected.
12:53:19 INFO  : 'ps7_init' command is executed.
12:53:19 INFO  : 'ps7_post_config' command is executed.
12:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:19 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:19 INFO  : Memory regions updated for context APU
12:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:20 INFO  : 'con' command is executed.
12:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:54:40 INFO  : Disconnected from the channel tcfchan#106.
12:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:41 INFO  : 'jtag frequency' command is executed.
12:54:41 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:41 INFO  : Context for 'APU' is selected.
12:54:41 INFO  : System reset is completed.
12:54:44 INFO  : 'after 3000' command is executed.
12:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:47 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:54:47 INFO  : Context for 'APU' is selected.
12:54:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:48 INFO  : Context for 'APU' is selected.
12:54:49 INFO  : 'ps7_init' command is executed.
12:54:49 INFO  : 'ps7_post_config' command is executed.
12:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:49 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:49 INFO  : Memory regions updated for context APU
12:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:49 INFO  : 'con' command is executed.
12:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:56:05 INFO  : Disconnected from the channel tcfchan#107.
12:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:07 INFO  : 'jtag frequency' command is executed.
12:56:07 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:07 INFO  : Context for 'APU' is selected.
12:56:07 INFO  : System reset is completed.
12:56:10 INFO  : 'after 3000' command is executed.
12:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:56:12 INFO  : Context for 'APU' is selected.
12:56:14 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:14 INFO  : Context for 'APU' is selected.
12:56:14 INFO  : 'ps7_init' command is executed.
12:56:14 INFO  : 'ps7_post_config' command is executed.
12:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:14 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:14 INFO  : Memory regions updated for context APU
12:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:14 INFO  : 'con' command is executed.
12:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:56:42 INFO  : Disconnected from the channel tcfchan#108.
12:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:44 INFO  : 'jtag frequency' command is executed.
12:56:44 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:44 INFO  : Context for 'APU' is selected.
12:56:44 INFO  : System reset is completed.
12:56:47 INFO  : 'after 3000' command is executed.
12:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:49 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:56:49 INFO  : Context for 'APU' is selected.
12:56:51 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:51 INFO  : Context for 'APU' is selected.
12:56:51 INFO  : 'ps7_init' command is executed.
12:56:51 INFO  : 'ps7_post_config' command is executed.
12:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:51 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:51 INFO  : Memory regions updated for context APU
12:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:51 INFO  : 'con' command is executed.
12:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:57:50 INFO  : Disconnected from the channel tcfchan#109.
12:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:51 INFO  : 'jtag frequency' command is executed.
12:57:51 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:51 INFO  : Context for 'APU' is selected.
12:57:51 INFO  : System reset is completed.
12:57:54 INFO  : 'after 3000' command is executed.
12:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:57 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:57:57 INFO  : Context for 'APU' is selected.
12:57:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:58 INFO  : Context for 'APU' is selected.
12:57:59 INFO  : 'ps7_init' command is executed.
12:57:59 INFO  : 'ps7_post_config' command is executed.
12:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:59 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:59 INFO  : Memory regions updated for context APU
12:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:59 INFO  : 'con' command is executed.
12:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:59 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:58:25 INFO  : Disconnected from the channel tcfchan#110.
12:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:26 INFO  : 'jtag frequency' command is executed.
12:58:26 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:26 INFO  : Context for 'APU' is selected.
12:58:27 INFO  : System reset is completed.
12:58:30 INFO  : 'after 3000' command is executed.
12:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:58:32 INFO  : Context for 'APU' is selected.
12:58:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:34 INFO  : Context for 'APU' is selected.
12:58:34 INFO  : 'ps7_init' command is executed.
12:58:34 INFO  : 'ps7_post_config' command is executed.
12:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:34 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:34 INFO  : Memory regions updated for context APU
12:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:34 INFO  : 'con' command is executed.
12:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:58:59 INFO  : Disconnected from the channel tcfchan#111.
12:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:00 INFO  : 'jtag frequency' command is executed.
12:59:00 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:00 INFO  : Context for 'APU' is selected.
12:59:00 INFO  : System reset is completed.
12:59:03 INFO  : 'after 3000' command is executed.
12:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:59:06 INFO  : Context for 'APU' is selected.
12:59:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:08 INFO  : Context for 'APU' is selected.
12:59:08 INFO  : 'ps7_init' command is executed.
12:59:08 INFO  : 'ps7_post_config' command is executed.
12:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:08 INFO  : Memory regions updated for context APU
12:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:08 INFO  : 'con' command is executed.
12:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:59:31 INFO  : Disconnected from the channel tcfchan#112.
12:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:32 INFO  : 'jtag frequency' command is executed.
12:59:32 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:32 INFO  : Context for 'APU' is selected.
12:59:32 INFO  : System reset is completed.
12:59:35 INFO  : 'after 3000' command is executed.
12:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
12:59:38 INFO  : Context for 'APU' is selected.
12:59:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
12:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:40 INFO  : Context for 'APU' is selected.
12:59:40 INFO  : 'ps7_init' command is executed.
12:59:40 INFO  : 'ps7_post_config' command is executed.
12:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:40 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:40 INFO  : Memory regions updated for context APU
12:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:40 INFO  : 'con' command is executed.
12:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:59:59 INFO  : Disconnected from the channel tcfchan#113.
13:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:01 INFO  : 'jtag frequency' command is executed.
13:00:01 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:01 INFO  : Context for 'APU' is selected.
13:00:01 INFO  : System reset is completed.
13:00:04 INFO  : 'after 3000' command is executed.
13:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:00:06 INFO  : Context for 'APU' is selected.
13:00:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:08 INFO  : Context for 'APU' is selected.
13:00:08 INFO  : 'ps7_init' command is executed.
13:00:08 INFO  : 'ps7_post_config' command is executed.
13:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:08 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:08 INFO  : Memory regions updated for context APU
13:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:09 INFO  : 'con' command is executed.
13:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:00:09 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:00:23 INFO  : Disconnected from the channel tcfchan#114.
13:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:25 INFO  : 'jtag frequency' command is executed.
13:00:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:25 INFO  : Context for 'APU' is selected.
13:00:25 INFO  : System reset is completed.
13:00:28 INFO  : 'after 3000' command is executed.
13:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:00:30 INFO  : Context for 'APU' is selected.
13:00:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:32 INFO  : Context for 'APU' is selected.
13:00:32 INFO  : 'ps7_init' command is executed.
13:00:32 INFO  : 'ps7_post_config' command is executed.
13:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:32 INFO  : Memory regions updated for context APU
13:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:32 INFO  : 'con' command is executed.
13:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:00:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:00:56 INFO  : Disconnected from the channel tcfchan#115.
13:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:57 INFO  : 'jtag frequency' command is executed.
13:00:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:57 INFO  : Context for 'APU' is selected.
13:00:57 INFO  : System reset is completed.
13:01:00 INFO  : 'after 3000' command is executed.
13:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:01:03 INFO  : Context for 'APU' is selected.
13:01:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:04 INFO  : Context for 'APU' is selected.
13:01:05 INFO  : 'ps7_init' command is executed.
13:01:05 INFO  : 'ps7_post_config' command is executed.
13:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:05 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:05 INFO  : Memory regions updated for context APU
13:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:05 INFO  : 'con' command is executed.
13:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:02:29 INFO  : Disconnected from the channel tcfchan#116.
13:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:30 INFO  : 'jtag frequency' command is executed.
13:02:30 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:30 INFO  : Context for 'APU' is selected.
13:02:30 INFO  : System reset is completed.
13:02:33 INFO  : 'after 3000' command is executed.
13:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:36 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:02:36 INFO  : Context for 'APU' is selected.
13:02:37 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:37 INFO  : Context for 'APU' is selected.
13:02:38 INFO  : 'ps7_init' command is executed.
13:02:38 INFO  : 'ps7_post_config' command is executed.
13:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:38 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:38 INFO  : Memory regions updated for context APU
13:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:38 INFO  : 'con' command is executed.
13:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:03:48 INFO  : Disconnected from the channel tcfchan#117.
13:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:49 INFO  : 'jtag frequency' command is executed.
13:03:49 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:49 INFO  : Context for 'APU' is selected.
13:03:50 INFO  : System reset is completed.
13:03:53 INFO  : 'after 3000' command is executed.
13:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:55 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:03:55 INFO  : Context for 'APU' is selected.
13:03:57 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:57 INFO  : Context for 'APU' is selected.
13:03:57 INFO  : 'ps7_init' command is executed.
13:03:57 INFO  : 'ps7_post_config' command is executed.
13:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:57 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:57 INFO  : Memory regions updated for context APU
13:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:57 INFO  : 'con' command is executed.
13:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:57 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:04:45 INFO  : Disconnected from the channel tcfchan#118.
13:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:46 INFO  : 'jtag frequency' command is executed.
13:04:46 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:46 INFO  : Context for 'APU' is selected.
13:04:47 INFO  : System reset is completed.
13:04:50 INFO  : 'after 3000' command is executed.
13:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:52 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:04:52 INFO  : Context for 'APU' is selected.
13:04:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:54 INFO  : Context for 'APU' is selected.
13:04:54 INFO  : 'ps7_init' command is executed.
13:04:54 INFO  : 'ps7_post_config' command is executed.
13:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:54 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:54 INFO  : Memory regions updated for context APU
13:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:54 INFO  : 'con' command is executed.
13:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:05:32 INFO  : Disconnected from the channel tcfchan#119.
13:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:34 INFO  : 'jtag frequency' command is executed.
13:05:34 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:34 INFO  : Context for 'APU' is selected.
13:05:34 INFO  : System reset is completed.
13:05:37 INFO  : 'after 3000' command is executed.
13:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:39 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:05:39 INFO  : Context for 'APU' is selected.
13:05:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:41 INFO  : Context for 'APU' is selected.
13:05:41 INFO  : 'ps7_init' command is executed.
13:05:41 INFO  : 'ps7_post_config' command is executed.
13:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:41 INFO  : Memory regions updated for context APU
13:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:41 INFO  : 'con' command is executed.
13:05:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:05:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:06:23 INFO  : Disconnected from the channel tcfchan#120.
13:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:24 INFO  : 'jtag frequency' command is executed.
13:06:24 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:24 INFO  : Context for 'APU' is selected.
13:06:24 INFO  : System reset is completed.
13:06:27 INFO  : 'after 3000' command is executed.
13:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:06:30 INFO  : Context for 'APU' is selected.
13:06:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:31 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : 'ps7_init' command is executed.
13:06:32 INFO  : 'ps7_post_config' command is executed.
13:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:32 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:32 INFO  : Memory regions updated for context APU
13:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:32 INFO  : 'con' command is executed.
13:06:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:06:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:14:32 INFO  : Disconnected from the channel tcfchan#121.
13:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:14:33 INFO  : 'jtag frequency' command is executed.
13:14:33 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:33 INFO  : Context for 'APU' is selected.
13:14:33 INFO  : System reset is completed.
13:14:36 INFO  : 'after 3000' command is executed.
13:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:14:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:14:38 INFO  : Context for 'APU' is selected.
13:14:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:40 INFO  : Context for 'APU' is selected.
13:14:41 INFO  : 'ps7_init' command is executed.
13:14:41 INFO  : 'ps7_post_config' command is executed.
13:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:41 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:41 INFO  : Memory regions updated for context APU
13:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:41 INFO  : 'con' command is executed.
13:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:14:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:15:23 INFO  : Disconnected from the channel tcfchan#122.
13:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:25 INFO  : 'jtag frequency' command is executed.
13:15:25 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:25 INFO  : Context for 'APU' is selected.
13:15:25 INFO  : System reset is completed.
13:15:28 INFO  : 'after 3000' command is executed.
13:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:15:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:15:31 INFO  : Context for 'APU' is selected.
13:15:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:32 INFO  : Context for 'APU' is selected.
13:15:33 INFO  : 'ps7_init' command is executed.
13:15:33 INFO  : 'ps7_post_config' command is executed.
13:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:33 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:33 INFO  : Memory regions updated for context APU
13:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:33 INFO  : 'con' command is executed.
13:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:15:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:16:30 INFO  : Disconnected from the channel tcfchan#123.
13:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:31 INFO  : 'jtag frequency' command is executed.
13:16:31 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:31 INFO  : Context for 'APU' is selected.
13:16:31 INFO  : System reset is completed.
13:16:34 INFO  : 'after 3000' command is executed.
13:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:16:37 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:16:37 INFO  : Context for 'APU' is selected.
13:16:39 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:39 INFO  : Context for 'APU' is selected.
13:16:39 INFO  : 'ps7_init' command is executed.
13:16:39 INFO  : 'ps7_post_config' command is executed.
13:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:39 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:39 INFO  : Memory regions updated for context APU
13:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:40 INFO  : 'con' command is executed.
13:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:16:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:18:55 INFO  : Disconnected from the channel tcfchan#124.
13:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:57 INFO  : 'jtag frequency' command is executed.
13:18:57 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:57 INFO  : Context for 'APU' is selected.
13:18:57 INFO  : System reset is completed.
13:19:00 INFO  : 'after 3000' command is executed.
13:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:19:02 INFO  : Context for 'APU' is selected.
13:19:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:04 INFO  : Context for 'APU' is selected.
13:19:04 INFO  : 'ps7_init' command is executed.
13:19:04 INFO  : 'ps7_post_config' command is executed.
13:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:04 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:04 INFO  : Memory regions updated for context APU
13:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:04 INFO  : 'con' command is executed.
13:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:19:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:19:18 INFO  : Disconnected from the channel tcfchan#125.
13:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:19 INFO  : 'jtag frequency' command is executed.
13:19:19 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:19 INFO  : Context for 'APU' is selected.
13:19:19 INFO  : System reset is completed.
13:19:22 INFO  : 'after 3000' command is executed.
13:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:25 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:19:25 INFO  : Context for 'APU' is selected.
13:19:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:26 INFO  : Context for 'APU' is selected.
13:19:27 INFO  : 'ps7_init' command is executed.
13:19:27 INFO  : 'ps7_post_config' command is executed.
13:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:27 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:27 INFO  : Memory regions updated for context APU
13:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:27 INFO  : 'con' command is executed.
13:19:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:19:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:20:46 INFO  : Disconnected from the channel tcfchan#126.
13:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:47 INFO  : 'jtag frequency' command is executed.
13:20:47 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:48 INFO  : Context for 'APU' is selected.
13:20:48 INFO  : System reset is completed.
13:20:51 INFO  : 'after 3000' command is executed.
13:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:53 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:20:53 INFO  : Context for 'APU' is selected.
13:20:55 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:55 INFO  : Context for 'APU' is selected.
13:20:55 INFO  : 'ps7_init' command is executed.
13:20:55 INFO  : 'ps7_post_config' command is executed.
13:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:55 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:55 INFO  : Memory regions updated for context APU
13:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:55 INFO  : 'con' command is executed.
13:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:55 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
13:21:47 INFO  : Disconnected from the channel tcfchan#127.
13:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:48 INFO  : 'jtag frequency' command is executed.
13:21:48 INFO  : Sourcing of '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:48 INFO  : Context for 'APU' is selected.
13:21:48 INFO  : System reset is completed.
13:21:51 INFO  : 'after 3000' command is executed.
13:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit"
13:21:54 INFO  : Context for 'APU' is selected.
13:21:55 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf'.
13:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:55 INFO  : Context for 'APU' is selected.
13:21:56 INFO  : 'ps7_init' command is executed.
13:21:56 INFO  : 'ps7_post_config' command is executed.
13:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:56 INFO  : The application '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/lidar_arm_control_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1/Debug/lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:56 INFO  : Memory regions updated for context APU
13:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:56 INFO  : 'con' command is executed.
13:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:21:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/lidar_arm_control/bare_metal_system/bare_metal_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lidar_arm_control_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
