## Announcement

## Assignment 6
### Due Date: 14.12.2023 @ 23:50

## Tasks
1- Implement full adder by using minimum amount of logic gates.  
2- Run the simulator and simulate every case of truth table in order. (Gif or video)  
3- Save and Upload your circuit Digital design file to the repo like **Assignment5.dig**. 

### Screenshots
![Ekran görüntüsü 2023-12-14 215010](https://github.com/abbaselmas/Assignment/assets/147322685/ddef84a2-517f-4f50-a53f-2b6e09d08614)
![javaw_swmGe4sTQK](https://github.com/abbaselmas/Assignment/assets/147322685/bec847c6-5335-4d2c-88ba-f43d7f14c909)



### Equipments List

- 74LS32 TTL OR GATE IC
- 74LS08 TTL AND GATE IC
- 74LS86 TTL XOR GATE IC
- Standard set equipments
