// Seed: 2519354136
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    output tri id_12
);
  integer id_14;
  logic   id_15;
  ;
  logic [-1  !=?  1 'b0 : "" -  -1] id_16;
  ;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    output wor id_5,
    input tri0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5,
      id_4,
      id_6,
      id_1,
      id_6,
      id_4,
      id_5,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_7 = 0;
  parameter id_9 = 1;
endmodule
