"#",Jurisdiction,Kind,Display Key,Lens ID,Publication Date,Publication Year,Application Number,Application Date,Priority Numbers,Earliest Priority Date,Title,Abstract,Applicants,Inventors,Owners,URL,Document Type,Has Full Text,Cites Patent Count,Cited by Patent Count,Simple Family Size,Extended Family Size,Sequence Count,CPC Classifications,IPCR Classifications,US Classifications,NPL Citation Count,NPL Resolved Citation Count,NPL Resolved Lens ID(s),NPL Resolved External ID(s),NPL Citations,Legal Status
1,WO,A1,WO 2021/137198 A1,183-221-764-579-717,2021-07-08,2021,IB 2021050004 W,2021-01-03,CO 2020000024 A,2020-01-03,UPPER BUST STRUCTURE,The present invention discloses an upper structure for a bust having a pair of integrated shoulder straps formed by folded patterns; wherein the front portion of the integrated shoulder strap overlaps a front in a common area; wherein the front is joined to a base by means of a front joint and which extends until a rear joint that joins the rear portion of the integrated shoulder straps and wherein the integrated shoulder straps at the rear of the upper bust structure overlap one another in a crossed or uncrossed manner.,HURTADO ALZATE JUAN CARLOS,HURTADO ALZATE JUAN CARLOS,,https://lens.org/183-221-764-579-717,Patent Application,yes,5,0,2,2,0,A41C1/06;;A41C3/00;;A41C3/02;;A41C3/10;;A41C3/12;;A41C3/14;;A41C5/00,A41C3/00;;A41C3/02,,0,0,,,,PENDING
2,CO,A1,CO 2020000024 A1,036-330-006-194-132,2020-06-09,2020,CO 2020000024 A,2020-01-03,CO 2020000024 A,2020-01-03,Estructura superior para busto,La presente invención revela una estructura superior para busto que tiene un par de tirantes integrados formados por patrones doblados; donde la parte delantera del tirante integrado se sobrepone en una zona común a un delantero; donde el delantero se une a una base por medio de una junta delantera y que se extiende a una junta trasera que une la parte trasera de los tirantes integrados y donde los tirantes integrados en la parte trasera de la estructura superior de busto se sobreponen uno sobre el otro de manera cruzada o no cruzada.,HURTADO ALZATE JUAN CARLOS,HURTADO ALZATE JUAN CARLOS,,https://lens.org/036-330-006-194-132,Patent Application,no,0,0,2,2,0,A41C1/06;;A41C3/00;;A41C3/02;;A41C3/10;;A41C3/12;;A41C3/14;;A41C5/00,A41C3/00;;A41C1/06;;A41C3/10;;A41C3/12;;A41C3/14;;A41C5/00,,0,0,,,,PENDING
3,CO,A1,CO 2019007372 A1,040-257-300-362-375,2020-01-17,2020,CO 2019007372 A,2019-07-10,CO 2019007372 A,2019-07-10,Proceso de fermentación etanólica y su método,"Los sistemas convencionales de fermentación adolecen de tres problemas básicamente: Bajas eficiencias o productividad de la fermentación, bajas concentraciones del etanol producido que aumentan los costos de su separación y purificación y altos flujos de agua contaminada o vinazas. La presente invención se basa en la integración de un sistema de membrana a un sistema de fermentación sin sangrado del fermentador en un proceso que puede funcionar en continuo o semi-continuo. Esta membrana tiene la capacidad de remover etanol y todos los otros componentes de inhibición que se generen mientras al mismo tiempo se puede usar una segunda membrana para retener y/o remover biomasa de acuerdo a las características de los microorganismos utilizados. En la operación en continuo el fermentador puede ser alimentado con altas concentraciones de sustrato.",UNIV NAT COLOMBIA,HIGUITA VÁSQUEZ JUAN CARLOS;;FONTALVO ALZATE JAVIER,,https://lens.org/040-257-300-362-375,Patent Application,no,0,0,1,1,0,Y02E50/10,C12M1/12;;C12P7/00;;C12P7/02;;C12P7/06,,0,0,,,,PENDING
4,US,B2,US 11690212 B2,026-299-810-899-541,2023-06-27,2023,US 201916457610 A,2019-06-28,US 201916457610 A,2019-06-28,Memory architecture at back-end-of-line,"Embodiments herein describe techniques for a semiconductor device including a substrate. A first set of memory cells and a first selector are formed within a first group of metal layers and inter-level dielectric (ILD) layers above the substrate. A second set of memory cells and a second selector are formed within a second group of metal layers and ILD layers above the first group of metal layers and ILD layers. The first selector is coupled to the first set of memory cells to select one or more memory cells of the first set of memory cells based on a first control signal. In addition, the second selector is coupled to the second set of memory cells to select one or more memory cells of the second set of memory cells based on a second control signal. Other embodiments may be described and/or claimed.",INTEL CORP,ARSLAN UMUT;;ALZATE VINASCO JUAN G;;HAMZAOGLU FATIH,INTEL CORPORATION (2020-01-16),https://lens.org/026-299-810-899-541,Granted Patent,yes,5,0,2,2,0,H01L27/1225;;H01L27/1255;;H01L27/124;;H01L27/1218;;H01L27/1248;;H10B12/315;;H10B12/05;;H01L27/1218;;H01L27/1222;;G11C11/407;;H01L27/124;;H01L27/1248;;H01L27/1255;;H01L27/1225;;H10B12/315;;H10B12/0335,H01L21/768;;G11C11/407;;H01L27/12;;H10B12/00,,0,0,,,,ACTIVE
5,US,A1,US 2020/0411524 A1,104-028-864-938-799,2020-12-31,2020,US 201916457610 A,2019-06-28,US 201916457610 A,2019-06-28,MEMORY ARCHITECTURE AT BACK-END-OF-LINE,"Embodiments herein describe techniques for a semiconductor device including a substrate. A first set of memory cells and a first selector are formed within a first group of metal layers and inter-level dielectric (ILD) layers above the substrate. A second set of memory cells and a second selector are formed within a second group of metal layers and ILD layers above the first group of metal layers and ILD layers. The first selector is coupled to the first set of memory cells to select one or more memory cells of the first set of memory cells based on a first control signal. In addition, the second selector is coupled to the second set of memory cells to select one or more memory cells of the second set of memory cells based on a second control signal. Other embodiments may be described and/or claimed.",INTEL CORP,ARSLAN UMUT;;ALZATE VINASCO JUAN G;;HAMZAOGLU FATIH,INTEL CORPORATION (2020-01-16),https://lens.org/104-028-864-938-799,Patent Application,yes,5,12,2,2,0,H01L27/1225;;H01L27/1255;;H01L27/124;;H01L27/1218;;H01L27/1248;;H10B12/315;;H10B12/05;;H01L27/1218;;H01L27/1222;;G11C11/407;;H01L27/124;;H01L27/1248;;H01L27/1255;;H01L27/1225;;H10B12/315;;H10B12/0335,H01L27/108;;H01L27/12,,0,0,,,,ACTIVE
6,US,A1,US 2014/0169085 A1,015-876-367-034-823,2014-06-19,2014,US 201314101260 A,2013-12-09,US 201314101260 A;;US 201261734922 P,2012-12-07,VOLTAGE-CONTROLLED MAGNETIC MEMORY ELEMENT WITH CANTED MAGNETIZATION,"A memory cell including information that is stored in the state of a magnetic bit (i.e. in a free layer, FL), where the FL magnetization has two stable states that may be canted (form an angle) with respect to the horizontal and vertical directions of the device is presented. The FL magnetization may be switched between the two canted states by the application of a voltage (i.e. electric field), which modifies the perpendicular magnetic anisotropy of the free layer.",UNIV CALIFORNIA,WANG KANG L;;KHALILI AMIRI PEDRAM;;ALZATE JUAN G,REGENTS OF THE UNIVERSITY OF CALIFORNIA THE (2013-12-12),https://lens.org/015-876-367-034-823,Patent Application,yes,1,139,2,2,0,G11C11/1675;;G11C11/161;;H10B61/22;;H10N50/85;;H10N50/10;;G11C11/161;;G11C11/1675;;H10B61/22;;H10N50/85;;H10N50/10,G11C11/16;;H01L43/02;;H01L27/22;;H01L43/10,365/158;;257/421,0,0,,,,ACTIVE
7,US,B2,US 9036407 B2,188-329-146-809-817,2015-05-19,2015,US 201314101260 A,2013-12-09,US 201314101260 A;;US 201261734922 P,2012-12-07,Voltage-controlled magnetic memory element with canted magnetization,"A memory cell including information that is stored in the state of a magnetic bit (i.e. in a free layer, FL), where the FL magnetization has two stable states that may be canted (form an angle) with respect to the horizontal and vertical directions of the device is presented. The FL magnetization may be switched between the two canted states by the application of a voltage (i.e. electric field), which modifies the perpendicular magnetic anisotropy of the free layer.",UNIV CALIFORNIA,WANG KANG L;;KHALILI AMIRI PEDRAM;;ALZATE JUAN G,REGENTS OF THE UNIVERSITY OF CALIFORNIA THE (2013-12-12),https://lens.org/188-329-146-809-817,Granted Patent,yes,1,41,2,2,0,G11C11/1675;;G11C11/161;;H10B61/22;;H10N50/85;;H10N50/10;;G11C11/161;;G11C11/1675;;H10B61/22;;H10N50/85;;H10N50/10,G11C11/00;;G11C11/16;;H01L27/22;;H01L43/08;;H01L43/10,365/158;;365/171;;365/173,2,2,025-304-275-160-602;;010-715-975-435-154,22081081;;10.1038/nmat3172;;22081084;;10.1038/nmat3171,"Shiota, et al., ""Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses,"" Nat Mater vol. 11 (1), pp. 39 (Nov. 13, 2012).;;Wang, et al., ""Electric-field-assisted switching in magnetic tunnel junctions,"" Nat Mater vol. 11, pp. 64-68, (Nov. 13, 2011).",ACTIVE
8,PE,A1,PE 20151931 A1,025-854-755-150-581,2016-01-08,2016,PE 2014002436 A,2014-12-12,CO 14114349 A,2014-05-27,ARTICULO ABSORBENTE CON MULTIPLES SUSTRATOS,"La invencion corresponde a un articulo absorbente que comprende sustratos conformados por lamina superior y lamina inferior, en el cual los sustratos se localizan uno encima del otro. El sustrato inferior tiene medios de sujecion localizados en la lamina inferior, y el sustrato superior tiene medios de apoyo localizados en el extremo superior y extremo inferior del sustrato superior. Los sustratos inferior y superior se sujetan por la periferia de estos, y la lamina superior es permeable",FAMILIA S A PROD,MACHADO ALZATE ANDREA;;LOPEZ PIMIENTA FABIO ALBERTO;;CHAMAT JUAN MANUEL,,https://lens.org/025-854-755-150-581,Patent Application,no,0,0,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/15,,0,0,,,,ACTIVE
9,US,A1,US 2020/0054504 A1,077-420-947-913-035,2020-02-20,2020,US 201916662572 A,2019-10-24,US 201916662572 A;;CO 14114349 A;;US 201514660169 A,2014-05-27,ABSORBENT ARTICLE WITH MULTIPLE LAYERS,"The present invention corresponds to an absorbent article comprising substrates having a top layer and a bottom layer, wherein the substrates are located one on top pf the other. The bottom substrate having attachment media located on the bottom layer, and the top substrate having support media located on the top end and bottom end of the top substrate. The bottom and op substrates are attached throughout the periphery thereof, and the top layer is permeable.",PRODUCTOS FAMILIA SA,ALZATE MACHADO ANDREA;;LÓPEZ PIMIENTA FABIO ALBERTO;;MANUEL CHAMAT JUAN,PRODUCTOS FAMILIA S.A (2015-01-07),https://lens.org/077-420-947-913-035,Patent Application,yes,6,1,1,8,0,A61F13/4704;;A61F13/4756;;A61F13/5605;;A61F13/47236;;A61F13/5605;;A61F13/4704;;A61F13/4756;;A61F13/2051,A61F13/56;;A61F13/20;;A61F13/475,,0,0,,,,PENDING
10,CO,A1,CO 7460289 A1,153-132-124-277-11X,2015-11-30,2015,CO 14114349 A,2014-05-27,CO 14114349 A,2014-05-27,Atículo absorbente con multiples sustrados,"La presente invención corresponde a un artículo absorbente que comprende sustratos conformados por lámina superior y lamina inferior, en el cual los sustratos se localizan unoencima del otro. El sustrato inferior tiene medios de sujeción localizados en la lámina inferior, y el sustrato superior tiene medios de apoyo localizados en el extremo superior y extremo inferior del sustrato superior. Los sustratos inferior y superior se sujetan por la periferia de estos, y la lámina superior es permeable.",FAMILIA S A PROD,ALZATE MACHADO ANDREA;;LOPEZ PIMIENTA FABIO ALBERTO;;CHAMAT JUAN MANUEL,,https://lens.org/153-132-124-277-11X,Patent Application,no,0,0,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/53,,0,0,,,,PENDING
11,DO,A,DO P2015000247 A,199-160-141-550-373,2017-04-16,2017,DO 2015000247 A,2015-09-18,DO 2015000247 A,2015-09-18,ARTÍCULO ABSORBENTE CON MULTIPLES SUSTRATOS,"LA PRESENTE INVENCIÓN CORRESPONDE A UN ARTÍCULO ABSORBENTE QUE COMPRENDE SUSTRATOS CONFORMADOS POR LÁMINA SUPERIOR Y LAMINA INFERIOR, EN EL CUAL LOS SUSTRATOS SE LOCALIZAN UNO ENCIMA DEL OTRO. EL SUSTRATO INFERIOR TIENE MEDIOS DE SUJECIÓN LOCALIZADOS EN LA LÁMINA INFERIOR, Y EL SUSTRATO SUPERIOR TIENE MEDIOS DE APOYO LOCALIZADOS EN EL EXTREMO SUPERIOR Y EXTREMO INFERIOR DEL SUSTRATO SUPERIOR. LOS SUSTRATOS INFERIOR Y SUPERIOR SE SUJETAN POR LA PERIFERIA DE ESTOS, Y LA LÁMINA SUPERIOR ES PERMEABLE.",PRODUCTOS FAMILIA SA,ANDREA ALZATE MACHADO;;FABIO ALBERTO LÓPEZ PIMIENTA;;JUAN MANUEL CHAMAT,,https://lens.org/199-160-141-550-373,Patent Application,no,0,0,1,1,0,,A61F13/15;;A61F13/472;;A61F13/56,,0,0,,,,PENDING
12,AR,A1,AR 098731 A1,001-630-762-056-397,2016-06-08,2016,AR P140104630 A,2014-12-12,CO 14114349 A,2014-05-27,ARTÍCULO ABSORBENTE CON MÚLTIPLES SUSTRATOS,"La presente corresponde a un artículo absorbente que comprende sustratos conformados por lámina superior y lámina inferior, en el cual los sustratos se localizan uno encima del otro. El sustrato inferior tiene medios de sujeción localizados en la lámina inferior, y el sustrato superior tiene medios de apoyo localizados en el extremo superior y extremo inferior del sustrato superior. Los sustratos inferior y superior se sujetan por la periferia de estos, y la lámina superior es permeable.",PRODUCTOS FAMILIA SA,JUAN MANUEL CHAMAT;;ANDREA ALZATE MACHADO;;FABIO ALBERTO LPEZ PIMIENTA,,https://lens.org/001-630-762-056-397,Patent Application,no,0,0,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/47;;A61F13/472;;A61F13/511;;A61F13/514;;A61F13/56,,0,0,,,,ACTIVE
13,UY,A,UY 35882 A,111-885-873-671-977,2016-01-08,2016,UY 35882 A,2014-12-12,CO 14114349 A,2014-05-27,ARTÍCULO ABSORBENTE CON MULTIPLES SUSTRATOS.,"La presente invención corresponde a un artículo absorbente que comprende sustratos conformados por lámina superior y lamina inferior, en el cual los sustratos se localizan uno encima del otro. El sustrato inferior tiene medios de sujeción localizados en la lámina inferior, y el sustrato superior tiene medios de apoyo localizados en el extremo superior y extremo inferior del sustrato superior. Los sustratos inferior y superior se sujetan por la p eriferia de estos, y la lámina superior es permeable.",FAMILIA S A PROD,MACHADO ANDREA ALZATE;;PIMIENTA FABIO ALBERTO LÓPEZ;;CHAMAT JUAN MANUEL,,https://lens.org/111-885-873-671-977,Patent Application,no,0,0,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/15,,0,0,,,,ACTIVE
14,US,A1,US 2015/0342795 A1,056-451-872-766-359,2015-12-03,2015,US 201514660169 A,2015-03-17,CO 14114349 A,2014-05-27,ABSORBENT ARTICLE WITH MULTIPLE LAYERS,"The present invention corresponds to an absorbent article comprising substrates having a top layer and a bottom layer, wherein the substrates are located one on top of the other. The bottom substrate having attachment media located on the bottom layer, and the top substrate having support media located on the top end and bottom end of the top substrate. The bottom and op substrates are attached throughout the periphery thereof, and the top layer is permeable.",FAMILIA S A PROD,ALZATE MACHADO ANDREA;;LÓPEZ PIMIENTA FABIO ALBERTO;;MANUEL CHAMAT JUAN,PRODUCTOS FAMILIA S.A (2015-01-07),https://lens.org/056-451-872-766-359,Patent Application,yes,8,5,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/511;;A61F13/47;;A61F13/472;;A61F13/514;;A61F13/56,,0,0,,,,DISCONTINUED
15,CL,A1,CL 2014003387 A1,187-463-291-294-689,2015-02-20,2015,CL 2014003387 A,2014-12-12,CO 14114349 A,2014-05-27,"Un articulo absorbente que comprende sustratos localizados uno encima del otro conformado por una lamina superior permeable y una lamina inferior, donde el sustrato tiene medios de sujeción localizados en la lamina inferior, y el sustrato superior tiene medios de apoyo localizados en su extremo superior y en su extremo inferior.",,FAMILIA S A PROD,ANDREA ALZATE MACHADO;;FABIO ALBERTO LÓPEZ PIMIENTA;;JUAN MANUEL CHAMAT,,https://lens.org/187-463-291-294-689,Patent Application,no,0,0,7,8,0,A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5616;;A61F13/476;;A61F13/4704;;A61F13/47245;;A61F13/5116;;A61F13/51478;;A61F13/5616;;A61F2013/5683,A61F13/15;;A61F13/20,,0,0,,,,PENDING
16,US,A1,US 2017/0084322 A1,060-943-191-081-042,2017-03-23,2017,US 201514704936 A,2015-05-05,US 201514704936 A;;US 201461988518 P,2014-05-05,FAST AND LOW-POWER SENSE AMPLIFIER AND WRITING CIRCUIT FOR HIGH-SPEED MRAM,"A fast and low-power sense amplifier and writing circuit for high-speed Magnetic RAM (MRAM) which provides the long retention times and endurance of magnetic tunnel junction (MTJ) cells, while providing faster access speeds, verified writes, and an increased sensing margin. A high-speed and low-power pre-read and write sense amplifier (PWSA) provide VCMA effect precessional switching of MTJ cells which include pre-read and comparison steps which reduce power consumption. An embodiment of the PWSA circuit is described with write and pre-charge circuit, S and D latches, comparison circuit, and a differential amplifier and control circuit.",UNIV CALIFORNIA,WANG KANG L;;KHALILI AMIRI PEDRAM;;LEE HOCHUL;;ALZATE JUAN G,THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (2015-05-21),https://lens.org/060-943-191-081-042,Patent Application,yes,1,36,2,2,0,G11C11/1673;;G11C11/1673;;G11C7/065;;G11C7/065;;G11C11/16;;G11C11/161;;G11C11/1675;;G11C11/1675;;G11C11/1677;;G11C11/1677;;G11C11/1693;;G11C11/1693,G11C11/16,,0,0,,,,ACTIVE
17,US,B2,US 9672886 B2,170-431-386-394-427,2017-06-06,2017,US 201514704936 A,2015-05-05,US 201514704936 A;;US 201461988518 P,2014-05-05,Fast and low-power sense amplifier and writing circuit for high-speed MRAM,"A fast and low-power sense amplifier and writing circuit for high-speed Magnetic RAM (MRAM) which provides the long retention times and endurance of magnetic tunnel junction (MTJ) cells, while providing faster access speeds, verified writes, and an increased sensing margin. A high-speed and low-power pre-read and write sense amplifier (PWSA) provide VCMA effect precessional switching of MTJ cells which include pre-read and comparison steps which reduce power consumption. An embodiment of the PWSA circuit is described with write and pre-charge circuit, S and D latches, comparison circuit, and a differential amplifier and control circuit.",UNIV CALIFORNIA,WANG KANG L;;AMIRI PEDRAM KHALILI;;LEE HOCHUL;;ALZATE JUAN G,THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (2015-05-21),https://lens.org/170-431-386-394-427,Granted Patent,yes,1,7,2,2,0,G11C11/1673;;G11C11/1673;;G11C7/065;;G11C7/065;;G11C11/16;;G11C11/161;;G11C11/1675;;G11C11/1675;;G11C11/1677;;G11C11/1677;;G11C11/1693;;G11C11/1693,G11C11/00;;G11C11/16,,0,0,,,,ACTIVE
18,US,A1,US 2023/0397410 A1,183-474-496-968-956,2023-12-07,2023,US 202217834679 A,2022-06-07,US 202217834679 A,2022-06-07,MEMORY DEVICE WITH PERIPHERAL CIRCUITRY WHICH EXTENDS UNDER A BACK END MEMORY ARRAY,"Techniques and mechanisms for accessing memory arrays which are formed in a back end of line (BEOL) of an integrated circuit (IC) die. In an embodiment, a differential sense amplifier of the IC die is coupled to a first array and a second array via a first bit line and a second bit line, respectively. The first bit line and the second bit line extend from a first level of BEOL memory arrays, toward a front end of line (FEOL) of the IC die, on opposite respective sides of first array, wherein the differential sense amplifier is in a footprint region for the first memory array. In another embodiment, a word line driver circuit comprises a two stage charger-discharger circuit which mitigates hot carrier injection.",INTEL CORP,JAIN PULKIT;;ALZATE VINASCO JUAN;;WEI LIQIONG;;AKIN OZDEMIR;;HAMZAOGLU FATIH,INTEL CORPORATION (2022-05-06),https://lens.org/183-474-496-968-956,Patent Application,yes,0,0,1,1,0,G11C11/4097;;G11C11/4091;;G11C5/025;;G11C11/4085;;H10B12/50;;H10B12/05;;H10B12/315;;G11C11/4091;;G11C11/4085;;H10B12/50;;H10B12/315,G11C11/408;;G11C11/4091,,0,0,,,,PENDING
19,CO,U1,CO 2017005009 U1,134-393-131-776-554,2018-01-31,2018,CO 2017005009 U,2017-05-19,CO 2017005009 U;;CO 16005618 U,2016-12-21,Contenedor para el benenficio del cacao,"La presente invención está dirigida a un contenedor para beneficio del cacao (1) caracterizado porque está constituido de un cuerpo formado por una lámina interna (2) lisa que cubre las paredes posteriores y laterales de dicho cuerpo, la cual está recubierta externamente por una lámina (4) que tiene una estructura con canales (5), en donde las dos láminas (2) y (4) se encuentran unidas a través de un ribete (3) que circunda toda la zona del cuerpo del contenedor (1), además, el contenedor (1) comprende una tapa (13) y una puerta (10) y en donde el contenedor (1) comprende además un tubo (14) en forma de “U” que se coloca de manera invertida a través de orificios o guías ubicadas en el ribete (3) en el lado donde se coloca puerta (10) del contenedor (1).",ROTOPLAST S A,RENDÓN MESA JHON JAIRO;;ROJAS ALZATE JUAN DAVID;;GUTIERREZ ANGÉLICA;;MOLINA JAVIER,,https://lens.org/134-393-131-776-554,Unknown,no,0,0,2,2,0,,A23G1/02;;A23G1/06,,0,0,,,,PENDING
20,CO,A1,CO 2017007056 A1,003-652-555-588-817,2019-03-08,2019,CO 2017007056 A,2017-07-13,CO 2017007056 A,2017-07-13,Columna y sistema estructural aporticado,"La presente invención corresponde a una columna y a un sistema estructural aporticado multinivel. La columna comprende un primer tramo y un segundo tramo. Cada tramo se conforma de un primer extremo y un segundo extremo opuesto longitudinalmente al primer extremo. Además, cada tramo tiene un ducto que sobresale del primer extremo y una barra que sobresale del segundo extremo, de tal manera que la barra del primer tramo se inserta en el ducto del segundo tramo. Por su parte, el sistema estructural aporticado comprende dos columnas separadas entre sí por una distancia predeterminada y ubicadas sobre una superficie de apoyo. Cada columna incluye un primer tramo y un segundo tramo. Cada tramo se conforma de un primer extremo y un segundo extremo opuesto longitudinalmente al primer extremo. Además, cada tramo tiene un ducto que sobresale del primer extremo y una barra que sobresale del segundo extremo, de manera que la barra del primer tramo se inserta en el ducto del segundo tramo. Por otro lado, una viga se conecta entre las columnas, dicha viga se localiza entre los primeros tramos y los segundos tramos de las columnas.",CONSTRUCTORA CONCONCRETO S A,LOPERA AGUDELO LAURA CAROLINA;;BOLIVAR USMA JUAN PABLO;;BLANDÓN URIBE CARLOS;;PRIETO ALZATE RAÚL,,https://lens.org/003-652-555-588-817,Patent Application,no,0,0,1,1,0,,E04B1/20;;E04B1/30,,0,0,,,,PENDING
21,WO,A1,WO 2019/005034 A1,084-664-633-972-408,2019-01-03,2019,US 2017/0039713 W,2017-06-28,US 2017/0039713 W,2017-06-28,IN-PLANE TILT IN PERPENDICULAR MAGNETIC TUNNEL JUNCTION DEVICES USING AN IN-PLANE MAGNET LAYER,"Apparatuses including perpendicular magnetic tunnel junctions having free and fixed magnet layers with perpendicular magnetic anisotropy separated by a barrier layer and an in- plane magnet layer with in-plane magnetic anisotropy adjacent to the free magnet layer and opposite the fixed magnet layer, systems incorporating such apparatuses, and methods for forming them are discussed.",INTEL CORP,KUO CHARLES C;;ALZATE VINASCO JUAN G;;DOCZY MARK L;;OGUZ KAAN;;O'BRIEN KEVIN P,,https://lens.org/084-664-633-972-408,Patent Application,yes,5,3,1,1,0,H10N50/10;;H10N50/01;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,PENDING
22,MX,A,MX 2014010633 A,031-313-009-192-320,2016-03-04,2016,MX 2014010633 A,2014-09-05,MX 2014010633 A,2014-09-05,RESONANT PLATES FOR A FATIGUE TEST BED OF SHAFTS THAT ARE SUBJECTED TO A BENDING AND TORSION LOAD.,"According to the present invention, a shaft fatigue test bed is disclosed which comprises a support frame (1), a driving mechanism (2), resonance plates (3), a plate suspension mechanism (4, 5) and a control system whose resonance plates (3) include a substantially square-shaped upper end portion (3A), the bottom end portion thereof (3b) being diagonally projected downwardly so as to form a tapered end section (3c), said tapered end section having side walls (3D) which are exceeded in size by the front and rear surfaces thereof (3e) to define a substantially ""I""-shaped end portion (3e) and a recessed section (3G) that is arranged about a central bore (3f) and a substantially flat surface (3h); a plurality of apertures (3I) extend through from the recessed section (3g) to the substantially flat surface (3H) in order to cause an induced moment of 1600 Nm by using a shaker of 2.9 kN at a working frequency value above 100 Hz.",INST TECNOLÓGICO Y DE ESTUDIOS SUPERIORES DE MONTERREY,CARDOZO JOSÉ IGNACIO HUERTAS;;ALZATE NATALIA ANDREA NAVARRETE;;POSADA JUAN DAVID URIBE;;COLÍN CRISTIAN IVÁN OCAMPO;;DOMÍNGUEZ JUAN JOSÉ GASCA,,https://lens.org/031-313-009-192-320,Patent Application,no,0,0,1,1,0,,G01M13/00,,0,0,,,,PENDING
23,CO,A1,CO 2018004741 A1,119-558-752-703-736,2018-07-19,2018,CO 2018004741 A,2018-05-02,CO 2018004741 A,2018-05-02,Dispositivo para medir la cantidad de luz que es transmitida a traves de un vidrio,"La presente invención está dirigida a un dispositivo para medir la transmisión de luz a través de un medio traslucido seleccionado de un polímero, una resina, un cristal, un vidrio o mezclas de estos, en donde el dispositivo comprende un elemento emisor de luz y un elemento sensor de luz conectados a un sistema de control que comprende un procesador que controla el elemento emisor e interpreta la información transmitida por el elemento sensor, determinando de esta manera la cantidad de luz que ha sido transmitida por el medio. El dispositivo de acuerdo con la presente invención comprende también un ordenador con un sistema de transmisión inalámbrico, el cual emite la orden al dispositivo de efectuar la medición y recibe la información obtenida por el dispositivo. El dispositivo de acuerdo con la presente invención está compuesto por las siguientes partes o componentes: Una carcasa (1); Un circuito integrado (2), Un microcontrolador (3); Medios de visualización de información (4); Medios de comunicación inalámbrica (5); Uno o más elementos emisores de luz (6); Uno o más elementos receptores de luz (7); Medios de alimentación de electricidad al dispositivo (8).",UNIV TECNOLOGICA DE PEREIRA,PEÑUELA MENESES HENRY WILLIAM;;PÉREZ JARAMILLO JUAN DAVID;;PATIÑO ALZATE JORGE ANDRÉS;;QUINTERO BERNAL DANIEL FERNANDO,,https://lens.org/119-558-752-703-736,Patent Application,no,0,0,1,1,0,,G01J1/42,,0,0,,,,PENDING
24,CO,A1,CO 2022005078 A1,058-220-188-689-451,2022-05-10,2022,CO 2022005078 A,2022-04-22,CO 2022005078 A,2022-04-22,Sistema y método para la gestión y clasificación de desechos por medio de inteligencia artificial,"Sistema electrónico que implementa un método para gestionar los desechos sólidos mediante un dispositivo inteligente que detecta un usuario que está enfrente de la estructura (100) del sistema inteligente mediante reconocimiento de voz, imagen o de forma táctil mediante un dispositivo electrónico móvil. El dispositivo también presenta al usuario las opciones para identificar el tipo de desecho a desechar, realiza una comparación las opciones suministradas por el usuario con la clasificación de tipo de desecho que se tiene en la base de datos que caracteriza cada desecho y como respuesta envía la instrucción al motor eléctrico por medio de Bluetooth para que active el mecanismo de apertura de las tapas (102) del contenedor (200) correspondiente al desecho a desechar. Además, el sistema realiza el monitoreo del nivel de cada contenedor mediante el envío de la señal de los sensores de llenado dispuestos dentro de cada contenedor al microcontrolador (509) que va almacenando en la nube los datos, para permitir que el personal de mantenimiento o cualquier otro usuario que tenga el acceso al algoritmo de monitoreo puedan realizar el monitoreo en tiempo real y compara el nivel de llenado del contenedor con el parámetro de llenado máximo establecido, si este es igual o mayor a este parámetro, se envía una alarma al encargado de mantenimiento para desocupar el respectivo contenedor.",UNIV DE MEDELLIN,MONTES HINCAPIÉ JUAN MANUEL;;ECHEVERRI ARIAS JAIME ALBERTO;;ALZATE RAMIREZ ALBERT LEONARD;;AGUDELO GUTIERREZ LINA MARIA,,https://lens.org/058-220-188-689-451,Patent Application,no,0,0,1,1,0,,B65F1/00;;B65D43/16;;B65D43/22;;B65F1/14;;E05F15/73;;G01D5/16;;G01J1/42;;G10L15/08;;G10L15/22;;G10L25/51,,0,0,,,,PENDING
25,CO,U1,CO 2018006336 U1,087-024-691-033-437,2018-07-10,2018,CO 2018006336 U,2018-06-19,CO 2018006336 U,2018-06-19,Estructura modular de cobertura de espacios que incorpora páneles solares,"RESUMEN Se revela aquí una estructura modular de cobertura de espacios que comprende una pluralidad de elementos estructurales, los cuales en cada extremo tiene un acople dentado macho y un acople dentado hembra, una pluralidad de elementos de refuerzo y uno o más paneles fotovoltaicos. La configuración específica de la estructura modular aquí divulgada permite que cada elemento se pueda tratar como un elemento independiente en caso de necesitar reparación, ajuste o mantenimiento sin requerir el desmonte de la estructura completa.",UNIV DE MEDELLIN,MONTES HINCAPIÉ JUAN MANUEL;;ECHEVERRI ARIAS JAIME ALBERTO;;TABARES MONTOYA JULIAN ESTEBAN;;ALZATE RAMÍREZ ALBERT LEONARD,,https://lens.org/087-024-691-033-437,Unknown,no,0,0,1,1,0,,E04H1/12,,0,0,,,,PENDING
26,CO,U1,CO 2017011256 U1,084-880-346-077-300,2018-01-31,2018,CO 2017011256 U,2017-11-01,CO 2017011256 U,2017-11-01,Contenedor con forma de botella para la disposición de botellas y tapas,"La presente invención se relaciona con un contenedor con forma de botella para la disposición de residuos, específicamente botellas plásticas o de vidrio y sus tapas. Dicho contenedor cuenta con perforaciones o aberturas para el ingreso de los residuos, aberturas superiores destinadas al ingreso de tapas ubicadas en la tapa del contenedor, y aberturas inferiores destinadas al ingreso de botellas ubicadas en el cuello del contenedor. El contenedor en su interior cuenta con dos compartimientos independientes para almacenar las botellas y las tapas de forma separada. El contenedor está fabricado en un material resistente a los rayos UV y a la intemperie, de manera que puede ser utilizado en espacios interiores y exteriores como empresas, parques, instituciones educativas, centros comerciales, escenarios deportivos y de entretenimiento donde se genere gran cantidad de botellas como residuo.",ROTOPLAST S A;;IND ESTRA S A,DÍAZ DUARTE ADRIANA;;GÓMEZ MESA HENRY NELSON;;RESTREPO CASTRO JOSÉ ALEJANDRO;;GUTIÉRREZ MARÍN ANGÉLICA MARÍA;;GUERRERO QUINTERO JUAN DAVID;;ROJAS ALZATE JUAN DAVID,,https://lens.org/084-880-346-077-300,Unknown,no,0,0,1,1,0,,B65D51/24;;B65D51/28,,0,0,,,,PENDING
27,EP,A1,EP 4141918 A1,080-407-743-251-393,2023-03-01,2023,EP 22184855 A,2022-07-14,US 202117458449 A;;US 202117485331 A,2021-08-26,INTREGRATED CIRCUITS WITH INTERCONNECT LINERS,"Described herein are integrated circuit devices with lined interconnects. Interconnect liners can help maintain conductivity between semiconductor devices (e.g., transistors) and the interconnects that conduct current to and from the semiconductor devices. In some embodiments, metal interconnects are lined with a tungsten liner. Tungsten liners may be particularly useful with semiconductor devices that use certain channel materials, such as indium gallium zinc oxide.
",INTEL CORP,WANG PEI-HUA;;GEORGE GREGORY J;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;KU CHIEH-JEN;;NIMMAGADDA ALEKHYA,,https://lens.org/080-407-743-251-393,Patent Application,yes,4,0,1,4,0,H01L21/76843;;H01L21/76846;;H01L23/53238;;H01L27/1225;;H01L27/124;;H01L29/41733;;H01L29/7869,H01L21/768;;H01L23/532;;H01L27/12;;H01L29/786,,0,0,,,,PENDING
28,PL,T3,PL 3286261 T3,007-417-609-054-374,2021-06-28,2021,PL 16783696 T,2016-04-19,US 201562149975 P;;EP 16783696 A;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/007-417-609-054-374,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,PENDING
29,US,B2,US 9624314 B2,092-616-683-831-084,2017-04-18,2017,US 201615134030 A,2016-04-20,US 201615134030 A;;US 201562149975 P,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/092-616-683-831-084,Granted Patent,yes,7,2,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08B37/16;;C02F1/28;;C08B15/00;;G01N30/02;;G01N30/72,,2,2,069-648-033-325-094;;017-750-147-139-729,10.1002/pola.1989.080271018;;26689365;;10.1038/nature16185,"Oishi, Y. et al “Preparation and properties of fluorine-containing aromatic polyamides . . . ” J. Polym. Sci.: Part A: Polym. Chem. (1989) vol. 27, pp. 3393-3403.;;Alsbaiee et al., Rapid removal of organic micropollutants from water by a porous beta-cyclodextrin polymer; Nature vol. 529, pp. 190-194. Dec. 21, 2015.",ACTIVE
30,WO,A1,WO 2016/172118 A1,137-275-422-871-246,2016-10-27,2016,US 2016/0028304 W,2016-04-19,US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/137-275-422-871-246,Patent Application,yes,16,3,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,3,1,017-750-147-139-729,26689365;;10.1038/nature16185,"ALSBAIEE ET AL.: ""Rapid removal of organic micropollutants from water by a porous beta- cyclodextrin polymer;"", NATURE, vol. 529, no. 7585, 21 December 2015 (2015-12-21), pages 190 - 194, XP055325210;;F. DIEDAINI-PILARDB. PERLY: ""Optimal Performances with Minimal Chemical Modification of Cyclodextrins"", THE 7TH INTERNATIONAL CYCLODEXTRIN SYMPOSIUM ABSTRACTS, April 1994 (1994-04-01), pages 49;;See also references of EP 3286261A4",PENDING
31,US,B2,US 10882023 B2,102-791-186-992-37X,2021-01-05,2021,US 201816111812 A,2018-08-24,US 201816111812 A;;US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/102-791-186-992-37X,Granted Patent,yes,12,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,5,4,009-813-120-610-141;;017-750-147-139-729;;069-648-033-325-094;;119-327-487-575-72X,10.1016/0923-1137(94)90130-9;;26689365;;10.1038/nature16185;;10.1002/pola.1989.080271018;;10.1039/b311764b;;14737563,"Zhao et al., Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality, Reactive Polymers, vol. 24, No. 1, pp. 9-16. Nov. 1, 1994.;;Alsbaiee, A., et al., Rapid removal of organic micropollutants from water by a porous beta-cyclodextrin polymer, Nature, Dec. 21, 2015, vol. 529, pp. 190-194.;;Oishi, Y., et al., Preparation and Properties of Fluorine-Containing Aromatic Polyamides from Tetrafluorophthayoyl Chlorides and Aromatic Diamines, Journal of Polymer Science: Part A: Polymer Chemistry, 1989, vol. 27, pp. 3393-3403.;;Budd, P.M. et al., Polymers of intrinsic microporosity (PIMs): robust, solution-processable, organic nanoporous materials, Chemical Communications, Dec. 5, 2003, No. 2, pp. 230-231.;;Wilson, L.D., et al., Surface area and pore structure properties of urethane-based copolymers containing β-cyclodextrin, Journal of Colloid and Interface Science, Feb. 1, 2011, vol. 357, pp. 215-222.",ACTIVE
32,HK,A1,HK 1251600 A1,036-975-550-509-968,2019-02-01,2019,HK 18110958 A,2018-08-24,US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/036-975-550-509-968,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L/,,0,0,,,,PENDING
33,US,A1,US 2018/0093252 A1,032-692-020-279-389,2018-04-05,2018,US 201715822614 A,2017-11-27,US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/032-692-020-279-389,Patent Application,yes,0,1,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F103/06;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,0,0,,,,ACTIVE
34,IL,B,IL 255619 B,089-478-160-214-06X,2021-02-28,2021,IL 25561917 A,2017-11-13,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,,UNIV CORNELL;;DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/089-478-160-214-06X,Unknown,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,,,0,0,,,,ACTIVE
35,ES,T3,ES 2949850 T3,182-602-696-180-378,2023-10-03,2023,ES 20189692 T,2016-04-19,US 201562149975 P,2015-04-20,Materiales poliméricos de ciclodextrina porosa,"Una reacción de sustitución nucleofílica para reticular el polímero de ciclodextrina (CD) con grupos aromáticos rígidos, proporcionando polímeros mesoporosos que contienen CD (P-CDP) con una superficie elevada. Los P-CDP se pueden utilizar para eliminar contaminantes orgánicos del agua. Encapsulando contaminantes para formar complejos huésped-huésped bien definidos con selectividades complementarias a los sorbentes de carbón activado (AC). Los P-CDP pueden secuestrar rápidamente productos farmacéuticos, pesticidas y otros microcontaminantes orgánicos, logrando una capacidad de unión en equilibrio en segundos con constantes de velocidad de adsorción entre 15 y 200 veces mayores que los AC y los sorbentes de CD no porosos. El polímero CD se puede regenerar varias veces, mediante un procedimiento de lavado a temperatura ambiente, sin pérdida de rendimiento. (Traducción automática con Google Translate, sin valor legal)",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/182-602-696-180-378,Granted Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,ACTIVE
36,SG,A,SG 11201708514R A,173-881-354-208-340,2017-11-29,2017,SG 11201708514R A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/173-881-354-208-340,Unknown,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,PENDING
37,EP,C0,EP 3789451 C0,091-073-850-018-353,2023-06-07,2023,EP 20189692 A,2016-04-19,US 2016/0028304 W;;EP 16783696 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/091-073-850-018-353,Unknown,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,ACTIVE
38,CA,A1,CA 2983147 A1,193-321-127-364-597,2016-10-27,2016,CA 2983147 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/193-321-127-364-597,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,PENDING
39,AU,B2,AU 2016/252388 B2,107-947-889-203-269,2020-11-12,2020,AU 2016/252388 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/107-947-889-203-269,Granted Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,1,0,,,"WILSON, L. D. et al., 'Surface area and pore structure properties of urethane-based copolymers containing β-cyclodextrin', Journal of Colloid and Interface Science, 2011, vol. 357, pp. 215-222",ACTIVE
40,MX,A,MX 2017013406 A,195-889-306-769-009,2018-05-15,2018,MX 2017013406 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME.,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,BRIAN J SMITH;;WILLIAM R DICHTEL;;ALAAEDDIN ALSBAIEE;;JUAN HINESTROZA;;DIEGO ALZATE-SANCHEZ;;LEILEI XIAO;;YUHAN LING;;DAMIAN HELBLING,,https://lens.org/195-889-306-769-009,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
41,US,A1,US 2021/0053025 A1,055-023-803-111-773,2021-02-25,2021,US 202017082976 A,2020-10-28,US 202017082976 A;;US 201816111812 A;;US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/055-023-803-111-773,Patent Application,yes,0,1,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,0,0,,,,ACTIVE
42,DK,T3,DK 3286261 T3,096-495-583-920-706,2021-01-11,2021,DK 16783696 T,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porøse cyclodextrin-polymermaterialer og fremgangsmåder til fremstilling af disse,,UNIV CORNELL,ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;LING YUHAN;;HELBLING DAMIAN;;DICHTEL WILLIAM R;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI,,https://lens.org/096-495-583-920-706,Granted Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,ACTIVE
43,IL,A,IL 255619 A,145-012-892-327-590,2018-01-31,2018,IL 25561917 A,2017-11-13,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,,UNIV CORNELL;;DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/145-012-892-327-590,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,,,0,0,,,,ACTIVE
44,EP,A4,EP 3286261 A4,147-224-283-022-561,2018-11-07,2018,EP 16783696 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2018-12-26),https://lens.org/147-224-283-022-561,Search Report,no,3,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,2,1,009-813-120-610-141,10.1016/0923-1137(94)90130-9,"ZHAO X B ET AL: ""Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality"", REACTIVE POLYMERS, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 24, no. 1, 1 November 1994 (1994-11-01), pages 9 - 16, XP022792003, ISSN: 0923-1137, [retrieved on 19941101], DOI: 10.1016/0923-1137(94)90130-9;;See also references of WO 2016172118A1",ACTIVE
45,EP,A1,EP 3584849 A1,014-451-247-152-235,2019-12-25,2019,EP 19173097 A,2019-05-07,US 201816009776 A,2018-06-15,PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY,"Material stacks (100) for perpendicular spin transfer torque memory (pSTTM) devices, pSTTM devices and computing platforms employing such material stacks, and methods for forming them are discussed. The material stacks include a cladding layer (108) of predominantly tungsten on a protective layer (107), which is in turn on an oxide capping layer (106) over a magnetic junction stack (111). The cladding layer reduces oxygen dissociation from the oxide capping layer for improved thermal stability and retention.
",INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,INTEL CORPORATION (2021-12-08),https://lens.org/014-451-247-152-235,Patent Application,yes,3,0,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/10;;H01L27/22;;H01L43/12,,0,0,,,,ACTIVE
46,US,A1,US 2017/0173560 A1,066-339-903-232-441,2017-06-22,2017,US 201715449206 A,2017-03-03,US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/066-339-903-232-441,Patent Application,yes,0,5,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;C02F1/28;;C08B37/16;;G01N30/14;;G01N30/30;;G01N33/02,,0,0,,,,ACTIVE
47,EP,A1,EP 3286261 A1,030-974-329-111-317,2018-02-28,2018,EP 16783696 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2018-12-26),https://lens.org/030-974-329-111-317,Patent Application,yes,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
48,WO,A1,WO 2019/182589 A1,039-352-273-708-843,2019-09-26,2019,US 2018/0023632 W,2018-03-21,US 2018/0023632 W,2018-03-21,INTERFACE ENGINEERING OF A PERPENDICULAR MAGNETIC TUNNEL JUNCTION (PMTJ) STACK TO IMPROVE RETENTION LOSS AT HIGHER TEMPERATURE,"A memory device comprises a perpendicular magnetic tunnel junction (PMTJ) stack disposed above a substrate. The PMTJ stack has a first free layer magnet, a reference fixed magnet, and a barrier material between the first free layer magnet and the reference fixed magnet. A material stack is on the PMTJ device, where the material stack comprises a first cap material, a second free layer magnet, and a perpendicular magnetic anisotropy (PMA) booster material to increase PMA of the PMTJ stack.",INTEL CORP;;RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN CHRISTOPHER;;OUELLETTE DANIEL G;;ALZATE VINASCO JUAN G;;SMITH ANGELINE K;;GOLONZKA OLEG,RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN CHRISTOPHER;;OUELLETTE DANIEL G;;ALZATE VINASCO JUAN G;;SMITH ANGELINE K;;GOLONZKA OLEG,,https://lens.org/039-352-273-708-843,Patent Application,yes,5,2,1,1,0,H10B61/20;;H10N50/85;;H10N50/10;;H10N50/01,H01L43/08;;H01L43/02;;H01L43/10;;H01L43/12,,0,0,,,,PENDING
49,US,B2,US 11491460 B2,034-050-867-949-34X,2022-11-08,2022,US 202017082976 A,2020-10-28,US 202017082976 A;;US 201816111812 A;;US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/034-050-867-949-34X,Granted Patent,yes,12,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,5,4,017-750-147-139-729;;069-648-033-325-094;;009-813-120-610-141;;119-327-487-575-72X,26689365;;10.1038/nature16185;;10.1002/pola.1989.080271018;;10.1016/0923-1137(94)90130-9;;10.1039/b311764b;;14737563,"Alsbaiee, A., et al., Rapid removal of organic micropollutants from water by a porous beta-cyclodextrin polymer; Nature, Dec. 21, 2015, vol. 529, pp. 190-194.;;Oishi, Y., et al., Preparation and Properties of Fluorine-Containing Aromatic Polyamides from Tetraflurorophthayoyl Chlorides and Aromatic Diamines,, J. Polym. Sci.: Part A: Polym. Chem., 1989, vol. 27, pp. 3393-3403.;;Zhao, X., et al., Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality, Reactive Polymers, Nov. 1994, vol. 24, No. 1, pp. 9-16.;;Budd, P.M. et al., Polymers of intrinsic microporosity (PIMs): robust, solution-processable, organic nanoporous materials, Chemical Communications, Dec. 5, 2003, No. 2, pp. 230-231.;;Wilson, L.D., et al., Surface area and pore structure properties of urethane-based copolymers containing β-cyclodextrin, Journal of Colloid and Interface Science, Feb. 2011, vol. 357, pp. 215-222.",ACTIVE
50,US,A1,US 2019/0386209 A1,194-108-368-311-203,2019-12-19,2019,US 201816009776 A,2018-06-15,US 201816009776 A,2018-06-15,PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY,"Material stacks for perpendicular spin transfer torque memory (pSTTM) devices, pSTTM devices and computing platforms employing such material stacks, and methods for forming them are discussed. The material stacks include a cladding layer of predominantly tungsten on a protective layer, which is in turn on an oxide capping layer over a magnetic junction stack. The cladding layer reduces oxygen dissociation from the oxide capping layer for improved thermal stability and retention.",INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,INTEL CORPORATION (2018-09-17),https://lens.org/194-108-368-311-203,Patent Application,yes,0,7,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/10;;H01L43/02;;H01L43/08;;H01L43/12,,0,0,,,,ACTIVE
51,PL,T3,PL 3789451 T3,003-245-432-801-376,2023-09-18,2023,PL 20189692 T,2016-04-19,US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/003-245-432-801-376,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,PENDING
52,US,A1,US 2019/0060868 A1,061-643-140-898-994,2019-02-28,2019,US 201816111812 A,2018-08-24,US 201816111812 A;;US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/061-643-140-898-994,Patent Application,yes,0,2,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/24;;B01D15/40;;B01D53/02;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,0,0,,,,ACTIVE
53,AU,A1,AU 2016/252388 A1,083-203-640-862-823,2017-11-09,2017,AU 2016/252388 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/083-203-640-862-823,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
54,KR,A,KR 20190142201 A,079-074-989-180-371,2019-12-26,2019,KR 20190054302 A,2019-05-09,US 201816009776 A,2018-06-15,PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY,"Material stacks for vertical spin transfer torque memory (pSTTM) devices, pSTTM devices and computing platforms using the material stacks thereof, and methods for forming thereof are discussed. The material stacks comprise a cladding layer of tungsten predominantly on a protective layer, which is on an oxide capping layer over a magnetic junction stack. The cladding layer reduces an oxygen dissociation from the oxide capping layer for improved thermal stability and retention.",INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,,https://lens.org/079-074-989-180-371,Patent Application,no,0,0,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/02;;H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,PENDING
55,EP,A1,EP 3789451 A1,111-609-007-190-332,2021-03-10,2021,EP 20189692 A,2016-04-19,US 2016/0028304 W;;EP 16783696 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS,"A nucleophilic substitution reaction to crosslink cyclodextrin  (CD)  polymer with rigid aromatic groups, providing a high surface area, mesoporous  CD -containing polymers  (P-CDP s ).  The  P-CDP s can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon  (AC)  sorbents. The  P-CDP s can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than  AC s and nonporous  CD  sorbents. The  CD  polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.
",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/111-609-007-190-332,Patent Application,yes,3,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,1,1,009-813-120-610-141,10.1016/0923-1137(94)90130-9,"ZHAO X B ET AL: ""Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality"", REACTIVE POLYMERS, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 24, no. 1, 1 November 1994 (1994-11-01), pages 9 - 16, XP022792003, ISSN: 0923-1137, [retrieved on 19941101], DOI: 10.1016/0923-1137(94)90130-9",ACTIVE
56,HU,T2,HU E062732 T2,124-302-056-124-599,2023-12-28,2023,HU E20189692 A,2016-04-19,US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/124-302-056-124-599,Amended Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,PENDING
57,US,A1,US 2016/0304630 A1,150-718-562-936-065,2016-10-20,2016,US 201615134030 A,2016-04-20,US 201615134030 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/150-718-562-936-065,Patent Application,yes,2,16,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08B37/16;;C02F1/28;;C08B15/00;;G01N30/02;;G01N30/72,,0,0,,,,ACTIVE
58,BR,B1,BR 112017022524 B1,174-348-608-623-626,2022-06-14,2022,BR 112017022524 A,2016-04-19,US 2016/0028304 W;;US 201562149975 P,2015-04-20,"Material polimérico mesoporoso, composição, métodos para purificar uma amostra de fluido, para determinar a presença ou ausência de compostos em uma amostra de fluido, para remover compostos de uma amostra de fluido, para preparar um material polimérico poroso e uma composição, e, artigo de fabricação","material polimérico poroso, composição, métodos para purificar uma amostra de fluido, para determinar a presença ou ausência de compostos em uma amostra de fluido, para remover compostos de uma amostra de fluido, para preparar um material polimérico poroso e uma composição, e, artigo de fabricação. uma reação de substituição necleofílica para reticular polímero de ciclodextrina (cd) com grupos aromáticos rígidos, provendo uma área superficial elevada, polímeros contendo cd mesoporosos (p-cdps). os p-cdps podem ser usados para remover contaminantes orgânicos da água. através da encapsulação de poluentes para formar complexos hospedeiro-hóspede bem definidos com seletividades complementares sorventes de carbono ativado (ac). os p-cdps podem rapidamente sequestrar farmacêuticos, pesticidas, e outros micropoluentes orgânicos, alcançando capacidade de ligação de equilíbrio em segundos com constantes de taxa de adsorção 15-200 vezes maior que sorventes de cd não porosos e acs. o polímero cd pode ser regenerado várias vezes, através de um procedimento de lavagem em temperatura ambiente, sem nenhuma perda de desempenho.",UNIV CORNELL,ALSBAIEE ALAAEDDIN;;BRIAN J SMITH;;HELBLING DAMIAN;;ALZATE-SANCHEZ DIEGO;;HINESTROZA JUAN;;XIAO LEILEI;;WILLIAM R DICHTEL;;LING YUHAN,,https://lens.org/174-348-608-623-626,Granted Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
59,BR,A2,BR 112017022524 A2,175-971-655-906-347,2018-07-10,2018,BR 112017022524 A,2016-04-19,US 2016/0028304 W;;US 201562149975 P,2015-04-20,"material polimérico poroso, composição, métodos para purificar uma amostra de fluido, para determinar a presença ou ausência de compostos em uma amostra de fluido, para remover compostos de uma amostra de fluido, para preparar um material polimérico poroso e uma composição, e, artigo de fabricação.","uma reação de substituição necleofílica para reticular polímero de ciclodextrina (cd) com grupos aromáticos rígidos, provendo uma área superficial elevada, polímeros contendo cd mesoporosos (p-cdps). os p-cdps podem ser usados para remover contaminantes orgânicos da água. através da encapsulação de poluentes para formar complexos hospedeiro-hóspede bem definidos com seletividades complementares sorventes de carbono ativado (ac). os p-cdps podem rapidamente sequestrar farmacêuticos, pesticidas, e outros micropoluentes orgânicos, alcançando capacidade de ligação de equilíbrio em segundos com constantes de taxa de adsorção 15-200 vezes maior que sorventes de cd não porosos e acs. o polímero cd pode ser regenerado várias vezes, através de um procedimento de lavagem em temperatura ambiente, sem nenhuma perda de desempenho.",UNIV CORNELL,ALAAEDDIN ALSBAIEE;;BRIAN J SMITH;;DAMIAN HELBLING;;DIEGO ALZATE-SANCHEZ;;JUAN HINESTROZA;;LEILEI XIAO;;WILLIAM R DICHTEL;;YUHAN LING,,https://lens.org/175-971-655-906-347,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
60,KR,A,KR 20170138486 A,175-984-399-272-367,2017-12-15,2017,KR 20177033043 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,다공성 사이클로덱스트린 중합체 물질 및 그것의 제조 및 사용 방법,"사이클로덱스트린 ()을 단단한 방향족 기와 교차결합시키는 친핵성 치환 반응은 고표면적, 메조다공성-함유 중합체 ()를 제공한다.는 물로부터 유기 오염물질을 제거하기 위해 사용될 수 있다. 잘-규정된 호스트-게스트 복합체를 형성하기 위해 오염물질을 캡슐화함으로써 활성탄 () 흡착제에 대한 보충적 선택성이 있다.는 제약, 살충제 및 다른 유기 미세오염물질을 빠르게 봉쇄시킬 수 있어서, 수초 안에 평형 결합 용량에 도달하며 이때의 흡착 속도 상수는및 비다공성흡착제보다 15 내지 2000배 더 크다.중합체는 실온 세척 과정을 통해, 성능의 손실 없이, 여러 번 재생될 수 있다.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/175-984-399-272-367,Patent Application,no,0,1,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08B37/16;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/32;;C02F1/28;;C08B15/00;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,0,0,,,,DISCONTINUED
61,US,B2,US 11411173 B2,185-670-117-114-442,2022-08-09,2022,US 201816009776 A,2018-06-15,US 201816009776 A,2018-06-15,Perpendicular spin transfer torque devices with improved retention and thermal stability,"Material stacks for perpendicular spin transfer torque memory (pSTTM) devices, pSTTM devices and computing platforms employing such material stacks, and methods for forming them are discussed. The material stacks include a cladding layer of predominantly tungsten on a protective layer, which is in turn on an oxide capping layer over a magnetic junction stack. The cladding layer reduces oxygen dissociation from the oxide capping layer for improved thermal stability and retention.",INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,INTEL CORPORATION (2018-09-17),https://lens.org/185-670-117-114-442,Granted Patent,yes,7,0,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/10;;H01L43/02;;H01L43/08;;H01L43/12,,2,0,,,"Extended European Search Report from European Patent Application No. 19173097.7 notified Nov. 25, 2019, 7 pgs.;;Notice of Allowance from European Patent Application No. 19173097.7 notified Nov. 11, 2021, 7 pgs.",ACTIVE
62,CN,A,CN 107709441 A,050-650-973-286-411,2018-02-16,2018,CN 201680036119 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water by encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs canrapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/050-650-973-286-411,Patent Application,no,4,13,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;C08L23/26,,0,0,,,,ACTIVE
63,HU,T2,HU E052202 T2,069-559-633-789-592,2021-04-28,2021,HU E16783696 A,2016-04-19,US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/069-559-633-789-592,Amended Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/32;;B01J20/34;;C02F1/28;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,PENDING
64,US,B2,US 9855545 B2,122-582-924-201-539,2018-01-02,2018,US 201715449206 A,2017-03-03,US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/122-582-924-201-539,Granted Patent,yes,7,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08B37/16;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;C02F1/28;;C02F101/30;;C02F103/06;;G01N30/14;;G01N30/30;;G01N33/02,,2,2,017-750-147-139-729;;069-648-033-325-094,26689365;;10.1038/nature16185;;10.1002/pola.1989.080271018,"Alsbaiee, A., et al., Rapid removal of organic micropollutants from water by a porous beta-cyclodextrin polymer, Nature, Dec. 21, 2015, vol. 529, pp. 190-194.;;Oishi, Y., et al., Preparation and Properties of Fluorine-Containing Aromatic Polyamides from Tetrafluorophthayoyl Chlorides and Aromatic Diamines, Journal of Polymer Science: Part A: Polymer Chemistry, 1989, vol. 27, pp. 3393-3403.",ACTIVE
65,ES,T3,ES 2845684 T3,164-000-209-221-777,2021-07-27,2021,ES 16783696 T,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,Materiales poliméricos de ciclodextrina porosa y procedimientos de fabricación de los mismos,"Un material polimérico mesoporoso que comprende una pluralidad de restos de ciclodextrina reticulados por uno o más restos arilo, opcionalmente en el que los restos de ciclodextrina comprenden β-ciclodextrina, y opcionalmente en el que al menos dos de la pluralidad de restos de ciclodextrina están reticulados por dos o más restos arilo; en el que el uno o más restos arilo se seleccionan de entre los siguientes restos: **(Ver fórmula)**",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/164-000-209-221-777,Granted Patent,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,ACTIVE
66,CN,A,CN 112552535 A,188-228-244-676-891,2021-03-26,2021,CN 202011450365 A,2016-04-19,CN 202011450365 A;;CN 201680036119 A;;US 201562149975 P;;US 2016/0028304 W,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water by encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs canrapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/188-228-244-676-891,Patent Application,no,5,1,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08J3/24;;C08K5/07;;C08K5/315;;C08K5/41;;C08L5/16,,0,0,,,,PENDING
67,EP,B1,EP 3286261 B1,183-376-039-204-003,2020-10-21,2020,EP 16783696 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING SAME,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2018-12-26),https://lens.org/183-376-039-204-003,Granted Patent,yes,6,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,2,0,,,"ZHAO X B ET AL: ""Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality"", REACTIVE POLYMERS, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 24, no. 1, 1 November 1994 (1994-11-01), pages 9-16, XP022792003, ISSN: 0923-1137, DOI: 10.1016/0923-1137(94)90130-9 [retrieved on 1994-11-01];;ALSBAIEE ET AL.: 'Rapid removal of organic micropollutants from water by a porous beta- cyclodextrin polymer;' NATURE vol. 529, no. 7585, 21 December 2015, pages 190 - 194, XP055325210",ACTIVE
68,EP,B1,EP 3584849 B1,077-970-336-179-00X,2022-07-20,2022,EP 19173097 A,2019-05-07,US 201816009776 A,2018-06-15,PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY,,INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,INTEL CORPORATION (2021-12-08),https://lens.org/077-970-336-179-00X,Granted Patent,yes,3,0,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/08;;H01L27/22;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
69,CN,A,CN 110611028 A,102-908-372-474-708,2019-12-24,2019,CN 201910401475 A,2019-05-15,US 201816009776 A,2018-06-15,PERPENDICULAR SPIN TRANSFER TORQUE DEVICES WITH IMPROVED RETENTION AND THERMAL STABILITY,"Material stacks for perpendicular spin transfer torque memory (pSTTM) devices, pSTTM devices and computing platforms employing such material stacks, and methods for forming them are discussed. The material stacks include a cladding layer of predominantly tungsten on a protective layer, which is in turn on an oxide capping layer over a magnetic junction stack. The cladding layer reduces oxygen dissociation from the oxide capping layer for improved thermal stability and retention.",INTEL CORP,SMITH ANGELINE;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANDREW;;VINASCO JUAN ALZATE;;ODONNELL JAMES;;WIEGAND CHRISTOPHER;;GOLONZKA OLEG,,https://lens.org/102-908-372-474-708,Patent Application,no,0,0,6,6,0,G11C11/161;;H10N50/10;;H10N50/01;;H10N50/85;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H10N50/85;;H10N50/01;;H10N50/10;;H10N50/80,H01L43/08;;G11C11/16;;H01L43/10;;H01L43/12,,0,0,,,,PENDING
70,MX,A,MX 2020007231 A,124-442-390-523-231,2022-06-15,2022,MX 2020007231 A,2016-04-19,US 201562149975 P;;US 2016/0028304 W,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS AND METHODS OF MAKING AND USING SAME.,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P- CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,SMITH BRIAN J;;DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/124-442-390-523-231,Patent Application,no,0,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,0,0,,,,PENDING
71,EP,B1,EP 3789451 B1,162-235-453-050-862,2023-06-07,2023,EP 20189692 A,2016-04-19,US 2016/0028304 W;;EP 16783696 A;;US 201562149975 P,2015-04-20,POROUS CYCLODEXTRIN POLYMERIC MATERIALS,,UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,,https://lens.org/162-235-453-050-862,Granted Patent,yes,3,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,C08L23/02;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;B01J20/34;;C02F1/28;;C02F101/30;;C02F101/32;;C02F101/34;;C02F101/38;;C02F103/06;;C02F103/34;;C08B15/00;;C08B37/16;;C08L23/26,,1,0,,,"ZHAO X B ET AL: ""Synthesis and characterization of polymer-immobilized beta-cyclodextrin with an inclusion recognition functionality"", REACTIVE POLYMERS, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 24, no. 1, 1 November 1994 (1994-11-01), pages 9-16, XP022792003, ISSN: 0923-1137, DOI: 10.1016/0923-1137(94)90130-9 [retrieved on 1994-11-01]",ACTIVE
72,US,B2,US 10086360 B2,196-809-583-646-158,2018-10-02,2018,US 201715822614 A,2017-11-27,US 201715822614 A;;US 201715449206 A;;US 201615134030 A;;US 201562149975 P,2015-04-20,Porous cyclodextrin polymeric materials and methods of making and using same,"A nucleophilic substitution reaction to crosslink cyclodextrin (CD) polymer with rigid aromatic groups, providing a high surface area, mesoporous CD-containing polymers (P-CDPs). The P-CDPs can be used for removing organic contaminants from water. By encapsulating pollutants to form well-defined host-guest complexes with complementary selectivities to activated carbon (AC) sorbents. The P-CDPs can rapidly sequester pharmaceuticals, pesticides, and other organic micropollutants, achieving equilibrium binding capacity in seconds with adsorption rate constants 15-200 times greater than ACs and nonporous CD sorbents. The CD polymer can be regenerated several times, through a room temperature washing procedure, with no loss in performance.",UNIV CORNELL,DICHTEL WILLIAM R;;ALSBAIEE ALAAEDDIN;;SMITH BRIAN J;;HINESTROZA JUAN;;ALZATE-SANCHEZ DIEGO;;XIAO LEILEI;;LING YUHAN;;HELBLING DAMIAN,CORNELL UNIVERSITY (2016-05-10),https://lens.org/196-809-583-646-158,Granted Patent,yes,8,0,43,43,0,C08J3/24;;C08J2305/16;;C08K5/315;;C08K5/41;;C08K5/07;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;C08B37/0012;;C08B15/00;;C02F1/285;;B01D15/40;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;G01N33/02;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3425;;B01J20/3475;;B01J20/3483;;C02F1/285;;C02F2101/305;;C02F2101/322;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/06;;C02F2103/34;;C08B15/00;;C08B37/0012;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/7206;;G01N30/7233;;G01N33/02;;G01N2030/025;;G01N2030/027;;H05K999/99;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/72;;G01N30/14;;G01N30/30;;G01N33/02;;B01D15/40;;B01D53/025;;B01J20/24;;B01J20/3212;;C08B37/0012;;C08B15/00;;C02F1/285;;G01N30/02;;G01N30/7206;;G01N30/7233;;G01N2030/025;;G01N2030/027;;C02F2101/322;;B01J20/3204;;B01J20/3212;;B01J20/3272;;B01J20/3282;;B01J20/3475;;B01J20/3483;;B01J20/3425;;C02F2101/34;;C02F2101/38;;C02F2101/40;;C02F2103/34;;Y02C20/40;;B01D15/40;;B01D53/025;;B01D2253/202;;B01D2253/306;;B01D2253/308;;B01D2253/31;;B01D2257/708;;B01J20/24;;B01J20/28033;;B01J20/289;;C02F2101/305;;C02F2103/06;;G01N30/14;;G01N30/30;;G01N33/02;;H05K999/99,B01J20/34;;B01D15/40;;B01D53/02;;B01J20/24;;B01J20/28;;B01J20/289;;B01J20/32;;C02F1/28;;C02F101/30;;C02F101/32;;C02F103/06;;C08B15/00;;C08B37/16;;G01N30/02;;G01N30/14;;G01N30/30;;G01N30/72;;G01N33/02,,2,2,017-750-147-139-729;;069-648-033-325-094,26689365;;10.1038/nature16185;;10.1002/pola.1989.080271018,"Alsbaiee, A., et al., Rapid removal of organic micropollutants from water by a porous beta-cyclodextrin polymer, Nature, Dec. 21, 2015, vol. 529, pp. 190-194.;;Oishi, Y., et al., Preparation and Properties of Fluorine-Containing Aromatic Polyamides from Tetrafluorophthayoyl Chlorides and Aromatic Diamines, Journal of Polymer Science: Part A: Polymer Chemistry, 1989, vol. 27, pp. 3393-3403.",ACTIVE
73,CO,A1,CO 6160056 A1,022-096-359-817-98X,2010-05-20,2010,CO 09033715 A,2009-04-01,CO 09033715 A,2009-04-01,ACONDICIONADOR DE SUELOS ORGANO MINERAL,"Acondicionador de Suelos Órgano-Mineral CARACTERIZADO PORQUE está conformado por una mezcla de:a. Carbón vegetal en una proporción entre 40% y 70% del producto final;b. Sales minerales de calcio y magnesio en una proporción entre 30% y 50% del producto final;c. Silicatos de aluminio anhidro activado en una proporción entre 5% y 15% del producto final. Acondicionador de Suelos Órgano-Mineral de la Reivindicación 1, CARACTERIZADO PORQUE el carbón vegetal es obtenido por pirolisis a baja temperatura y es pulverizado a una granulometría entre 20 mallas y 100 mallas. Acondicionador de Suelos Órgano-Mineral CARACTERIZADO PORQUE tanto el silicato de aluminio anhidro y las sales minerales de calcio y magnesio tienen una granulometría entre 20 mallas y 100 mallas.",SUELOS Y MINERALES LTDA,PINEDA GUTIERREZ JOSE JAIME;;VILLEGAS ALZATE ANA MARIA;;ARANGO LONDONO JUAN CAMILO;;ARISTIZABAL GIL VICTOR MANUEL;;BOTERO COCK PEDRO ALBERTO,,https://lens.org/022-096-359-817-98X,Patent Application,no,0,0,1,1,0,,C05G3/80,,0,0,,,,ACTIVE
74,CN,A,CN 116133415 A,114-089-813-076-190,2023-05-16,2023,CN 202210883415 A,2022-07-26,US 202117485331 A,2021-09-25,Integrated circuit with interconnect pads,"Described herein are integrated circuit devices having interconnects with pads. Interconnect pads may help maintain conductivity between semiconductor devices (e.g., transistors) and interconnects that conduct current to and from the semiconductor devices. In some embodiments, a metal interconnect is set off with a tungsten liner. Tungsten liners may be particularly useful for semiconductor devices using specific channel materials, such as indium gallium zinc oxide.",INTEL CORP,LAJOIE TRAVIS W;;WANG PERRY H;;GEORGE GREGORY J;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;KU CHIEH-JEN;;NIMMAGADDA ARJUN,,https://lens.org/114-089-813-076-190,Patent Application,no,0,0,3,4,0,H01L29/66969;;H01L29/7869;;H01L29/78681;;H01L27/124;;H10B12/05;;H10B12/315;;H01L23/53238;;H01L23/53266;;H01L29/7869;;H01L29/66969;;H01L23/535;;H01L23/5226;;H01L21/76846;;H01L23/5283;;H01L29/45;;H01L29/247;;H01L29/41733;;H01L29/78693;;H01L21/02565;;H01L21/443;;H01L29/66969;;H01L21/02592;;H10B12/05;;H10B12/315,H10B12/00,,0,0,,,,PENDING
75,US,A1,US 2023/0097793 A1,141-175-985-832-378,2023-03-30,2023,US 202117485331 A,2021-09-25,US 202117485331 A,2021-09-25,INTEGRATED CIRCUITS WITH INTERCONNECT LINERS,"Described herein are integrated circuit devices with lined interconnects. Interconnect liners can help maintain conductivity between semiconductor devices (e.g., transistors) and the interconnects that conduct current to and from the semiconductor devices. In some embodiments, metal interconnects are lined with a tungsten liner. Tungsten liners may be particularly useful with semiconductor devices that use certain channel materials, such as indium gallium zinc oxide.",INTEL CORP,LAJOIE TRAVIS W;;WANG PEI-HUA;;GEORGE GREGORY J;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;KU CHIEH-JEN;;NIMMAGADDA ALEKHYA,INTEL CORPORATION (2021-08-13),https://lens.org/141-175-985-832-378,Patent Application,yes,0,0,3,4,0,H01L29/66969;;H01L29/7869;;H01L29/78681;;H01L27/124;;H10B12/05;;H10B12/315;;H01L23/53238;;H01L23/53266;;H01L29/7869;;H01L29/66969;;H01L23/535;;H01L23/5226;;H01L21/76846;;H01L23/5283;;H01L29/45;;H01L29/247;;H01L29/41733;;H01L29/78693;;H01L21/02565;;H01L21/443;;H01L29/66969;;H01L21/02592;;H10B12/05;;H10B12/315,H01L29/45;;H01L21/02;;H01L21/443;;H01L29/24;;H01L29/417;;H01L29/66;;H01L29/786,,0,0,,,,PENDING
76,CN,A,CN 113851477 A,141-250-607-006-543,2021-12-28,2021,CN 202011547063 A,2020-12-24,US 202016914152 A,2020-06-26,DOUBLE WALL CAPACITORS AND METHODS OF FABRICATION,"The invention relates to double wall capacitors and methods of fabrication. An integrated circuit capacitor array includes a plurality of first electrodes, wherein individual ones of the first electrodes are substantially cylindrical with a base over a substrate and an open top end over the base. A first dielectric material layer spans a distance between the first electrodes but is absent from an interior of the first electrodes, where the first dielectric material layer is substantially planar and bifurcates a height of first electrodes. A second dielectric material layer lines the interior of the first electrodes, and lines portions of an exterior of the first electrodes above and below the first dielectric material layer and a second electrode is within the interior of the first electrodes and is around the exterior of the first electrodes above and below the first dielectric material layer.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN;;KU CHIEH-JEN;;WANG PEI-HUA;;SELL BERNHARD;;ALZATE-VINASCO JUAN G,,https://lens.org/141-250-607-006-543,Patent Application,no,0,2,2,2,0,H01L28/91;;H01L28/75;;H01L23/5223;;H10B12/315;;H01L28/90;;H10B12/033;;H10B12/31;;H10B12/033;;H10B12/36,H01L27/108;;H01L23/522;;H01L49/02,,0,0,,,,PENDING
77,US,A1,US 2021/0408002 A1,011-013-170-127-189,2021-12-30,2021,US 202016914152 A,2020-06-26,US 202016914152 A,2020-06-26,DOUBLE WALL CAPACITORS AND METHODS OF FABRICATION,"An integrated circuit capacitor array includes a plurality of first electrodes, wherein individual ones of the first electrodes are substantially cylindrical with a base over a substrate and an open top end over the base. A first dielectric material layer spans a distance between the first electrodes but is absent from an interior of the first electrodes, where the first dielectric material layer is substantially planar and bifurcates a height of first electrodes. A second dielectric material layer lines the interior of the first electrodes, and lines portions of an exterior of the first electrodes above and below the first dielectric material layer and a second electrode is within the interior of the first electrodes and is around the exterior of the first electrodes above and below the first dielectric material layer.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN;;KU CHIEH-JEN;;WANG PEI-HUA;;SELL BERNHARD;;ALZATE-VINASCO JUAN G,,https://lens.org/011-013-170-127-189,Patent Application,yes,5,2,2,2,0,H01L28/91;;H01L28/75;;H01L23/5223;;H10B12/315;;H01L28/90;;H10B12/033;;H10B12/31;;H10B12/033;;H10B12/36,H01L27/108,,1,0,,,"machine translation for JP 4064695 B2, 03-2008",PENDING
78,KR,A,KR 20230044117 A,164-204-870-011-558,2023-04-03,2023,KR 20220092122 A,2022-07-26,US 202117485331 A,2021-09-25,INTEGRATED CIRCUITS WITH INTERCONNECT LINERS,"본 명세서에는 라이닝된 상호 접속부를 갖는 집적 회로 디바이스가 개시된다. 상호 접속부 라이너는 반도체 디바이스(예를 들어, 트랜지스터)와 반도체 디바이스로 또는 반도체 디바이스로부터 전류를 전도하는 상호 접속부 사이의 전도성을 유지하는 데 도움이 될 수 있다. 일부 실시예에서, 금속 상호 접속부는 텅스텐 라이너로 라이닝된다. 텅스텐 라이너는 인듐 갈륨 아연 산화물과 같은, 특정 채널 재료를 사용하는 반도체 디바이스에 특히 유용할 수 있다.",INTEL CORP,LAJOIE TRAVIS W;;WANG PEI HUA;;GEORGE GREGORY J;;SELL BERNHARD;;ALZATE VINASCO JUAN G;;KU CHIEH JEN;;NIMMAGADDA ALEKHYA,,https://lens.org/164-204-870-011-558,Patent Application,no,0,0,3,4,0,H01L29/66969;;H01L29/7869;;H01L29/78681;;H01L27/124;;H10B12/05;;H10B12/315;;H01L23/53238;;H01L23/53266;;H01L29/7869;;H01L29/66969;;H01L23/535;;H01L23/5226;;H01L21/76846;;H01L23/5283;;H01L29/45;;H01L29/247;;H01L29/41733;;H01L29/78693;;H01L21/02565;;H01L21/443;;H01L29/66969;;H01L21/02592;;H10B12/05;;H10B12/315,H01L21/768;;H01L23/532;;H01L23/522;;H01L23/528;;H01L23/535;;H01L29/66;;H01L29/786,,0,0,,,,PENDING
79,CO,A1,CO 2021000182 A1,025-624-896-036-471,2021-02-17,2021,CO 2021000182 A,2021-01-13,CO 2021000182 A,2021-01-13,Dispositivo trasmisor iot de variables en tiempo real,"La presente invención pertenece al campo de transmisión de información digital a través de un dispositivo de internet de las cosas IOT que transmite en tiempo real o bajo pedido del usuario diferentes tipos de variables como posicionamiento por medio de GPS – Glonass, posicionamiento por medio de lectura de direcciones MAC, módulo de comunicación Sigfox, GPRS, NarrowBand o CAT M1, con un sensor magnético Reed Switch de Apertura y Cierre, temperatura y humedad por medio de sensores embebidos en el dispositivo y un acelerómetro. El dispositivo cuenta con entradas análogas de 0 a 13 VDC ó 4 a 20 mA y entradas digitales de 24VDC opto acopladas, una salida digital de 24VDC, salida digital relevada y botón de pánico. Puede recibir variables como inclinación, golpes, movimiento y vibración aplicado a equipos físicos y a procesos cotidianos como botón de pánico o notificación, seguimiento de activos y personas.",TECREA S A S,MUÑETONES MORALES SIMÓN DAVID;;BUSTAMANTE NARVAEZ JULIÁN;;MONTOYA TORO ADIMARO;;DIAZ ALZATE JUAN DAVID;;POSADA CALDERON MANUEL;;BEDOYA GARCES JAIME ALBERTO,,https://lens.org/025-624-896-036-471,Patent Application,no,0,0,1,1,0,,H04L1/00;;G06F1/00,,0,0,,,,PENDING
80,CO,A1,CO 2021000180 A1,191-236-210-684-293,2021-02-17,2021,CO 2021000180 A,2021-01-13,CO 2021000180 A,2021-01-13,Dispositivo para medir la calidad del aire y decibeles,"La presente invención pertenece al campo de mecanismos de control o de regulación de variables no eléctricas, y más particularmente a un dispositivo internet de las cosas (IOT) que transmite información a través de una red de conectividad dedicada y permite medir la calidad del aire en el ambiente en unidades de micro gramos por metro cúbico, los datos son enviados a la red de acuerdo con una configuración predeterminada para así tener trazabilidad y control en situación específicas. Adicional a esta variable, el dispositivo tiene la capacidad de medir los decibeles del ambiente, para así determinar el nivel de ruido, generando alertas y notificaciones ante valores previamente establecidos para generar acciones de prevención y corrección que fomenten un ambiente sano en las ciudades",TECREA S A S,MUÑETONES MORALES SIMÓN DAVID;;BUSTAMANTE NARVAEZ JULIÁN;;MONTOYA TORO ADIMARO;;DIAZ ALZATE JUAN DAVID;;POSADA CALDERON MANUEL;;BEDOYA GARCES JAIME ALBERTO,,https://lens.org/191-236-210-684-293,Patent Application,no,0,0,1,1,0,,F24F3/00;;F24F3/044,,0,0,,,,PENDING
81,CO,A1,CO 2021000203 A1,066-527-756-773-800,2021-02-17,2021,CO 2021000203 A,2021-01-14,CO 2021000203 A,2021-01-14,Dispositivo iot de rastreo y control de vehiculos,"La presente invención pertenece al campo de reconocimiento de datos; presentación de datos; soportes de registros; manipulación de soportes de registros, particularmente se relaciona con un dispositivo de internet de las cosas (IOT) que permite rastrear vehículos por medio de GPS y controlar el encendido o apagado del motor. Posee una batería interna que le permite un funcionamiento independiente. El dispositivo, aunque está conectado a la alimentación de la batería del vehículo, no lo hace de manera directa, ya que su conexión se realiza posterior al interruptor de accesorios y con inteligencia de carga, lo que solo genera carga desde la batería del vehículo al dispositivo mientras el vehículo se encuentra encendido.",TECREA S A S,MUÑETONES MORALES SIMÓN DAVID;;BUSTAMANTE NARVAEZ JULIÁN;;MONTOYA TORO ADIMARO;;DIAZ ALZATE JUAN DAVID;;POSADA CALDERON MANUEL;;BEDOYA GARCES JAIME ALBERTO,,https://lens.org/066-527-756-773-800,Patent Application,no,0,0,1,1,0,,G06K19/077;;B60R25/25;;H04W72/12,,0,0,,,,PENDING
82,CO,A1,CO 2021000201 A1,178-962-956-838-645,2021-02-17,2021,CO 2021000201 A,2021-01-14,CO 2021000201 A,2021-01-14,Dispositivo de control y medición de luminosidad,"La presente invención pertenece al campo de dispositivos o sistemas de iluminación no portátiles más particularmente se trata de una solución de internet de las cosas (IOT) para la telegestión del alumbrado público en ciudades inteligentes; captura y procesa información en la fuente de generación de luz a través de sensores que permiten medir voltaje de línea, corriente de línea, consumo en kWh, factor de potencia, frecuencia, potencia activa, reactiva y aparente, también mide el índice de luminosidad ambiente; donde el dispositivo tiene la capacidad de trabajar bajo diferentes protocolos de comunicación, como lo son Sigfox, GPRS, NarrowBand y CAT M1 y la luminaria se enciende o apaga automáticamente de acuerdo con el nivel de luz en el ambiente, se programa y establecer configuraciones predeterminadas de encendido y apagado a través de la plataforma de telegestión.",TECREA S A S,MUÑETONES MORALES SIMÓN DAVID;;BUSTAMANTE NARVAEZ JULIÁN;;MONTOYA TORO ADIMARO;;DIAZ ALZATE JUAN DAVID;;POSADA CALDERON MANUEL;;BEDOYA GARCES JAIME ALBERTO,,https://lens.org/178-962-956-838-645,Patent Application,no,0,0,1,1,0,,F21S2/00;;H05B44/00,,0,0,,,,PENDING
83,CO,A1,CO 2018009891 A1,187-636-319-986-875,2018-09-28,2018,CO 2018009891 A,2018-09-19,CO 2018009891 A,2018-09-19,Kit para juego de boccia,"La presente invención se encuentra relacionada con un kit o sistema para el juego de Boccia que comprende una rampa o canaleta (1), una base (2a); un probador de rodadura de bochas (3), un probador de diámetros de bochas (4), un apuntador (5) y una silla/empaque (6), en donde el empaque/silla (6) puede contener los elementos (1), (2), (3), (4) y (5) ensamblados o desensamblados",UNIV AUTONOMA DE MANIZALES,OROZCO OCAMPO YENNY MARCELA;;GÓMEZ ALZATE ANDREA;;DURANGO GÓMEZ VALENTINA;;CASTELLANOS RUIZ JULIALBA;;AGUIRRE OSPINA CARLOS ANDRÉS;;ANGEL LÓPEZ JUAN PABLO,,https://lens.org/187-636-319-986-875,Patent Application,no,0,0,1,1,0,,A63B71/00;;A63D3/02,,0,0,,,,PENDING
84,EP,A1,EP 3886165 A1,170-335-026-931-794,2021-09-29,2021,EP 20215504 A,2020-12-18,US 202016828507 A,2020-03-24,MEMORY ARCHITECTURE WITH SHARED BITLINE AT BACK-END-OF-LINE,"Embodiments herein describe techniques for a memory device including at least two memory cells. A first memory cell includes a first storage cell and a first transistor to control access to the first storage cell. A second memory cell includes a second storage cell and a second transistor to control access to the second storage cell. A shared contact electrode is shared between the first transistor and the second transistor, the shared contact electrode being coupled to a source area or a drain area of the first transistor, coupled to a source area or a drain area of the second transistor, and further being coupled to a bit line of the memory device. Other embodiments may be described and/or claimed.
",INTEL CORP,TAN ELLIOT;;SELL BERNHARD;;ALZATE VINASCO JUAN;;WANG PEI-HUA;;LE VAN;;PIERCE KIMBERLY;;SHARMA ABHISHEK;;LAJOIE TRAVIS;;CHEN YU-JIN,,https://lens.org/170-335-026-931-794,Patent Application,yes,3,0,2,2,0,H01L27/1225;;H01L29/7869;;H10B12/315;;H10B12/05;;H10B12/485;;H10B12/482;;H01L23/5226;;H01L23/528;;H01L28/91;;H10B12/315;;H10B12/05;;H10B12/318;;H10B12/0335;;H10B12/482;;H10B12/485,H01L27/108;;H01L29/786,,0,0,,,,PENDING
85,CO,A1,CO 2021000181 A1,167-267-028-223-169,2021-02-17,2021,CO 2021000181 A,2021-01-13,CO 2021000181 A,2021-01-13,Dispositivo y monitoreo animal con alimentación solar,"La presente invención pertenece al campo de cría en razas de animales del sector ganadero, y más particularmente a un es un dispositivo que integra tecnologías Internet de las cosas (IoT) y Big Data para obtener datos sobre el animal, tales como ubicación, temperatura desplazamiento o datos de movimiento mediante acelerómetro; así como determinar si el dispositivo collar fue retirado de animales del sector ganadero, ya sea bovino, ovino o equino, así mismo permite configurar geocercas para delimitar la permanencia dentro de la misma, cuyo dispositivo cuenta con una batería recargable por micro USB y panel solar que prolonga su vida útil en el tiempo",TECREA S A S,MUÑETONES MORALES SIMÓN DAVID;;BUSTAMANTE NARVAEZ JULIÁN;;MONTOYA TORO ADIMARO;;DIAZ ALZATE JUAN DAVID;;POSADA CALDERON MANUEL;;BEDOYA GARCES JAIME ALBERTO,,https://lens.org/167-267-028-223-169,Patent Application,no,0,0,1,1,0,,A01K29/00;;A01K27/00;;A61D13/00,,0,0,,,,PENDING
86,EP,A1,EP 3591703 A1,089-660-798-821-791,2020-01-08,2020,EP 19176627 A,2019-05-24,US 201816024522 A,2018-06-29,MAGNETIC MEMORY DEVICES WITH LAYERED ELECTRODES AND METHODS OF FABRICATION,"A memory device method of fabrication that includes a first electrode (102) having a first conductive layer (101) including titanium and nitrogen and a second conductive layer (103) on the first conductive layer that includes tantalum and nitrogen. The memory device further includes a magnetic tunnel junction (MTJ) on the first electrode. In some embodiments, at least a portion of the first conductive layer proximal to an interface with the second conductive layer includes oxygen.
",INTEL CORP,BROCKMAN JUSTIN;;PULS CONOR;;WU STEPHEN;;WIEGAND CHRISTOPHER;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANGELINE;;SMITH ANDREW;;QUINTERO PEDRO;;ALZATE-VINASCO JUAN;;GOLONZKA OLEG,,https://lens.org/089-660-798-821-791,Patent Application,yes,5,0,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H01L21/76831;;H01L21/76832;;H01L23/528;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L27/22;;H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,DISCONTINUED
87,US,B2,US 11380838 B2,102-577-305-170-671,2022-07-05,2022,US 201816024522 A,2018-06-29,US 201816024522 A,2018-06-29,Magnetic memory devices with layered electrodes and methods of fabrication,"A memory device method of fabrication that includes a first electrode having a first conductive layer including titanium and nitrogen and a second conductive layer on the first conductive layer that includes tantalum and nitrogen. The memory device further includes a magnetic tunnel junction (MTJ) on the first electrode. In some embodiments, at least a portion of the first conductive layer proximal to an interface with the second conductive layer includes oxygen.",INTEL CORP,BROCKMAN JUSTIN;;PULS CONOR;;WU STEPHEN;;WIEGAND CHRISTOPHER;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANGELINE;;SMITH ANDREW;;QUINTERO PEDRO;;ALZATE-VINASCO JUAN;;GOLONZKA OLEG,INTEL CORPORATION (2018-08-21),https://lens.org/102-577-305-170-671,Granted Patent,yes,42,0,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H01L21/76831;;H01L21/76832;;H01L23/528;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;G11C11/16;;H01L21/768;;H01L23/528;;H01L27/22;;H01L43/08;;H01L43/10;;H01L43/12,,1,0,,,"Extended European Search Report from European Patent Application No. 19176627.8 dated Dec. 10, 2019, 8 pgs.",ACTIVE
88,EP,A1,EP 4109536 A1,062-365-759-645-842,2022-12-28,2022,EP 22179999 A,2022-06-20,US 202117358954 A,2021-06-25,MULTILEVEL WORDLINE ASSEMBLY FOR EMBEDDED DRAM,"A device structure includes a first interconnect line along a longitudinal direction and a second interconnect line parallel to the first interconnect line, where the first interconnect structure is within a first metallization level and the second interconnect line is within a second metallization level. A first transistor and a laterally separated second transistor are on a same plane above the second interconnect line, where a gate of the first transistor is coupled to the first interconnect line and a gate of the second transistor is coupled to the second interconnect line. A first capacitor is coupled to a first terminal of the first transistor and a second capacitor is coupled to a first terminal of the second transistor. A third interconnect line couples a second terminal of the first transistor with a second terminal of the second transistor.
",INTEL CORP,ALZATE VINASCO JUAN;;LAJOIE TRAVIS W;;TAN ELLIOT;;PIERCE KIMBERLY;;OGADHOH SHEM;;SHARMA ABHISHEK ANIL;;SELL BERNHARD;;WANG PEI-HUA;;KU CHIEH-JEN,,https://lens.org/062-365-759-645-842,Patent Application,yes,2,0,2,2,0,H10B12/315;;H10B12/488;;H01L29/66742;;H01L29/78642;;H10B12/315;;H10B12/05;;H10B12/0335,H01L27/108,,1,1,161-584-616-834-565,10.1109/isscc.1997.585240,"HASHIMOTO M ET AL: ""An embedded DRAM module using a dual sense amplifier architecture in a logic process"", 1997 IEEE INTERNATIONAL SOLIDS-STATE CIRCUITS CONFERENCE. DIGEST OF TECHNICAL PAPERS 6-8 FEB. 1997 SAN FRANCISCO, CA, USA, IEEE, 1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE. DIGEST OF TECHNICAL PAPERS. ISSCC. FIRST EDITION VOL.40 (CAT. NO, 8 February 1997 (1997-02-08), pages 64 - 65, XP032379320, ISBN: 978-0-7803-3721-3, DOI: 10.1109/ISSCC.1997.585262",PENDING
89,US,A1,US 2020/0006634 A1,118-477-329-791-643,2020-01-02,2020,US 201816024522 A,2018-06-29,US 201816024522 A,2018-06-29,MAGNETIC MEMORY DEVICES WITH LAYERED ELECTRODES AND METHODS OF FABRICATION,"A memory device method of fabrication that includes a first electrode having a first conductive layer including titanium and nitrogen and a second conductive layer on the first conductive layer that includes tantalum and nitrogen. The memory device further includes a magnetic tunnel junction (MTJ) on the first electrode. In some embodiments, at least a portion of the first conductive layer proximal to an interface with the second conductive layer includes oxygen.",INTEL CORP,BROCKMAN JUSTIN;;PULS CONOR;;WU STEPHEN;;WIEGAND CHRISTOPHER;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANGELINE;;SMITH ANDREW;;QUINTERO PEDRO;;ALZATE-VINASCO JUAN;;GOLONZKA OLEG,INTEL CORPORATION (2018-08-21),https://lens.org/118-477-329-791-643,Patent Application,yes,0,9,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H01L21/76831;;H01L21/76832;;H01L23/528;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;G11C11/16;;H01L21/768;;H01L23/528;;H01L27/22;;H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
90,CN,A,CN 110660900 A,155-243-434-397-816,2020-01-07,2020,CN 201910457183 A,2019-05-29,US 201816024522 A,2018-06-29,Magnetic memory devices with layered electrodes and methods of fabrication,"Disclosed are magnetic memory devices with layered electrodes and methods of fabrication. The memory device method of fabrication that includes a first electrode (102) having a first conductive layer(101) including titanium and nitrogen and a second conductive layer (103) on the first conductive layer that includes tantalum and nitrogen. The memory device further includes a magnetic tunnel junction (MTJ) on the first electrode. In some embodiments, at least a portion of the first conductive layer proximal to an interface with the second conductive layer includes oxygen.",INTEL CORP,BROCKMAN JUSTIN;;PULS CONOR;;WU STEPHEN;;WIEGAND CHRISTOPHER;;RAHMAN TOFIZUR;;OUELLETTE DANIEL;;SMITH ANGELINE;;SMITH ANDREW;;QUINTERO PEDRO;;ALZATE-VINASCO JUAN;;GOLONZKA OLEG,,https://lens.org/155-243-434-397-816,Patent Application,no,0,0,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H01L21/76831;;H01L21/76832;;H01L23/528;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L27/22;;H01L43/08;;H01L43/12,,0,0,,,,PENDING
91,US,A1,US 2023/0290722 A1,197-906-522-918-894,2023-09-14,2023,US 202217692350 A,2022-03-11,US 202217692350 A,2022-03-11,PUNCH-THROUGH INTERCONNECT FEATURE TO COUPLE UPPER ELECTRODES OF CAPACITORS OF MULTI-LEVEL MEMORY ARRAYS,"An integrated circuit (IC) includes a first memory cell and a second memory cell. The first memory cell includes (i) a first transistor and (ii) a first capacitor coupled to the first transistor, where an upper electrode of the first capacitor is coupled to a first conductive structure. The second memory cell is above the first memory cell. The second memory cell includes (i) a second transistor and (ii) a second capacitor coupled to the second transistor. An upper electrode of the second capacitor is coupled to a second conductive structure. In an example, an interconnect feature includes a continuous and monolithic body of conductive material. In an example, the continuous and monolithic body extends through the second conductive structure, and further extends through the first conductive structure. In an example, the first and second memory cells are dynamic random access memory (DRAM) memory cells.",INTEL CORP,LAJOIE TRAVIS W;;VINASCO JUAN ALZATE;;SHARMA ABHISHEK ANIL;;LE VAN H;;DOLEJSI MOSHE;;HUANG YU-WEN;;PIERCE KIMBERLY;;STOEGER JARED;;OGADHOH SHEM,INTEL CORPORATION (2022-03-11),https://lens.org/197-906-522-918-894,Patent Application,yes,0,0,1,1,0,H01L28/90;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5226;;H01L23/5283;;H01L23/53238;;H01L23/53223;;H01L23/53266;;H10B12/315;;H10B12/0335,H01L23/522;;H01L23/528;;H01L23/532,,0,0,,,,PENDING
92,US,A1,US 2020/0098932 A1,110-382-355-225-837,2020-03-26,2020,US 201816142300 A,2018-09-26,US 201816142300 A,2018-09-26,MEMORY CELLS BASED ON THIN-FILM TRANSISTORS,"Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.",LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH JEN;;WANG PEI HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;ALZATE VINASCO JUAN,LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;ALZATE VINASCO JUAN,INTEL CORPORATION (2019-07-17),https://lens.org/110-382-355-225-837,Patent Application,yes,0,3,4,4,0,H01L29/66969;;H01L29/7788;;H01L29/1606;;H01L27/1255;;H01L27/1225;;H10B12/33;;H10B12/036;;H10B12/05;;H01L29/7869;;H01L29/78693;;H01L29/78696;;H01L29/66969;;H01L29/78684;;H01L29/78642;;H01L29/4908;;H01L29/78663;;H01L29/78672;;H01L29/78681;;H10B12/05;;H10B12/33;;H10B12/036;;H01L21/31111;;H01L21/8221;;H01L21/823487,H01L29/786;;H01L27/108;;H01L29/49;;H01L29/66,,0,0,,,,ACTIVE
93,US,A1,US 2022/0310849 A1,071-972-056-824-909,2022-09-29,2022,US 202217840186 A,2022-06-14,US 202217840186 A;;US 201816142300 A,2018-09-26,MEMORY CELLS BASED ON THIN-FILM TRANSISTORS,"Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;ALZATE VINASCO JUAN,,https://lens.org/071-972-056-824-909,Patent Application,yes,2,0,4,4,0,H01L29/66969;;H01L29/7788;;H01L29/1606;;H01L27/1255;;H01L27/1225;;H10B12/33;;H10B12/036;;H10B12/05;;H01L29/7869;;H01L29/78693;;H01L29/78696;;H01L29/66969;;H01L29/78684;;H01L29/78642;;H01L29/4908;;H01L29/78663;;H01L29/78672;;H01L29/78681;;H10B12/05;;H10B12/33;;H10B12/036;;H01L21/31111;;H01L21/8221;;H01L21/823487,H01L29/786;;H01L27/108;;H01L29/49;;H01L29/66,,0,0,,,,ACTIVE
94,US,B2,US 11393927 B2,085-847-704-022-396,2022-07-19,2022,US 201816142300 A,2018-09-26,US 201816142300 A,2018-09-26,Memory cells based on thin-film transistors,"Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.",INTEL CORP;;INTEL COROPRATION,LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;ALZATE VINASCO JUAN,INTEL CORPORATION (2019-07-17),https://lens.org/085-847-704-022-396,Granted Patent,yes,4,2,4,4,0,H01L29/66969;;H01L29/7788;;H01L29/1606;;H01L27/1255;;H01L27/1225;;H10B12/33;;H10B12/036;;H10B12/05;;H01L29/7869;;H01L29/78693;;H01L29/78696;;H01L29/66969;;H01L29/78684;;H01L29/78642;;H01L29/4908;;H01L29/78663;;H01L29/78672;;H01L29/78681;;H10B12/05;;H10B12/33;;H10B12/036;;H01L21/31111;;H01L21/8221;;H01L21/823487,H01L29/78;;H01L27/108;;H01L29/49;;H01L29/66;;H01L29/786,,0,0,,,,ACTIVE
95,US,B2,US 11683929 B2,097-630-623-576-133,2023-06-20,2023,US 202217840186 A,2022-06-14,US 202217840186 A;;US 201816142300 A,2018-09-26,Method for making memory cells based on thin-film transistors,"Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;ALZATE VINASCO JUAN,,https://lens.org/097-630-623-576-133,Granted Patent,yes,6,0,4,4,0,H01L29/66969;;H01L29/7788;;H01L29/1606;;H01L27/1255;;H01L27/1225;;H10B12/33;;H10B12/036;;H10B12/05;;H01L29/7869;;H01L29/78693;;H01L29/78696;;H01L29/66969;;H01L29/78684;;H01L29/78642;;H01L29/4908;;H01L29/78663;;H01L29/78672;;H01L29/78681;;H10B12/05;;H10B12/33;;H10B12/036;;H01L21/31111;;H01L21/8221;;H01L21/823487,H01L21/82;;H01L21/311;;H01L21/822;;H01L21/8234;;H01L29/49;;H01L29/66;;H01L29/786;;H10B12/00,,0,0,,,,ACTIVE
96,US,A1,US 2022/0415896 A1,104-912-209-941-50X,2022-12-29,2022,US 202117358930 A,2021-06-25,US 202117358930 A,2021-06-25,DECOUPLING CAPACITORS AND METHODS OF FABRICATION,"A device structure includes transistors on a first level in a first region and a first plurality of capacitors on a second level, above the first level, where a first electrode of the individual ones of the first plurality of capacitors are coupled with a respective transistor. The device structure further includes a second plurality of capacitors on the second level in a second region adjacent the first region, where individual ones of the second plurality of capacitors include a second electrode, a third electrode and an insulator layer therebetween, where the second electrode of the individual ones of the plurality of capacitors are coupled with a first interconnect on a third level above the second level, and where the third electrode of the individual ones of the plurality of capacitors are coupled with a second interconnect.",INTEL CORP,ALZATE-VINASCO JUAN G;;LAJOIE TRAVIS W;;GOMES WILFRED;;HAMZAOGLU FATIH;;JAIN PULKIT;;WALDEMER JAMES;;ARMSTRONG MARK;;SELL BERNHARD;;WANG PEI-HUA;;KU CHIEH-JEN,INTEL CORPORATION (2021-06-21),https://lens.org/104-912-209-941-50X,Patent Application,yes,0,0,2,2,0,H01L23/5223;;H01L28/91;;H10B12/315;;H10B12/09;;H01L29/66742;;H01L29/78642;;H10B12/315;;H10B12/05;;H10B12/0335,H01L29/66;;H01L29/786,,0,0,,,,PENDING
97,US,A1,US 2020/0006635 A1,155-100-268-735-980,2020-01-02,2020,US 201816024599 A,2018-06-29,US 201816024599 A,2018-06-29,MAGNETIC MEMORY DEVICES AND METHODS OF FABRICATION,"A memory device includes a perpendicular magnetic tunnel junction (pMTJ) stack, between a bottom electrode and a top electrode. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet structure on the tunnel barrier. The free magnet structure includes a first free magnet on the tunnel barrier and a second free magnet above the first free magnet, wherein at least a portion of the free magnet proximal to an interface with the free magnet includes a transition metal. The free magnet structure having a transition metal between the first and the second free magnets advantageously improves the switching efficiency of the MTJ, while maintaining a thermal stability of at least 50 kT.",INTEL CORP,RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN JUSTIN S;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;SMITH ANDREW;;QUINTERO PEDRO A;;ALZATE-VINASCO JUAN G;;GOLONZKA OLEG,INTEL CORPORATION (2018-07-12),https://lens.org/155-100-268-735-980,Patent Application,yes,0,4,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H01F10/3286;;G11C11/161;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H10B61/20;;H10N50/80;;H10N50/01;;H10N50/85,H01L43/02;;G11C11/16;;H01L27/22;;H01L43/12,,0,0,,,,ACTIVE
98,EP,A1,EP 3588593 A1,177-341-727-221-264,2020-01-01,2020,EP 19176640 A,2019-05-24,US 201816024599 A,2018-06-29,MAGNETIC MEMORY DEVICES AND METHODS OF FABRICATION,"A memory device includes a perpendicular magnetic tunnel junction (pMTJ) stack, between a bottom electrode and a top electrode. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet structure on the tunnel barrier. The free magnet structure includes a first free magnet on the tunnel barrier and a second free magnet above the first free magnet, wherein at least a portion of the free magnet proximal to an interface with the free magnet includes a transition metal. The free magnet structure having a transition metal between the first and the second free magnets advantageously improves the switching efficiency of the MTJ, while maintaining a thermal stability of at least 50kT.
",INTEL CORP,RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN JUSTIN S;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;SMITH ANDREW;;QUINTERO PEDRO A;;ALZATE-VINASCO JUAN G;;GOLONZKA OLEG,,https://lens.org/177-341-727-221-264,Patent Application,yes,3,0,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H01F10/3286;;G11C11/161;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H10B61/20;;H10N50/80;;H10N50/01;;H10N50/85,H01L43/08;;G11C11/16;;H01F10/32;;H01L27/22;;H01L43/10;;H01L43/12,,0,0,,,,DISCONTINUED
99,CN,A,CN 110660904 A,016-899-992-128-17X,2020-01-07,2020,CN 201910458011 A,2019-05-29,US 201816024599 A,2018-06-29,MAGNETIC MEMORY DEVICES AND METHODS OF FABRICATION,"A memory device includes a perpendicular magnetic tunnel junction (pMTJ) stack, between a bottom electrode and a top electrode. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet structure on the tunnel barrier. The free magnet structure includes a first free magnet on the tunnel barrier and a second free magnet above the first free magnet, wherein at least a portion of the free magnet proximal to an interface with the free magnet includes a transition metal. The free magnet structure having a transition metal between the first and thesecond free magnets advantageously improves the switching efficiency of the MTJ, while maintaining a thermal stability of at least 50kT.",INTEL CORP,RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN JUSTIN S;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;SMITH ANDREW;;QUINTERO PEDRO A;;ALZATE-VINASCO JUAN G;;GOLONZKA OLEG,,https://lens.org/016-899-992-128-17X,Patent Application,no,0,1,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H01F10/3286;;G11C11/161;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H10B61/20;;H10N50/80;;H10N50/01;;H10N50/85,H01L43/08;;H01L27/22;;H01L43/02;;H01L43/10;;H01L43/12,,0,0,,,,PENDING
100,US,B2,US 11616192 B2,190-750-163-686-098,2023-03-28,2023,US 201816024599 A,2018-06-29,US 201816024599 A,2018-06-29,Magnetic memory devices with a transition metal dopant at an interface of free magnetic layers and methods of fabrication,"A memory device includes a perpendicular magnetic tunnel junction (pMTJ) stack, between a bottom electrode and a top electrode. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet structure on the tunnel barrier. The free magnet structure includes a first free magnet on the tunnel barrier and a second free magnet above the first free magnet, wherein at least a portion of the free magnet proximal to an interface with the free magnet includes a transition metal. The free magnet structure having a transition metal between the first and the second free magnets advantageously improves the switching efficiency of the MTJ, while maintaining a thermal stability of at least 50 kT.",INTEL CORP,RAHMAN TOFIZUR;;WIEGAND CHRISTOPHER J;;BROCKMAN JUSTIN S;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;SMITH ANDREW;;QUINTERO PEDRO A;;ALZATE-VINASCO JUAN G;;GOLONZKA OLEG,INTEL CORPORATION (2018-07-12),https://lens.org/190-750-163-686-098,Granted Patent,yes,92,0,4,4,0,H10B61/22;;H10N50/80;;H10N50/10;;H10N50/01;;H10N50/85;;H01F10/3286;;G11C11/161;;H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85;;G11C11/161;;H10B61/20;;H10N50/80;;H10N50/01;;H10N50/85,G11C11/16,,4,1,052-652-674-078-569,10.1103/physrevb.91.235437,"Extended European Search Report for European Patent Application No. 19176640.1 dated Oct. 30, 2019.;;Notice of Allowance from European Patent Application No. 19176640.1 dated Nov. 24, 2020, 7 pgs.;;Liu, Luqiao, et al., “Spin Hall effect tunneling spectroscopy”, Nature Physics, vol. 10, Aug. 2014, 6 pgs.;;Liu, Luqiao, et al., “Spin-polarized tunneling study of spin-momentum locking in topological insulators”, Physical Review B 91, 235437, 2015, 10 pgs.",ACTIVE
101,US,A1,US 2022/0415897 A1,199-498-586-808-742,2022-12-29,2022,US 202117358954 A,2021-06-25,US 202117358954 A,2021-06-25,MULTILEVEL WORDLINE ASSEMBLY FOR EMBEDDED DRAM,"A device structure includes a first interconnect line along a longitudinal direction and a second interconnect line parallel to the first interconnect line, where the first interconnect structure is within a first metallization level and the second interconnect line is within a second metallization level. A first transistor and a laterally separated second transistor are on a same plane above the second interconnect line, where a gate of the first transistor is coupled to the first interconnect line and a gate of the second transistor is coupled to the second interconnect line. A first capacitor is coupled to a first terminal of the first transistor and a second capacitor is coupled to a first terminal of the second transistor. A third interconnect line couples a second terminal of the first transistor with a second terminal of the second transistor.",INTEL CORP,ALZATE-VINASCO JUAN G;;LAJOIE TRAVIS W;;TAN ELLIOT N;;PIERCE KIMBERLY;;OGADHOH SHEM;;SHARMA ABHISHEK A;;SELL BERNHARD;;WANG PEI-HUA;;KU CHIEH-JEN,INTEL CORPORATION (2021-06-21),https://lens.org/199-498-586-808-742,Patent Application,yes,0,0,2,2,0,H10B12/315;;H10B12/488;;H01L29/66742;;H01L29/78642;;H10B12/315;;H10B12/05;;H10B12/0335,H01L29/66;;H01L29/786,,0,0,,,,PENDING
102,TW,A,TW 201709579 A,045-729-801-686-903,2017-03-01,2017,TW 105115996 A,2016-05-23,US 2015/0038035 W,2015-06-26,Perpendicular magnetic memory with symmetric fixed layers,"An embodiment includes an apparatus comprising: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, comprising a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/045-729-801-686-903,Patent of Addition,no,0,3,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,0,0,,,,PENDING
103,KR,A,KR 20180022846 A,029-608-577-448-044,2018-03-06,2018,KR 20187002244 A,2015-06-26,US 2015/0038035 W,2015-06-26,대칭 고정 층을 갖는 수직 자기 메모리,"실시예는, 기판; 제1 고정 층, 제2 고정 층, 및 제1 고정 층과 제2 고정 층 사이의 자유 층을 포함하는, 기판 상의 수직 자기 터널 접합(pMTJ); 제1 고정 층과 자유 층 사이의 제1 유전체 층; 및 제2 고정 층과 자유 층 사이의 제2 층을 포함하는 장치를 포함한다. 다른 실시예들이 본 명세서에 설명된다.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/029-608-577-448-044,Patent Application,no,4,0,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
104,EP,A1,EP 4109535 A1,129-795-593-879-794,2022-12-28,2022,EP 22171295 A,2022-05-03,US 202117358930 A,2021-06-25,DECOUPLING CAPACITORS AND METHODS OF FABRICATION,"A device structure includes transistors on a first level in a first region and a first plurality of capacitors on a second level, above the first level, where a first electrode of the individual ones of the first plurality of capacitors are coupled with a respective transistor. The device structure further includes a second plurality of capacitors on the second level in a second region adjacent the first region, where individual ones of the second plurality of capacitors include a second electrode, a third electrode and an insulator layer therebetween, where the second electrode of the individual ones of the plurality of capacitors are coupled with a first interconnect on a third level above the second level, and where the third electrode of the individual ones of the plurality of capacitors are coupled with a second interconnect.
",INTEL CORP,ALZATE-VINASCO JUAN G;;LAJOIE TRAVIS W;;GOMES WILFRED;;HAMZAOGLU FATIH;;JAIN PULKIT;;WALDEMER JAMES;;ARMSTRONG MARK;;SELL BERNHARD;;WANG PEI-HUA;;KU CHIEH-JEN,,https://lens.org/129-795-593-879-794,Patent Application,yes,3,0,2,2,0,H01L23/5223;;H01L28/91;;H10B12/315;;H10B12/09;;H01L29/66742;;H01L29/78642;;H10B12/315;;H10B12/05;;H10B12/0335,H01L27/108;;H01L23/522;;H01L49/02,,0,0,,,,PENDING
105,US,A1,US 2020/0043536 A1,028-941-492-201-627,2020-02-06,2020,US 201515735625 A,2015-06-26,US 2015/0038035 W,2015-06-26,PERPENDICULAR MAGNETIC MEMORY WITH SYMMETRIC FIXED LAYERS,"An embodiment includes an apparatus comprising: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, comprising a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,INTEL CORPORATION (2015-06-18),https://lens.org/028-941-492-201-627,Patent Application,yes,6,8,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,G11C11/16;;H01L27/22;;H01L43/08;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
106,WO,A1,WO 2018/125085 A1,170-227-421-350-158,2018-07-05,2018,US 2016/0068904 W,2016-12-28,US 2016/0068904 W,2016-12-28,PERPENDICULAR SPIN TRANSFER TORQUE MAGNETIC MECHANISM,"An apparatus comprises a magnetic tunnel junction (MTJ) including a free magnetic layer, a fixed magnetic layer, and a tunnel barrier between the free and fixed layers, the tunnel barrier directly contacting a first side of the free layer, a capping layer contacting the second side of the free magnetic layer and boron absorption layer positioned a fixed distance above the capping layer.",INTEL CORP;;BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;OBRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG,,https://lens.org/170-227-421-350-158,Patent Application,yes,5,0,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,1,0,,,See also references of EP 3563432A4,PENDING
107,US,B2,US 10832749 B2,126-199-486-144-549,2020-11-10,2020,US 201515735625 A,2015-06-26,US 2015/0038035 W,2015-06-26,Perpendicular magnetic memory with symmetric fixed layers,"An embodiment includes an apparatus including: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, including a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,INTEL CORPORATION (2015-06-18),https://lens.org/126-199-486-144-549,Granted Patent,yes,35,3,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L27/22;;G11C11/16;;H01L43/08;;H01L43/10;;H01L43/12,,7,0,,,"European Patent Office, Extended European Search Report dated Jan. 23, 2019 in European Patent No. 15896558.2, nine pages.;;International Application No. PCT/US2015/038012, filed Jun. 26, 2015 and entitled “Low Stray Field Magnetic Memory” by Brian S. Doyle, et al.;;Wang et al., “Impact of Stray Field on the Switching Properties of Perpendicular MTJ for Scaled MRAM,” 2012, pp. 29.2.1 to 29.2.4, Institute of Electrical and Electronics Engineers.;;The International Searching Authority, “Written Opinion of the International Searching Authority and the International Search Report” as dated Mar. 25, 2016 in International Application No. PCT/US2015/038035.;;Iba et al, “Top-pinned Perpendicular MTJ Structure with a Counter Bias Magnetic Field Layer for Suppressing a Stray-Field in Highly Scalable STT-MRAM,” 2013, pp. T136-T137, Symposium on VLSI Technology Digest of Technical Papers.;;International Application No. PCT/US2015/036266, filed Jun. 17, 2015 and entitled “Random Number Generator” by Charles C. Kuo, et al.;;Taiwanese Patent Office, First Office Action and Search Report dated Mar. 24, 2020 in Taiwanese Patent Application No. 105115996, 9 pages total.",ACTIVE
108,EP,A1,EP 3314676 A1,059-943-262-393-225,2018-05-02,2018,EP 15896558 A,2015-06-26,US 2015/0038035 W,2015-06-26,PERPENDICULAR MAGNETIC MEMORY WITH SYMMETRIC FIXED LAYERS,,INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/059-943-262-393-225,Patent Application,yes,0,0,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,0,0,,,,DISCONTINUED
109,WO,A1,WO 2016/209272 A1,152-274-588-833-660,2016-12-29,2016,US 2015/0038035 W,2015-06-26,US 2015/0038035 W,2015-06-26,PERPENDICULAR MAGNETIC MEMORY WITH SYMMETRIC FIXED LAYERS,"An embodiment includes an apparatus comprising: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, comprising a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/152-274-588-833-660,Patent Application,yes,5,6,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,1,0,,,See also references of EP 3314676A4,PENDING
110,EP,A4,EP 3314676 A4,131-490-428-905-949,2019-02-20,2019,EP 15896558 A,2015-06-26,US 2015/0038035 W,2015-06-26,PERPENDICULAR MAGNETIC MEMORY WITH SYMMETRIC FIXED LAYERS,,INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/131-490-428-905-949,Search Report,no,4,0,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/08;;H01L43/10,,1,0,,,See also references of WO 2016209272A1,DISCONTINUED
111,CN,A,CN 107636851 A,104-650-012-874-940,2018-01-26,2018,CN 201580080402 A,2015-06-26,US 2015/0038035 W,2015-06-26,PERPENDICULAR MAGNETIC MEMORY WITH SYMMETRIC FIXED LAYERS,"An embodiment includes an apparatus comprising: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, comprising a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S,,https://lens.org/104-650-012-874-940,Patent Application,no,12,3,10,10,0,H10N50/85;;H10N50/10;;H10N50/85;;H10N50/10;;H10N50/01;;G11C11/161;;G11C2211/5616;;H10B61/00;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/08;;H01L43/10,,0,0,,,,ACTIVE
112,US,B1,US 9801895 B1,026-001-710-346-849,2017-10-31,2017,US 201313952351 A,2013-07-26,US 201313952351 A,2013-07-26,Cream formulation with amphotericin B and oil in water useful for topical application to mucous tissue and skin against diseases produced by leishmaniasis,"The cream formulation of the present invention is a topical cream made with antimycotic (amphotericin B) and a mixture of excipients where the water present in the formulation smoothes inflamed tissue. The cream has a particular application for the treatment of cutaneous leishmaniasis and mucosal leishmaniasis in humans and animals. The topical application avoids the risks of toxicity and the gastrointestinal hassles of pills treatments. It has greater acceptability from patient and does not require of valuations before, during or after treatment to check toxicity levels of the liver, kidney and heart.",UNIV ANTIOQUIA;;HUMAX PHARMACEUTICAL S A,VELEZ-BERNAL IVAN DARIO;;ROBLEDO-RESTREPO SARA MARIA;;ROBLEDO-RESTREPO MARTHA BEATRIZ;;CEBALLOS-MAYA ALBA LUCIA;;GIRALDO-ALZATE NEWAR ANDRES;;GOMEZ-ZULUAGA ALVARO;;ZULUAGA-RIVERA JUAN JOSE,HUMAX PHARMACEUTICAL S.A (2013-07-28);;UNIVERSIDAD DE ANTIOQUIA (2013-07-28),https://lens.org/026-001-710-346-849,Granted Patent,yes,7,0,2,2,0,A61K31/7048;;A61K31/7048;;A61K9/0014;;A61K9/0014;;A61K9/006;;A61K9/006;;A61K9/06;;A61K9/06;;A61K9/10;;A61K9/10;;A61K47/10;;A61K47/10;;A61K47/12;;A61K47/12;;A61K47/14;;A61K47/14;;A61K47/44;;A61K47/44;;A61P31/10;;Y02A50/30;;Y02A50/30,A61K31/7048;;A61K9/06,,5,4,013-634-857-754-722;;009-612-619-275-88X;;027-055-376-745-712;;110-672-989-877-613,pmc3228299;;22174993;;10.1155/2011/656523;;10.1001/archderm.135.7.856;;10411171;;10.1208/s12248-012-9411-0;;pmc3535108;;23054971;;10.1023/a:1011011215418;;11442275,"Layegh et al, “Efficacy of Topical Liposomal Amphotericin B versus Intralesional Meglumine antimoniate (Glucantime) in the Treatment of Cutaneous Leishmaniasis”, Journal of Parasitology Research, 2011.;;Vardy et al, “Topical Amphotericin B for Cutaneous Leismaniasis”, Arch. Dermatol. vol. 135, pp. 856-857, Jul. 1999.;;Gattefosse website, http://www.gattefosse.com/en/products/emulium-delta.html, accessed online on Aug. 30, 2013.;;Chang et al., AAPS J., 2013, 15(1), p. 41-52, published online Oct. 9, 2012.;;Moreno et al., Pharm. Res., 2001, 18(3), p. 344-351.",INACTIVE
113,WO,A1,WO 2015/011580 A1,024-197-450-813-854,2015-01-29,2015,IB 2014062302 W,2014-06-17,US 201313952351 A,2013-07-26,"CREAM FORMULATION WITH AMPHOTERICIN B AND OIL IN WATER USEFUL FOR TOPICAL APPLICATION IN MUCOUSES AND SKIN AGAINST DISEASES PRODUCED BY PARASITES, FUNGUS AND BACTERIAS","The cream formulation of the present invention is a topical cream made with antimycotic ( amphotericin B) and a mixture of excipients where the water present in the formulation smoothes inflamed tissue. The cream has a particular application for the treatment of cutaneous leishmaniasis and mucosal leishmaniasis in humans and animals. The topical application avoids the risks of toxicity and the gastrointestinal hassles of pills treatments. It has greater acceptability from patient and does not require of valuations before, during or after treatment to check toxicity levels of the liver, kidney and heart.",UNIV ANTIOQUIA;;HUMAX PHARMACEUTICAL SA,VELEZ BERNAL IVAN DARIO;;ROBLEDO RESTREPO SARA MARIA;;ROBLEDO RESTREPO MARTHA BEATRIZ;;CEBALLOS MAYA ALBA LUCIA;;GIRALDO ALZATE NEWAR ANDRES;;GOMEZ ZULUAGA ALVARO;;ZULUAGA RIVERA JUAN JOSE,,https://lens.org/024-197-450-813-854,Patent Application,yes,2,0,2,2,0,A61K31/7048;;A61K31/7048;;A61K9/0014;;A61K9/0014;;A61K9/006;;A61K9/006;;A61K9/06;;A61K9/06;;A61K9/10;;A61K9/10;;A61K47/10;;A61K47/10;;A61K47/12;;A61K47/12;;A61K47/14;;A61K47/14;;A61K47/44;;A61K47/44;;A61P31/10;;Y02A50/30;;Y02A50/30,A61K31/7048;;A61P31/10,,1,1,090-175-401-203-095,11402233;;pmc1744305;;10.1136/sti.77.3.212,"WHITE D J ET AL.: ""Combined topical flucytosine and amphotericin B for refractory vaginal Candida glabrata infections."", SEXUALLY TRANSMITTED INFECTIONS, vol. 77, no. 3, June 2001 (2001-06-01), pages 212 - 213",PENDING
114,US,A1,US 2021/0305255 A1,034-360-477-271-952,2021-09-30,2021,US 202016828507 A,2020-03-24,US 202016828507 A,2020-03-24,MEMORY ARCHITECTURE WITH SHARED BITLINE AT BACK-END-OF-LINE,"Embodiments herein describe techniques for a memory device including at least two memory cells. A first memory cell includes a first storage cell and a first transistor to control access to the first storage cell. A second memory cell includes a second storage cell and a second transistor to control access to the second storage cell. A shared contact electrode is shared between the first transistor and the second transistor, the shared contact electrode being coupled to a source area or a drain area of the first transistor, coupled to a source area or a drain area of the second transistor, and further being coupled to a bit line of the memory device. Other embodiments may be described and/or claimed.",INTEL CORP,ALZATE VINASCO JUAN G;;LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;PIERCE KIMBERLY L;;TAN ELLIOT N;;CHEN YU-JIN;;LE VAN H;;WANG PEI-HUA;;SELL BERNHARD,INTEL CORPORATION (2020-05-10),https://lens.org/034-360-477-271-952,Patent Application,yes,2,1,2,2,0,H01L27/1225;;H01L29/7869;;H10B12/315;;H10B12/05;;H10B12/485;;H10B12/482;;H01L23/5226;;H01L23/528;;H01L28/91;;H10B12/315;;H10B12/05;;H10B12/318;;H10B12/0335;;H10B12/482;;H10B12/485,H01L27/108;;H01L23/522;;H01L23/528;;H01L49/02,,0,0,,,,PENDING
115,US,B2,US 11063088 B2,027-305-573-244-449,2021-07-13,2021,US 201916706470 A,2019-12-06,US 201916706470 A,2019-12-06,Magnetic memory devices and methods of fabrication,"A memory device includes a first electrode, a second electrode and a magnetic tunnel junction (MTJ) between the first electrode and the second electrode. The MTJ includes a fixed magnet, a free magnet and a tunnel barrier between the fixed magnet and the free magnet. The MTJ further includes a conductive layer between the free magnet and the second electrode, the conductive layer having a metallic dopant, where the metallic dopant has a concentration that increase with distance from an interface between the free magnet and the conductive layer. A capping layer is between the conductive layer and the second electrode.",INTEL CORP,OUELLETTE DANIEL;;WIEGAND CHRISTOPHER;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;GOLONZKA OLEG;;SMITH ANGELINE;;SMITH ANDREW;;PELLEGREN JAMES;;LITTLEJOHN AARON;;ALZATE-VINASCO JUAN G;;CHEN YU-JIN;;PRAMANIK TANMOY,INTEL CORPORATION (2020-01-10),https://lens.org/027-305-573-244-449,Granted Patent,yes,7,1,2,2,0,G11C11/161;;H01F10/3286;;H01F41/303;;H01F10/3272;;H01F10/3254;;H10B61/22;;H10N50/01;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F41/32;;H01F10/3259;;H01F10/329;;H10B61/22;;H10N50/01;;H10N50/80;;H10N50/85,H01L27/22;;G11C11/16;;H01F10/32;;H01F41/32;;H01L43/02;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
116,US,A1,US 2021/0175284 A1,023-706-398-691-971,2021-06-10,2021,US 201916706470 A,2019-12-06,US 201916706470 A,2019-12-06,MAGNETIC MEMORY DEVICES AND METHODS OF FABRICATION,"A memory device includes a first electrode, a second electrode and a magnetic tunnel junction (MTJ) between the first electrode and the second electrode. The MTJ includes a fixed magnet, a free magnet and a tunnel barrier between the fixed magnet and the free magnet. The MTJ further includes a conductive layer between the free magnet and the second electrode, the conductive layer having a metallic dopant, where the metallic dopant has a concentration that increase with distance from an interface between the free magnet and the conductive layer. A capping layer is between the conductive layer and the second electrode.",INTEL CORP,OUELLETTE DANIEL;;WIEGAND CHRISTOPHER;;BROCKMAN JUSTIN;;RAHMAN TOFIZUR;;GOLONZKA OLEG;;SMITH ANGELINE;;SMITH ANDREW;;PELLEGREN JAMES;;LITTLEJOHN AARON;;ALZATE-VINASCO JUAN G;;CHEN YU-JIN;;PRAMANIK TANMOY,INTEL CORPORATION (2020-01-10),https://lens.org/023-706-398-691-971,Patent Application,yes,0,3,2,2,0,G11C11/161;;H01F10/3286;;H01F41/303;;H01F10/3272;;H01F10/3254;;H10B61/22;;H10N50/01;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F41/32;;H01F10/3259;;H01F10/329;;H10B61/22;;H10N50/01;;H10N50/80;;H10N50/85,H01L27/22;;G11C11/16;;H01F10/32;;H01F41/32;;H01L43/02;;H01L43/10;;H01L43/12,,0,0,,,,ACTIVE
117,US,B2,US 11437567 B2,051-860-718-216-346,2022-09-06,2022,US 201616348364 A,2016-12-28,US 2016/0068904 W,2016-12-28,Perpendicular spin transfer torque magnetic mechanism,"An apparatus comprises a magnetic tunnel junction (MTJ) including a free magnetic layer, a fixed magnetic layer, and a tunnel barrier between the free and fixed layers, the tunnel barrier directly contacting a first side of the free layer, a capping layer contacting the second side of the free magnetic layer and boron absorption layer positioned a fixed distance above the capping layer.",INTEL CORP,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,INTEL CORPORATION (2019-03-21),https://lens.org/051-860-718-216-346,Granted Patent,yes,18,0,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;G11C11/16;;H01F10/32;;H01F41/30;;H01L27/22;;H01L43/08;;H01L43/10;;H01L43/12,,3,0,,,"International Search Report and Written Opinion for International Patent Application No. PCT/US2016/068904 dated Sep. 18, 2017, 11 pgs.;;International Search Report and Written Opinion for International Patent Application No. PCT/US2016/068904, dated Jul. 11, 2019, 8 pages.;;Search Report from European Patent Application No. 16925528.8, dated Jun. 8, 2020, 12 pages.",ACTIVE
118,US,A1,US 2020/0350412 A1,061-986-858-296-09X,2020-11-05,2020,US 201916400758 A,2019-05-01,US 201916400758 A,2019-05-01,THIN FILM TRANSISTORS HAVING ALLOYING SOURCE OR DRAIN METALS,"Thin film transistors having alloying source or drain metals are described. In an example, an integrated circuit structure includes a semiconducting oxide material over a gate electrode. A pair of conductive contacts is on a first region of the semiconducting oxide material. A second region of the semiconducting oxide material is between the pair of conductive contacts. The pair of conductive contacts includes a metal species. The metal species is in the first region of the semiconducting oxide material but not in the second region of the semiconducting oxide material.",INTEL CORP,KU CHIEH-JEN;;SELL BERNHARD;;WANG PEI-HUA;;GEORGE GREGORY;;LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ALZATE VINASCO JUAN G,INTEL CORPORATION (2019-04-29),https://lens.org/061-986-858-296-09X,Patent Application,yes,11,4,1,1,0,H01L29/66969;;H01L29/7869;;H01L29/66742;;H01L29/45;;H01L29/0847;;H01L29/7869;;H01L29/7853,H01L29/22;;H01L29/66;;H01L29/786,,0,0,,,,PENDING
119,DE,A1,DE 102019107979 A1,119-873-529-398-732,2019-10-02,2019,DE 102019107979 A,2019-03-28,US 201815943565 A,2018-04-02,PLATTENDURCHKONTAKTIERUNG FÜR EINEN VERTIKALEN MIM-KONDENSATOR,"Eine Zwischenverbindungsstruktur ist offenbart. Die Zwischenverbindungsstruktur beinhaltet eine erste Metallzwischenverbindung in einer unteren dielektrischen Schicht, einen Via, der sich durch eine obere dielektrische Schicht, eine Metallplatte, eine Zwischendielektrikumschicht und eine Ätzstoppschicht erstreckt, und ein Metall in dem Via, so dass es sich durch die obere dielektrische Schicht, die Metallplatte, die Zwischendielektrikumschicht und die Ätzstoppschicht zu der oberen Oberfläche der ersten Metallzwischenverbindung erstreckt. Die Metallplatte ist mit einem MIM-Kondensator gekoppelt, der parallel zu dem Via ist. Die zweite Metallzwischenverbindung befindet sich auf dem Metall in dem Via.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,,https://lens.org/119-873-529-398-732,Patent Application,no,0,0,5,5,0,H01L23/5223;;H01L21/76805;;H10B12/30;;H01L23/5223;;H01L28/91;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5223;;H01L28/91;;H01L23/5329;;H10B12/09;;H10B12/0335,H01L27/06;;H01L21/768;;H01L23/522,,0,0,,,,PENDING
120,CN,A,CN 110391235 A,167-657-961-369-564,2019-10-29,2019,CN 201910204387 A,2019-03-18,US 201815956379 A,2018-04-18,THIN-FILM TRANSISTOR EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY WITH SHALLOW BITLINE,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell thatuses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrodeis coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer asthe bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. Inan embodiment, the memory cells may be formed in a back end of line process.",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,,https://lens.org/167-657-961-369-564,Patent Application,no,0,1,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L27/108;;H01L21/8242,,0,0,,,,PENDING
121,EP,A1,EP 3563432 A1,172-283-134-832-794,2019-11-06,2019,EP 16925528 A,2016-12-28,US 2016/0068904 W,2016-12-28,PERPENDICULAR SPIN TRANSFER TORQUE MAGNETIC MECHANISM,,INTEL CORP,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,,https://lens.org/172-283-134-832-794,Patent Application,yes,0,0,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,0,0,,,,DISCONTINUED
122,US,A1,US 2019/0280188 A1,185-023-309-259-709,2019-09-12,2019,US 201616348364 A,2016-12-28,US 2016/0068904 W,2016-12-28,PERPENDICULAR SPIN TRANSFER TORQUE MAGNETIC MECHANISM,"An apparatus comprises a magnetic tunnel junction (MTJ) including a free magnetic layer, a fixed magnetic layer, and a tunnel barrier between the free and fixed layers, the tunnel barrier directly contacting a first side of the free layer, a capping layer contacting the second side of the free magnetic layer and boron absorption layer positioned a fixed distance above the capping layer.",INTEL CORP,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,INTEL CORPORATION (2019-03-21),https://lens.org/185-023-309-259-709,Patent Application,yes,3,1,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;G11C11/16;;H01F10/32;;H01F41/30;;H01L43/12,,0,0,,,,ACTIVE
123,US,A1,US 2021/0366821 A1,078-450-272-237-377,2021-11-25,2021,US 202117398933 A,2021-08-10,US 202117398933 A;;US 201815943565 A,2018-04-02,THROUGH PLATE INTERCONNECT FOR A VERTICAL MIM CAPACITOR,"An interconnect structure is disclosed. The interconnect structure includes a first metal interconnect in a bottom dielectric layer, a via that extends through a top dielectric layer, a metal plate, an intermediate dielectric layer, and an etch stop layer, and a metal in the via to extend through the top dielectric layer, the metal plate, the intermediate dielectric layer and the etch stop layer to the top surface of the first metal interconnect. The metal plate is coupled to an MIM capacitor that is parallel to the via. The second metal interconnect is on top of the metal in the via.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,,https://lens.org/078-450-272-237-377,Patent Application,yes,6,0,5,5,0,H01L23/5223;;H01L21/76805;;H10B12/30;;H01L23/5223;;H01L28/91;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5223;;H01L28/91;;H01L23/5329;;H10B12/09;;H10B12/0335,H01L23/522;;H01L23/532;;H01L27/108;;H01L49/02,,0,0,,,,PENDING
124,US,B2,US 11758711 B2,190-909-448-555-165,2023-09-12,2023,US 202217696945 A,2022-03-17,US 202217696945 A;;US 201815956379 A,2018-04-18,Thin-film transistor embedded dynamic random-access memory with shallow bitline,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,INTEL CORPORATION (2018-03-18),https://lens.org/190-909-448-555-165,Granted Patent,yes,6,0,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L23/522;;H01L23/528;;H01L27/06;;H01L27/12;;H10B12/00,,1,0,,,"European Office Action issued in EP Application No. 19 161 451.0 dated Dec. 22, 2021; 5 pages.",ACTIVE
125,CN,A,CN 110854099 A,049-925-081-313-378,2020-02-28,2020,CN 201910156201 A,2019-03-01,US 201815943565 A,2018-04-02,THROUGH PLATE INTERCONNECT FOR A VERTICAL MIM CAPACITOR,"An interconnect structure is disclosed. The interconnect structure includes a first metal interconnect in a bottom dielectric layer, a via that extends through a top dielectric layer, a metal plate, an intermediate dielectric layer, and an etch stop layer, and a metal in the via to extend through the top dielectric layer, the metal plate, the intermediate dielectric layer and the etch stop layer to the top surface of the first metal interconnect. The metal plate is coupled to an MIM capacitor that is parallel to the via. The second metal interconnect is on top of the metal in the via.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,,https://lens.org/049-925-081-313-378,Patent Application,no,0,0,5,5,0,H01L23/5223;;H01L21/76805;;H10B12/30;;H01L23/5223;;H01L28/91;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5223;;H01L28/91;;H01L23/5329;;H10B12/09;;H10B12/0335,H01L23/522;;H01L21/768;;H01L27/108,,0,0,,,,PENDING
126,CN,A,CN 110192288 A,073-075-183-014-020,2019-08-30,2019,CN 201680091194 A,2016-12-28,US 2016/0068904 W,2016-12-28,PERPENDICULAR SPIN TRANSFER TORQUE MAGNETIC MECHANISM,"An apparatus comprises a magnetic tunnel junction (MTJ) including a free magnetic layer, a fixed magnetic layer, and a tunnel barrier between the free and fixed layers, the tunnel barrier directly contacting a first side of the free layer, a capping layer contacting the second side of the free magnetic layer and boron absorption layer positioned a fixed distance above the capping layer.",INTEL CORP,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,,https://lens.org/073-075-183-014-020,Patent Application,no,8,1,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;H01L43/08;;H01L43/10,,0,0,,,,ACTIVE
127,US,A1,US 2019/0326296 A1,145-268-105-344-922,2019-10-24,2019,US 201815956379 A,2018-04-18,US 201815956379 A,2018-04-18,THIN-FILM TRANSISTOR EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY WITH SHALLOW BITLINE,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,INTEL CORPORATION (2018-03-19),https://lens.org/145-268-105-344-922,Patent Application,yes,0,14,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L23/522;;H01L27/108;;H01L23/528;;H01L27/06;;H01L27/12,,0,0,,,,ACTIVE
128,US,A1,US 2019/0304897 A1,114-931-087-155-194,2019-10-03,2019,US 201815943565 A,2018-04-02,US 201815943565 A,2018-04-02,THROUGH PLATE INTERCONNECT FOR A VERTICAL MIM CAPACITOR,"An interconnect structure is disclosed. The interconnect structure includes a first metal interconnect in a bottom dielectric layer, a via that extends through a top dielectric layer, a metal plate, an intermediate dielectric layer, and an etch stop layer, and a metal in the via to extend through the top dielectric layer, the metal plate, the intermediate dielectric layer and the etch stop layer to the top surface of the first metal interconnect. The metal plate is coupled to an MIM capacitor that is parallel to the via. The second metal interconnect is on top of the metal in the via.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,INTEL CORPORATION (2018-04-13),https://lens.org/114-931-087-155-194,Patent Application,yes,0,0,5,5,0,H01L23/5223;;H01L21/76805;;H10B12/30;;H01L23/5223;;H01L28/91;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5223;;H01L28/91;;H01L23/5329;;H10B12/09;;H10B12/0335,H01L23/522;;H01L23/532;;H01L27/108;;H01L49/02,,0,0,,,,ACTIVE
129,US,B2,US 11329047 B2,152-768-551-850-168,2022-05-10,2022,US 201815956379 A,2018-04-18,US 201815956379 A,2018-04-18,Thin-film transistor embedded dynamic random-access memory with shallow bitline,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,INTEL CORPORATION (2018-03-19),https://lens.org/152-768-551-850-168,Granted Patent,yes,22,2,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L27/108;;H01L23/522;;H01L23/528;;H01L27/06;;H01L27/12,,3,0,,,"European Extended Search Report issued in EP Application No. 19161451.0 dated Jan. 7, 2020; 13 pages.;;International Search Report and Written Opinion for PCT Application No. PCT/US2017/025880 dated Dec. 28, 2017, 11 pages.;;European Office Action in European Patent Application No. 19180720.5 dated Dec. 23, 2021, 5 pages.",ACTIVE
130,US,B2,US 11121073 B2,156-815-235-259-020,2021-09-14,2021,US 201815943565 A,2018-04-02,US 201815943565 A,2018-04-02,Through plate interconnect for a vertical MIM capacitor,"An interconnect structure is disclosed. The interconnect structure includes a first metal interconnect in a bottom dielectric layer, a via that extends through a top dielectric layer, a metal plate, an intermediate dielectric layer, and an etch stop layer, and a metal in the via to extend through the top dielectric layer, the metal plate, the intermediate dielectric layer and the etch stop layer to the top surface of the first metal interconnect. The metal plate is coupled to an MIM capacitor that is parallel to the via. The second metal interconnect is on top of the metal in the via.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,INTEL CORPORATION (2018-04-13),https://lens.org/156-815-235-259-020,Granted Patent,yes,4,1,5,5,0,H01L23/5223;;H01L21/76805;;H10B12/30;;H01L23/5223;;H01L28/91;;H01L23/5226;;H01L21/76805;;H10B12/315;;H10B12/033;;H01L23/5223;;H01L28/91;;H01L23/5329;;H10B12/09;;H10B12/0335,H01L23/522;;H01L23/532;;H01L27/108;;H01L49/02,,0,0,,,,ACTIVE
131,EP,A3,EP 3567631 A3,028-606-583-882-95X,2020-01-22,2020,EP 19161451 A,2019-03-07,US 201815956379 A,2018-04-18,THIN-FILM TRANSISTOR EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY WITH SHALLOW BITLINE,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.
",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,,https://lens.org/028-606-583-882-95X,Search Report,yes,3,0,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L27/108;;H01L29/66,,0,0,,,,PENDING
132,US,A1,US 2022/0208770 A1,108-354-546-926-29X,2022-06-30,2022,US 202217696945 A,2022-03-17,US 202217696945 A;;US 201815956379 A,2018-04-18,THIN-FILM TRANSISTOR EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY WITH SHALLOW BITLINE,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,INTEL CORPORATION (2018-03-18),https://lens.org/108-354-546-926-29X,Patent Application,yes,0,0,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L27/108;;H01L23/522;;H01L23/528;;H01L27/06;;H01L27/12,,0,0,,,,ACTIVE
133,EP,A2,EP 3567631 A2,188-752-403-760-929,2019-11-13,2019,EP 19161451 A,2019-03-07,US 201815956379 A,2018-04-18,THIN-FILM TRANSISTOR EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY WITH SHALLOW BITLINE,"Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.
",INTEL CORP,WANG YIH;;SHARMA ABHISHEK A;;GHANI TAHIR;;GARDINER ALLEN B;;LAJOIE TRAVIS W;;WANG PEI-HUA;;KU CHIEH-JEN;;SELL BERNHARD;;ALZATE-VINASCO JUAN G;;LIN BLAKE C,,https://lens.org/188-752-403-760-929,Patent Application,yes,0,2,7,7,0,H10B12/30;;H10B12/02;;H01L29/66765;;H01L29/7869;;H01L29/78678;;H01L27/1255;;H01L29/66742;;H01L29/78681;;H01L29/78684;;H01L29/24;;H10B12/31;;H10B12/05;;H10B12/482;;H01L23/5223;;H01L23/5226;;H01L23/528;;H01L27/0605;;H01L27/1225;;H01L27/124;;H01L27/1255;;H01L27/1262;;H10B12/315;;H10B12/05;;H10B12/50;;H10B12/0335;;H10B12/482;;H10B12/488,H01L27/108;;H01L29/66,,0,0,,,,PENDING
134,EP,A4,EP 3563432 A4,125-509-848-513-028,2020-07-08,2020,EP 16925528 A,2016-12-28,US 2016/0068904 W,2016-12-28,PERPENDICULAR SPIN TRANSFER TORQUE MAGNETIC MECHANISM,,INTEL CORP,BROCKMAN JUSTIN;;WIEGAND CHRISTOPHER;;RAHMAN MD TOFIZUR;;OUELETTE DANIEL;;SMITH ANGELINE;;ALZATE VINASCO JUAN;;KUO CHARLES;;DOCZY MARK;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN;;GOLONZKA OLEG;;GHANI TAHIR,,https://lens.org/125-509-848-513-028,Search Report,no,8,0,7,7,0,G11C11/161;;H10N50/85;;H10N50/10;;G11C11/161;;H01F10/3286;;H01F10/329;;H01F41/302;;H10B61/22;;H10N50/80;;H10N50/01;;H10N50/10;;H10N50/85,H01L43/02;;G11C11/16;;H01L43/08;;H01L43/10,,1,0,,,See also references of WO 2018125085A1,DISCONTINUED
135,CN,A,CN 110911396 A,121-387-713-277-285,2020-03-24,2020,CN 201910758375 A,2019-08-16,US 201816133655 A,2018-09-17,TWO TRANSISTOR MEMORY CELL USING STACKED THIN-FILM TRANSISTORS,"Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided ina second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/121-387-713-277-285,Patent Application,no,0,3,5,5,0,H01L27/0207;;H10B12/30;;H01L29/78693;;H01L29/78669;;H01L27/1225;;H01L2224/13101;;H01L2924/181;;H01L2224/16225;;H01L2924/15174;;H01L2924/15192;;H01L2924/15311;;H01L24/13;;H01L24/16;;H01L2224/16235;;H01L25/0652;;H01L25/18;;H10B12/00;;H10B12/01;;G11C11/403;;H10B10/00;;H10B12/01;;G11C2211/4066,H01L27/02;;H01L27/108,,0,0,,,,PENDING
136,EP,A2,EP 3624189 A2,066-477-449-753-890,2020-03-18,2020,EP 19182445 A,2019-06-25,US 201816133655 A,2018-09-17,TWO TRANSISTOR MEMORY CELL USING STACKED THIN-FILM TRANSISTORS,"Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided in a second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.
",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/066-477-449-753-890,Patent Application,yes,0,0,5,5,0,H01L27/0207;;H10B12/30;;H01L29/78693;;H01L29/78669;;H01L27/1225;;H01L2224/13101;;H01L2924/181;;H01L2224/16225;;H01L2924/15174;;H01L2924/15192;;H01L2924/15311;;H01L24/13;;H01L24/16;;H01L2224/16235;;H01L25/0652;;H01L25/18;;H10B12/00;;H10B12/01;;G11C11/403;;H10B10/00;;H10B12/01;;G11C2211/4066,H01L27/108,,0,0,,,,PENDING
137,EP,A1,EP 3599641 A1,134-869-736-972-399,2020-01-29,2020,EP 19180720 A,2019-06-17,US 201816043548 A,2018-07-24,STACKED THIN-FILM TRANSISTOR BASED EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY,"Described herein are arrays of embedded dynamic random-access memory (eDRAM) cells that use TFTs as selector transistors. When at least some selector transistors are implemented as TFTs, different eDRAM cells may be provided in different layers above a substrate, enabling a stacked architecture. An example stacked TFT based eDRAM includes one or more memory cells provided in a first layer over a substrate and one or more memory cells provided in a second layer, above the first layer, where at least the memory cells in the second layer, but preferably the memory cells in both the first and second layers, use TFTs as selector transistors. Stacked TFT based eDRAM allows increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.
",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/134-869-736-972-399,Patent Application,yes,4,0,4,4,0,H10B12/37;;H10B12/05;;H10B12/488;;H10B12/482;;H10B12/318;;H10B12/315;;G11C7/06;;G11C11/407;;H01L24/17;;H01L25/0657;;H01L27/0688;;H01L29/41733;;H01L29/7869;;H10B12/30;;H10B12/482;;H10B12/488;;H10B10/125,H01L27/108,,0,0,,,,PENDING
138,US,A1,US 2020/0091156 A1,184-285-064-358-322,2020-03-19,2020,US 201816133655 A,2018-09-17,US 201816133655 A,2018-09-17,TWO TRANSISTOR MEMORY CELL USING STACKED THIN-FILM TRANSISTORS,"Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided in a second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,INTEL CORPORATION (2018-09-10),https://lens.org/184-285-064-358-322,Patent Application,yes,0,22,5,5,0,H01L27/0207;;H10B12/30;;H01L29/78693;;H01L29/78669;;H01L27/1225;;H01L2224/13101;;H01L2924/181;;H01L2224/16225;;H01L2924/15174;;H01L2924/15192;;H01L2924/15311;;H01L24/13;;H01L24/16;;H01L2224/16235;;H01L25/0652;;H01L25/18;;H10B12/00;;H10B12/01;;G11C11/403;;H10B10/00;;H10B12/01;;G11C2211/4066,H01L27/11;;G11C11/403;;H01L27/108,,0,0,,,,DISCONTINUED
139,US,A1,US 2023/0067765 A1,143-803-738-890-041,2023-03-02,2023,US 202117409877 A,2021-08-24,US 202117409877 A,2021-08-24,BILAYER MEMORY STACKING WITH LINES SHARED BETWEEN BOTTOM AND TOP MEMORY LAYERS,"IC devices implementing bilayer stacking with lines shared between bottom and top memory layers, and associated systems and methods, are disclosed. An example IC device includes a support structure, a front end of line (FEOL) layer and a back end of line (BEOL) layer. The BEOL layer includes a first memory cell in a first layer over the support structure, an electrically conductive line in a second layer, above the first layer, and a second memory cell in a third layer, above the second layer. The line could be one of a wordline, a bitline, or a plateline that is shared between the first and second memory cells. In particular, bilayer stacking line sharing is such that only one line is provided as a line to be shared between one or more of the memory cells of the first layer and one or more memory cells of the third layer.",INTEL CORP,SHARMA ABHISHEK A;;SATO NORIYUKI;;LE VAN H;;ATANASOV SARAH;;YOO HUI JAE;;SELL BERNHARD;;WANG PEI-HUA;;LAJOIE TRAVIS W;;KU CHIEH-JEN;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH,INTEL CORPORATION (2021-08-20),https://lens.org/143-803-738-890-041,Patent Application,yes,0,0,1,1,0,H01L25/0657;;H01L25/18;;H10B12/30;;H10B12/482;;H10B12/488;;H10B12/02;;H01L24/08;;H01L25/0657;;H01L24/80;;H01L2924/1436;;H01L2224/80895;;H01L2224/80896;;H01L2224/08145,H01L23/00;;H01L25/065,,0,0,,,,PENDING
140,US,A1,US 2020/0194434 A1,093-984-156-877-887,2020-06-18,2020,US 201816222934 A,2018-12-17,US 201816222934 A,2018-12-17,MEMORY CELLS BASED ON VERTICAL THIN-FILM TRANSISTORS,"Embodiments herein describe techniques for a semiconductor device including a substrate oriented in a horizontal direction, and a memory cell including a transistor and a capacitor above the substrate. The transistor includes a gate electrode oriented in a vertical direction substantially orthogonal to the horizontal direction, and a channel layer oriented in the vertical direction, around the gate electrode and separated by a gate dielectric layer from the gate electrode. The capacitor is within an inter-level dielectric layer above the substrate. The capacitor includes a first plate coupled with a second portion of the channel layer of the transistor, and a second plate separated from the first plate by a capacitor dielectric layer. The first plate of the capacitor is also a source electrode of the transistor. Other embodiments may be described and/or claimed.",ALZATE VINASCO JUAN G;;SHARMA ABHISHEK A;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;KU CHIEH JEN;;LAJOIE TRAVIS W;;ARSLAN UMUT,ALZATE VINASCO JUAN G;;SHARMA ABHISHEK A;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;KU CHIEH-JEN;;LAJOIE TRAVIS W;;ARSLAN UMUT,INTEL CORPORATION (2019-03-11),https://lens.org/093-984-156-877-887,Patent Application,yes,0,6,4,4,0,H10B12/31;;H10B12/02;;H10B12/30;;H01L27/0688;;H01L28/90;;H01L21/8221;;H01L29/78642;;H10B12/31;;H10B12/33;;H10B12/30;;H10B12/05;;H01L29/78642;;H01L28/60;;H01L29/66742;;H01L29/4908;;H01L29/41741;;H10B12/30;;H10B12/03;;H10B12/05,H01L27/108;;H01L29/417;;H01L29/49;;H01L29/66;;H01L29/786;;H01L49/02,,0,0,,,,ACTIVE
141,US,A1,US 2023/0171936 A1,005-906-001-922-30X,2023-06-01,2023,US 202318161915 A,2023-01-31,US 202318161915 A;;US 201816133655 A,2018-09-17,TWO TRANSISTOR MEMORY CELL USING STACKED THIN-FILM TRANSISTORS,"Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided in a second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/005-906-001-922-30X,Patent Application,yes,0,0,5,5,0,H01L27/0207;;H10B12/30;;H01L29/78693;;H01L29/78669;;H01L27/1225;;H01L2224/13101;;H01L2924/181;;H01L2224/16225;;H01L2924/15174;;H01L2924/15192;;H01L2924/15311;;H01L24/13;;H01L24/16;;H01L2224/16235;;H01L25/0652;;H01L25/18;;H10B12/00;;H10B12/01;;G11C11/403;;H10B10/00;;H10B12/01;;G11C2211/4066,H10B10/00;;G11C11/403;;H10B12/00,,0,0,,,,PENDING
142,US,A1,US 2020/0035683 A1,067-356-905-069-407,2020-01-30,2020,US 201816043548 A,2018-07-24,US 201816043548 A,2018-07-24,STACKED THIN-FILM TRANSISTOR BASED EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY,"Described herein are arrays of embedded dynamic random-access memory (eDRAM) cells that use TFTs as selector transistors. When at least some selector transistors are implemented as TFTs, different eDRAM cells may be provided in different layers above a substrate, enabling a stacked architecture. An example stacked TFT based eDRAM includes one or more memory cells provided in a first layer over a substrate and one or more memory cells provided in a second layer, above the first layer, where at least the memory cells in the second layer, but preferably the memory cells in both the first and second layers, use TFTs as selector transistors. Stacked TFT based eDRAM allows increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP;;INTE CORPOORATION,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,INTEL CORPORATION (2018-09-05),https://lens.org/067-356-905-069-407,Patent Application,yes,0,19,4,4,0,H10B12/37;;H10B12/05;;H10B12/488;;H10B12/482;;H10B12/318;;H10B12/315;;G11C7/06;;G11C11/407;;H01L24/17;;H01L25/0657;;H01L27/0688;;H01L29/41733;;H01L29/7869;;H10B12/30;;H10B12/482;;H10B12/488;;H10B10/125,H01L27/108;;G11C7/06;;G11C11/407;;H01L23/00;;H01L25/065;;H01L27/06;;H01L29/417;;H01L29/786,,0,0,,,,ACTIVE
143,US,B2,US 11450669 B2,107-271-306-869-011,2022-09-20,2022,US 201816043548 A,2018-07-24,US 201816043548 A,2018-07-24,Stacked thin-film transistor based embedded dynamic random-access memory,"Described herein are arrays of embedded dynamic random-access memory (eDRAM) cells that use TFTs as selector transistors. When at least some selector transistors are implemented as TFTs, different eDRAM cells may be provided in different layers above a substrate, enabling a stacked architecture. An example stacked TFT based eDRAM includes one or more memory cells provided in a first layer over a substrate and one or more memory cells provided in a second layer, above the first layer, where at least the memory cells in the second layer, but preferably the memory cells in both the first and second layers, use TFTs as selector transistors. Stacked TFT based eDRAM allows increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,INTEL CORPORATION (2018-09-05),https://lens.org/107-271-306-869-011,Granted Patent,yes,38,0,4,4,0,H10B12/37;;H10B12/05;;H10B12/488;;H10B12/482;;H10B12/318;;H10B12/315;;G11C7/06;;G11C11/407;;H01L24/17;;H01L25/0657;;H01L27/0688;;H01L29/41733;;H01L29/7869;;H10B12/30;;H10B12/482;;H10B12/488;;H10B10/125,H01L27/108;;G11C7/06;;G11C11/407;;H01L23/00;;H01L25/065;;H01L27/06;;H01L27/11;;H01L29/417;;H01L29/786,,9,0,,,"Non Final Office Action in U.S. Appl. No. 16/474,885 dated Dec. 10, 2020, 17 pages.;;Extended European Search Report in European Patent Application EP19180720.5 dated Dec. 5, 2019, 8 pages.;;International Preliminary Report on Patentability in International Patent Application No. PCT/US2017/025880 dated Oct. 8, 2019, 7 pages.;;International Preliminary Report on Patentability in International Patent Application No. PCT/US2017/026300 dated Oct. 8, 2019, 10 pages.;;International Search Report and Written Opinion in International Patent Application No. PCT/US2017/026300 dated Dec. 28, 2017, 14 pages.;;International Search Report and Written Opinion in International Patent Application No. PCT/US2017/025880 dated Dec. 28, 2017, 9 pages.;;Non Final Office Action in U.S. Appl. No. 16/474,885 dated Jul. 2, 2020, 14 pages.;;Non Final Office Action in U.S. Appl. No. 15/956,379 dated Aug. 16, 2021, 16 pages.;;European Patent Office Action in European Patent Application No. 19161451.0 dated Dec. 22, 2021, 5 pages.",ACTIVE
144,CN,A,CN 110783337 A,039-176-760-873-205,2020-02-11,2020,CN 201910548386 A,2019-06-24,US 201816043548 A,2018-07-24,STACKED THIN-FILM TRANSISTOR BASED EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY,"Described herein are arrays of embedded dynamic random-access memory (eDRAM) cells that use TFTs as selector transistors. When at least some selector transistors are implemented as TFTs, different eDRAM cells may be provided in different layers above a substrate, enabling a stacked architecture. An example stacked TFT based eDRAM includes one or more memory cells provided in a first layer over a substrate and one or more memory cells provided in a second layer, above the first layer, where at least the memory cells in the second layer, but preferably the memory cells in both the first and second layers, use TFTs as selector transistors. Stacked TFT based eDRAM allows increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/039-176-760-873-205,Patent Application,no,0,3,4,4,0,H10B12/37;;H10B12/05;;H10B12/488;;H10B12/482;;H10B12/318;;H10B12/315;;G11C7/06;;G11C11/407;;H01L24/17;;H01L25/0657;;H01L27/0688;;H01L29/41733;;H01L29/7869;;H10B12/30;;H10B12/482;;H10B12/488;;H10B10/125,H01L27/108;;H01L21/8242,,0,0,,,,PENDING
145,CN,A,CN 111326514 A,104-321-202-560-259,2020-06-23,2020,CN 201911118177 A,2019-11-15,US 201816222934 A,2018-12-17,MEMORY CELLS BASED ON VERTICAL THIN-FILM TRANSISTORS,"Embodiments herein describe techniques for a semiconductor device including a substrate oriented in a horizontal direction, and a memory cell including a transistor and a capacitor above the substrate. The transistor includes a gate electrode oriented in a vertical direction substantially orthogonal to the horizontal direction, and a channel layer oriented in the vertical direction, around the gate electrode and separated by a gate dielectric layer from the gate electrode. The capacitor is within an inter-level dielectric layer above the substrate. The capacitor includes a first plate coupledwith a second portion of the channel layer of the transistor, and a second plate separated from the first plate by a capacitor dielectric layer. The first plate of the capacitor is also a source electrode of the transistor. Other embodiments may be described and/or claimed.",INTEL CORP,ALZATE VINASCO JUAN G;;SHARMA ABHISHEK A;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;KU CHIEH-JEN;;LAJOIE TRAVIS W;;ARSLAN UMUT,,https://lens.org/104-321-202-560-259,Patent Application,no,0,8,4,4,0,H10B12/31;;H10B12/02;;H10B12/30;;H01L27/0688;;H01L28/90;;H01L21/8221;;H01L29/78642;;H10B12/31;;H10B12/33;;H10B12/30;;H10B12/05;;H01L29/78642;;H01L28/60;;H01L29/66742;;H01L29/4908;;H01L29/41741;;H10B12/30;;H10B12/03;;H10B12/05,H01L27/108;;H01L21/8242,,0,0,,,,PENDING
146,WO,A1,WO 2019/125497 A1,177-603-706-118-302,2019-06-27,2019,US 2017/0068359 W,2017-12-22,US 2017/0068359 W,2017-12-22,INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS,"Embodiments herein describe techniques for a semiconductor device having an interconnect structure above a substrate. The interconnect structure may include an inter-level dielectric (ILD) layer and a separation layer above the ILD layer. A first conductor and a second conductor may be within the ILD layer. The first conductor may have a first physical configuration, and the second conductor may have a second physical configuration different from the first physical configuration. Other embodiments may be described and/or claimed.",INTEL CORP;;LAJOIE TRAVIS;;GHANI TAHIR;;KAVALIEROS JACK T;;OGADHOH SHEM O;;WANG YIH;;SELL BERNHARD;;GARDINER ALLEN;;LIN BLAKE;;ALZATE VINASCO JUAN G;;WANG PEI HUA;;KU CHIEH JEN;;SHARMA ABHISHEK A,LAJOIE TRAVIS;;GHANI TAHIR;;KAVALIEROS JACK T;;OGADHOH SHEM O;;WANG YIH;;SELL BERNHARD;;GARDINER ALLEN;;LIN BLAKE;;ALZATE VINASCO JUAN G;;WANG PEI-HUA;;KU CHIEH-JEN;;SHARMA ABHISHEK A,,https://lens.org/177-603-706-118-302,Patent Application,yes,12,1,4,4,0,H01L23/5226;;H01L23/5283;;H01L23/53295;;H01L23/5223;;H01L27/0688;;H01L21/823475;;H01L21/8221;;H01L27/124;;H01L27/1255;;H01L27/1259;;H10B12/31;;H10B12/48,H01L21/768,,1,0,,,See also references of EP 3729495A4,PENDING
147,DE,A1,DE 102019130775 A1,166-096-131-660-404,2020-06-18,2020,DE 102019130775 A,2019-11-14,US 201816222934 A,2018-12-17,SPEICHERZELLEN BASIEREND AUF VERTIKALEN DÜNNFILM-TRANSISTOREN,"Ausführungsbeispiele beschreiben hierin Techniken für ein Halbleiterbauelement, das ein in horizontaler Richtung ausgerichtetes Substrat und eine Speicherzelle umfassend einen Transistor und einen Kondensator über dem Substrat umfasst. Der Transistor umfasst eine Gate-Elektrode, die in einer vertikalen Richtung im Wesentlichen orthogonal zu der horizontalen Richtung ausgerichtet ist, und eine Kanalschicht, die in der vertikalen Richtung ausgerichtet, um die Gate-Elektrode herum und getrennt von der Gate-Elektrode durch eine Gatedielektrikumsschicht ist. Der Kondensator befindet sich innerhalb einer Zwischenebenen-Dielektrikumsschicht über dem Substrat. Der Kondensator umfasst eine erste Platte, die mit einem zweiten Abschnitt der Kanalschicht des Transistors gekoppelt ist, und eine zweite Platte, die von der ersten Platte durch eine Kondensatordielektrikumsschicht getrennt ist. Die erste Platte des Kondensators ist auch eine Source-Elektrode des Transistors. Andere Ausführungsbeispiele können beschrieben und/oder beansprucht sein.",INTEL CORP,ALZATE VINASCO JUAN G;;SHARMA ABHISHEK A;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;KU CHIEH-JEN;;LAJOIE TRAVIS W;;ARSLAN UMUT,,https://lens.org/166-096-131-660-404,Patent Application,no,0,1,4,4,0,H10B12/31;;H10B12/02;;H10B12/30;;H01L27/0688;;H01L28/90;;H01L21/8221;;H01L29/78642;;H10B12/31;;H10B12/33;;H10B12/30;;H10B12/05;;H01L29/78642;;H01L28/60;;H01L29/66742;;H01L29/4908;;H01L29/41741;;H10B12/30;;H10B12/03;;H10B12/05,H01L27/108;;H01L21/8242;;H01L27/12;;H01L29/786,,0,0,,,,PENDING
148,EP,A4,EP 3729495 A4,150-599-864-713-415,2021-08-11,2021,EP 17935707 A,2017-12-22,US 2017/0068359 W,2017-12-22,INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS,,INTEL CORP,LAJOIE TRAVIS;;GHANI TAHIR;;KAVALIEROS JACK T;;OGADHOH SHEM O;;WANG YIH;;SELL BERNHARD;;GARDINER ALLEN;;LIN BLAKE;;ALZATE VINASCO JUAN G;;WANG PEI-HUA;;KU CHIEH-JEN;;SHARMA ABHISHEK A,,https://lens.org/150-599-864-713-415,Search Report,no,7,0,4,4,0,H01L23/5226;;H01L23/5283;;H01L23/53295;;H01L23/5223;;H01L27/0688;;H01L21/823475;;H01L21/8221;;H01L27/124;;H01L27/1255;;H01L27/1259;;H10B12/31;;H10B12/48,H01L21/768;;H01L21/822;;H01L21/8234;;H01L23/522;;H01L23/528;;H01L23/532;;H01L27/06,,1,0,,,See also references of WO 2019125497A1,PENDING
149,US,B2,US 11462541 B2,041-821-457-904-954,2022-10-04,2022,US 201816222934 A,2018-12-17,US 201816222934 A,2018-12-17,Memory cells based on vertical thin-film transistors,"Embodiments herein describe techniques for a semiconductor device including a substrate oriented in a horizontal direction, and a memory cell including a transistor and a capacitor above the substrate. The transistor includes a gate electrode oriented in a vertical direction substantially orthogonal to the horizontal direction, and a channel layer oriented in the vertical direction, around the gate electrode and separated by a gate dielectric layer from the gate electrode. The capacitor is within an inter-level dielectric layer above the substrate. The capacitor includes a first plate coupled with a second portion of the channel layer of the transistor, and a second plate separated from the first plate by a capacitor dielectric layer. The first plate of the capacitor is also a source electrode of the transistor. Other embodiments may be described and/or claimed.",INTEL CORP,ALZATE VINASCO JUAN G;;SHARMA ABHISHEK A;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;KU CHIEH-JEN;;LAJOIE TRAVIS W;;ARSLAN UMUT,INTEL CORPORATION (2019-03-11),https://lens.org/041-821-457-904-954,Granted Patent,yes,3,0,4,4,0,H10B12/31;;H10B12/02;;H10B12/30;;H01L27/0688;;H01L28/90;;H01L21/8221;;H01L29/78642;;H10B12/31;;H10B12/33;;H10B12/30;;H10B12/05;;H01L29/78642;;H01L28/60;;H01L29/66742;;H01L29/4908;;H01L29/41741;;H10B12/30;;H10B12/03;;H10B12/05,H01L21/00;;H01L27/108;;H01L29/417;;H01L29/49;;H01L29/66;;H01L29/786;;H01L49/02,,0,0,,,,ACTIVE
150,EP,A3,EP 3624189 A3,085-357-946-940-593,2020-05-06,2020,EP 19182445 A,2019-06-25,US 201816133655 A,2018-09-17,TWO TRANSISTOR MEMORY CELL USING STACKED THIN-FILM TRANSISTORS,"Described herein are two transistor (2T) memory cells that use TFTs as access and gain transistors. When one or both transistors of a 2T memory cell are implemented as TFTs, these transistors may be provided in different layers above a substrate, enabling a stacked architecture. An example 2T memory cell includes an access TFT provided in a first layer over a substrate, and a gain TFT provided in a second layer over the substrate, the first layer being between the substrate and the second layer (i.e., the gain TFT is stacked in a layer above the access TFT). Stacked TFT based 2T memory cells allow increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.
",INTEL CORP,SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH;;SELL BERNHARD;;WANG PEI-HUA;;LE VAN H;;KAVALIEROS JACK T;;GHANI TAHIR;;ARSLAN UMUT;;LAJOIE TRAVIS W;;KU CHIEH-JEN,,https://lens.org/085-357-946-940-593,Search Report,yes,5,0,5,5,0,H01L27/0207;;H10B12/30;;H01L29/78693;;H01L29/78669;;H01L27/1225;;H01L2224/13101;;H01L2924/181;;H01L2224/16225;;H01L2924/15174;;H01L2924/15192;;H01L2924/15311;;H01L24/13;;H01L24/16;;H01L2224/16235;;H01L25/0652;;H01L25/18;;H10B12/00;;H10B12/01;;G11C11/403;;H10B10/00;;H10B12/01;;G11C2211/4066,H01L27/108;;H01L27/12;;H01L29/786,,1,1,016-405-713-299-820,10.1109/imw.2015.7150266,"MATSUZAKI TAKANORI ET AL: ""A 16-Level-Cell Nonvolatile Memory with Crystalline In-Ga-Zn Oxide FET"", 2015 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2015) : MONTEREY, CALIFORNIA, USA, 17-20 MAY 2015, IEEE, US, 17 May 2015 (2015-05-17), pages 1 - 4, XP033170268, ISBN: 978-1-4673-6931-2, [retrieved on 20150702], DOI: 10.1109/IMW.2015.7150266",PENDING
151,US,B2,US 11404536 B2,157-215-336-023-428,2022-08-02,2022,US 201815941557 A,2018-03-30,US 201815941557 A,2018-03-30,Thin-film transistor structures with gas spacer,"An integrated circuit includes a base, a first transistor structure on or above the base, and a second transistor structure on or above the base, where the second transistor structure is spaced from the first transistor structure. An insulator material at least partially encapsulates an airgap or other gas pocket laterally between the first transistor structure and the second transistor structure. The gas pocket is at least 5 nm in height and at least 5 nm wide according to an embodiment, and in some cases is as tall or taller than active device layers of the transistor structures it separates.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN B;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,INTEL CORPORATION (2018-04-05),https://lens.org/157-215-336-023-428,Granted Patent,yes,11,0,3,3,0,H01L29/66969;;H01L21/764;;H01L27/1248;;H01L29/0649;;H01L27/1248;;H01L27/124;;H01L27/1262;;H01L21/02266;;H01L21/0228;;H01L29/42384;;H01L21/764;;H01L21/7682;;H10B99/00,H01L29/06;;H01L21/02;;H01L21/764;;H01L21/768;;H01L27/105;;H01L27/12;;H01L29/423,,0,0,,,,ACTIVE
152,CO,A1,CO 2017002052 A1,187-556-264-045-380,2018-10-22,2018,CO 2017002052 A,2017-02-28,CO 2017002052 A,2017-02-28,Conservador de alimentos,"Resumen La presente invención corresponde un dispositivo para la conservación de alimentos en frio que comprende: una cámara (1), con una puerta (9) que, en su posición de cerrado, sella herméticamente la cámara (1), un evaporador (2) ubicado al interior de la cámara (1), un compresor (5) conectado en un primer extremo al evaporador (2), un condensador (3) conectado al compresor (5), un elemento de expansión (4) conectado a un segundo extremo del evaporador (2) y al condensador (3), en donde, el aire que está alrededor del evaporador se enfría, descendiendo hacia la superficie inferior de la cámara (1). El aire caliente que está presente dentro de la cámara (1), asciende hacia la superficie superior de la cámara (1) en el lado opuesto al aire frío, recirculando de tal manera que, el aire caliente entra en contacto con el evaporador (2). El aire frio (11) y el aire caliente (12) circulan ininterrumpidamente sobre el volumen interno de la cámara (1).",IND HACEB S A,CORTES TORRES JAIME HERNAN;;GARCIA POSADA JORGE MARIO;;ACEVEDO ALZATE JOSÉ MARÍA;;VALENCIA JOHN JAIRO;;CORREA CESAR AUGUSTO;;MARTÍNEZ CARMONA JUAN GUILLERMO;;RAMIREZ NORVEY ANTONIO;;BEDOYA JORGE ADRIÁN;;LÓPEZ NINO ANDRÉS,,https://lens.org/187-556-264-045-380,Patent Application,no,0,0,1,1,0,,F25D3/10;;F25D13/02,,0,0,,,,PENDING
153,US,A1,US 2021/0125992 A1,069-997-031-704-811,2021-04-29,2021,US 201716645362 A,2017-12-22,US 2017/0068359 W,2017-12-22,INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS,"Embodiments herein describe techniques for a semiconductor device having an interconnect structure above a substrate. The interconnect structure may include an inter-level dielectric (ILD) layer and a separation layer above the ILD layer. A first conductor and a second conductor may be within the ILD layer. The first conductor may have a first physical configuration, and the second conductor may have a second physical configuration different from the first physical configuration. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS;;GHANI TAHIR;;KAVALIEROS JACK T;;OGADHOH SHEM O;;WANG YIH;;SELL BERNHARD;;GARDINER ALLEN;;LIN BLAKE;;ALZATE VINASCO JUAN G;;WANG PEI-HUA;;KU CHIEH-JEN;;SHARMA ABHISHEK A,,https://lens.org/069-997-031-704-811,Patent Application,yes,6,1,4,4,0,H01L23/5226;;H01L23/5283;;H01L23/53295;;H01L23/5223;;H01L27/0688;;H01L21/823475;;H01L21/8221;;H01L27/124;;H01L27/1255;;H01L27/1259;;H10B12/31;;H10B12/48,H01L27/108;;H01L27/12,,0,0,,,,PENDING
154,EP,A1,EP 3729495 A1,146-809-840-042-096,2020-10-28,2020,EP 17935707 A,2017-12-22,US 2017/0068359 W,2017-12-22,INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS,,INTEL CORP,LAJOIE TRAVIS;;GHANI TAHIR;;KAVALIEROS JACK T;;OGADHOH SHEM O;;WANG YIH;;SELL BERNHARD;;GARDINER ALLEN;;LIN BLAKE;;ALZATE VINASCO JUAN G;;WANG PEI-HUA;;KU CHIEH-JEN;;SHARMA ABHISHEK A,,https://lens.org/146-809-840-042-096,Patent Application,yes,0,0,4,4,0,H01L23/5226;;H01L23/5283;;H01L23/53295;;H01L23/5223;;H01L27/0688;;H01L21/823475;;H01L21/8221;;H01L27/124;;H01L27/1255;;H01L27/1259;;H10B12/31;;H10B12/48,H01L21/768,,0,0,,,,PENDING
155,US,A1,US 2022/0320275 A1,070-727-930-317-685,2022-10-06,2022,US 202217848224 A,2022-06-23,US 202217848224 A;;US 201815941557 A,2018-03-30,THIN-FILM TRANSISTOR STRUCTURES WITH GAS SPACER,"An integrated circuit includes a base, a first transistor structure on or above the base, and a second transistor structure on or above the base, where the second transistor structure is spaced from the first transistor structure. An insulator material at least partially encapsulates an airgap or other gas pocket laterally between the first transistor structure and the second transistor structure. The gas pocket is at least 5 nm in height and at least 5 nm wide according to an embodiment, and in some cases is as tall or taller than active device layers of the transistor structures it separates.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM;;GARDINER ALLEN B;;LIN BLAKE;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,,https://lens.org/070-727-930-317-685,Patent Application,yes,5,0,3,3,0,H01L29/66969;;H01L21/764;;H01L27/1248;;H01L29/0649;;H01L27/1248;;H01L27/124;;H01L27/1262;;H01L21/02266;;H01L21/0228;;H01L29/42384;;H01L21/764;;H01L21/7682;;H10B99/00,H01L29/06;;H01L21/02;;H01L21/764;;H01L21/768;;H01L27/105;;H01L27/12;;H01L29/423,,0,0,,,,PENDING
156,WO,A1,WO 2019/005157 A1,084-462-820-724-500,2019-01-03,2019,US 2017/0040496 W,2017-06-30,US 2017/0040496 W,2017-06-30,PERPENDICULAR SPIN TRANSFER TORQUE MEMORY (PSTTM) DEVICES WITH ENHANCED STABILITY AND HIGH TUNNELING MAGNETORESISTANCE RATIO AND METHODS TO FORM THE SAME,"A memory device includes a bottom electrode disposed above a substrate, a fixed magnet disposed above the bottom electrode, a tunnel barrier including a magnesium oxide disposed on the fixed magnet, a free magnet on the tunnel barrier, a cap oxide layer disposed on the free magnet, a follower magnet disposed on the oxide layer and a metallic cap disposed on the follower magnet. The metallic cap includes a metal such as Hf, W and Ta and further includes a trace amounts of an inert gas. One or more conductive nano-channels extend from the metallic cap through the free magnet and into the oxide layer, where each of the one or more conductive nano-channels include the material of the metallic cap. The memory device further includes an etch stop layer disposed on the metallic cap and a top electrode disposed on the etch stop layer.",INTEL CORP;;WIEGAND CHRISTOPHER J;;RAHMAN TOFIZUR;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;BROCKMAN JUSTIN S;;OBRIEN KEVIN P;;OGUZ KAAN;;DOCZY MARK L;;DOYLE BRIAN S;;GOLONZKA OLEG;;ALZATE VINASCO JUAN G,WIEGAND CHRISTOPHER J;;RAHMAN TOFIZUR;;OUELLETTE DANIEL G;;SMITH ANGELINE K;;BROCKMAN JUSTIN S;;O'BRIEN KEVIN P;;OGUZ KAAN;;DOCZY MARK L;;DOYLE BRIAN S;;GOLONZKA OLEG;;ALZATE VINASCO JUAN G,,https://lens.org/084-462-820-724-500,Patent Application,yes,5,1,1,1,0,H10B61/22;;H10N50/10;;H10N50/01;;H10N50/85,H01L43/10;;H01L43/08;;H01L43/12,,0,0,,,,PENDING
157,CN,A,CN 107995976 A,015-327-659-940-797,2018-05-04,2018,CN 201580079992 A,2015-06-17,US 2015/0036266 W,2015-06-17,RANDOM NUMBER GENERATOR,"Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/015-327-659-940-797,Patent Application,no,9,5,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58,,1,0,,,"叶少康等: ""基于USB和FPGA的随机数发生器验证平台"", 《单片机与嵌入式系统应用》",ACTIVE
158,EP,A4,EP 3311264 A4,196-306-287-952-412,2019-01-23,2019,EP 15895797 A,2015-06-17,US 2015/0036266 W,2015-06-17,RANDOM NUMBER GENERATOR,,INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/196-306-287-952-412,Search Report,no,4,0,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58,,2,1,091-048-423-206-128,10.1109/jproc.2014.2361767,"KIM JONGYEON ET AL: ""Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor"", PROCEEDINGS OF THE IEEE, IEEE. NEW YORK, US, vol. 103, no. 1, 1 January 2015 (2015-01-01), pages 106 - 130, XP011568421, ISSN: 0018-9219, [retrieved on 20141219], DOI: 10.1109/JPROC.2014.2361767;;See also references of WO 2016204750A1",DISCONTINUED
159,TW,A,TW 201706991 A,020-626-056-402-069,2017-02-16,2017,TW 105114455 A,2016-05-10,US 2015/0036266 W,2015-06-17,Random number generator,"Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/020-626-056-402-069,Patent of Addition,no,0,3,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G11C11/16;;G06F7/58;;H01L43/02,,0,0,,,,PENDING
160,KR,A,KR 20180018501 A,095-396-782-583-124,2018-02-21,2018,KR 20177033067 A,2015-06-17,US 2015/0036266 W,2015-06-17,난수 발생기,"자유 자성 층 및 고정 자성 층에 대해 면외 자화들을 갖고, MTJ 디바이스의 스위칭 임계값에 근접하고 중심으로부터 떨어진 자화 오프셋을 갖도록 구성된 자기 터널링 접합(MTJ) 디바이스; 및 MTJ 디바이스의 저항성 상태에 따라 난수들을 발생시키기 위한 로직을 포함하는 장치가 개시된다.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/095-396-782-583-124,Patent Application,no,1,0,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58,,0,0,,,,ACTIVE
161,US,A1,US 2018/0165065 A1,009-951-035-299-294,2018-06-14,2018,US 201515575334 A,2015-06-17,US 2015/0036266 W,2015-06-17,RANDOM NUMBER GENERATOR,"Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/009-951-035-299-294,Patent Application,yes,0,3,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58;;H01L43/02;;H01L43/08,,0,0,,,,INACTIVE
162,EP,A1,EP 3311264 A1,085-493-273-551-054,2018-04-25,2018,EP 15895797 A,2015-06-17,US 2015/0036266 W,2015-06-17,RANDOM NUMBER GENERATOR,,INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/085-493-273-551-054,Patent Application,yes,0,0,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58,,0,0,,,,DISCONTINUED
163,US,B2,US 10365894 B2,188-803-644-612-73X,2019-07-30,2019,US 201515575334 A,2015-06-17,US 2015/0036266 W,2015-06-17,Random number generator,"Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/188-803-644-612-73X,Granted Patent,yes,11,1,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58;;H01L43/02;;H01L43/08,,3,0,,,"International Search Report and Written Opinion for International Patent Application No. PCT/US15/36266, dated Apr. 29, 2016.;;International Preliminary Report on Patentability for International Patent Application No. PCT/US2015/036266, dated Dec. 28, 2017.;;Kim, J. et al., “Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor”, Proceedings of the IEEE, vol. 103 , Issue: 1 , Jan. 2015, pp. 106-130, Publication date: Nov. 26, 2014, DOI: 10.1109/JPROC.2014.2361767.",INACTIVE
164,WO,A1,WO 2016/204750 A1,062-475-037-134-415,2016-12-22,2016,US 2015/0036266 W,2015-06-17,US 2015/0036266 W,2015-06-17,RANDOM NUMBER GENERATOR,"Described is an apparatus which comprises: a magnetic tunneling junction (MTJ) device with out-of-plane magnetizations for its free and fixed magnetic layers, and configured to have a magnetization offset away from a center and closer to a switching threshold of the MTJ device; and logic for generating random numbers according to a resistive state of the MTJ device.",INTEL CORP,KUO CHARLES C;;BROCKMAN JUSTIN S;;ALZATE VINASCO JUAN G;;OGUZ KAAN;;O'BRIEN KEVIN P;;DOYLE BRIAN S;;DOCZY MARK L;;SURI SATYARTH;;CHAU ROBERT S;;MAJHI PRASHANT;;PILLARISETTY RAVI;;KARPOV ELIJAH V,,https://lens.org/062-475-037-134-415,Patent Application,yes,5,3,10,10,0,G06F7/588;;G06F7/588;;H10N50/10;;H10N50/80;;G06F7/588,G06F7/58,,1,0,,,See also references of EP 3311264A4,PENDING
165,US,A1,US 2019/0305081 A1,190-224-325-506-329,2019-10-03,2019,US 201815941557 A,2018-03-30,US 201815941557 A,2018-03-30,THIN-FILM TRANSISTOR STRUCTURES WITH GAS SPACER,"An integrated circuit includes a base, a first transistor structure on or above the base, and a second transistor structure on or above the base, where the second transistor structure is spaced from the first transistor structure. An insulator material at least partially encapsulates an airgap or other gas pocket laterally between the first transistor structure and the second transistor structure. The gas pocket is at least 5 nm in height and at least 5 nm wide according to an embodiment, and in some cases is as tall or taller than active device layers of the transistor structures it separates.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;ALZATE-VINASCO JUAN;;KU CHIEH-JEN;;OGADHOH SHEM O;;GARDINER ALLEN B;;LIN BLAKE C;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,INTEL CORPORATION (2018-04-05),https://lens.org/190-224-325-506-329,Patent Application,yes,0,6,3,3,0,H01L29/66969;;H01L21/764;;H01L27/1248;;H01L29/0649;;H01L27/1248;;H01L27/124;;H01L27/1262;;H01L21/02266;;H01L21/0228;;H01L29/42384;;H01L21/764;;H01L21/7682;;H10B99/00,H01L29/06;;H01L21/02;;H01L21/764;;H01L27/105;;H01L27/12;;H01L29/423,,0,0,,,,ACTIVE
166,WO,A1,WO 2019/005160 A1,113-725-333-620-60X,2019-01-03,2019,US 2017/0040500 W,2017-06-30,US 2017/0040500 W,2017-06-30,PERPENDICULAR SPIN TRANSFER TORQUE MEMORY (PSTTM) DEVICES WITH A NON-STOICHIOMETRIC TANTALUM NITRIDE BOTTOM ELECTRODE AND METHODS TO FORM THE SAME,A memory device includes a bottom electrode comprising a non-stoichiometric tantalum nitride layer. A synthetic antiferromagnetic layer is disposed above the bottom electrode. A fixed magnet is disposed above the synthetic antiferromagnetic layer. A tunnel barrier is disposed above the fixed magnet. A free magnet is above the tunnel barrier and a top electrode is disposed above the free magnet.,INTEL CORP;;OUELLETTE DANIEL G;;WU STEPHEN Y;;BROCKMAN JUSTIN S;;WIEGAND CHRISTOPHER J;;GOLONZKA OLEG;;RAHMAN TOFIZUR;;SMITH ANGELINE K;;DOYLE BRIAN S;;ALZATE VINASCO JUAN G;;OBRIEN KEVIN P;;OGUZ KAAN;;DOCZY MARK L,OUELLETTE DANIEL G;;WU STEPHEN Y;;BROCKMAN JUSTIN S;;WIEGAND CHRISTOPHER J;;GOLONZKA OLEG;;RAHMAN TOFIZUR;;SMITH ANGELINE K;;DOYLE BRIAN S;;ALZATE VINASCO JUAN G;;O'BRIEN KEVIN P;;OGUZ KAAN;;DOCZY MARK L,,https://lens.org/113-725-333-620-60X,Patent Application,yes,5,2,1,1,0,H10B61/22;;H10N50/01;;H10N50/85;;H10N50/10,H01L43/10;;H01L43/08;;H01L43/12,,0,0,,,,PENDING
167,US,A1,US 2021/0098373 A1,058-355-568-537-01X,2021-04-01,2021,US 201916583691 A,2019-09-26,US 201916583691 A,2019-09-26,INTEGRATED CIRCUIT STRUCTURES HAVING DIFFERENTIATED INTERCONNECT LINES IN A SAME DIELECTRIC LAYER,"Integrated circuit structures having differentiated interconnect lines in a same dielectric layer, and methods of fabricating integrated circuit structures having differentiated interconnect lines in a same dielectric layer, are described. In an example, an integrated circuit structure includes an inter-layer dielectric (ILD) layer above a substrate. A plurality of conductive interconnect lines is in the ILD layer. The plurality of conductive interconnect lines includes a first interconnect line having a first height, and a second interconnect line immediately laterally adjacent to but spaced apart from the first interconnect line, the second interconnect line having a second height less than the first height.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;ALZATE VINASCO JUAN G;;KU CHIEH-JEN;;OGADHOH SHEM O;;GARDINER ALLEN B;;LIN BLAKE C;;WANG YIH;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR,INTEL CORPORATION (2019-11-04),https://lens.org/058-355-568-537-01X,Patent Application,yes,19,0,1,1,0,H01L23/5283;;H01L23/5226;;H01L29/785;;H10B12/0335;;H01L23/5283;;H01L21/76829;;H01L23/5226;;H01L23/5223;;H01L21/76816,H01L23/528;;H01L21/768;;H01L23/522,,1,1,125-100-015-329-038,10.1088/1742-6596/679/1/012040,"Zhimao Ming et al, A review of the technology and process on integrated circuits failure analysis applied in communications products, 2016, Journal of Physics: Conference Series, Volume 679, 012040-1-012040-6 (Year: 2016)",PENDING
168,DE,A1,DE 102020114140 A1,086-720-181-135-997,2020-12-31,2020,DE 102020114140 A,2020-05-27,US 201916457641 A,2019-06-28,ZWISCHENTRENNSCHICHTEN AN DEM BACK-END-OF-LINE,"Ausführungsbeispiele hierin beschreiben Techniken für ein Halbleiterbauelement, aufweisend eine Verbindungsstruktur, die eine Zwischenebenen-Dielektrikums- (ILD) Schicht zwischen einer ersten Schicht und einer zweiten Schicht der Verbindungsstruktur umfasst. Die Verbindungsstruktur umfasst ferner eine Trennschicht innerhalb der ILD-Schicht. Die ILD-Schicht umfasst einen ersten Bereich mit einer ersten Höhe, um sich von einer ersten Oberfläche der ILD-Schicht zu einer zweiten Oberfläche der ILD-Schicht zu erstrecken. Die ILD-Schicht umfasst ferner einen zweiten Bereich mit einer zweiten Höhe, um sich von der ersten Oberfläche der ILD-Schicht zu einer Oberfläche der Trennschicht zu erstrecken, wobei die erste Höhe größer ist als die zweite Höhe. Andere Ausführungsbeispiele können beschrieben und/oder beansprucht sein.",INTEL CORP,LAJOIE TRAVIS;;SHARMA ABHISHEK ANIL;;LE VAN;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN;;OGADHOH SHEM;;ALZATE VINASCO JUAN;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;CHEN TING;;HADAGALI VINAYKUMAR V,,https://lens.org/086-720-181-135-997,Patent Application,no,0,0,3,3,0,H01L23/53295;;H01L21/76829;;H01L27/0688;;H01L21/8221;;H01L27/0629;;H01L27/1251;;H10B12/50;;H01L23/528;;H01L23/5226;;H10B12/03;;H10B12/05;;H10B12/30,H01L23/535;;H01L21/31;;H01L21/786;;H01L27/108;;H01L27/12,,0,0,,,,PENDING
169,EP,A1,EP 3758081 A1,184-196-549-441-365,2020-12-30,2020,EP 20166163 A,2020-03-27,US 201916457648 A,2019-06-28,AIR GAPS AND CAPACITORS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. The semiconductor device further includes a capacitor having a bottom plate above the substrate, a capacitor dielectric layer adjacent to and above the bottom plate, and a top plate adjacent to and above the capacitor dielectric layer. The bottom plate, the capacitor dielectric layer, and the top plate are within the first ILD layer or the second ILD layer. Furthermore, an air gap is formed next to the top plate and below a top surface of the second ILD layer. Other embodiments may be described and/or claimed.
",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;HUANG YU-WEN;;ZHOU SHU,,https://lens.org/184-196-549-441-365,Patent Application,yes,4,0,2,2,0,H01L28/90;;H01L23/5223;;H10B12/03;;H01L27/1225;;H01L27/1248;;H01L27/1255;;H01L28/60;;H10B12/31;;H10B12/50,H01L49/02;;H01L21/768;;H01L27/108,,0,0,,,,PENDING
170,CO,U1,CO 2019006766 U1,093-646-832-060-206,2019-07-10,2019,CO 2019006766 U,2019-06-25,CO 2019006766 U,2019-06-25,Prótesis para amputación transtibial elaborada en material compuesto reforzado con fibra de guadua,"RESUMEN La invención divulga una prótesis de pie dinámica para amputación transtibial elaborada en material compuesto de matriz polimérica reforzado con fibra de guadua. La prótesis se caracteriza por estar hecha de un material natural que absorbe las vibraciones e impactos de la marcha y por contar con una geometría que no incluye un sistema de anclaje. Así, la prótesis elaborada en matriz polimérica reforzada con fibra de guadua de la presente invención es liviana, económica, ergonómica, cómoda, resistente y mejora la calidad de vida de los pacientes con amputación transtibial al hacer asequible una prótesis de pie adecuada que contribuye a su plena rehabilitación.",UNIV AUTONOMA DE MANIZALES;;OSORIO SERNA LINA ROCIO;;TRUJILLO DE LOS RIOS EFRAIN EDUARDO,TINOCO NAVARRO HECTOR ANDRÉS;;GÓMEZ ALZATE ANDREA;;CASTELLANOS RUIZ JULIALBA;;ANGEL LÓPEZ JUAN PABLO;;OSORIO SERNA LINA ROCÍO;;TRUJILLO DE LOS RÍOS EFRAÍN EDUARDO;;DURANGO IDÁRRAGA SEBASTIÁN;;ÁVILA RENDÓN CARMEN LILIANA;;TORO CARVAJAL LUIS ALBERTO;;JIMÉNEZ GARCÍA FRANCY NELLY;;GIRALDO TORRES LAURA ROCÍO;;HOYOS RESTREPO MARIA CAMILA,,https://lens.org/093-646-832-060-206,Unknown,no,0,0,1,1,0,,A61F2/62;;A61F2/66;;A61F2/68,,0,0,,,,PENDING
171,US,A1,US 2020/0411635 A1,090-699-443-810-173,2020-12-31,2020,US 201916457648 A,2019-06-28,US 201916457648 A,2019-06-28,AIR GAPS AND CAPACITORS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. The semiconductor device further includes a capacitor having a bottom plate above the substrate, a capacitor dielectric layer adjacent to and above the bottom plate, and a top plate adjacent to and above the capacitor dielectric layer. The bottom plate, the capacitor dielectric layer, and the top plate are within the first ILD layer or the second ILD layer. Furthermore, an air gap is formed next to the top plate and below a top surface of the second ILD layer. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;HUANG YU-WEN;;ZHOU SHU,INTEL CORPORATION (2019-06-20),https://lens.org/090-699-443-810-173,Patent Application,yes,20,3,2,2,0,H01L28/90;;H01L23/5223;;H10B12/03;;H01L27/1225;;H01L27/1248;;H01L27/1255;;H01L28/60;;H10B12/31;;H10B12/50,H01L49/02;;H01L27/108;;H01L27/12,,0,0,,,,DISCONTINUED
172,US,A1,US 2020/0411525 A1,038-147-942-722-011,2020-12-31,2020,US 201916457634 A,2019-06-28,US 201916457634 A,2019-06-28,CAPACITOR CONNECTIONS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate. A first capacitor includes a first top plate and a first bottom plate above the substrate. The first top plate is coupled to a first metal electrode within an inter-level dielectric (ILD) layer to access the first capacitor. A second capacitor includes a second top plate and a second bottom plate, where the second top plate is coupled to a second metal electrode within the ILD layer to access the second capacitor. The second metal electrode is disjoint from the first metal electrode. The first capacitor is accessed through the first metal electrode without accessing the second capacitor through the second metal electrode. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;STOEGER JARED;;HUANG YU-WEN;;ZHOU SHU,INTEL CORPORATION (2019-06-20),https://lens.org/038-147-942-722-011,Patent Application,yes,4,7,3,3,0,H01L27/1225;;H01L27/1255;;H01L27/016;;H01L28/60;;H10B12/30;;H01L27/1218;;H01L27/1222;;H01L27/1225;;H01L28/82;;H01L27/1248;;H01L27/1255;;H01L28/55;;H01L28/65;;H01L27/124;;H10B12/315;;H10B12/312;;H10B12/0335,H01L27/108;;H01L27/12;;H01L49/02,,0,0,,,,ACTIVE
173,US,A1,US 2023/0200043 A1,050-784-466-438-082,2023-06-22,2023,US 202318109780 A,2023-02-14,US 202318109780 A;;US 201916457657 A,2019-06-28,CAPACITOR SEPARATIONS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. A first capacitor and a second capacitor are formed within the first ILD layer and the second ILD layer. A first top plate of the first capacitor and a second top plate of the second capacitor are formed at a boundary between the first ILD layer and the second ILD layer. The first capacitor and the second capacitor are separated by a dielectric area in the first ILD layer. The dielectric area includes a first dielectric area that is coplanar with the first top plate or the second top plate, and a second dielectric area above the first dielectric area and to separate the first top plate and the second top plate. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;HUANG YU-WEN;;ZHOU SHU,,https://lens.org/050-784-466-438-082,Patent Application,yes,6,0,3,3,0,H01L28/90;;H10B12/05;;H10B12/033;;H10B12/03;;H10B12/05;;H10B12/30,H10B12/00,,0,0,,,,PENDING
174,US,A1,US 2024/0049450 A1,054-589-322-766-062,2024-02-08,2024,US 202318381119 A,2023-10-17,US 202318381119 A;;US 201916457634 A,2019-06-28,CAPACITOR CONNECTIONS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate. A first capacitor includes a first top plate and a first bottom plate above the substrate. The first top plate is coupled to a first metal electrode within an inter-level dielectric (ILD) layer to access the first capacitor. A second capacitor includes a second top plate and a second bottom plate, where the second top plate is coupled to a second metal electrode within the ILD layer to access the second capacitor. The second metal electrode is disjoint from the first metal electrode. The first capacitor is accessed through the first metal electrode without accessing the second capacitor through the second metal electrode. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;STOEGER JARED;;HUANG YU-WEN;;ZHOU SHU,,https://lens.org/054-589-322-766-062,Patent Application,yes,0,0,3,3,0,H01L27/1225;;H01L27/1255;;H01L27/016;;H01L28/60;;H10B12/30;;H01L27/1218;;H01L27/1222;;H01L27/1225;;H01L28/82;;H01L27/1248;;H01L27/1255;;H01L28/55;;H01L28/65;;H01L27/124;;H10B12/315;;H10B12/312;;H10B12/0335,H10B12/00;;H01L27/12,,0,0,,,,PENDING
175,US,B2,US 11832438 B2,012-279-742-215-796,2023-11-28,2023,US 201916457634 A,2019-06-28,US 201916457634 A,2019-06-28,Capacitor connections in dielectric layers,"Embodiments herein describe techniques for a semiconductor device including a substrate. A first capacitor includes a first top plate and a first bottom plate above the substrate. The first top plate is coupled to a first metal electrode within an inter-level dielectric (ILD) layer to access the first capacitor. A second capacitor includes a second top plate and a second bottom plate, where the second top plate is coupled to a second metal electrode within the ILD layer to access the second capacitor. The second metal electrode is disjoint from the first metal electrode. The first capacitor is accessed through the first metal electrode without accessing the second capacitor through the second metal electrode. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;STOEGER JARED;;HUANG YU-WEN;;ZHOU SHU,INTEL CORPORATION (2019-06-20),https://lens.org/012-279-742-215-796,Granted Patent,yes,4,0,3,3,0,H01L27/1225;;H01L27/1255;;H01L27/016;;H01L28/60;;H10B12/30;;H01L27/1218;;H01L27/1222;;H01L27/1225;;H01L28/82;;H01L27/1248;;H01L27/1255;;H01L28/55;;H01L28/65;;H01L27/124;;H10B12/315;;H10B12/312;;H10B12/0335,H10B12/00;;H01L27/12,,0,0,,,,ACTIVE
176,US,A1,US 2020/0411426 A1,062-536-802-638-300,2020-12-31,2020,US 201916457641 A,2019-06-28,US 201916457641 A,2019-06-28,INTERMEDIATE SEPARATION LAYERS AT THE BACK-END-OF-LINE,"Embodiments herein describe techniques for a semiconductor device having an interconnect structure including an inter-level dielectric (ILD) layer between a first layer and a second layer of the interconnect structure. The interconnect structure further includes a separation layer within the ILD layer. The ILD layer includes a first area with a first height to extend from a first surface of the ILD layer to a second surface of the ILD layer. The ILD layer further includes a second area with a second height to extend from the first surface of the ILD layer to a surface of the separation layer, where the first height is larger than the second height. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;CHEN TING;;HADAGALI VINAYKUMAR V,INTEL CORPORATION (2019-06-21),https://lens.org/062-536-802-638-300,Patent Application,yes,13,4,3,3,0,H01L23/53295;;H01L21/76829;;H01L27/0688;;H01L21/8221;;H01L27/0629;;H01L27/1251;;H10B12/50;;H01L23/528;;H01L23/5226;;H10B12/03;;H10B12/05;;H10B12/30,H01L23/528;;H01L23/522;;H01L27/108,,0,0,,,,ACTIVE
177,US,B2,US 11652047 B2,000-687-340-737-29X,2023-05-16,2023,US 201916457641 A,2019-06-28,US 201916457641 A,2019-06-28,Intermediate separation layers at the back-end-of-line,"Embodiments herein describe techniques for a semiconductor device having an interconnect structure including an inter-level dielectric (ILD) layer between a first layer and a second layer of the interconnect structure. The interconnect structure further includes a separation layer within the ILD layer. The ILD layer includes a first area with a first height to extend from a first surface of the ILD layer to a second surface of the ILD layer. The ILD layer further includes a second area with a second height to extend from the first surface of the ILD layer to a surface of the separation layer, where the first height is larger than the second height. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;CHEN TING;;HADAGALI VINAYKUMAR V,INTEL CORPORATION (2019-06-21),https://lens.org/000-687-340-737-29X,Granted Patent,yes,13,0,3,3,0,H01L23/53295;;H01L21/76829;;H01L27/0688;;H01L21/8221;;H01L27/0629;;H01L27/1251;;H10B12/50;;H01L23/528;;H01L23/5226;;H10B12/03;;H10B12/05;;H10B12/30,H01L23/528;;H01L23/522,,0,0,,,,ACTIVE
178,US,A1,US 2020/0411520 A1,194-966-313-318-601,2020-12-31,2020,US 201916457657 A,2019-06-28,US 201916457657 A,2019-06-28,CAPACITOR SEPARATIONS IN DIELECTRIC LAYERS,"Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. A first capacitor and a second capacitor are formed within the first ILD layer and the second ILD layer. A first top plate of the first capacitor and a second top plate of the second capacitor are formed at a boundary between the first ILD layer and the second ILD layer. The first capacitor and the second capacitor are separated by a dielectric area in the first ILD layer. The dielectric area includes a first dielectric area that is coplanar with the first top plate or the second top plate, and a second dielectric area above the first dielectric area and to separate the first top plate and the second top plate. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;HUANG YU-WEN;;ZHOU SHU,INTEL CORPORATION (2019-06-20),https://lens.org/194-966-313-318-601,Patent Application,yes,5,9,3,3,0,H01L28/90;;H10B12/05;;H10B12/033;;H10B12/03;;H10B12/05;;H10B12/30,H01L27/108,,0,0,,,,ACTIVE
179,US,B2,US 11610894 B2,062-062-553-253-378,2023-03-21,2023,US 201916457657 A,2019-06-28,US 201916457657 A,2019-06-28,Capacitor separations in dielectric layers,"Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. A first capacitor and a second capacitor are formed within the first ILD layer and the second ILD layer. A first top plate of the first capacitor and a second top plate of the second capacitor are formed at a boundary between the first ILD layer and the second ILD layer. The first capacitor and the second capacitor are separated by a dielectric area in the first ILD layer. The dielectric area includes a first dielectric area that is coplanar with the first top plate or the second top plate, and a second dielectric area above the first dielectric area and to separate the first top plate and the second top plate. Other embodiments may be described and/or claimed.",INTEL CORP,LAJOIE TRAVIS W;;SHARMA ABHISHEK A;;LE VAN H;;KU CHIEH-JEN;;WANG PEI-HUA;;KAVALIEROS JACK T;;SELL BERNHARD;;GHANI TAHIR;;GEORGE GREGORY;;GARG AKASH;;ROLLINS JULIE;;GARDINER ALLEN B;;OGADHOH SHEM;;ALZATE VINASCO JUAN G;;ARSLAN UMUT;;HAMZAOGLU FATIH;;MEHTA NIKHIL;;HUANG YU-WEN;;ZHOU SHU,INTEL CORPORATION (2019-06-20),https://lens.org/062-062-553-253-378,Granted Patent,yes,5,0,3,3,0,H01L28/90;;H10B12/05;;H10B12/033;;H10B12/03;;H10B12/05;;H10B12/30,H01L27/108,,0,0,,,,ACTIVE
180,US,A1,US 2023/0371233 A1,042-607-520-938-858,2023-11-16,2023,US 202217742628 A,2022-05-12,US 202217742628 A,2022-05-12,MULTI-TIER MEMORY STRUCTURE WITH GRADED CHARACTERISTICS,"Techniques are provided herein for forming multi-tier memory structures with graded characteristics across different tiers. A given memory structure includes memory cells, with a given memory cell having an access device and a storage device. The access device may include, for example, a thin film transistor (TFT) structure, and the storage device may include a capacitor. Certain geometric or material parameters of the memory structures can be altered in a graded fashion across any number of tiers to compensate for process effects that occur when fabricating a given tier, which also affect any lower tiers. This may be done to more closely match the performance of the memory arrays across each of the tiers.",INTEL CORP,SHARMA ABHISHEK ANIL;;LAJOIE TRAVIS W;;MAHMOUDABADI FOROUGH;;MADISETTI SHAILESH KUMAR;;LE VAN H;;JEN TIMOTHY;;TAN CHENG;;KIM JISOO;;RESHOTKO MIRIAM R;;VENKATRAMAN VISHAK;;VO EVA;;ZHONG YUE;;CHIU YU-CHE;;DOLEJSI MOSHE;;FERRARI LORENZO;;KANNEGULLA AKASH;;TANEJA DEEPYANTI;;ARMSTRONG MARK;;BALOCH KAMAL H;;SULTANA AFRIN;;CHEN ALBERT B;;EVANI VAMSI;;YANG YANG;;ALZATE-VINASCO JUAN G;;HAMZAOGLU FATIH,INTEL CORPORATION (2022-04-06),https://lens.org/042-607-520-938-858,Patent Application,yes,0,0,1,1,0,H01L29/7869;;H01L27/0688;;H01L29/94;;H01L29/78696;;H01L23/5283;;H10B12/30,H01L23/528;;H01L29/786;;H01L29/94,,0,0,,,,PENDING
