
;; Function module_arch_cleanup (module_arch_cleanup)[0:994]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   38 r165:SI=0x0
   33 r164:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   41 cc:CC=cmp(r166:SI,0x0)
   40 r166:SI=[r164:SI+0xe0]
   40 r166:SI=[r164:SI+0xe0]
found mem(40) *(r[164]+224)


starting bb 4
   45 call [`unwind_table_del'] argc:0x0
      REG_DEAD: r0:SI
   44 r0:SI=r166:SI
      REG_DEAD: r166:SI


starting bb 5
   51 cc:CC=cmp(r165:SI,0x5)
   49 r164:SI=r164:SI+0x4
   48 r165:SI=r165:SI+0x1
   48 r165:SI=r165:SI+0x1
found pre inc(48) r[165]+=1


starting bb 6


module_arch_cleanup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r164={2d,2u} r165={2d,2u} r166={1d,2u} 
;;    total ref usage 170{135d,35u,0e} in 11{10 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164 165
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 164 165
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 35 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 35 34 2 arch/arm/kernel/module.c:337 (set (reg:SI 164 [ ivtmp.305 ])
        (reg:SI 0 r0 [ mod ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ mod ])
        (nil)))

(note 34 33 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 34 50 2 arch/arm/kernel/module.c:341 (set (reg/v:SI 165 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(11){ }u6(13){ }u7(25){ }u8(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  gen 	 24 [cc] 166
;; live  kill	

;; Pred edge  5 [80.0%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 50 38 39 3 3 "" [1 uses])

(note 39 50 40 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 3 arch/arm/kernel/module.c:342 (set (reg/f:SI 166 [ D.18763 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 164 [ ivtmp.305 ])
                (const_int 224 [0xe0])) [0 <variable>.arch.unwind S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 3 arch/arm/kernel/module.c:342 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 166 [ D.18763 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 3 arch/arm/kernel/module.c:342 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166


;; Succ edge  4 [69.8%]  (fallthru)
;; Succ edge  5 [30.2%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [69.8%]  (fallthru)
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 4 arch/arm/kernel/module.c:343 (set (reg:SI 0 r0)
        (reg/f:SI 166 [ D.18763 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 166 [ D.18763 ])
        (nil)))

(call_insn 45 44 46 4 arch/arm/kernel/module.c:343 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_table_del") [flags 0x41] <function_decl 0x11169e80 unwind_table_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 24 [cc] 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  gen 	 24 [cc] 164 165
;; live  kill	

;; Pred edge  3 [30.2%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 46 45 47 5 2 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/kernel/module.c:341 (set (reg/v:SI 165 [ i ])
        (plus:SI (reg/v:SI 165 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 49 48 51 5 arch/arm/kernel/module.c:341 (set (reg:SI 164 [ ivtmp.305 ])
        (plus:SI (reg:SI 164 [ ivtmp.305 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 51 49 52 5 arch/arm/kernel/module.c:341 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ i ])
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 52 51 60 5 arch/arm/kernel/module.c:341 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7999 [0x1f3f])
            (nil))))
;; End of basic block 5 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165


;; Succ edge  3 [80.0%]  (dfs_back)
;; Succ edge  6 [20.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [20.0%]  (fallthru,loop_exit)
(note 60 52 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function module_finalize (module_finalize)[0:993]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   29 r148:SI=r166:SI
   28 call [`__memzero'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   27 r1:SI=r170:SI
      REG_DEAD: r170:SI
      REG_EQUAL: 0x28
   26 r0:SI=r176:SI
      REG_DEAD: r176:SI
      REG_EQUAL: sfp:SI-0x28
   25 r176:SI=sfp:SI-0x28
   25 r176:SI=sfp:SI-0x28
found pre add(25) r[176]=r[25]+-40
   24 r146:SI=r166:SI+r174:SI
      REG_DEAD: r174:SI
   23 r174:SI=r170:SI*r173:SI
      REG_DEAD: r173:SI
      REG_EQUAL: r173:SI*0x28
   21 r173:SI=zero_extend([r165:SI+0x30])
   21 r173:SI=zero_extend([r165:SI+0x30])
found mem(21) *(r[165]+48)
   20 r147:SI=r165:SI+r172:SI
      REG_DEAD: r172:SI
   19 r172:SI=[r171:SI+0x10]
      REG_DEAD: r171:SI
   19 r172:SI=[r171:SI+0x10]
      REG_DEAD: r171:SI
found mem(19) *(r[171]+16)
   18 r171:SI=r166:SI+r169:SI
      REG_DEAD: r169:SI
   17 r169:SI=r170:SI*r168:SI
      REG_DEAD: r168:SI
      REG_EQUAL: r168:SI*0x28
   16 r170:SI=0x28
   15 r168:SI=zero_extend([r165:SI+0x32])
   15 r168:SI=zero_extend([r165:SI+0x32])
found mem(15) *(r[165]+50)
   20 r147:SI=r165:SI+r172:SI
      REG_DEAD: r172:SI
found post add(20) r[147]=r[165]+r[172]
   10 r167:SI=r2:SI
      REG_DEAD: r2:SI
    9 r166:SI=r1:SI
      REG_DEAD: r1:SI
    8 r165:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   36 cc:CC=cmp(r177:SI,0x0)
      REG_DEAD: r177:SI
   35 r177:SI=r178:SI&0x2
      REG_DEAD: r178:SI
   34 r178:SI=[r148:SI+0x8]
   34 r178:SI=[r148:SI+0x8]
found mem(34) *(r[148]+8)
   33 r162:SI=[r148:SI]
   33 r162:SI=[r148:SI]
found mem(33) *(r[148]+0)


starting bb 4
   46 cc:CC=cmp(r180:SI,0x0)
      REG_DEAD: r180:SI
   44 r180:SI=r0:SI
      REG_DEAD: r0:SI
   43 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   42 r1:SI=r145:SI
  281 r0:SI=`*.LC0'
   39 r145:SI=r147:SI+r162:SI
      REG_DEAD: r162:SI


starting bb 5
   49 [sfp:SI-0x28]=r148:SI
   49 [sfp:SI-0x28]=r148:SI
found mem(49) *(r[25]+-40)


starting bb 6
   60 cc:CC=cmp(r182:SI,0x0)
      REG_DEAD: r182:SI
   58 r182:SI=r0:SI
      REG_DEAD: r0:SI
   57 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   56 r1:SI=r145:SI
  282 r0:SI=`*.LC1'


starting bb 7
   63 [sfp:SI-0x20]=r148:SI
   63 [sfp:SI-0x20]=r148:SI
found mem(63) *(r[25]+-32)


starting bb 8
   74 cc:CC=cmp(r184:SI,0x0)
      REG_DEAD: r184:SI
   72 r184:SI=r0:SI
      REG_DEAD: r0:SI
   71 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   70 r1:SI=r145:SI
  283 r0:SI=`*.LC2'


starting bb 9
   77 [sfp:SI-0x18]=r148:SI
   77 [sfp:SI-0x18]=r148:SI
found mem(77) *(r[25]+-24)


starting bb 10
   88 cc:CC=cmp(r186:SI,0x0)
      REG_DEAD: r186:SI
   86 r186:SI=r0:SI
      REG_DEAD: r0:SI
   85 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   84 r1:SI=r145:SI
  284 r0:SI=`*.LC3'


starting bb 11
   91 [sfp:SI-0x10]=r148:SI
   91 [sfp:SI-0x10]=r148:SI
found mem(91) *(r[25]+-16)


starting bb 12
  102 cc:CC=cmp(r188:SI,0x0)
      REG_DEAD: r188:SI
  100 r188:SI=r0:SI
      REG_DEAD: r0:SI
   99 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   98 r1:SI=r145:SI
  285 r0:SI=`*.LC4'


starting bb 13
  105 [sfp:SI-0x8]=r148:SI
  105 [sfp:SI-0x8]=r148:SI
found mem(105) *(r[25]+-8)


starting bb 14
  116 cc:CC=cmp(r190:SI,0x0)
      REG_DEAD: r190:SI
  114 r190:SI=r0:SI
      REG_DEAD: r0:SI
  113 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  112 r1:SI=r145:SI
  286 r0:SI=`*.LC5'


starting bb 15
  119 [sfp:SI-0x24]=r148:SI
  119 [sfp:SI-0x24]=r148:SI
found mem(119) *(r[25]+-36)


starting bb 16
  130 cc:CC=cmp(r192:SI,0x0)
      REG_DEAD: r192:SI
  128 r192:SI=r0:SI
      REG_DEAD: r0:SI
  127 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  126 r1:SI=r145:SI
  287 r0:SI=`*.LC6'


starting bb 17
  133 [sfp:SI-0x1c]=r148:SI
  133 [sfp:SI-0x1c]=r148:SI
found mem(133) *(r[25]+-28)


starting bb 18
  144 cc:CC=cmp(r194:SI,0x0)
      REG_DEAD: r194:SI
  142 r194:SI=r0:SI
      REG_DEAD: r0:SI
  141 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  140 r1:SI=r145:SI
  288 r0:SI=`*.LC7'


starting bb 19
  147 [sfp:SI-0x14]=r148:SI
  147 [sfp:SI-0x14]=r148:SI
found mem(147) *(r[25]+-20)


starting bb 20
  158 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  156 r196:SI=r0:SI
      REG_DEAD: r0:SI
  155 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  154 r1:SI=r145:SI
  289 r0:SI=`*.LC8'


starting bb 21
  161 [sfp:SI-0xc]=r148:SI
  161 [sfp:SI-0xc]=r148:SI
found mem(161) *(r[25]+-12)


starting bb 22
  172 cc:CC=cmp(r198:SI,0x0)
      REG_DEAD: r198:SI
  170 r198:SI=r0:SI
      REG_DEAD: r0:SI
  169 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  168 r1:SI=r145:SI
      REG_DEAD: r145:SI
  167 r0:SI=`*.LC9'
      REG_EQUAL: `*.LC9'


starting bb 23
  175 [sfp:SI-0x4]=r148:SI
  175 [sfp:SI-0x4]=r148:SI
found mem(175) *(r[25]+-4)


starting bb 24
  178 r148:SI=r148:SI+0x28


starting bb 25
  182 cc:CC=cmp(r148:SI,r146:SI)


starting bb 26
  188 r219:SI=sfp:SI-0x28
  186 r141:SI=0x0
  185 r140:SI=r167:SI
      REG_DEAD: r167:SI


starting bb 27
  190 cc:CC=cmp(r151:SI,0x0)
  189 r151:SI=[r219:SI+r141:SI]
  189 r151:SI=[r219:SI+r141:SI]
found mem(189) *(r[219]+r[141])


starting bb 28
  196 cc:CC=cmp(r150:SI,0x0)
  195 r150:SI=[r201:SI+0x4]
      REG_DEAD: r201:SI
  195 r150:SI=[r201:SI+0x4]
      REG_DEAD: r201:SI
found mem(195) *(r[201]+4)
  194 r201:SI=r219:SI+r141:SI


starting bb 29
  205 [r140:SI+0xe0]=r149:SI
      REG_DEAD: r149:SI
  205 [r140:SI+0xe0]=r149:SI
      REG_DEAD: r149:SI
found mem(205) *(r[140]+224)
  204 r149:SI=r0:SI
      REG_DEAD: r0:SI
  203 r0:SI=call [`unwind_table_add'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
  202 r3:SI=[r150:SI+0x14]
      REG_DEAD: r150:SI
  202 r3:SI=[r150:SI+0x14]
      REG_DEAD: r150:SI
found mem(202) *(r[150]+20)
  201 r2:SI=[r150:SI+0xc]
  201 r2:SI=[r150:SI+0xc]
found mem(201) *(r[150]+12)
  200 r1:SI=[r151:SI+0x14]
      REG_DEAD: r151:SI
  200 r1:SI=[r151:SI+0x14]
      REG_DEAD: r151:SI
found mem(200) *(r[151]+20)
  199 r0:SI=[r151:SI+0xc]
  199 r0:SI=[r151:SI+0xc]
found mem(199) *(r[151]+12)


starting bb 30
  211 cc:CC=cmp(r141:SI,0x28)
  209 r140:SI=r140:SI+0x4
  208 r141:SI=r141:SI+0x8
  208 r141:SI=r141:SI+0x8
found pre inc(208) r[141]+=8


starting bb 31
  223 r143:SI=r166:SI+r208:SI
      REG_DEAD: r208:SI
  222 r208:SI=r141:SI*r207:SI
      REG_DEAD: r207:SI
      REG_DEAD: r141:SI
  220 r207:SI=zero_extend([r165:SI+0x30])
      REG_DEAD: r165:SI
  220 r207:SI=zero_extend([r165:SI+0x30])
      REG_DEAD: r165:SI
found mem(220) *(r[165]+48)
  219 r144:SI=r165:SI+r206:SI
      REG_DEAD: r206:SI
  218 r206:SI=[r205:SI+0x10]
      REG_DEAD: r205:SI
  218 r206:SI=[r205:SI+0x10]
      REG_DEAD: r205:SI
found mem(218) *(r[205]+16)
  217 r205:SI=r166:SI+r203:SI
      REG_DEAD: r203:SI
  216 r203:SI=r141:SI*r202:SI
      REG_DEAD: r202:SI
  214 r202:SI=zero_extend([r165:SI+0x32])
  214 r202:SI=zero_extend([r165:SI+0x32])
found mem(214) *(r[165]+50)
  219 r144:SI=r165:SI+r206:SI
      REG_DEAD: r206:SI
found post add(219) r[144]=r[165]+r[206]


starting bb 32
  235 cc:CC=cmp(r213:SI,0x0)
      REG_DEAD: r213:SI
  233 r213:SI=r0:SI
      REG_DEAD: r0:SI
  232 r0:SI=call [`strcmp'] argc:0x0
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
  231 r1:SI=r211:SI
      REG_DEAD: r211:SI
  279 r0:SI=`*.LC10'
  229 r211:SI=r144:SI+r212:SI
      REG_DEAD: r212:SI
  228 r212:SI=[r166:SI]
  228 r212:SI=[r166:SI]
found mem(228) *(r[166]+0)


starting bb 33
  238 r166:SI=r166:SI+0x28


starting bb 34
  242 cc:CC=cmp(r166:SI,r143:SI)


starting bb 35
  250 cc:CC=cmp(r166:SI,0x0)


starting bb 36
  255 cc:CC=cmp(r215:SI,0x0)
      REG_DEAD: r215:SI
  254 r215:SI=[r214:SI]
      REG_DEAD: r214:SI
      REG_EQUAL: [`smp_on_up']
  254 r215:SI=[r214:SI]
      REG_DEAD: r214:SI
      REG_EQUAL: [`smp_on_up']
found mem(254) *(r[214]+0)
  253 r214:SI=`smp_on_up'


starting bb 37
  260 call [`fixup_smp'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
  259 r1:SI=[r166:SI+0x14]
      REG_DEAD: r166:SI
  259 r1:SI=[r166:SI+0x14]
      REG_DEAD: r166:SI
found mem(259) *(r[166]+20)
  258 r0:SI=[r166:SI+0xc]
  258 r0:SI=[r166:SI+0xc]
found mem(258) *(r[166]+12)


starting bb 38
  273 use r0:SI
  267 r0:SI=0x0
      REG_EQUAL: 0x0


module_finalize

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,29u} r1={29d,15u} r2={16d,2u} r3={16d,1u} r11={1d,38u} r12={15d} r13={1d,52u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={33d,19u} r25={1d,50u,1d} r26={1d,37u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r140={2d,2u} r141={2d,6u} r143={1d,1u} r144={1d,1u} r145={1d,10u} r146={1d,1u} r147={1d,1u} r148={2d,14u} r149={1d,1u} r150={1d,3u} r151={1d,3u} r162={1d,1u} r165={1d,6u} r166={2d,11u} r167={1d,1u} r168={1d,1u,1d} r169={1d,1u} r170={1d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1d} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r219={1d,2u} 
;;    total ref usage 2095{1750d,342u,3e} in 147{133 regular + 14 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 165 166 167 168 169 170 171 172 173 174 176
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 146 147 148 165 166 167 168 169 170 171 172 173 174 176
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 8 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 8 12 9 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 165 [ hdr ])
        (reg:SI 0 r0 [ hdr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hdr ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 166 [ sechdrs ])
        (reg:SI 1 r1 [ sechdrs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sechdrs ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 167 [ mod ])
        (reg:SI 2 r2 [ mod ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mod ])
        (nil)))

(note 11 10 15 2 NOTE_INSN_FUNCTION_BEG)

(insn 15 11 16 2 arch/arm/kernel/module.c:277 (set (reg:SI 168 [ <variable>.e_shstrndx ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 50 [0x32])) [0 <variable>.e_shstrndx+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/kernel/module.c:277 (set (reg:SI 170)
        (const_int 40 [0x28])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/module.c:277 (set (reg:SI 169)
        (mult:SI (reg:SI 170)
            (reg:SI 168 [ <variable>.e_shstrndx ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.e_shstrndx ])
        (expr_list:REG_EQUAL (mult:SI (reg:SI 168 [ <variable>.e_shstrndx ])
                (const_int 40 [0x28]))
            (nil))))

(insn 18 17 19 2 arch/arm/kernel/module.c:277 (set (reg/f:SI 171)
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 169))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 19 18 20 2 arch/arm/kernel/module.c:277 (set (reg:SI 172 [ <variable>.sh_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 <variable>.sh_offset+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 171)
        (nil)))

(insn 20 19 21 2 arch/arm/kernel/module.c:277 (set (reg/v/f:SI 147 [ secstrs ])
        (plus:SI (reg/v/f:SI 165 [ hdr ])
            (reg:SI 172 [ <variable>.sh_offset ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 172 [ <variable>.sh_offset ])
        (nil)))

(insn 21 20 23 2 arch/arm/kernel/module.c:278 (set (reg:SI 173 [ <variable>.e_shnum ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 48 [0x30])) [0 <variable>.e_shnum+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 23 21 24 2 arch/arm/kernel/module.c:278 (set (reg:SI 174)
        (mult:SI (reg:SI 170)
            (reg:SI 173 [ <variable>.e_shnum ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 173 [ <variable>.e_shnum ])
        (expr_list:REG_EQUAL (mult:SI (reg:SI 173 [ <variable>.e_shnum ])
                (const_int 40 [0x28]))
            (nil))))

(insn 24 23 25 2 arch/arm/kernel/module.c:278 (set (reg/v/f:SI 146 [ sechdrs_end ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 174))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 25 24 26 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8]))
            (nil))))

(insn 27 26 28 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (const_int 40 [0x28])
            (nil))))

(call_insn 28 27 29 2 arch/arm/kernel/module.c:282 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10bb1200 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 181 2 arch/arm/kernel/module.c:284 (set (reg/v/f:SI 148 [ s ])
        (reg/v/f:SI 166 [ sechdrs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 162 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	 24 [cc] 162 177 178
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 181 29 32 3 19 "" [1 uses])

(note 32 181 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 3 arch/arm/kernel/module.c:285 (set (reg:SI 162 [ D.18688 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ s ]) [0 <variable>.sh_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 arch/arm/kernel/module.c:287 (set (reg:SI 178 [ <variable>.sh_flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ s ])
                (const_int 8 [0x8])) [0 <variable>.sh_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/module.c:287 (set (reg:SI 177)
        (and:SI (reg:SI 178 [ <variable>.sh_flags ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178 [ <variable>.sh_flags ])
        (nil)))

(insn 36 35 37 3 arch/arm/kernel/module.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(jump_insn 37 36 38 3 arch/arm/kernel/module.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 24 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 162 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 165 166 167


;; Succ edge  24 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 145 180
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 281 4 arch/arm/kernel/module.c:285 (set (reg/v/f:SI 145 [ secname ])
        (plus:SI (reg/v/f:SI 147 [ secstrs ])
            (reg:SI 162 [ D.18688 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 162 [ D.18688 ])
        (nil)))

(insn 281 39 42 4 arch/arm/kernel/module.c:290 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111ac7b0>)) 167 {*arm_movsi_insn} (nil))

(insn 42 281 43 4 arch/arm/kernel/module.c:290 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 43 42 44 4 arch/arm/kernel/module.c:290 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 46 4 arch/arm/kernel/module.c:290 (set (reg:SI 180)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 46 44 47 4 arch/arm/kernel/module.c:290 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(jump_insn 47 46 48 4 arch/arm/kernel/module.c:290 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 52 5 arch/arm/kernel/module.c:291 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 182
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
(code_label 52 49 53 6 10 "" [1 uses])

(note 53 52 282 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 282 53 56 6 arch/arm/kernel/module.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x111b7d40>)) 167 {*arm_movsi_insn} (nil))

(insn 56 282 57 6 arch/arm/kernel/module.c:292 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 57 56 58 6 arch/arm/kernel/module.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 58 57 60 6 arch/arm/kernel/module.c:292 (set (reg:SI 182)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 58 61 6 arch/arm/kernel/module.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 61 60 62 6 arch/arm/kernel/module.c:292 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 7 arch/arm/kernel/module.c:293 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 184
;; live  kill	 14 [lr]

;; Pred edge  6 [50.0%] 
(code_label 66 63 67 8 11 "" [1 uses])

(note 67 66 283 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 283 67 70 8 arch/arm/kernel/module.c:294 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x111ced50>)) 167 {*arm_movsi_insn} (nil))

(insn 70 283 71 8 arch/arm/kernel/module.c:294 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 71 70 72 8 arch/arm/kernel/module.c:294 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 72 71 74 8 arch/arm/kernel/module.c:294 (set (reg:SI 184)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 74 72 75 8 arch/arm/kernel/module.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(jump_insn 75 74 76 8 arch/arm/kernel/module.c:294 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 80 9 arch/arm/kernel/module.c:295 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 186
;; live  kill	 14 [lr]

;; Pred edge  8 [50.0%] 
(code_label 80 77 81 10 12 "" [1 uses])

(note 81 80 284 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 284 81 84 10 arch/arm/kernel/module.c:296 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x111ceea0>)) 167 {*arm_movsi_insn} (nil))

(insn 84 284 85 10 arch/arm/kernel/module.c:296 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 85 84 86 10 arch/arm/kernel/module.c:296 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 86 85 88 10 arch/arm/kernel/module.c:296 (set (reg:SI 186)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 88 86 89 10 arch/arm/kernel/module.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(jump_insn 89 88 90 10 arch/arm/kernel/module.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 11 arch/arm/kernel/module.c:297 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 188
;; live  kill	 14 [lr]

;; Pred edge  10 [50.0%] 
(code_label 94 91 95 12 13 "" [1 uses])

(note 95 94 285 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 285 95 98 12 arch/arm/kernel/module.c:298 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x111ab440>)) 167 {*arm_movsi_insn} (nil))

(insn 98 285 99 12 arch/arm/kernel/module.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 99 98 100 12 arch/arm/kernel/module.c:298 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 100 99 102 12 arch/arm/kernel/module.c:298 (set (reg:SI 188)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 102 100 103 12 arch/arm/kernel/module.c:298 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(jump_insn 103 102 104 12 arch/arm/kernel/module.c:298 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u120(11){ }u121(13){ }u122(25){ }u123(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 108 13 arch/arm/kernel/module.c:299 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 190
;; live  kill	 14 [lr]

;; Pred edge  12 [50.0%] 
(code_label 108 105 109 14 14 "" [1 uses])

(note 109 108 286 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 286 109 112 14 arch/arm/kernel/module.c:300 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111d9510>)) 167 {*arm_movsi_insn} (nil))

(insn 112 286 113 14 arch/arm/kernel/module.c:300 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 113 112 114 14 arch/arm/kernel/module.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 114 113 116 14 arch/arm/kernel/module.c:300 (set (reg:SI 190)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 116 114 117 14 arch/arm/kernel/module.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(jump_insn 117 116 118 14 arch/arm/kernel/module.c:300 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 118 117 119 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 15 arch/arm/kernel/module.c:301 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(11){ }u144(13){ }u145(25){ }u146(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 192
;; live  kill	 14 [lr]

;; Pred edge  14 [50.0%] 
(code_label 122 119 123 16 15 "" [1 uses])

(note 123 122 287 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 287 123 126 16 arch/arm/kernel/module.c:302 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x111d9870>)) 167 {*arm_movsi_insn} (nil))

(insn 126 287 127 16 arch/arm/kernel/module.c:302 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 127 126 128 16 arch/arm/kernel/module.c:302 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 128 127 130 16 arch/arm/kernel/module.c:302 (set (reg:SI 192)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 130 128 131 16 arch/arm/kernel/module.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(jump_insn 131 130 132 16 arch/arm/kernel/module.c:302 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 136 17 arch/arm/kernel/module.c:303 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 194
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 194
;; live  kill	 14 [lr]

;; Pred edge  16 [50.0%] 
(code_label 136 133 137 18 16 "" [1 uses])

(note 137 136 288 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 288 137 140 18 arch/arm/kernel/module.c:304 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x111cfcc0>)) 167 {*arm_movsi_insn} (nil))

(insn 140 288 141 18 arch/arm/kernel/module.c:304 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 141 140 142 18 arch/arm/kernel/module.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 142 141 144 18 arch/arm/kernel/module.c:304 (set (reg:SI 194)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 144 142 145 18 arch/arm/kernel/module.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(jump_insn 145 144 146 18 arch/arm/kernel/module.c:304 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u171(11){ }u172(13){ }u173(25){ }u174(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 146 145 147 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 150 19 arch/arm/kernel/module.c:305 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 196
;; live  kill	 14 [lr]

;; Pred edge  18 [50.0%] 
(code_label 150 147 151 20 17 "" [1 uses])

(note 151 150 289 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 289 151 154 20 arch/arm/kernel/module.c:306 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x111d9f00>)) 167 {*arm_movsi_insn} (nil))

(insn 154 289 155 20 arch/arm/kernel/module.c:306 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 155 154 156 20 arch/arm/kernel/module.c:306 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 156 155 158 20 arch/arm/kernel/module.c:306 (set (reg:SI 196)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 158 156 159 20 arch/arm/kernel/module.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 159 158 160 20 arch/arm/kernel/module.c:306 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167


;; Succ edge  21 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 160 159 161 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 164 21 arch/arm/kernel/module.c:307 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u194(11){ }u195(13){ }u196(25){ }u197(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 198
;; live  kill	 14 [lr]

;; Pred edge  20 [50.0%] 
(code_label 164 161 165 22 18 "" [1 uses])

(note 165 164 167 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 167 165 168 22 arch/arm/kernel/module.c:308 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x111d99c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x111d99c0>)
        (nil)))

(insn 168 167 169 22 arch/arm/kernel/module.c:308 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ secname ])
        (nil)))

(call_insn/i 169 168 170 22 arch/arm/kernel/module.c:308 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 170 169 172 22 arch/arm/kernel/module.c:308 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 172 170 173 22 arch/arm/kernel/module.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(jump_insn 173 172 174 22 arch/arm/kernel/module.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u205(11){ }u206(13){ }u207(25){ }u208(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 23 arch/arm/kernel/module.c:309 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 7 9 11 13 15 17 19 21 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	 148
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 176 175 177 24 9 "" [2 uses])

(note 177 176 178 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 24 arch/arm/kernel/module.c:284 (set (reg/v/f:SI 148 [ s ])
        (plus:SI (reg/v/f:SI 148 [ s ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 179 178 180 25 8 "" [0 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/module.c:284 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ s ])
            (reg/v/f:SI 146 [ sechdrs_end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 184 25 arch/arm/kernel/module.c:284 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 25 -> ( 3 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 165 166 167


;; Succ edge  3 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u223(11){ }u224(13){ }u225(25){ }u226(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 140 141 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; live  gen 	 140 141 219
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru,loop_exit)
(note 184 183 185 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 26 arch/arm/kernel/module.c:284 discrim 1 (set (reg:SI 140 [ ivtmp.364 ])
        (reg/v/f:SI 167 [ mod ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 167 [ mod ])
        (nil)))

(insn 186 185 188 26 arch/arm/kernel/module.c:284 discrim 1 (set (reg:SI 141 [ ivtmp.359 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 188 186 210 26 arch/arm/kernel/module.c:313 (set (reg/f:SI 219)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 165 166 219
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 165 166 219


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 30 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 165 166 219
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 219
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 165 166 219
;; live  gen 	 24 [cc] 151
;; live  kill	

;; Pred edge  30 [80.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 210 188 187 27 21 "" [1 uses])

(note 187 210 189 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 189 187 190 27 arch/arm/kernel/module.c:313 (set (reg/f:SI 151 [ D.18733 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 219)
                (reg:SI 141 [ ivtmp.359 ])) [0 <variable>.unw_sec+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 27 arch/arm/kernel/module.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 151 [ D.18733 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 191 190 192 27 arch/arm/kernel/module.c:313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 151 165 166 219
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 151 165 166 219


;; Succ edge  28 [85.0%]  (fallthru)
;; Succ edge  30 [15.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 151 165 166 219
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 219
;; lr  def 	 24 [cc] 150 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 151 165 166 219
;; live  gen 	 24 [cc] 150 201
;; live  kill	

;; Pred edge  27 [85.0%]  (fallthru)
(note 192 191 194 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 194 192 195 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg:SI 201)
        (plus:SI (reg/f:SI 219)
            (reg:SI 141 [ ivtmp.359 ]))) 4 {*arm_addsi3} (nil))

(insn 195 194 196 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg/f:SI 150 [ D.18736 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 201)
                (const_int 4 [0x4])) [0 <variable>.txt_sec+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 196 195 197 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 150 [ D.18736 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 197 196 198 28 arch/arm/kernel/module.c:313 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 150 151 165 166 219
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 165 166 219


;; Succ edge  29 [69.8%]  (fallthru)
;; Succ edge  30 [30.2%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u246(11){ }u247(13){ }u248(25){ }u249(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 165 166 219
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 165 166 219
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 149
;; live  kill	 14 [lr]

;; Pred edge  28 [69.8%]  (fallthru)
(note 198 197 199 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 29 arch/arm/kernel/module.c:315 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.18733 ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 200 199 201 29 arch/arm/kernel/module.c:315 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.18733 ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ D.18733 ])
        (nil)))

(insn 201 200 202 29 arch/arm/kernel/module.c:315 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 150 [ D.18736 ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 29 arch/arm/kernel/module.c:315 (set (reg:SI 3 r3)
        (mem/s/j:SI (plus:SI (reg/f:SI 150 [ D.18736 ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150 [ D.18736 ])
        (nil)))

(call_insn 203 202 204 29 arch/arm/kernel/module.c:315 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_table_add") [flags 0x41] <function_decl 0x11169e00 unwind_table_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 204 203 205 29 arch/arm/kernel/module.c:315 (set (reg/f:SI 149 [ D.18743 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 205 204 206 29 arch/arm/kernel/module.c:314 (set (mem/s/f/j:SI (plus:SI (reg:SI 140 [ ivtmp.364 ])
                (const_int 224 [0xe0])) [0 <variable>.arch.unwind S4 A32])
        (reg/f:SI 149 [ D.18743 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149 [ D.18743 ])
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 165 166 219
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 165 166 219


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 27 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u262(11){ }u263(13){ }u264(25){ }u265(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 165 166 219
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 140 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 165 166 219
;; live  gen 	 24 [cc] 140 141
;; live  kill	

;; Pred edge  27 [15.0%] 
;; Pred edge  28 [30.2%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 206 205 207 30 20 "" [2 uses])

(note 207 206 208 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 30 arch/arm/kernel/module.c:314 (set (reg:SI 141 [ ivtmp.359 ])
        (plus:SI (reg:SI 141 [ ivtmp.359 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 209 208 211 30 arch/arm/kernel/module.c:314 (set (reg:SI 140 [ ivtmp.364 ])
        (plus:SI (reg:SI 140 [ ivtmp.364 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 211 209 212 30 arch/arm/kernel/module.c:312 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ ivtmp.359 ])
            (const_int 40 [0x28]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 212 211 213 30 arch/arm/kernel/module.c:312 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8000 [0x1f40])
            (nil))))
;; End of basic block 30 -> ( 27 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 165 166 219
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 165 166 219


;; Succ edge  27 [80.0%]  (dfs_back)
;; Succ edge  31 [20.0%]  (fallthru,loop_exit)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 165 166
;; lr  def 	 143 144 202 203 205 206 207 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 165 166
;; live  gen 	 143 144 202 203 205 206 207 208
;; live  kill	

;; Pred edge  30 [20.0%]  (fallthru,loop_exit)
(note 213 212 214 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 216 31 arch/arm/kernel/module.c:260 (set (reg:SI 202 [ <variable>.e_shstrndx ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 50 [0x32])) [0 <variable>.e_shstrndx+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 216 214 217 31 arch/arm/kernel/module.c:260 (set (reg:SI 203)
        (mult:SI (reg:SI 141 [ ivtmp.359 ])
            (reg:SI 202 [ <variable>.e_shstrndx ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 202 [ <variable>.e_shstrndx ])
        (nil)))

(insn 217 216 218 31 arch/arm/kernel/module.c:260 (set (reg/f:SI 205)
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 203))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 218 217 219 31 arch/arm/kernel/module.c:260 (set (reg:SI 206 [ <variable>.sh_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 205)
                (const_int 16 [0x10])) [0 <variable>.sh_offset+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 205)
        (nil)))

(insn 219 218 220 31 arch/arm/kernel/module.c:260 (set (reg/v/f:SI 144 [ secstrs ])
        (plus:SI (reg/v/f:SI 165 [ hdr ])
            (reg:SI 206 [ <variable>.sh_offset ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 206 [ <variable>.sh_offset ])
        (nil)))

(insn 220 219 222 31 arch/arm/kernel/module.c:262 (set (reg:SI 207 [ <variable>.e_shnum ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 48 [0x30])) [0 <variable>.e_shnum+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 165 [ hdr ])
        (nil)))

(insn 222 220 223 31 arch/arm/kernel/module.c:262 (set (reg:SI 208)
        (mult:SI (reg:SI 141 [ ivtmp.359 ])
            (reg:SI 207 [ <variable>.e_shnum ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 207 [ <variable>.e_shnum ])
        (expr_list:REG_DEAD (reg:SI 141 [ ivtmp.359 ])
            (nil))))

(insn 223 222 241 31 arch/arm/kernel/module.c:262 (set (reg/v/f:SI 143 [ se ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 208))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
;; End of basic block 31 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u287(11){ }u288(13){ }u289(25){ }u290(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 211 212 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 211 212 213
;; live  kill	 14 [lr]

;; Pred edge  34 [95.5%] 
(code_label 241 223 226 32 24 "" [1 uses])

(note 226 241 228 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 228 226 229 32 arch/arm/kernel/module.c:263 (set (reg:SI 212 [ <variable>.sh_name ])
        (mem/s/j:SI (reg/v/f:SI 166 [ sechdrs ]) [0 <variable>.sh_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 279 32 arch/arm/kernel/module.c:263 (set (reg:SI 211)
        (plus:SI (reg/v/f:SI 144 [ secstrs ])
            (reg:SI 212 [ <variable>.sh_name ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 212 [ <variable>.sh_name ])
        (nil)))

(insn 279 229 231 32 arch/arm/kernel/module.c:263 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x111db270>)) 167 {*arm_movsi_insn} (nil))

(insn 231 279 232 32 arch/arm/kernel/module.c:263 (set (reg:SI 1 r1)
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))

(call_insn/i 232 231 233 32 arch/arm/kernel/module.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 233 232 235 32 arch/arm/kernel/module.c:263 (set (reg:SI 213)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 235 233 236 32 arch/arm/kernel/module.c:263 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(jump_insn 236 235 237 32 arch/arm/kernel/module.c:263 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 247)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 32 -> ( 35 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  35 [4.5%]  (loop_exit)
;; Succ edge  33 [95.5%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u301(11){ }u302(13){ }u303(25){ }u304(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 166
;; live  kill	

;; Pred edge  32 [95.5%]  (fallthru)
(note 237 236 238 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 33 arch/arm/kernel/module.c:262 (set (reg/v/f:SI 166 [ sechdrs ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  34 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 31 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u306(11){ }u307(13){ }u308(25){ }u309(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru,dfs_back)
(code_label 239 238 240 34 22 "" [0 uses])

(note 240 239 242 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 242 240 243 34 arch/arm/kernel/module.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ sechdrs ])
            (reg/v/f:SI 143 [ se ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 243 242 247 34 arch/arm/kernel/module.c:262 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 34 -> ( 32 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  32 [95.5%] 
;; Succ edge  38 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 32) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u313(11){ }u314(13){ }u315(25){ }u316(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  32 [4.5%]  (loop_exit)
(code_label 247 243 248 35 23 "" [1 uses])

(note 248 247 250 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 250 248 251 35 arch/arm/kernel/module.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ sechdrs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 252 35 arch/arm/kernel/module.c:326 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 35 -> ( 36 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166


;; Succ edge  36 [100.0%]  (fallthru)
;; Succ edge  38

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u319(11){ }u320(13){ }u321(25){ }u322(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 214 215
;; live  kill	

;; Pred edge  35 [100.0%]  (fallthru)
(note 252 251 253 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg/f:SI 214)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x111751e0 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 254 253 255 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg:SI 215 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 214) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 214)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x111751e0 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 255 254 256 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215 [ smp_on_up ])
        (nil)))

(jump_insn 256 255 257 36 arch/arm/kernel/module.c:326 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166


;; Succ edge  37 [39.0%]  (fallthru)
;; Succ edge  38 [61.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u326(11){ }u327(13){ }u328(25){ }u329(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  36 [39.0%]  (fallthru)
(note 257 256 258 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 258 257 259 37 arch/arm/kernel/module.c:328 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ sechdrs ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 37 arch/arm/kernel/module.c:328 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ sechdrs ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ sechdrs ])
        (nil)))

(call_insn 260 259 261 37 arch/arm/kernel/module.c:328 (parallel [
            (call (mem:SI (symbol_ref:SI ("fixup_smp") [flags 0x41] <function_decl 0x11179380 fixup_smp>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35 36 37 34) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  35
;; Pred edge  36 [61.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  34 [4.5%]  (fallthru,loop_exit)
(code_label 261 260 262 38 25 "" [2 uses])

(note 262 261 267 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 267 262 273 38 arch/arm/kernel/module.c:333 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 273 267 0 38 arch/arm/kernel/module.c:333 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function apply_relocate (apply_relocate)[0:991]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 50 count 90 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 34 n_edges 50 count 93 (  2.7)


starting bb 2
  149 r240:SI=0x1ffffff
  139 r239:SI=0xfffffffffe000001
   22 r148:SI=r143:SI
      REG_EQUAL: 0x0
   21 r143:SI=0x0
   20 r164:SI=[r150:SI+0xc]
   20 r164:SI=[r150:SI+0xc]
found mem(20) *(r[150]+12)
   19 r149:SI=r166:SI+r175:SI
      REG_DEAD: r175:SI
      REG_DEAD: r166:SI
   18 r175:SI=r172:SI*r176:SI
      REG_DEAD: r176:SI
      REG_DEAD: r172:SI
      REG_EQUAL: r176:SI*0x28
   16 r176:SI=[r150:SI+0x1c]
   16 r176:SI=[r150:SI+0x1c]
found mem(16) *(r[150]+28)
   15 r150:SI=r166:SI+r173:SI
      REG_DEAD: r173:SI
   14 r173:SI=r172:SI*r169:SI
      REG_EQUAL: r169:SI*0x28
   12 r151:SI=r166:SI+r171:SI
      REG_DEAD: r171:SI
   11 r171:SI=r172:SI*r168:SI
      REG_DEAD: r168:SI
      REG_EQUAL: r168:SI*0x28
   10 r172:SI=0x28
    6 r170:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
    6 r170:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
found mem(6) *(r[26]+4)
    5 r169:SI=r3:SI
      REG_DEAD: r3:SI
    4 r168:SI=r2:SI
      REG_DEAD: r2:SI
    3 r167:SI=r1:SI
      REG_DEAD: r1:SI
    2 r166:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   34 cc:CC=cmp(r162:SI,r179:SI)
      REG_DEAD: r179:SI
   33 r179:SI=r180:SI 0>>0x4
      REG_DEAD: r180:SI
   32 r180:SI=[r151:SI+0x14]
   32 r180:SI=[r151:SI+0x14]
found mem(32) *(r[151]+20)
   28 r162:SI=r163:SI 0>>0x8
   27 r163:SI=[r178:SI+0x4]
      REG_DEAD: r178:SI
   27 r163:SI=[r178:SI+0x4]
      REG_DEAD: r178:SI
found mem(27) *(r[178]+4)
   26 r178:SI=r143:SI+r164:SI


starting bb 4
   45 r161:SI=0xfffffffffffffff8
   44 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   43 r3:SI=r148:SI
      REG_DEAD: r148:SI
   42 r2:SI=r169:SI
      REG_DEAD: r169:SI
   41 r1:SI=r182:SI
      REG_DEAD: r182:SI
   40 r0:SI=`*.LC11'
      REG_EQUAL: `*.LC11'
   39 r182:SI=r170:SI+0xc
      REG_DEAD: r170:SI
   39 r182:SI=r170:SI+0xc
      REG_DEAD: r170:SI
found pre add(39) r[182]=r[170]+12


starting bb 5
   58 cc:CC=cmp(r160:SI,r186:SI)
      REG_DEAD: r186:SI
   57 r186:SI=r159:SI-0x4
   57 r186:SI=r159:SI-0x4
found pre add(57) r[186]=r[159]+-4
   56 r159:SI=[r149:SI+0x14]
   56 r159:SI=[r149:SI+0x14]
found mem(56) *(r[149]+20)
   55 r160:SI=[r143:SI+r164:SI]
   55 r160:SI=[r143:SI+r164:SI]
found mem(55) *(r[143]+r[164])
   54 r145:SI=r167:SI+r185:SI
      REG_DEAD: r185:SI
   53 r185:SI=[r162:SI*0x10+r184:SI]
      REG_DEAD: r184:SI
      REG_DEAD: r162:SI
   52 r146:SI=r183:SI+r184:SI
      REG_DEAD: r183:SI
   51 r184:SI=[r151:SI+0xc]
   51 r184:SI=[r151:SI+0xc]
found mem(51) *(r[151]+12)
   50 r183:SI=r162:SI<<0x4


starting bb 6
   71 r161:SI=0xfffffffffffffff8
   70 r0:SI=call [`printk'] argc:0x10
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
   69 r3:SI=r148:SI
      REG_DEAD: r148:SI
   68 r2:SI=r169:SI
      REG_DEAD: r169:SI
   67 r1:SI=r188:SI
      REG_DEAD: r188:SI
   66 r0:SI=`*.LC12'
      REG_EQUAL: `*.LC12'
   65 [sp:SI+0x8]=r159:SI
      REG_DEAD: r159:SI
   65 [sp:SI+0x8]=r159:SI
      REG_DEAD: r159:SI
found mem(65) *(r[13]+8)
   64 [sp:SI+0x4]=r160:SI
      REG_DEAD: r160:SI
   64 [sp:SI+0x4]=r160:SI
      REG_DEAD: r160:SI
found mem(64) *(r[13]+4)
   63 [sp:SI]=r145:SI
      REG_DEAD: r145:SI
   63 [sp:SI]=r145:SI
      REG_DEAD: r145:SI
found mem(63) *(r[13]+0)
   62 r188:SI=r170:SI+0xc
      REG_DEAD: r170:SI
   62 r188:SI=r170:SI+0xc
      REG_DEAD: r170:SI
found pre add(62) r[188]=r[170]+12


starting bb 7
   79 cc:CC=cmp(r158:SI,0x1d)
   78 r158:SI=r163:SI&0xff
      REG_DEAD: r163:SI
   77 r147:SI=r160:SI+r189:SI
   76 r189:SI=[r149:SI+0xc]
   76 r189:SI=[r149:SI+0xc]
found mem(76) *(r[149]+12)


starting bb 8
   81 cc:CC=cmp(r158:SI,0x1c)


starting bb 9
   83 cc:CC=cmp(r158:SI,0x1)


starting bb 10


starting bb 11
   87 cc:CC=cmp(r158:SI,0x2)


starting bb 12
   92 cc:CC=cmp(r158:SI,0x2a)


starting bb 13


starting bb 14
   96 cc:CC=cmp(r158:SI,0x26)


starting bb 15
   98 cc:CC=cmp(r158:SI,0x28)


starting bb 16
  103 cc:CC=cmp(r158:SI,0x2c)


starting bb 17
  115 [r160:SI+r189:SI]=r192:SI
      REG_DEAD: r192:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
  115 [r160:SI+r189:SI]=r192:SI
      REG_DEAD: r192:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
found mem(115) *(r[160]+r[189])
  114 r192:SI=r190:SI+r191:SI
      REG_DEAD: r191:SI
      REG_DEAD: r190:SI
  113 r191:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
  113 r191:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
found mem(113) *(r[146]+4)
  112 r190:SI=[r160:SI+r189:SI]
  112 r190:SI=[r160:SI+r189:SI]
found mem(112) *(r[160]+r[189])


starting bb 18
  125 cc:CC=cmp(r194:SI,0x0)
      REG_DEAD: r194:SI
  124 r194:SI=r144:SI&0x2000000
  123 r144:SI=r193:SI<<0x2
      REG_DEAD: r193:SI
  122 r193:SI=r140:SI&0xffffff
  121 r140:SI=[r160:SI+r189:SI]
  121 r140:SI=[r160:SI+r189:SI]
found mem(121) *(r[160]+r[189])


starting bb 19
  128 r144:SI=r144:SI-0x4000000


starting bb 20
  146 cc:CC=cmp(r204:SI,0x0)
      REG_DEAD: r204:SI
  145 r204:SI=zero_extend(r203:QI)
      REG_DEAD: r203:QI
  144 r203:QI=r202:SI#0
      REG_DEAD: r202:SI
  143 r202:SI=r198:SI|r201:SI
      REG_DEAD: r201:SI
      REG_DEAD: r198:SI
  141 r201:SI=cc:CC<0x0
      REG_DEAD: cc:CC
  140 cc:CC=cmp(r156:SI,r239:SI)
      REG_EQUAL: cmp(r156:SI,0xfffffffffe000001)
  137 r198:SI=cc:CC!=0x0
      REG_DEAD: cc:CC
  136 cc:CC=cmp(r196:SI,0x0)
      REG_DEAD: r196:SI
  135 r196:SI=r156:SI&0x3
  133 r156:SI=r195:SI+r144:SI
      REG_DEAD: r195:SI
      REG_DEAD: r144:SI
  132 r195:SI=r139:SI-r147:SI
  131 r139:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
  131 r139:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
found mem(131) *(r[146]+4)


starting bb 21
  150 cc:CC=cmp(r156:SI,r240:SI)
      REG_EQUAL: cmp(r156:SI,0x1ffffff)


starting bb 22
  165 r161:SI=0xfffffffffffffff8
  164 r0:SI=call [`printk'] argc:0x10
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  163 r3:SI=r148:SI
      REG_DEAD: r148:SI
  162 r2:SI=r169:SI
      REG_DEAD: r169:SI
  161 r1:SI=r207:SI
      REG_DEAD: r207:SI
  160 r0:SI=`*.LC13'
      REG_EQUAL: `*.LC13'
  159 [sp:SI+0xc]=r139:SI
      REG_DEAD: r139:SI
  159 [sp:SI+0xc]=r139:SI
      REG_DEAD: r139:SI
found mem(159) *(r[13]+12)
  158 [sp:SI+0x8]=r147:SI
      REG_DEAD: r147:SI
  158 [sp:SI+0x8]=r147:SI
      REG_DEAD: r147:SI
found mem(158) *(r[13]+8)
  157 [sp:SI+0x4]=r158:SI
      REG_DEAD: r158:SI
  157 [sp:SI+0x4]=r158:SI
      REG_DEAD: r158:SI
found mem(157) *(r[13]+4)
  156 [sp:SI]=r145:SI
      REG_DEAD: r145:SI
  156 [sp:SI]=r145:SI
      REG_DEAD: r145:SI
found mem(156) *(r[13]+0)
  155 r207:SI=r170:SI+0xc
      REG_DEAD: r170:SI
  155 r207:SI=r170:SI+0xc
      REG_DEAD: r170:SI
found pre add(155) r[207]=r[170]+12


starting bb 23
  174 [r160:SI+r189:SI]=r211:SI
      REG_DEAD: r211:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
  174 [r160:SI+r189:SI]=r211:SI
      REG_DEAD: r211:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
found mem(174) *(r[160]+r[189])
  173 r211:SI=r209:SI|r210:SI
      REG_DEAD: r210:SI
      REG_DEAD: r209:SI
  172 r210:SI=r140:SI&0xffffffffff000000
      REG_DEAD: r140:SI
  171 r209:SI=r208:SI&0xffffff
      REG_DEAD: r208:SI
  170 r208:SI=r156:SI>>0x2
      REG_DEAD: r156:SI


starting bb 24
  184 [r160:SI+r189:SI]=r214:SI
      REG_DEAD: r214:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
  184 [r160:SI+r189:SI]=r214:SI
      REG_DEAD: r214:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
found mem(184) *(r[160]+r[189])
  183 r214:SI=r215:SI|0xf000
      REG_DEAD: r215:SI
      REG_EQUAL: r212:SI|0x1a0f000
  182 r215:SI=r212:SI|0x1a00000
      REG_DEAD: r212:SI
  181 r212:SI=r213:SI&0xfffffffff000000f
      REG_DEAD: r213:SI
  180 r213:SI=[r160:SI+r189:SI]
  180 r213:SI=[r160:SI+r189:SI]
found mem(180) *(r[160]+r[189])


starting bb 25
  195 [r160:SI+r189:SI]=r220:SI
      REG_DEAD: r220:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
  195 [r160:SI+r189:SI]=r220:SI
      REG_DEAD: r220:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
found mem(195) *(r[160]+r[189])
  194 r220:SI=r218:SI&0x7fffffff
      REG_DEAD: r218:SI
  193 r218:SI=r216:SI+r219:SI
      REG_DEAD: r219:SI
      REG_DEAD: r216:SI
  192 r219:SI=[r160:SI+r189:SI]
  192 r219:SI=[r160:SI+r189:SI]
found mem(192) *(r[160]+r[189])
  191 r216:SI=r217:SI-r147:SI
      REG_DEAD: r217:SI
      REG_DEAD: r147:SI
  190 r217:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
  190 r217:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
found mem(190) *(r[146]+4)


starting bb 26
  211 r142:SI=r224:SI+r225:SI
      REG_DEAD: r225:SI
      REG_DEAD: r224:SI
  210 r225:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
  210 r225:SI=[r146:SI+0x4]
      REG_DEAD: r146:SI
found mem(210) *(r[146]+4)
  209 r224:SI=r153:SI-0x8000
      REG_DEAD: r153:SI
  209 r224:SI=r153:SI-0x8000
      REG_DEAD: r153:SI
found pre add(209) r[224]=r[153]+-32768
  208 r153:SI=r223:SI^0x8000
      REG_DEAD: r223:SI
  207 r223:SI=r155:SI|r154:SI
      REG_DEAD: r155:SI
      REG_DEAD: r154:SI
  206 r154:SI=r222:SI 0>>0x14
      REG_DEAD: r222:SI
      REG_EQUAL: r134:SI&0xfff
  205 r222:SI=r134:SI<<0x14
  204 r155:SI=r221:SI>>0x4
      REG_DEAD: r221:SI
  203 r221:SI=r134:SI&0xf0000
  201 r134:SI=[r160:SI+r189:SI]
  201 r134:SI=[r160:SI+r189:SI]
found mem(201) *(r[160]+r[189])


starting bb 27
  216 r142:SI=r142:SI>>0x10


starting bb 28
  227 [r160:SI+r189:SI]=r233:SI
      REG_DEAD: r233:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
  227 [r160:SI+r189:SI]=r233:SI
      REG_DEAD: r233:SI
      REG_DEAD: r189:SI
      REG_DEAD: r160:SI
found mem(227) *(r[160]+r[189])
  226 r233:SI=r230:SI|r231:SI
      REG_DEAD: r231:SI
      REG_DEAD: r230:SI
  225 r231:SI=r134:SI&0xfffffffffff0f000
      REG_DEAD: r134:SI
      REG_EQUAL: r134:SI&0xfffffffffff0f000
  223 r230:SI=r227:SI|r228:SI
      REG_DEAD: r228:SI
      REG_DEAD: r227:SI
  222 r228:SI=r229:SI 0>>0x14
      REG_DEAD: r229:SI
      REG_EQUAL: r142:SI&0xfff
  221 r229:SI=r142:SI<<0x14
      REG_DEAD: r142:SI
  220 r227:SI=r226:SI<<0x4
      REG_DEAD: r226:SI
  219 r226:SI=r142:SI&0xf000


starting bb 29
  238 r161:SI=0xfffffffffffffff8
  237 r0:SI=call [`printk'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_UNUSED: r0:SI
  236 r2:SI=r158:SI
      REG_DEAD: r158:SI
  235 r1:SI=r235:SI
      REG_DEAD: r235:SI
  234 r0:SI=`*.LC14'
      REG_EQUAL: `*.LC14'
  233 r235:SI=r170:SI+0xc
      REG_DEAD: r170:SI
  233 r235:SI=r170:SI+0xc
      REG_DEAD: r170:SI
found pre add(233) r[235]=r[170]+12


starting bb 30
  244 r143:SI=r143:SI+0x8
  243 r148:SI=r148:SI+0x1


starting bb 31
  250 cc:CC=cmp(r148:SI,r236:SI)
      REG_DEAD: r236:SI
  249 r236:SI=r237:SI 0>>0x3
      REG_DEAD: r237:SI
  248 r237:SI=[r150:SI+0x14]
  248 r237:SI=[r150:SI+0x14]
found mem(248) *(r[150]+20)


starting bb 32
  253 r161:SI=0x0


starting bb 33
  266 use r0:SI
  260 r0:SI=r161:SI
      REG_DEAD: r161:SI


apply_relocate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={9d,5u} r3={8d,4u} r11={1d,33u} r12={5d} r13={1d,44u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={20d,19u} r25={1d,33u} r26={1d,33u,1d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,3u,2d} r139={1d,2u} r140={1d,2u} r142={2d,3u,1d} r143={2d,4u} r144={2d,3u} r145={1d,2u} r146={1d,4u} r147={1d,3u} r148={2d,5u} r149={1d,2u} r150={1d,3u} r151={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,4u,2d} r158={1d,10u} r159={1d,2u} r160={1d,13u} r161={5d,1u} r162={1d,3u} r163={1d,2u} r164={1d,2u} r166={1d,3u} r167={1d,1u} r168={1d,1u,1d} r169={1d,4u,1d} r170={1d,4u} r171={1d,1u} r172={1d,3u} r173={1d,1u} r175={1d,1u} r176={1d,1u,1d} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,2u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,11u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} 
;;    total ref usage 961{605d,346u,10e} in 161{157 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 148 149 150 151 164 166 167 168 169 170 171 172 173 175 176 239 240
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 143 148 149 150 151 164 166 167 168 169 170 171 172 173 175 176 239 240
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 166 [ sechdrs ])
        (reg:SI 0 r0 [ sechdrs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sechdrs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 167 [ strtab ])
        (reg:SI 1 r1 [ strtab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ strtab ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/module.c:51 (set (reg/v:SI 168 [ symindex ])
        (reg:SI 2 r2 [ symindex ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ symindex ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/module.c:51 (set (reg/v:SI 169 [ relindex ])
        (reg:SI 3 r3 [ relindex ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ relindex ])
        (nil)))

(insn 6 5 7 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 170 [ module ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 module+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 module+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/module.c:52 (set (reg:SI 172)
        (const_int 40 [0x28])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/module.c:52 (set (reg:SI 171)
        (mult:SI (reg:SI 172)
            (reg/v:SI 168 [ symindex ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg/v:SI 168 [ symindex ])
        (expr_list:REG_EQUAL (mult:SI (reg/v:SI 168 [ symindex ])
                (const_int 40 [0x28]))
            (nil))))

(insn 12 11 14 2 arch/arm/kernel/module.c:52 (set (reg/v/f:SI 151 [ symsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 171))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 14 12 15 2 arch/arm/kernel/module.c:53 (set (reg:SI 173)
        (mult:SI (reg:SI 172)
            (reg/v:SI 169 [ relindex ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_EQUAL (mult:SI (reg/v:SI 169 [ relindex ])
            (const_int 40 [0x28]))
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/module.c:53 (set (reg/v/f:SI 150 [ relsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 173))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 16 15 18 2 arch/arm/kernel/module.c:54 (set (reg:SI 176 [ <variable>.sh_info ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 28 [0x1c])) [0 <variable>.sh_info+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 16 19 2 arch/arm/kernel/module.c:54 (set (reg:SI 175)
        (mult:SI (reg:SI 172)
            (reg:SI 176 [ <variable>.sh_info ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 176 [ <variable>.sh_info ])
        (expr_list:REG_DEAD (reg:SI 172)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 176 [ <variable>.sh_info ])
                    (const_int 40 [0x28]))
                (nil)))))

(insn 19 18 20 2 arch/arm/kernel/module.c:54 (set (reg/v/f:SI 149 [ dstsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 175))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/v/f:SI 166 [ sechdrs ])
            (nil))))

(insn 20 19 21 2 arch/arm/kernel/module.c:55 (set (reg:SI 164 [ D.18552 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/module.c:55 (set (reg:SI 143 [ ivtmp.410 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 139 2 arch/arm/kernel/module.c:58 (set (reg/v:SI 148 [ i ])
        (reg:SI 143 [ ivtmp.410 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 139 22 149 2 arch/arm/kernel/module.c:105 (set (reg:SI 239)
        (const_int -33554431 [0xfffffffffe000001])) 167 {*arm_movsi_insn} (nil))

(insn 149 139 247 2 arch/arm/kernel/module.c:104 discrim 1 (set (reg:SI 240)
        (const_int 33554431 [0x1ffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 151 164
;; lr  def 	 24 [cc] 162 163 178 179 180
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  gen 	 24 [cc] 162 163 178 179 180
;; live  kill	

;; Pred edge  31 [98.0%] 
(code_label 247 149 25 3 49 "" [1 uses])

(note 25 247 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 3 arch/arm/kernel/module.c:67 (set (reg:SI 178)
        (plus:SI (reg:SI 143 [ ivtmp.410 ])
            (reg:SI 164 [ D.18552 ]))) 4 {*arm_addsi3} (nil))

(insn 27 26 28 3 arch/arm/kernel/module.c:67 (set (reg:SI 163 [ D.18553 ])
        (mem/s/j:SI (plus:SI (reg:SI 178)
                (const_int 4 [0x4])) [0 <variable>.r_info+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 28 27 32 3 arch/arm/kernel/module.c:67 (set (reg:SI 162 [ D.18554 ])
        (lshiftrt:SI (reg:SI 163 [ D.18553 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 32 28 33 3 arch/arm/kernel/module.c:68 (set (reg:SI 180 [ <variable>.sh_size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ symsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/module.c:68 (set (reg:SI 179)
        (lshiftrt:SI (reg:SI 180 [ <variable>.sh_size ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 180 [ <variable>.sh_size ])
        (nil)))

(insn 34 33 35 3 arch/arm/kernel/module.c:68 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ D.18554 ])
            (reg:SI 179))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(jump_insn 35 34 37 3 arch/arm/kernel/module.c:68 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170 239 240


;; Succ edge  4 [0.0%]  (fallthru,loop_exit)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 182
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru,loop_exit)
(note 37 35 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 4 arch/arm/kernel/module.c:69 (set (reg/f:SI 182)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 170 [ module ])
        (nil)))

(insn 40 39 41 4 arch/arm/kernel/module.c:69 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x111ae190>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x111ae190>)
        (nil)))

(insn 41 40 42 4 arch/arm/kernel/module.c:69 (set (reg:SI 1 r1)
        (reg/f:SI 182)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (nil)))

(insn 42 41 43 4 arch/arm/kernel/module.c:69 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 169 [ relindex ])
        (nil)))

(insn 43 42 44 4 arch/arm/kernel/module.c:69 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ i ])
        (nil)))

(call_insn 44 43 45 4 arch/arm/kernel/module.c:69 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 45 44 48 4 arch/arm/kernel/module.c:71 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 162 164 167
;; lr  def 	 24 [cc] 145 146 159 160 183 184 185 186
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170 239 240
;; live  gen 	 24 [cc] 145 146 159 160 183 184 185 186
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 48 45 49 5 33 "" [1 uses])

(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 5 arch/arm/kernel/module.c:74 (set (reg:SI 183)
        (ashift:SI (reg:SI 162 [ D.18554 ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 51 50 52 5 arch/arm/kernel/module.c:74 (set (reg:SI 184 [ <variable>.sh_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ symsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 5 arch/arm/kernel/module.c:74 (set (reg/v/f:SI 146 [ sym ])
        (plus:SI (reg:SI 183)
            (reg:SI 184 [ <variable>.sh_addr ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 53 52 54 5 arch/arm/kernel/module.c:75 (set (reg:SI 185 [ <variable>.st_name ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 162 [ D.18554 ])
                    (const_int 16 [0x10]))
                (reg:SI 184 [ <variable>.sh_addr ])) [0 <variable>.st_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.sh_addr ])
        (expr_list:REG_DEAD (reg:SI 162 [ D.18554 ])
            (nil))))

(insn 54 53 55 5 arch/arm/kernel/module.c:75 (set (reg/v/f:SI 145 [ symname ])
        (plus:SI (reg/v/f:SI 167 [ strtab ])
            (reg:SI 185 [ <variable>.st_name ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185 [ <variable>.st_name ])
        (nil)))

(insn 55 54 56 5 arch/arm/kernel/module.c:77 (set (reg:SI 160 [ D.18568 ])
        (mem/s/j:SI (plus:SI (reg:SI 143 [ ivtmp.410 ])
                (reg:SI 164 [ D.18552 ])) [0 <variable>.r_offset+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 5 arch/arm/kernel/module.c:77 (set (reg:SI 159 [ D.18569 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ dstsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/kernel/module.c:77 (set (reg:SI 186)
        (plus:SI (reg:SI 159 [ D.18569 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 58 57 59 5 arch/arm/kernel/module.c:77 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.18568 ])
            (reg:SI 186))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(jump_insn 59 58 60 5 arch/arm/kernel/module.c:77 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 159 160 163 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 159 160 163 164 167 169 170 239 240


;; Succ edge  6 [0.0%]  (fallthru,loop_exit)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 188
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%]  (fallthru,loop_exit)
(note 60 59 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 62 60 63 6 arch/arm/kernel/module.c:78 (set (reg/f:SI 188)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 170 [ module ])
        (nil)))

(insn 63 62 64 6 arch/arm/kernel/module.c:78 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 145 [ symname ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ symname ])
        (nil)))

(insn 64 63 65 6 arch/arm/kernel/module.c:78 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 160 [ D.18568 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
        (nil)))

(insn 65 64 66 6 arch/arm/kernel/module.c:78 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 159 [ D.18569 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159 [ D.18569 ])
        (nil)))

(insn 66 65 67 6 arch/arm/kernel/module.c:78 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x111c3380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x111c3380>)
        (nil)))

(insn 67 66 68 6 arch/arm/kernel/module.c:78 (set (reg:SI 1 r1)
        (reg/f:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188)
        (nil)))

(insn 68 67 69 6 arch/arm/kernel/module.c:78 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 169 [ relindex ])
        (nil)))

(insn 69 68 70 6 arch/arm/kernel/module.c:78 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ i ])
        (nil)))

(call_insn 70 69 71 6 arch/arm/kernel/module.c:78 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 71 70 74 6 arch/arm/kernel/module.c:81 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 160 163 164 167 169 170 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 160 163
;; lr  def 	 24 [cc] 147 158 189
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 160 163 164 167 169 170 239 240
;; live  gen 	 24 [cc] 147 158 189
;; live  kill	

;; Pred edge  5 [100.0%] 
(code_label 74 71 75 7 35 "" [1 uses])

(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 7 arch/arm/kernel/module.c:84 (set (reg:SI 189 [ <variable>.sh_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ dstsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 7 arch/arm/kernel/module.c:84 (set (reg/v:SI 147 [ loc ])
        (plus:SI (reg:SI 160 [ D.18568 ])
            (reg:SI 189 [ <variable>.sh_addr ]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 7 arch/arm/kernel/module.c:86 (set (reg:SI 158 [ D.18574 ])
        (and:SI (reg:SI 163 [ D.18553 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 163 [ D.18553 ])
        (nil)))

(insn 79 78 80 7 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 29 [0x1d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 80 79 268 7 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 12 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  12 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 268 80 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 81 268 82 8 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 28 [0x1c]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 269 8 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 18 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  18 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 269 82 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 83 269 84 9 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 270 9 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 9 -> ( 18 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  18 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	
;; live  kill	

;; Pred edge  9 [71.0%]  (fallthru)
(note 270 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 86 270 271 10 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 30 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  30 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 271 86 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 87 271 88 11 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 91 11 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 11 -> ( 17 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  17 [29.0%] 
;; Succ edge  29 [71.0%]  (fallthru,loop_exit)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 91 88 273 12 43 "" [1 uses])

(note 273 91 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 273 93 12 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 42 [0x2a]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 274 12 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 12 -> ( 25 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  25 [29.0%] 
;; Succ edge  13 [71.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u130(11){ }u131(13){ }u132(25){ }u133(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	
;; live  kill	

;; Pred edge  12 [71.0%]  (fallthru)
(note 274 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 95 274 275 13 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 16 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  16 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 275 95 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 96 275 97 14 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 38 [0x26]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 276 14 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 14 -> ( 17 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  17 [29.0%] 
;; Succ edge  15 [71.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [71.0%]  (fallthru)
(note 276 97 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 98 276 99 15 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 40 [0x28]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 102 15 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 15 -> ( 24 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  24 [29.0%] 
;; Succ edge  29 [71.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u147(11){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 102 99 278 16 44 "" [1 uses])

(note 278 102 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 103 278 104 16 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 44 [0x2c]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 109 16 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 29 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  29 [50.0%]  (loop_exit)
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 11 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 160 189
;; lr  def 	 190 191 192
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 190 191 192
;; live  kill	

;; Pred edge  11 [29.0%] 
;; Pred edge  14 [29.0%] 
(code_label 109 104 110 17 39 "" [2 uses])

(note 110 109 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 112 110 113 17 arch/arm/kernel/module.c:93 (set (reg:SI 190)
        (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 17 arch/arm/kernel/module.c:93 (set (reg:SI 191 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ sym ])
        (nil)))

(insn 114 113 115 17 arch/arm/kernel/module.c:93 (set (reg:SI 192)
        (plus:SI (reg:SI 190)
            (reg:SI 191 [ <variable>.st_value ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191 [ <variable>.st_value ])
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))

(insn 115 114 118 17 arch/arm/kernel/module.c:93 (set (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])
        (reg:SI 192)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.sh_addr ])
            (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
                (nil)))))
;; End of basic block 17 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 189
;; lr  def 	 24 [cc] 140 144 193 194
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc] 140 144 193 194
;; live  kill	

;; Pred edge  8 [50.0%] 
;; Pred edge  9 [29.0%] 
(code_label 118 115 119 18 38 "" [2 uses])

(note 119 118 121 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 121 119 122 18 arch/arm/kernel/module.c:99 (set (reg:SI 140 [ temp.418 ])
        (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 18 arch/arm/kernel/module.c:99 (set (reg:SI 193)
        (and:SI (reg:SI 140 [ temp.418 ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 123 122 124 18 arch/arm/kernel/module.c:99 (set (reg/v:SI 144 [ offset ])
        (ashift:SI (reg:SI 193)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(insn 124 123 125 18 arch/arm/kernel/module.c:100 (set (reg:SI 194)
        (and:SI (reg/v:SI 144 [ offset ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 125 124 126 18 arch/arm/kernel/module.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(jump_insn 126 125 127 18 arch/arm/kernel/module.c:100 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 144
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 127 126 128 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 19 arch/arm/kernel/module.c:101 (set (reg/v:SI 144 [ offset ])
        (plus:SI (reg/v:SI 144 [ offset ])
            (const_int -67108864 [0xfffffffffc000000]))) 4 {*arm_addsi3} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147 239
;; lr  def 	 24 [cc] 139 156 195 196 198 201 202 203 204
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 144 145 146 147 148 149 150 151 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc] 139 156 195 196 198 201 202 203 204
;; live  kill	

;; Pred edge  18 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 129 128 130 20 45 "" [1 uses])

(note 130 129 131 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 20 arch/arm/kernel/module.c:103 (set (reg:SI 139 [ temp.419 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ sym ])
        (nil)))

(insn 132 131 133 20 arch/arm/kernel/module.c:103 (set (reg:SI 195)
        (minus:SI (reg:SI 139 [ temp.419 ])
            (reg/v:SI 147 [ loc ]))) 28 {*arm_subsi3_insn} (nil))

(insn 133 132 135 20 arch/arm/kernel/module.c:103 (set (reg:SI 156 [ D.18586 ])
        (plus:SI (reg:SI 195)
            (reg/v:SI 144 [ offset ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg/v:SI 144 [ offset ])
            (nil))))

(insn 135 133 136 20 arch/arm/kernel/module.c:104 (set (reg:SI 196)
        (and:SI (reg:SI 156 [ D.18586 ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 136 135 137 20 arch/arm/kernel/module.c:104 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 137 136 140 20 arch/arm/kernel/module.c:104 (set (reg:SI 198)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 140 137 141 20 arch/arm/kernel/module.c:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156 [ D.18586 ])
            (reg:SI 239))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 156 [ D.18586 ])
            (const_int -33554431 [0xfffffffffe000001]))
        (nil)))

(insn 141 140 143 20 arch/arm/kernel/module.c:105 (set (reg:SI 201)
        (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 143 141 144 20 arch/arm/kernel/module.c:105 (set (reg:SI 202)
        (ior:SI (reg:SI 198)
            (reg:SI 201))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 144 143 145 20 arch/arm/kernel/module.c:105 (set (reg:QI 203)
        (subreg:QI (reg:SI 202) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/module.c:105 (set (reg:SI 204)
        (zero_extend:SI (reg:QI 203))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 203)
        (nil)))

(insn 146 145 147 20 arch/arm/kernel/module.c:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 204)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (nil)))

(jump_insn 147 146 148 20 arch/arm/kernel/module.c:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 152)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240


;; Succ edge  22 [0.0%]  (loop_exit)
;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 240
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
(note 148 147 150 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 150 148 151 21 arch/arm/kernel/module.c:104 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156 [ D.18586 ])
            (reg:SI 240))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 156 [ D.18586 ])
            (const_int 33554431 [0x1ffffff]))
        (nil)))

(jump_insn 151 150 152 21 arch/arm/kernel/module.c:104 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 168)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 143 145 147 148 149 150 151 156 158 160 164 167 169 170 189 239 240


;; Succ edge  22 [0.0%]  (fallthru,loop_exit)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 207
;; live  kill	 14 [lr]

;; Pred edge  20 [0.0%]  (loop_exit)
;; Pred edge  21 [0.0%]  (fallthru,loop_exit)
(code_label 152 151 153 22 46 "" [1 uses])

(note 153 152 155 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 155 153 156 22 arch/arm/kernel/module.c:107 (set (reg/f:SI 207)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 170 [ module ])
        (nil)))

(insn 156 155 157 22 arch/arm/kernel/module.c:107 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 145 [ symname ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ symname ])
        (nil)))

(insn 157 156 158 22 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 158 [ D.18574 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.18574 ])
        (nil)))

(insn 158 157 159 22 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ loc ])
        (nil)))

(insn 159 158 160 22 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 139 [ temp.419 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ temp.419 ])
        (nil)))

(insn 160 159 161 22 arch/arm/kernel/module.c:107 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x111c33f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x111c33f0>)
        (nil)))

(insn 161 160 162 22 arch/arm/kernel/module.c:107 (set (reg:SI 1 r1)
        (reg/f:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 207)
        (nil)))

(insn 162 161 163 22 arch/arm/kernel/module.c:107 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 169 [ relindex ])
        (nil)))

(insn 163 162 164 22 arch/arm/kernel/module.c:107 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ i ])
        (nil)))

(call_insn 164 163 165 22 arch/arm/kernel/module.c:107 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 168 22 arch/arm/kernel/module.c:111 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 148 149 150 151 156 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 156 160 189
;; lr  def 	 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 148 149 150 151 156 160 164 167 169 170 189 239 240
;; live  gen 	 208 209 210 211
;; live  kill	

;; Pred edge  21 [100.0%] 
(code_label 168 165 169 23 47 "" [1 uses])

(note 169 168 170 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 23 arch/arm/kernel/module.c:117 (set (reg:SI 208)
        (ashiftrt:SI (reg:SI 156 [ D.18586 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 156 [ D.18586 ])
        (nil)))

(insn 171 170 172 23 arch/arm/kernel/module.c:117 (set (reg:SI 209)
        (and:SI (reg:SI 208)
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 172 171 173 23 arch/arm/kernel/module.c:117 (set (reg:SI 210)
        (and:SI (reg:SI 140 [ temp.418 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 140 [ temp.418 ])
        (nil)))

(insn 173 172 174 23 arch/arm/kernel/module.c:117 (set (reg:SI 211)
        (ior:SI (reg:SI 209)
            (reg:SI 210))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 210)
        (expr_list:REG_DEAD (reg:SI 209)
            (nil))))

(insn 174 173 177 23 arch/arm/kernel/module.c:117 (set (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.sh_addr ])
            (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
                (nil)))))
;; End of basic block 23 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u240(11){ }u241(13){ }u242(25){ }u243(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 189
;; lr  def 	 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 212 213 214 215
;; live  kill	

;; Pred edge  15 [29.0%] 
(code_label 177 174 178 24 40 "" [1 uses])

(note 178 177 180 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 180 178 181 24 arch/arm/kernel/module.c:126 (set (reg:SI 213)
        (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 24 arch/arm/kernel/module.c:126 (set (reg:SI 212)
        (and:SI (reg:SI 213)
            (const_int -268435441 [0xfffffffff000000f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 182 181 183 24 arch/arm/kernel/module.c:126 (set (reg:SI 215)
        (ior:SI (reg:SI 212)
            (const_int 27262976 [0x1a00000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 183 182 184 24 arch/arm/kernel/module.c:126 (set (reg:SI 214)
        (ior:SI (reg:SI 215)
            (const_int 61440 [0xf000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_EQUAL (ior:SI (reg:SI 212)
                (const_int 27324416 [0x1a0f000]))
            (nil))))

(insn 184 183 187 24 arch/arm/kernel/module.c:126 (set (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])
        (reg:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.sh_addr ])
            (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
                (nil)))))
;; End of basic block 24 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u251(11){ }u252(13){ }u253(25){ }u254(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 160 189
;; lr  def 	 216 217 218 219 220
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 216 217 218 219 220
;; live  kill	

;; Pred edge  12 [29.0%] 
(code_label 187 184 188 25 41 "" [1 uses])

(note 188 187 190 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 190 188 191 25 arch/arm/kernel/module.c:131 (set (reg:SI 217 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ sym ])
        (nil)))

(insn 191 190 192 25 arch/arm/kernel/module.c:131 (set (reg:SI 216)
        (minus:SI (reg:SI 217 [ <variable>.st_value ])
            (reg/v:SI 147 [ loc ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 217 [ <variable>.st_value ])
        (expr_list:REG_DEAD (reg/v:SI 147 [ loc ])
            (nil))))

(insn 192 191 193 25 arch/arm/kernel/module.c:131 (set (reg:SI 219)
        (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 25 arch/arm/kernel/module.c:131 (set (reg:SI 218)
        (plus:SI (reg:SI 216)
            (reg:SI 219))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 216)
            (nil))))

(insn 194 193 195 25 arch/arm/kernel/module.c:131 (set (reg:SI 220)
        (and:SI (reg:SI 218)
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))

(insn 195 194 199 25 arch/arm/kernel/module.c:131 (set (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.sh_addr ])
            (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
                (nil)))))
;; End of basic block 25 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp] 146 160 189
;; lr  def 	 134 142 153 154 155 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 143 146 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 134 142 153 154 155 221 222 223 224 225
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 199 195 201 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 201 199 203 26 arch/arm/kernel/module.c:136 (set (reg:SI 134 [ temp.430 ])
        (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 203 201 204 26 arch/arm/kernel/module.c:137 (set (reg:SI 221)
        (and:SI (reg:SI 134 [ temp.430 ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 204 203 205 26 arch/arm/kernel/module.c:137 (set (reg:SI 155 [ D.18603 ])
        (ashiftrt:SI (reg:SI 221)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 205 204 206 26 arch/arm/kernel/module.c:137 (set (reg:SI 222)
        (ashift:SI (reg:SI 134 [ temp.430 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 206 205 207 26 arch/arm/kernel/module.c:137 (set (reg:SI 154 [ D.18604 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ temp.430 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 207 206 208 26 arch/arm/kernel/module.c:138 (set (reg:SI 223)
        (ior:SI (reg:SI 155 [ D.18603 ])
            (reg:SI 154 [ D.18604 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 155 [ D.18603 ])
        (expr_list:REG_DEAD (reg:SI 154 [ D.18604 ])
            (nil))))

(insn 208 207 209 26 arch/arm/kernel/module.c:138 (set (reg:SI 153 [ D.18605 ])
        (xor:SI (reg:SI 223)
            (const_int 32768 [0x8000]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(insn 209 208 210 26 arch/arm/kernel/module.c:140 (set (reg:SI 224)
        (plus:SI (reg:SI 153 [ D.18605 ])
            (const_int -32768 [0xffffffffffff8000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 153 [ D.18605 ])
        (nil)))

(insn 210 209 211 26 arch/arm/kernel/module.c:140 (set (reg:SI 225 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 146 [ sym ])
        (nil)))

(insn 211 210 214 26 arch/arm/kernel/module.c:140 (set (reg/v:SI 142 [ offset.415 ])
        (plus:SI (reg:SI 224)
            (reg:SI 225 [ <variable>.st_value ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 225 [ <variable>.st_value ])
        (expr_list:REG_DEAD (reg:SI 224)
            (nil))))

(jump_insn 214 211 215 26 arch/arm/kernel/module.c:141 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240


;; Succ edge  27 [28.0%]  (fallthru)
;; Succ edge  28 [72.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u282(11){ }u283(13){ }u284(25){ }u285(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 142
;; live  kill	

;; Pred edge  26 [28.0%]  (fallthru)
(note 215 214 216 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 27 arch/arm/kernel/module.c:142 (set (reg/v:SI 142 [ offset.415 ])
        (ashiftrt:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 26 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u287(11){ }u288(13){ }u289(25){ }u290(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 160 189
;; lr  def 	 226 227 228 229 230 231 233
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 143 148 149 150 151 160 164 167 169 170 189 239 240
;; live  gen 	 226 227 228 229 230 231 233
;; live  kill	

;; Pred edge  26 [72.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 217 216 218 28 48 "" [1 uses])

(note 218 217 219 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 28 arch/arm/kernel/module.c:145 (set (reg:SI 226)
        (and:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 220 219 221 28 arch/arm/kernel/module.c:145 (set (reg:SI 227)
        (ashift:SI (reg:SI 226)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 221 220 222 28 arch/arm/kernel/module.c:145 (set (reg:SI 229)
        (ashift:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 142 [ offset.415 ])
        (nil)))

(insn 222 221 223 28 arch/arm/kernel/module.c:145 (set (reg:SI 228)
        (lshiftrt:SI (reg:SI 229)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 229)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ offset.415 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 223 222 225 28 arch/arm/kernel/module.c:145 (set (reg:SI 230)
        (ior:SI (reg:SI 227)
            (reg:SI 228))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg:SI 227)
            (nil))))

(insn 225 223 226 28 arch/arm/kernel/module.c:145 (set (reg:SI 231)
        (and:SI (reg:SI 134 [ temp.430 ])
            (const_int -987136 [0xfffffffffff0f000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.430 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ temp.430 ])
                (const_int -987136 [0xfffffffffff0f000]))
            (nil))))

(insn 226 225 227 28 arch/arm/kernel/module.c:145 (set (reg:SI 233)
        (ior:SI (reg:SI 230)
            (reg:SI 231))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg:SI 230)
            (nil))))

(insn 227 226 230 28 arch/arm/kernel/module.c:145 (set (mem:SI (plus:SI (reg:SI 160 [ D.18568 ])
                (reg:SI 189 [ <variable>.sh_addr ])) [0 S4 A32])
        (reg:SI 233)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg:SI 189 [ <variable>.sh_addr ])
            (expr_list:REG_DEAD (reg:SI 160 [ D.18568 ])
                (nil)))))
;; End of basic block 28 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 16 11 15) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 161 235
;; live  kill	 14 [lr]

;; Pred edge  16 [50.0%]  (loop_exit)
;; Pred edge  11 [71.0%]  (fallthru,loop_exit)
;; Pred edge  15 [71.0%]  (fallthru,loop_exit)
(code_label 230 227 231 29 36 "" [1 uses])

(note 231 230 233 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 233 231 234 29 arch/arm/kernel/module.c:243 (set (reg/f:SI 235)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 170 [ module ])
        (nil)))

(insn 234 233 235 29 arch/arm/kernel/module.c:243 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x111b02c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x111b02c0>)
        (nil)))

(insn 235 234 236 29 arch/arm/kernel/module.c:243 (set (reg:SI 1 r1)
        (reg/f:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))

(insn 236 235 237 29 arch/arm/kernel/module.c:243 (set (reg:SI 2 r2)
        (reg:SI 158 [ D.18574 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.18574 ])
        (nil)))

(call_insn 237 236 238 29 arch/arm/kernel/module.c:243 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 238 237 241 29 arch/arm/kernel/module.c:245 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 28 17 23 24 25 10) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u315(11){ }u316(13){ }u317(25){ }u318(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148
;; lr  def 	 143 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  gen 	 143 148
;; live  kill	

;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  10 [50.0%] 
(code_label 241 238 242 30 37 "" [1 uses])

(note 242 241 243 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 30 arch/arm/kernel/module.c:58 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 244 243 245 30 arch/arm/kernel/module.c:58 (set (reg:SI 143 [ ivtmp.410 ])
        (plus:SI (reg:SI 143 [ ivtmp.410 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  31 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u321(11){ }u322(13){ }u323(25){ }u324(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150
;; lr  def 	 24 [cc] 236 237
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  gen 	 24 [cc] 236 237
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru,dfs_back)
(code_label 245 244 246 31 31 "" [0 uses])

(note 246 245 248 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 248 246 249 31 arch/arm/kernel/module.c:58 (set (reg:SI 237 [ <variable>.sh_size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 250 31 arch/arm/kernel/module.c:58 (set (reg:SI 236)
        (lshiftrt:SI (reg:SI 237 [ <variable>.sh_size ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 237 [ <variable>.sh_size ])
        (nil)))

(insn 250 249 251 31 arch/arm/kernel/module.c:58 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 236))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(jump_insn 251 250 252 31 arch/arm/kernel/module.c:58 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 247)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
            (nil))))
;; End of basic block 31 -> ( 3 32)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170 239 240


;; Succ edge  3 [98.0%] 
;; Succ edge  32 [2.0%]  (fallthru,loop_exit)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u330(11){ }u331(13){ }u332(25){ }u333(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 161
;; live  kill	

;; Pred edge  31 [2.0%]  (fallthru,loop_exit)
(note 252 251 253 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 32 arch/arm/kernel/module.c:248 (set (reg:SI 161 [ D.18562 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 22 29 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u334(11){ }u335(13){ }u336(25){ }u337(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 254 253 255 33 34 "" [0 uses])

(note 255 254 260 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 260 255 266 33 arch/arm/kernel/module.c:249 (set (reg/i:SI 0 r0)
        (reg:SI 161 [ D.18562 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.18562 ])
        (nil)))

(insn 266 260 0 33 arch/arm/kernel/module.c:249 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 33 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function module_alloc (module_alloc)[0:990]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   32 use r0:SI
   20 r0:SI=call [`__vmalloc_node_range'] argc:0x10
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
   19 r3:SI=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: 0xffffffffbfe00000
   18 r2:SI=0xffffffffbf000000
   17 r1:SI=0x1
   15 [sp:SI+0xc]=r139:SI
      REG_DEAD: r139:SI
   15 [sp:SI+0xc]=r139:SI
      REG_DEAD: r139:SI
found mem(15) *(r[13]+12)
   14 [sp:SI+0x8]=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: 0xffffffffffffffff
   14 [sp:SI+0x8]=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: 0xffffffffffffffff
found mem(14) *(r[13]+8)
   13 r142:SI=0xffffffffffffffff
   12 [sp:SI+0x4]=r134:SI
      REG_DEAD: r134:SI
   12 [sp:SI+0x4]=r134:SI
      REG_DEAD: r134:SI
found mem(12) *(r[13]+4)
   11 [sp:SI]=r141:SI
      REG_DEAD: r141:SI
      REG_EQUAL: 0xd0
   11 [sp:SI]=r141:SI
      REG_DEAD: r141:SI
      REG_EQUAL: 0xd0
found mem(11) *(r[13]+0)
   10 r141:SI=0xd0
    9 r140:SI=0xffffffffbfe00000
    7 r134:SI=[r138:SI]
      REG_DEAD: r138:SI
    7 r134:SI=[r138:SI]
      REG_DEAD: r138:SI
found mem(7) *(r[138]+0)
    6 r138:SI=`pgprot_kernel'
   36 r139:SI=lr:SI
      REG_DEAD: lr:SI


module_alloc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,7u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 162{136d,26u,0e} in 15{14 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 138 139 140 141 142
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 138 139 140 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 36 4 3 2 (set (reg:SI 139)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(note 3 36 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/module.c:42 (set (reg/f:SI 138)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e750c0 pgprot_kernel>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 9 2 arch/arm/kernel/module.c:42 (set (reg:SI 134 [ pgprot_kernel.262 ])
        (mem/c/i:SI (reg/f:SI 138) [0 pgprot_kernel+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))

(insn 9 7 10 2 arch/arm/kernel/module.c:42 (set (reg:SI 140)
        (const_int -1075838976 [0xffffffffbfe00000])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/module.c:42 (set (reg:SI 141)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/module.c:42 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 208 [0xd0])
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 134 [ pgprot_kernel.262 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ pgprot_kernel.262 ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/module.c:42 (set (reg:SI 142)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))

(insn 15 14 17 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 17 15 18 2 arch/arm/kernel/module.c:42 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/module.c:42 (set (reg:SI 2 r2)
        (const_int -1090519040 [0xffffffffbf000000])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/module.c:42 (set (reg:SI 3 r3)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
            (nil))))

(call_insn 20 19 32 2 arch/arm/kernel/module.c:42 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vmalloc_node_range") [flags 0x41] <function_decl 0x10fb8e80 __vmalloc_node_range>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 32 20 0 2 arch/arm/kernel/module.c:45 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
