// Seed: 2816837815
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output logic [7:0] id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output reg id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_1,
      id_28,
      id_23
  );
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_32;
  always @(negedge 1 or posedge -1'b0)
    #1
      if (1) id_10 <= !id_6 == -1;
      else id_27[id_6] <= -1;
endmodule
