// Seed: 1878560093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_7 = 1;
  always @(negedge 1'b0 or posedge 1) begin
    if (id_4) id_3 <= (id_9);
  end
  assign id_7 = 1;
  type_11 id_10 (
      .id_0(1),
      .id_1(1 - 1)
  );
endmodule
