<HTML>
<HEAD>
<TITLE>18116004/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116004/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns/ 100 ps
module fifo(clk, reset, rd, wr, w_data, r_data, empty, full);

input wire clk;
input wire reset;
input wire rd;
input wire wr;
input wire [7:0] w_data;

output reg [7:0] r_data;
output reg empty;
output reg full ;

//internal variables
reg [7:0] mem [7:0];
reg [7:0] w_ptr, w_ptr_nxt;
reg [7:0] r_ptr, r_ptr_nxt;
reg full_ff, empty_ff, full_ff_nxt, empty_ff_nxt;

initial begin
    empty = 1'b0;
    full = 1'b0;
    empty_ff = 1'b1;
    empty_ff_nxt = 1'b1;
    full_ff = 1'b0;
    full_ff_nxt = 1'b0;
    r_data = 8'b00000000;
    r_ptr = 0;
    r_ptr_nxt = 0;
    w_ptr = 0;
    w_ptr_nxt = 0;    
end

//Reset
always @(posedge clk)
begin
    if(reset == 1'b0)
        begin
            r_ptr &lt;= {(7){1'b0}};
            w_ptr &lt;= {(7){1'b0}};
            full_ff = 1'b0;
            empty_ff = 1'b1;
        end
    else
        begin
            r_ptr = r_ptr_nxt;
            w_ptr = w_ptr_nxt;
            full_ff = full_ff_nxt;
            empty_ff = empty_ff_nxt;
        end
end

//read/write and empty/full flipflops    
always @(rd, wr, w_ptr, r_ptr, empty_ff, full_ff)
begin
    r_ptr = r_ptr_nxt;
    w_ptr = w_ptr_nxt;
    empty_ff = empty_ff_nxt;
    full_ff = full_ff_nxt;
    
    //Write    
    if(wr == 1'b1 && rd == 1'b0)
    begin 
        if(full_ff == 1'b0)
        begin
            if(w_ptr &lt; 7)
            begin
                w_ptr_nxt = w_ptr + 1;
                empty_ff_nxt = 1'b0;
            end                   
            else 
            begin  
                w_ptr_nxt = {(7){1'b0}};
                empty_ff_nxt = 1'b0;
            end
            
             //check if full
            if((w_ptr + 1 == r_ptr) || ((w_ptr == 7) && (r_ptr == 1'b0)))
            begin
                full_ff_nxt = 1'b1;
            end         
        end
    end
    
    //Read
    if((rd == 1'b1) && (wr == 1'b0))
    begin 
        if(empty_ff == 1'b0)
        begin
            if(r_ptr &lt; 7)
            begin
                r_ptr_nxt = r_ptr + 1;
                full_ff_nxt = 1'b0;
            end
            else
            begin
                r_ptr_nxt = {(7){1'b0}};
                full_ff_nxt = 1'b0;
            end
            
            //check if empty
            if((r_ptr + 1 == w_ptr) ||((r_ptr == 7) && (w_ptr == 1'b0)))
                empty_ff_nxt = 1'b1;
        end
    end
    
    if((rd == 1'b1) && (wr == 1'b1))
    begin
        if(w_ptr &lt; 7)
            w_ptr = w_ptr + 1;
        else 
            w_ptr = {(7){1'b0}};
            
        if(r_ptr &lt; 7)
            r_ptr = r_ptr + 1;
        else 
            r_ptr = {(7){1'b0}};
    end
end

//Memory Array
always@(posedge clk)
begin
    if(reset == 1'b0)
    begin
        mem[r_ptr] &lt;= {(7){1'b0}};
        r_data = {(7){1'b0}};
    end
    else
    begin 
        if(wr == 1'b1 && full_ff == 1'b0)
        begin
            mem[w_ptr] &lt;= w_data;
            empty_ff_nxt = 1'b0;
        end
            
        if(rd == 1'b1 && empty_ff == 1'b0)
            r_data &lt;= mem[r_ptr];
    end
end

//Connect to output
always @(full_ff, empty_ff)
begin
    full = full_ff;
    empty = empty_ff;
end


endmodule 





&gt;&gt;&gt;&gt; file: tb_1.v
<A NAME="0"></A><FONT color = #FF0000><A HREF="match185-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_5.gif" ALT="other" BORDER="0" ALIGN=left></A>

`timescale 1ns / 1ps
module fifo_tb();
reg clk;
reg reset;
reg rd;
reg wr;
reg [7:0] w_data;

wire [7:0] r_data;
wire empty;
wire full;

fifo abc (clk, reset, rd, wr, w_data, r_data, empty, full);
</FONT>initial
begin
    clk = 1'b0;
    w_data = 8'b0;
    wr = 1'b0;
    rd = 1'b0;
    reset = 1'b0;
end

always
begin
    #10 clk = ~clk;
end    

always
begin
    #20
    reset = 1'b1;
    #20
    wr = 1'b1;
    w_data = 4;
    #20
    wr = 1'b0;
    
    #20
    rd = 1'b1;
    #40
    rd = 1'b0;
    reset = 1'b1;
end
endmodule
</PRE>
</PRE>
</BODY>
</HTML>
