[2025-09-17 13:26:46] START suite=qualcomm_srv trace=srv449_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv449_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2788377 heartbeat IPC: 3.586 cumulative IPC: 3.586 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5359132 cumulative IPC: 3.732 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5359132 cumulative IPC: 3.732 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5359133 heartbeat IPC: 3.89 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14889546 heartbeat IPC: 1.049 cumulative IPC: 1.049 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24236045 heartbeat IPC: 1.07 cumulative IPC: 1.059 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 33637047 heartbeat IPC: 1.064 cumulative IPC: 1.061 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 42943724 heartbeat IPC: 1.074 cumulative IPC: 1.064 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 52146976 heartbeat IPC: 1.087 cumulative IPC: 1.069 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 61490120 heartbeat IPC: 1.07 cumulative IPC: 1.069 (Simulation time: 00 hr 08 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv449_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 70653563 heartbeat IPC: 1.091 cumulative IPC: 1.072 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79734505 heartbeat IPC: 1.101 cumulative IPC: 1.076 (Simulation time: 00 hr 10 min 53 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 88938772 heartbeat IPC: 1.086 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92828837 cumulative IPC: 1.077 (Simulation time: 00 hr 13 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92828837 cumulative IPC: 1.077 (Simulation time: 00 hr 13 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv449_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.077 instructions: 100000000 cycles: 92828837
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.63 Average ROB Occupancy at Mispredict: 29.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04879
BRANCH_INDIRECT: 0.3352
BRANCH_CONDITIONAL: 12.04
BRANCH_DIRECT_CALL: 0.3649
BRANCH_INDIRECT_CALL: 0.4929
BRANCH_RETURN: 0.3548


====Backend Stall Breakdown====
ROB_STALL: 222340
LQ_STALL: 0
SQ_STALL: 913160


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.57643
REPLAY_LOAD: 71.206184
NON_REPLAY_LOAD: 20.083652

== Total ==
ADDR_TRANS: 42257
REPLAY_LOAD: 27628
NON_REPLAY_LOAD: 152455

== Counts ==
ADDR_TRANS: 314
REPLAY_LOAD: 388
NON_REPLAY_LOAD: 7591

cpu0->cpu0_STLB TOTAL        ACCESS:    2124453 HIT:    2097202 MISS:      27251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2124453 HIT:    2097202 MISS:      27251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9521859 HIT:    8451777 MISS:    1070082 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7712700 HIT:    6797714 MISS:     914986 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     602214 HIT:     505975 MISS:      96239 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144176 HIT:    1134083 MISS:      10093 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62769 HIT:      14005 MISS:      48764 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15089576 HIT:    7530123 MISS:    7559453 MSHR_MERGE:    1857641
cpu0->cpu0_L1I LOAD         ACCESS:   15089576 HIT:    7530123 MISS:    7559453 MSHR_MERGE:    1857641
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29822510 HIT:   25387087 MISS:    4435423 MSHR_MERGE:    1759552
cpu0->cpu0_L1D LOAD         ACCESS:   16479523 HIT:   13925004 MISS:    2554519 MSHR_MERGE:     543631
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13275199 HIT:   11457186 MISS:    1818013 MSHR_MERGE:    1215799
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67788 HIT:       4897 MISS:      62891 MSHR_MERGE:        122
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12408951 HIT:   10288159 MISS:    2120792 MSHR_MERGE:    1070826
cpu0->cpu0_ITLB LOAD         ACCESS:   12408951 HIT:   10288159 MISS:    2120792 MSHR_MERGE:    1070826
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.283 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28355146 HIT:   26908090 MISS:    1447056 MSHR_MERGE:     372569
cpu0->cpu0_DTLB LOAD         ACCESS:   28355146 HIT:   26908090 MISS:    1447056 MSHR_MERGE:     372569
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.946 cycles
cpu0->LLC TOTAL        ACCESS:    1223814 HIT:    1130801 MISS:      93013 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     914986 HIT:     848514 MISS:      66472 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      96239 HIT:      88349 MISS:       7890 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     163825 HIT:     163290 MISS:        535 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48764 HIT:      30648 MISS:      18116 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1055
  ROW_BUFFER_MISS:      91408
  AVG DBUS CONGESTED CYCLE: 4.301
Channel 0 WQ ROW_BUFFER_HIT:        804
  ROW_BUFFER_MISS:       6252
  FULL:          0
Channel 0 REFRESHES ISSUED:       7736

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535270       563690        84916        10435
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1709         3341         2048
  STLB miss resolved @ L2C                0          551         3870         6996         5441
  STLB miss resolved @ LLC                0          142         6001        15805        12120
  STLB miss resolved @ MEM                0            0         2440         8901        14381

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194792        56005      1403668       147992          707
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          840          535           81
  STLB miss resolved @ L2C                0          383         2037         1008           38
  STLB miss resolved @ LLC                0           46         1985         2273           89
  STLB miss resolved @ MEM                0            0          605          484          258
[2025-09-17 13:40:01] END   suite=qualcomm_srv trace=srv449_ap (rc=0)
