// -p unique-control

import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main(@go go: 1) -> (@done done: 1) {
  cells {
    @external(1) mem1 = comb_mem_d1(32, 1, 1);
    @external(1) mem2 = comb_mem_d1(32, 1, 1);
    val1 = std_reg(32);
    val2 = std_reg(32);
    add = std_add(32);
    sub = std_sub(32);
  }
  wires {
    group c {
      mem1.addr0 = 1'b0;
      mem1.write_en = 1'b1;
      mem1.write_data = val1.out;
      c[done] = mem1.done;
    }
    group a {
      mem1.addr0 = 1'b0;
      val1.in = mem1.read_data;
      val1.write_en = 1'b1;
      a[done] = val1.done;
    }
    group b {
      add.left = val1.out;
      add.right = 32'd4;
      val1.in = add.out;
      val1.write_en = 1'b1;
      b[done] = val1.done;
    }
    group f {
      mem2.addr0 = 1'b0;
      mem2.write_en = 1'b1;
      mem2.write_data = val2.out;
      f[done] = mem2.done;
    }
    group d {
      mem2.addr0 = 1'b0;
      val2.in = mem2.read_data;
      val2.write_en = 1'b1;
      d[done] = val2.done;
    }
    group e {
      sub.left = val1.out;
      sub.right = 32'd1;
      val2.in = sub.out;
      val2.write_en = 1'b1;
      e[done] = val2.done;
    }
        group g {
      sub.left = val1.out;
      sub.right = 32'd1;
      val2.in = sub.out;
      val2.write_en = 1'b1;
      g[done] = val2.done;
    }

  }
  control {
    par {
      seq {
      g;
      	par {
        a;
      	b;
	}
      	c;
      }
      par {
        d;
      	e;
      	f;
      }      
    }
    // par {
    //   par {
    //     read1;
    //   	upd1;
    //   	write1;
    //   }
    //   par {
    //     read2;
    //   	upd2;
    //   	write2;
    //   }      
    // }
  }
}
