/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  reg [8:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [2:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~celloutsig_0_3z;
  assign celloutsig_0_0z = ~in_data[6];
  assign celloutsig_0_14z = ~celloutsig_0_8z;
  assign celloutsig_0_11z = ~celloutsig_0_4z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_4z = ~celloutsig_1_1z[5];
  assign celloutsig_1_9z = ~in_data[100];
  assign celloutsig_1_10z = ~celloutsig_1_7z;
  assign celloutsig_1_11z = ~celloutsig_1_1z[2];
  assign celloutsig_0_17z = ~in_data[30];
  assign celloutsig_0_20z = ~celloutsig_0_9z;
  assign celloutsig_0_2z = ~in_data[93];
  assign celloutsig_0_39z = ~celloutsig_0_32z;
  assign celloutsig_0_50z = { celloutsig_0_6z[4:3], celloutsig_0_46z } & { celloutsig_0_32z, celloutsig_0_46z, celloutsig_0_19z };
  assign celloutsig_0_6z = { in_data[61:58], celloutsig_0_5z } & { in_data[23:21], celloutsig_0_3z, in_data[6] };
  assign celloutsig_0_76z = { celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_70z } & celloutsig_0_50z;
  assign celloutsig_1_1z = { in_data[107:104], celloutsig_1_0z, celloutsig_1_0z } & { in_data[174:170], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } & celloutsig_1_1z[4:2];
  assign celloutsig_1_15z = { in_data[177:168], celloutsig_1_0z } & { celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_1z[2:0], celloutsig_1_9z, celloutsig_1_2z } & { celloutsig_1_15z[5:2], celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_16z[1], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z } & { celloutsig_1_15z[8:4], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_10z[5:1], celloutsig_0_3z } & { celloutsig_0_10z[2], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_10z[6], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_16z } & { in_data[60:51], in_data[6], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_10z[3:0], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z } & { in_data[28:23], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_24z[3:2], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_0z } & { celloutsig_0_15z[5:2], in_data[6] };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_4z } & celloutsig_0_18z[10:5];
  assign celloutsig_0_31z = { celloutsig_0_18z[18:1], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_17z } & { celloutsig_0_25z[3:1], in_data[6], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_46z = ~^ { celloutsig_0_31z[7:6], in_data[30] };
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z, in_data[6], celloutsig_0_0z, in_data[6], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_70z = ~^ celloutsig_0_55z[8:1];
  assign celloutsig_0_8z = ~^ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_77z = ~^ { celloutsig_0_5z, celloutsig_0_39z, celloutsig_0_38z };
  assign celloutsig_1_0z = ~^ in_data[182:176];
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[5:2], celloutsig_1_2z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_7z = ~^ in_data[129:121];
  assign celloutsig_1_12z = ~^ { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_18z[2:0], celloutsig_1_12z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_6z[0], celloutsig_0_14z, in_data[6], celloutsig_0_6z, celloutsig_0_23z, in_data[6], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_18z[10:0], celloutsig_0_8z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z, celloutsig_0_0z, in_data[6], celloutsig_0_0z };
  assign celloutsig_0_32z = ~^ celloutsig_0_25z[4:1];
  assign celloutsig_0_33z = ~^ { celloutsig_0_18z[17:4], celloutsig_0_25z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_27z[4:0], celloutsig_0_9z, celloutsig_0_35z };
  assign celloutsig_0_4z = ~^ { in_data[10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_42z = ~^ { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_0z, in_data[6], celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_55z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_55z = { celloutsig_0_31z[15:14], celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_3z, in_data[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_9z };
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
