Timing Analyzer report for hello_world
Sun Mar 22 14:31:27 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; hello_world                                             ;
; Device Family         ; Cyclone V                                               ;
; Device Name           ; 5CSEMA5F31C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                                   ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                                                                                             ; OK     ; Sun Mar 22 14:30:55 2020 ;
; c:/digital_system_design/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc    ; OK     ; Sun Mar 22 14:30:55 2020 ;
; c:/digital_system_design/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc ; OK     ; Sun Mar 22 14:30:55 2020 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 20.07 MHz ; 20.07 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary           ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; sopc_clk            ; -29.833 ; -765.830      ;
; altera_reserved_tck ; 23.300  ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.122 ; 0.000         ;
; sopc_clk            ; 0.124 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.030 ; 0.000         ;
; altera_reserved_tck ; 48.524 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.410 ; 0.000         ;
; altera_reserved_tck ; 0.811 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.894  ; 0.000              ;
; altera_reserved_tck ; 48.879 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
Worst Case Available Settling Time: 18.289 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 19.24 MHz ; 19.24 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary            ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; sopc_clk            ; -31.983 ; -820.865      ;
; altera_reserved_tck ; 23.440  ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.072 ; 0.000         ;
; altera_reserved_tck ; 0.108 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.215 ; 0.000         ;
; altera_reserved_tck ; 48.638 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.331 ; 0.000         ;
; altera_reserved_tck ; 0.774 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.921  ; 0.000             ;
; altera_reserved_tck ; 48.869 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
Worst Case Available Settling Time: 18.333 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; -5.513 ; -137.956      ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.021 ; 0.000         ;
; sopc_clk            ; 0.074 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 16.683 ; 0.000         ;
; altera_reserved_tck ; 49.526 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.247 ; 0.000         ;
; altera_reserved_tck ; 0.360 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.496  ; 0.000              ;
; altera_reserved_tck ; 48.791 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
Worst Case Available Settling Time: 18.898 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; -4.598 ; -114.042      ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.008 ; 0.000         ;
; sopc_clk            ; 0.038 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 17.097 ; 0.000         ;
; altera_reserved_tck ; 49.659 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.195 ; 0.000         ;
; altera_reserved_tck ; 0.322 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.453  ; 0.000             ;
; altera_reserved_tck ; 48.773 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
Worst Case Available Settling Time: 19.005 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -31.983  ; 0.008 ; 15.030   ; 0.195   ; 8.453               ;
;  altera_reserved_tck ; 23.300   ; 0.008 ; 48.524   ; 0.322   ; 48.773              ;
;  sopc_clk            ; -31.983  ; 0.038 ; 15.030   ; 0.195   ; 8.453               ;
; Design-wide TNS      ; -820.865 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; -820.865 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1908         ; 2          ; 44       ; 2        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1908         ; 2          ; 44       ; 2        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2389     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2389     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Sun Mar 22 14:30:51 2020
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity YPHP7743
        Info (332166): set_disable_timing [get_cells -hierarchical VVYU6267_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_1]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_2]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_3]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_4]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_5]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_6]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BVXN3148_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/digital_system_design/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/digital_system_design/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -29.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -29.833            -765.830 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 altera_reserved_tck 
    Info (332119):     0.124               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.030               0.000 sopc_clk 
    Info (332119):    48.524               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 sopc_clk 
    Info (332119):     0.811               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.894               0.000 sopc_clk 
    Info (332119):    48.879               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
    Info (332114): Worst Case Available Settling Time: 18.289 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -29.833
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -29.833 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.257      7.257  R        clock network delay
    Info (332115):      7.257      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115):      7.257      0.000 RR  CELL  inst|cpu|cpu|A_ci_multi_src1[31]|q
    Info (332115):      7.608      0.351 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|dataa
    Info (332115):      8.516      0.908 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|cout
    Info (332115):      8.516      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cin
    Info (332115):      8.561      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cout
    Info (332115):      8.561      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cin
    Info (332115):      8.561      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cout
    Info (332115):      8.561      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cin
    Info (332115):      8.606      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cout
    Info (332115):      8.606      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cin
    Info (332115):      8.606      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cout
    Info (332115):      8.606      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cin
    Info (332115):      8.651      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cout
    Info (332115):      8.651      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cin
    Info (332115):      8.651      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cout
    Info (332115):      8.651      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cin
    Info (332115):      8.708      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cout
    Info (332115):      8.708      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cin
    Info (332115):      8.708      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cout
    Info (332115):      8.708      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cin
    Info (332115):      8.798      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cout
    Info (332115):      8.798      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cin
    Info (332115):      8.798      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cout
    Info (332115):      8.798      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cin
    Info (332115):      8.843      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cout
    Info (332115):      8.843      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cin
    Info (332115):      8.843      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cout
    Info (332115):      8.843      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cin
    Info (332115):      8.888      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cout
    Info (332115):      8.888      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cin
    Info (332115):      8.888      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cout
    Info (332115):      8.888      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cin
    Info (332115):      8.933      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cout
    Info (332115):      8.933      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cin
    Info (332115):      8.933      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cout
    Info (332115):      8.933      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cin
    Info (332115):      8.975      0.042 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cout
    Info (332115):      8.975      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cin
    Info (332115):      8.975      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cout
    Info (332115):      8.975      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cin
    Info (332115):      9.073      0.098 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cout
    Info (332115):      9.073      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cin
    Info (332115):      9.073      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cout
    Info (332115):      9.073      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cin
    Info (332115):      9.118      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cout
    Info (332115):      9.118      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cin
    Info (332115):      9.118      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cout
    Info (332115):      9.118      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cin
    Info (332115):      9.163      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cout
    Info (332115):      9.163      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cin
    Info (332115):      9.163      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cout
    Info (332115):      9.163      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~21|cin
    Info (332115):      9.208      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~21|cout
    Info (332115):      9.208      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~17|cin
    Info (332115):      9.208      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~17|cout
    Info (332115):      9.208      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~13|cin
    Info (332115):      9.265      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~13|cout
    Info (332115):      9.265      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~9|cin
    Info (332115):      9.265      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~9|cout
    Info (332115):      9.265      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~5|cin
    Info (332115):      9.610      0.345 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~5|sumout
    Info (332115):     10.108      0.498 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|datad
    Info (332115):     10.719      0.611 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|cout
    Info (332115):     10.719      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cin
    Info (332115):     10.762      0.043 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cout
    Info (332115):     10.762      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|cin
    Info (332115):     10.915      0.153 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|sumout
    Info (332115):     11.152      0.237 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[92]~10|datad
    Info (332115):     11.496      0.344 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[92]~10|combout
    Info (332115):     11.808      0.312 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|datac
    Info (332115):     12.536      0.728 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cout
    Info (332115):     12.536      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cin
    Info (332115):     12.536      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cout
    Info (332115):     12.536      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cin
    Info (332115):     12.581      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cout
    Info (332115):     12.581      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cin
    Info (332115):     12.581      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cout
    Info (332115):     12.581      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cin
    Info (332115):     12.626      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cout
    Info (332115):     12.626      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|cin
    Info (332115):     12.779      0.153 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|sumout
    Info (332115):     13.489      0.710 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|datab
    Info (332115):     14.384      0.895 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|cout
    Info (332115):     14.384      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cin
    Info (332115):     14.384      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cout
    Info (332115):     14.384      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cin
    Info (332115):     14.474      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cout
    Info (332115):     14.474      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cin
    Info (332115):     14.474      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cout
    Info (332115):     14.474      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cin
    Info (332115):     14.519      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cout
    Info (332115):     14.519      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cin
    Info (332115):     14.519      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cout
    Info (332115):     14.519      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cin
    Info (332115):     14.564      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cout
    Info (332115):     14.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cin
    Info (332115):     14.564      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cout
    Info (332115):     14.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cin
    Info (332115):     14.609      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cout
    Info (332115):     14.609      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cin
    Info (332115):     14.609      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cout
    Info (332115):     14.609      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|cin
    Info (332115):     14.918      0.309 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|sumout
    Info (332115):     15.268      0.350 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|datab
    Info (332115):     16.150      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|cout
    Info (332115):     16.150      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cin
    Info (332115):     16.150      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cout
    Info (332115):     16.150      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cin
    Info (332115):     16.207      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cout
    Info (332115):     16.207      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cin
    Info (332115):     16.207      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cout
    Info (332115):     16.207      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cin
    Info (332115):     16.297      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cout
    Info (332115):     16.297      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cin
    Info (332115):     16.297      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cout
    Info (332115):     16.297      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cin
    Info (332115):     16.342      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cout
    Info (332115):     16.342      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cin
    Info (332115):     16.342      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cout
    Info (332115):     16.342      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cin
    Info (332115):     16.387      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cout
    Info (332115):     16.387      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cin
    Info (332115):     16.387      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cout
    Info (332115):     16.387      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|cin
    Info (332115):     16.680      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|sumout
    Info (332115):     17.334      0.654 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|dataa
    Info (332115):     18.213      0.879 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|cout
    Info (332115):     18.213      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cin
    Info (332115):     18.213      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cout
    Info (332115):     18.213      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cin
    Info (332115):     18.258      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cout
    Info (332115):     18.258      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cin
    Info (332115):     18.258      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cout
    Info (332115):     18.258      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cin
    Info (332115):     18.303      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cout
    Info (332115):     18.303      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cin
    Info (332115):     18.303      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cout
    Info (332115):     18.303      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cin
    Info (332115):     18.360      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cout
    Info (332115):     18.360      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cin
    Info (332115):     18.360      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cout
    Info (332115):     18.360      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cin
    Info (332115):     18.450      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cout
    Info (332115):     18.450      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cin
    Info (332115):     18.450      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cout
    Info (332115):     18.450      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|cin
    Info (332115):     18.743      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|sumout
    Info (332115):     19.416      0.673 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|datab
    Info (332115):     20.298      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|cout
    Info (332115):     20.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cin
    Info (332115):     20.298      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cout
    Info (332115):     20.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cin
    Info (332115):     20.355      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cout
    Info (332115):     20.355      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cin
    Info (332115):     20.355      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cout
    Info (332115):     20.355      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cin
    Info (332115):     20.445      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cout
    Info (332115):     20.445      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cin
    Info (332115):     20.445      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cout
    Info (332115):     20.445      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cin
    Info (332115):     20.490      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cout
    Info (332115):     20.490      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cin
    Info (332115):     20.490      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cout
    Info (332115):     20.490      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cin
    Info (332115):     20.535      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cout
    Info (332115):     20.535      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cin
    Info (332115):     20.535      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cout
    Info (332115):     20.535      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|cin
    Info (332115):     20.828      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|sumout
    Info (332115):     21.201      0.373 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|datab
    Info (332115):     22.083      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|cout
    Info (332115):     22.083      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cin
    Info (332115):     22.083      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cout
    Info (332115):     22.083      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cin
    Info (332115):     22.128      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cout
    Info (332115):     22.128      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cin
    Info (332115):     22.128      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cout
    Info (332115):     22.128      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cin
    Info (332115):     22.173      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cout
    Info (332115):     22.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cin
    Info (332115):     22.173      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cout
    Info (332115):     22.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cin
    Info (332115):     22.230      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cout
    Info (332115):     22.230      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cin
    Info (332115):     22.230      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cout
    Info (332115):     22.230      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cin
    Info (332115):     22.320      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cout
    Info (332115):     22.320      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cin
    Info (332115):     22.320      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cout
    Info (332115):     22.320      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|cin
    Info (332115):     22.613      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|sumout
    Info (332115):     22.948      0.335 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|datab
    Info (332115):     23.830      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|cout
    Info (332115):     23.830      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cin
    Info (332115):     23.830      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cout
    Info (332115):     23.830      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cin
    Info (332115):     23.875      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cout
    Info (332115):     23.875      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cin
    Info (332115):     23.875      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cout
    Info (332115):     23.875      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cin
    Info (332115):     23.920      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cout
    Info (332115):     23.920      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cin
    Info (332115):     23.920      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cout
    Info (332115):     23.920      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cin
    Info (332115):     23.977      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cout
    Info (332115):     23.977      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cin
    Info (332115):     23.977      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cout
    Info (332115):     23.977      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cin
    Info (332115):     24.067      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cout
    Info (332115):     24.067      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cin
    Info (332115):     24.067      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cout
    Info (332115):     24.067      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|cin
    Info (332115):     24.360      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|sumout
    Info (332115):     24.939      0.579 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|datab
    Info (332115):     25.821      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|cout
    Info (332115):     25.821      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cin
    Info (332115):     25.821      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cout
    Info (332115):     25.821      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cin
    Info (332115):     25.866      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cout
    Info (332115):     25.866      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cin
    Info (332115):     25.866      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cout
    Info (332115):     25.866      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cin
    Info (332115):     25.923      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cout
    Info (332115):     25.923      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cin
    Info (332115):     25.923      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cout
    Info (332115):     25.923      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cin
    Info (332115):     26.013      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cout
    Info (332115):     26.013      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cin
    Info (332115):     26.013      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cout
    Info (332115):     26.013      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cin
    Info (332115):     26.058      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cout
    Info (332115):     26.058      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cin
    Info (332115):     26.058      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cout
    Info (332115):     26.058      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|cin
    Info (332115):     26.367      0.309 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|sumout
    Info (332115):     26.677      0.310 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|datab
    Info (332115):     27.559      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|cout
    Info (332115):     27.559      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cin
    Info (332115):     27.559      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cout
    Info (332115):     27.559      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cin
    Info (332115):     27.616      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cout
    Info (332115):     27.616      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cin
    Info (332115):     27.616      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cout
    Info (332115):     27.616      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cin
    Info (332115):     27.706      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cout
    Info (332115):     27.706      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cin
    Info (332115):     27.706      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cout
    Info (332115):     27.706      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cin
    Info (332115):     27.751      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cout
    Info (332115):     27.751      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cin
    Info (332115):     27.751      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cout
    Info (332115):     27.751      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cin
    Info (332115):     27.796      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cout
    Info (332115):     27.796      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cin
    Info (332115):     27.796      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cout
    Info (332115):     27.796      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|cin
    Info (332115):     28.089      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|sumout
    Info (332115):     28.748      0.659 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|datab
    Info (332115):     29.643      0.895 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|cout
    Info (332115):     29.643      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cin
    Info (332115):     29.643      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cout
    Info (332115):     29.643      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cin
    Info (332115):     29.733      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cout
    Info (332115):     29.733      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cin
    Info (332115):     29.733      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cout
    Info (332115):     29.733      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cin
    Info (332115):     29.778      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cout
    Info (332115):     29.778      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cin
    Info (332115):     29.778      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cout
    Info (332115):     29.778      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cin
    Info (332115):     29.823      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cout
    Info (332115):     29.823      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cin
    Info (332115):     29.823      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cout
    Info (332115):     29.823      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cin
    Info (332115):     29.868      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cout
    Info (332115):     29.868      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cin
    Info (332115):     29.868      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cout
    Info (332115):     29.868      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|cin
    Info (332115):     30.177      0.309 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|sumout
    Info (332115):     30.814      0.637 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|datab
    Info (332115):     31.696      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|cout
    Info (332115):     31.696      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cin
    Info (332115):     31.696      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cout
    Info (332115):     31.696      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cin
    Info (332115):     31.741      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cout
    Info (332115):     31.741      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cin
    Info (332115):     31.741      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cout
    Info (332115):     31.741      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cin
    Info (332115):     31.786      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cout
    Info (332115):     31.786      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cin
    Info (332115):     31.786      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cout
    Info (332115):     31.786      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cin
    Info (332115):     31.843      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cout
    Info (332115):     31.843      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cin
    Info (332115):     31.843      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cout
    Info (332115):     31.843      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cin
    Info (332115):     31.933      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cout
    Info (332115):     31.933      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cin
    Info (332115):     31.933      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cout
    Info (332115):     31.933      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|cin
    Info (332115):     32.230      0.297 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|sumout
    Info (332115):     32.529      0.299 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|dataa
    Info (332115):     33.437      0.908 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|cout
    Info (332115):     33.437      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cin
    Info (332115):     33.437      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cout
    Info (332115):     33.437      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cin
    Info (332115):     33.482      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cout
    Info (332115):     33.482      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cin
    Info (332115):     33.482      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cout
    Info (332115):     33.482      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cin
    Info (332115):     33.539      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cout
    Info (332115):     33.539      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cin
    Info (332115):     33.539      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cout
    Info (332115):     33.539      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cin
    Info (332115):     33.629      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cout
    Info (332115):     33.629      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cin
    Info (332115):     33.629      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cout
    Info (332115):     33.629      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cin
    Info (332115):     33.674      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cout
    Info (332115):     33.674      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cin
    Info (332115):     33.674      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cout
    Info (332115):     33.674      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|cin
    Info (332115):     33.983      0.309 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|sumout
    Info (332115):     34.574      0.591 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|dataa
    Info (332115):     35.449      0.875 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|cout
    Info (332115):     35.449      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cin
    Info (332115):     35.449      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cout
    Info (332115):     35.449      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cin
    Info (332115):     35.494      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cout
    Info (332115):     35.494      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cin
    Info (332115):     35.494      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cout
    Info (332115):     35.494      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cin
    Info (332115):     35.549      0.055 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cout
    Info (332115):     35.549      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cin
    Info (332115):     35.549      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cout
    Info (332115):     35.549      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cin
    Info (332115):     35.634      0.085 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cout
    Info (332115):     35.634      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cin
    Info (332115):     35.634      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cout
    Info (332115):     35.634      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cin
    Info (332115):     35.679      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cout
    Info (332115):     35.679      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cin
    Info (332115):     35.679      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cout
    Info (332115):     35.679      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|cin
    Info (332115):     35.986      0.307 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|sumout
    Info (332115):     36.329      0.343 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|datab
    Info (332115):     37.224      0.895 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|cout
    Info (332115):     37.224      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cin
    Info (332115):     37.224      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cout
    Info (332115):     37.224      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cin
    Info (332115):     37.314      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cout
    Info (332115):     37.314      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cin
    Info (332115):     37.314      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cout
    Info (332115):     37.314      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cin
    Info (332115):     37.359      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cout
    Info (332115):     37.359      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cin
    Info (332115):     37.359      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cout
    Info (332115):     37.359      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cin
    Info (332115):     37.404      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cout
    Info (332115):     37.404      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cin
    Info (332115):     37.404      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cout
    Info (332115):     37.404      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cin
    Info (332115):     37.449      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cout
    Info (332115):     37.449      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cin
    Info (332115):     37.449      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cout
    Info (332115):     37.449      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|cin
    Info (332115):     37.754      0.305 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|sumout
    Info (332115):     38.072      0.318 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|dataa
    Info (332115):     38.980      0.908 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|cout
    Info (332115):     38.980      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cin
    Info (332115):     38.980      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cout
    Info (332115):     38.980      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cin
    Info (332115):     39.037      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cout
    Info (332115):     39.037      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cin
    Info (332115):     39.037      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cout
    Info (332115):     39.037      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cin
    Info (332115):     39.127      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cout
    Info (332115):     39.127      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cin
    Info (332115):     39.127      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cout
    Info (332115):     39.127      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cin
    Info (332115):     39.172      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cout
    Info (332115):     39.172      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cin
    Info (332115):     39.172      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cout
    Info (332115):     39.172      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cin
    Info (332115):     39.217      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cout
    Info (332115):     39.217      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cin
    Info (332115):     39.217      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cout
    Info (332115):     39.217      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|cin
    Info (332115):     39.510      0.293 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|sumout
    Info (332115):     39.848      0.338 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|datab
    Info (332115):     40.730      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|cout
    Info (332115):     40.730      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cin
    Info (332115):     40.730      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cout
    Info (332115):     40.730      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cin
    Info (332115):     40.775      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cout
    Info (332115):     40.775      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cin
    Info (332115):     40.775      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cout
    Info (332115):     40.775      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cin
    Info (332115):     40.820      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cout
    Info (332115):     40.820      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cin
    Info (332115):     40.820      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cout
    Info (332115):     40.820      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cin
    Info (332115):     40.877      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cout
    Info (332115):     40.877      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cin
    Info (332115):     40.877      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cout
    Info (332115):     40.877      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cin
    Info (332115):     40.967      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cout
    Info (332115):     40.967      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cin
    Info (332115):     40.967      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cout
    Info (332115):     40.967      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|cin
    Info (332115):     41.264      0.297 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|sumout
    Info (332115):     41.552      0.288 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|dataa
    Info (332115):     42.460      0.908 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|cout
    Info (332115):     42.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cin
    Info (332115):     42.460      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cout
    Info (332115):     42.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cin
    Info (332115):     42.505      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cout
    Info (332115):     42.505      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cin
    Info (332115):     42.505      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cout
    Info (332115):     42.505      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cin
    Info (332115):     42.550      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cout
    Info (332115):     42.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cin
    Info (332115):     42.550      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cout
    Info (332115):     42.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cin
    Info (332115):     42.607      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cout
    Info (332115):     42.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cin
    Info (332115):     42.607      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cout
    Info (332115):     42.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cin
    Info (332115):     42.697      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cout
    Info (332115):     42.697      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cin
    Info (332115):     42.697      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cout
    Info (332115):     42.697      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|cin
    Info (332115):     42.994      0.297 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|sumout
    Info (332115):     43.504      0.510 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|dataa
    Info (332115):     44.422      0.918 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|cout
    Info (332115):     44.422      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cin
    Info (332115):     44.422      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cout
    Info (332115):     44.422      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cin
    Info (332115):     44.507      0.085 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cout
    Info (332115):     44.507      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cin
    Info (332115):     44.507      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cout
    Info (332115):     44.507      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cin
    Info (332115):     44.552      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cout
    Info (332115):     44.552      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cin
    Info (332115):     44.552      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cout
    Info (332115):     44.552      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cin
    Info (332115):     44.597      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cout
    Info (332115):     44.597      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cin
    Info (332115):     44.597      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cout
    Info (332115):     44.597      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cin
    Info (332115):     44.642      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cout
    Info (332115):     44.642      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cin
    Info (332115):     44.642      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cout
    Info (332115):     44.642      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|cin
    Info (332115):     44.950      0.308 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|sumout
    Info (332115):     45.473      0.523 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|datab
    Info (332115):     46.352      0.879 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|cout
    Info (332115):     46.352      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cin
    Info (332115):     46.352      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cout
    Info (332115):     46.352      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cin
    Info (332115):     46.397      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cout
    Info (332115):     46.397      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cin
    Info (332115):     46.397      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cout
    Info (332115):     46.397      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cin
    Info (332115):     46.452      0.055 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cout
    Info (332115):     46.452      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cin
    Info (332115):     46.452      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cout
    Info (332115):     46.452      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cin
    Info (332115):     46.537      0.085 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cout
    Info (332115):     46.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cin
    Info (332115):     46.537      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cout
    Info (332115):     46.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cin
    Info (332115):     46.582      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cout
    Info (332115):     46.582      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cin
    Info (332115):     46.582      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cout
    Info (332115):     46.582      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|cin
    Info (332115):     46.889      0.307 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|sumout
    Info (332115):     47.434      0.545 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|dataa
    Info (332115):     48.326      0.892 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|cout
    Info (332115):     48.326      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cin
    Info (332115):     48.326      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cout
    Info (332115):     48.326      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cin
    Info (332115):     48.416      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cout
    Info (332115):     48.416      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cin
    Info (332115):     48.416      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cout
    Info (332115):     48.416      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cin
    Info (332115):     48.461      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cout
    Info (332115):     48.461      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cin
    Info (332115):     48.461      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cout
    Info (332115):     48.461      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cin
    Info (332115):     48.506      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cout
    Info (332115):     48.506      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cin
    Info (332115):     48.506      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cout
    Info (332115):     48.506      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cin
    Info (332115):     48.551      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cout
    Info (332115):     48.551      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cin
    Info (332115):     48.551      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cout
    Info (332115):     48.551      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|cin
    Info (332115):     48.860      0.309 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|sumout
    Info (332115):     49.202      0.342 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|datab
    Info (332115):     50.084      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|cout
    Info (332115):     50.084      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cin
    Info (332115):     50.084      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cout
    Info (332115):     50.084      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cin
    Info (332115):     50.129      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cout
    Info (332115):     50.129      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cin
    Info (332115):     50.129      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cout
    Info (332115):     50.129      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cin
    Info (332115):     50.186      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cout
    Info (332115):     50.186      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cin
    Info (332115):     50.186      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cout
    Info (332115):     50.186      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cin
    Info (332115):     50.276      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cout
    Info (332115):     50.276      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cin
    Info (332115):     50.276      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cout
    Info (332115):     50.276      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cin
    Info (332115):     50.321      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cout
    Info (332115):     50.321      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cin
    Info (332115):     50.321      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cout
    Info (332115):     50.321      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|cin
    Info (332115):     50.628      0.307 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|sumout
    Info (332115):     51.341      0.713 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|datab
    Info (332115):     52.223      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|cout
    Info (332115):     52.223      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cin
    Info (332115):     52.223      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cout
    Info (332115):     52.223      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cin
    Info (332115):     52.280      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cout
    Info (332115):     52.280      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cin
    Info (332115):     52.280      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cout
    Info (332115):     52.280      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cin
    Info (332115):     52.370      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cout
    Info (332115):     52.370      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cin
    Info (332115):     52.370      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cout
    Info (332115):     52.370      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cin
    Info (332115):     52.415      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cout
    Info (332115):     52.415      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cin
    Info (332115):     52.415      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cout
    Info (332115):     52.415      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cin
    Info (332115):     52.460      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cout
    Info (332115):     52.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cin
    Info (332115):     52.460      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cout
    Info (332115):     52.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|cin
    Info (332115):     52.748      0.288 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|sumout
    Info (332115):     53.087      0.339 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|datab
    Info (332115):     53.969      0.882 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|cout
    Info (332115):     53.969      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cin
    Info (332115):     53.969      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cout
    Info (332115):     53.969      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cin
    Info (332115):     54.014      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cout
    Info (332115):     54.014      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cin
    Info (332115):     54.014      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cout
    Info (332115):     54.014      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cin
    Info (332115):     54.059      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cout
    Info (332115):     54.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cin
    Info (332115):     54.059      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cout
    Info (332115):     54.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cin
    Info (332115):     54.116      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cout
    Info (332115):     54.116      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cin
    Info (332115):     54.116      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cout
    Info (332115):     54.116      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cin
    Info (332115):     54.206      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cout
    Info (332115):     54.206      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cin
    Info (332115):     54.206      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cout
    Info (332115):     54.206      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|cin
    Info (332115):     54.498      0.292 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|sumout
    Info (332115):     54.828      0.330 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|datad
    Info (332115):     55.380      0.552 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|cout
    Info (332115):     55.380      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cin
    Info (332115):     55.380      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cout
    Info (332115):     55.380      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cin
    Info (332115):     55.425      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cout
    Info (332115):     55.425      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cin
    Info (332115):     55.425      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cout
    Info (332115):     55.425      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cin
    Info (332115):     55.470      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cout
    Info (332115):     55.470      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cin
    Info (332115):     55.470      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cout
    Info (332115):     55.470      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cin
    Info (332115):     55.515      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cout
    Info (332115):     55.515      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cin
    Info (332115):     55.515      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cout
    Info (332115):     55.515      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cin
    Info (332115):     55.558      0.043 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cout
    Info (332115):     55.558      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cin
    Info (332115):     55.558      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cout
    Info (332115):     55.558      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cin
    Info (332115):     55.656      0.098 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cout
    Info (332115):     55.656      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cin
    Info (332115):     55.656      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cout
    Info (332115):     55.656      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cin
    Info (332115):     55.701      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cout
    Info (332115):     55.701      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cin
    Info (332115):     55.701      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cout
    Info (332115):     55.701      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cin
    Info (332115):     55.746      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cout
    Info (332115):     55.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cin
    Info (332115):     55.746      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cout
    Info (332115):     55.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cin
    Info (332115):     55.791      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cout
    Info (332115):     55.791      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cin
    Info (332115):     55.791      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cout
    Info (332115):     55.791      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cin
    Info (332115):     55.848      0.057 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cout
    Info (332115):     55.848      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cin
    Info (332115):     55.848      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cout
    Info (332115):     55.848      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cin
    Info (332115):     55.938      0.090 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cout
    Info (332115):     55.938      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cin
    Info (332115):     55.938      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cout
    Info (332115):     55.938      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cin
    Info (332115):     55.983      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cout
    Info (332115):     55.983      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cin
    Info (332115):     55.983      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cout
    Info (332115):     55.983      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cin
    Info (332115):     56.284      0.301 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|sumout
    Info (332115):     56.284      0.000 FF    IC  inst|sincos_cordic_0|Z[0][24]|d
    Info (332115):     56.501      0.217 FF  CELL  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.012      6.012  R        clock network delay
    Info (332115):     26.768      0.756           clock pessimism removed
    Info (332115):     26.668     -0.100           clock uncertainty
    Info (332115):     26.668      0.000     uTsu  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.501
    Info (332115): Data Required Time :    26.668
    Info (332115): Slack              :   -29.833 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.122 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.217      2.217  R        clock network delay
    Info (332115):      2.217      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115):      2.217      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]|q
    Info (332115):      2.416      0.199 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|dataf
    Info (332115):      2.461      0.045 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|combout
    Info (332115):      2.461      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]|d
    Info (332115):      2.518      0.057 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.552      2.552  R        clock network delay
    Info (332115):      2.396     -0.156           clock pessimism removed
    Info (332115):      2.396      0.000           clock uncertainty
    Info (332115):      2.396      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.518
    Info (332115): Data Required Time :     2.396
    Info (332115): Slack              :     0.122 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.043      6.043  R        clock network delay
    Info (332115):      6.043      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      6.043      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      6.824      0.781 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.361      0.537 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.342      8.342  R        clock network delay
    Info (332115):      7.237     -1.105           clock pessimism removed
    Info (332115):      7.237      0.000           clock uncertainty
    Info (332115):      7.237      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.361
    Info (332115): Data Required Time :     7.237
    Info (332115): Slack              :     0.124 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.030
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.030 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.269      7.269  R        clock network delay
    Info (332115):      7.269      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.269      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):     11.188      3.919 FF    IC  inst|cpu|cpu|A_shift_rot_result[11]|clrn
    Info (332115):     11.656      0.468 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.030      6.030  R        clock network delay
    Info (332115):     26.786      0.756           clock pessimism removed
    Info (332115):     26.686     -0.100           clock uncertainty
    Info (332115):     26.686      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.656
    Info (332115): Data Required Time :    26.686
    Info (332115): Slack              :    15.030 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.524
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.524 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.378      2.378  R        clock network delay
    Info (332115):      2.378      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.378      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.410      1.032 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      3.878      0.468 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.669      2.669  F        clock network delay
    Info (332115):     52.712      0.043           clock pessimism removed
    Info (332115):     52.402     -0.310           clock uncertainty
    Info (332115):     52.402      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.878
    Info (332115): Data Required Time :    52.402
    Info (332115): Slack              :    48.524 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.410
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.410 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[9]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.044      6.044  R        clock network delay
    Info (332115):      6.044      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115):      6.044      0.000 RR  CELL  inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q
    Info (332115):      7.171      1.127 RR    IC  inst|sdram|m_data[9]|clrn
    Info (332115):      7.651      0.480 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[9]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.362      8.362  R        clock network delay
    Info (332115):      7.241     -1.121           clock pessimism removed
    Info (332115):      7.241      0.000           clock uncertainty
    Info (332115):      7.241      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[9]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.651
    Info (332115): Data Required Time :     7.241
    Info (332115): Slack              :     0.410 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.811
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.811 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.072      2.072  R        clock network delay
    Info (332115):      2.072      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.072      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.932      0.860 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]|clrn
    Info (332115):      3.363      0.431 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.595      2.595  R        clock network delay
    Info (332115):      2.552     -0.043           clock pessimism removed
    Info (332115):      2.552      0.000           clock uncertainty
    Info (332115):      2.552      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.363
    Info (332115): Data Required Time :     2.552
    Info (332115): Slack              :     0.811 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -31.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.983            -820.865 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.072               0.000 sopc_clk 
    Info (332119):     0.108               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.215               0.000 sopc_clk 
    Info (332119):    48.638               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 sopc_clk 
    Info (332119):     0.774               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.921               0.000 sopc_clk 
    Info (332119):    48.869               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
    Info (332114): Worst Case Available Settling Time: 18.333 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -31.983
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -31.983 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.219      7.219  R        clock network delay
    Info (332115):      7.219      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115):      7.219      0.000 RR  CELL  inst|cpu|cpu|A_ci_multi_src1[31]|q
    Info (332115):      7.588      0.369 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|dataa
    Info (332115):      8.577      0.989 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|cout
    Info (332115):      8.577      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cin
    Info (332115):      8.624      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cout
    Info (332115):      8.624      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cin
    Info (332115):      8.624      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cout
    Info (332115):      8.624      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cin
    Info (332115):      8.671      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cout
    Info (332115):      8.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cin
    Info (332115):      8.671      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cout
    Info (332115):      8.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cin
    Info (332115):      8.718      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cout
    Info (332115):      8.718      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cin
    Info (332115):      8.718      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cout
    Info (332115):      8.718      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cin
    Info (332115):      8.778      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cout
    Info (332115):      8.778      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cin
    Info (332115):      8.778      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cout
    Info (332115):      8.778      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cin
    Info (332115):      8.871      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cout
    Info (332115):      8.871      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cin
    Info (332115):      8.871      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cout
    Info (332115):      8.871      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cin
    Info (332115):      8.918      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cout
    Info (332115):      8.918      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cin
    Info (332115):      8.918      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cout
    Info (332115):      8.918      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cin
    Info (332115):      8.965      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cout
    Info (332115):      8.965      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cin
    Info (332115):      8.965      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cout
    Info (332115):      8.965      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cin
    Info (332115):      9.012      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cout
    Info (332115):      9.012      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cin
    Info (332115):      9.012      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cout
    Info (332115):      9.012      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cin
    Info (332115):      9.056      0.044 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cout
    Info (332115):      9.056      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cin
    Info (332115):      9.056      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cout
    Info (332115):      9.056      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cin
    Info (332115):      9.157      0.101 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cout
    Info (332115):      9.157      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cin
    Info (332115):      9.157      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cout
    Info (332115):      9.157      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cin
    Info (332115):      9.204      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cout
    Info (332115):      9.204      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cin
    Info (332115):      9.204      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cout
    Info (332115):      9.204      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cin
    Info (332115):      9.251      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cout
    Info (332115):      9.251      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cin
    Info (332115):      9.251      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cout
    Info (332115):      9.251      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~21|cin
    Info (332115):      9.298      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~21|cout
    Info (332115):      9.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~17|cin
    Info (332115):      9.298      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~17|cout
    Info (332115):      9.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~13|cin
    Info (332115):      9.358      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~13|cout
    Info (332115):      9.358      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~9|cin
    Info (332115):      9.358      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~9|cout
    Info (332115):      9.358      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~5|cin
    Info (332115):      9.742      0.384 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~5|sumout
    Info (332115):     10.151      0.409 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|datad
    Info (332115):     10.414      0.263 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|shareout
    Info (332115):     10.414      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|sharein
    Info (332115):     10.875      0.461 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cout
    Info (332115):     10.875      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|cin
    Info (332115):     11.028      0.153 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|sumout
    Info (332115):     11.260      0.232 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[92]~10|datad
    Info (332115):     11.594      0.334 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[92]~10|combout
    Info (332115):     11.887      0.293 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|datac
    Info (332115):     12.636      0.749 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cout
    Info (332115):     12.636      0.000 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cin
    Info (332115):     12.636      0.000 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cout
    Info (332115):     12.636      0.000 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cin
    Info (332115):     12.682      0.046 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cout
    Info (332115):     12.682      0.000 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cin
    Info (332115):     12.682      0.000 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cout
    Info (332115):     12.682      0.000 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cin
    Info (332115):     12.728      0.046 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cout
    Info (332115):     12.728      0.000 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|cin
    Info (332115):     12.881      0.153 FF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|sumout
    Info (332115):     13.553      0.672 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|datab
    Info (332115):     14.525      0.972 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|cout
    Info (332115):     14.525      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cin
    Info (332115):     14.525      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cout
    Info (332115):     14.525      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cin
    Info (332115):     14.618      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cout
    Info (332115):     14.618      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cin
    Info (332115):     14.618      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cout
    Info (332115):     14.618      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cin
    Info (332115):     14.665      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cout
    Info (332115):     14.665      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cin
    Info (332115):     14.665      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cout
    Info (332115):     14.665      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cin
    Info (332115):     14.712      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cout
    Info (332115):     14.712      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cin
    Info (332115):     14.712      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cout
    Info (332115):     14.712      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cin
    Info (332115):     14.759      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cout
    Info (332115):     14.759      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cin
    Info (332115):     14.759      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cout
    Info (332115):     14.759      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|cin
    Info (332115):     15.103      0.344 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|sumout
    Info (332115):     15.424      0.321 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|datab
    Info (332115):     16.383      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|cout
    Info (332115):     16.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cin
    Info (332115):     16.383      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cout
    Info (332115):     16.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cin
    Info (332115):     16.443      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cout
    Info (332115):     16.443      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cin
    Info (332115):     16.443      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cout
    Info (332115):     16.443      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cin
    Info (332115):     16.536      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cout
    Info (332115):     16.536      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cin
    Info (332115):     16.536      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cout
    Info (332115):     16.536      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cin
    Info (332115):     16.583      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cout
    Info (332115):     16.583      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cin
    Info (332115):     16.583      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cout
    Info (332115):     16.583      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cin
    Info (332115):     16.630      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cout
    Info (332115):     16.630      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cin
    Info (332115):     16.630      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cout
    Info (332115):     16.630      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|cin
    Info (332115):     16.956      0.326 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|sumout
    Info (332115):     17.562      0.606 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|dataa
    Info (332115):     18.517      0.955 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|cout
    Info (332115):     18.517      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cin
    Info (332115):     18.517      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cout
    Info (332115):     18.517      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cin
    Info (332115):     18.564      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cout
    Info (332115):     18.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cin
    Info (332115):     18.564      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cout
    Info (332115):     18.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cin
    Info (332115):     18.611      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cout
    Info (332115):     18.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cin
    Info (332115):     18.611      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cout
    Info (332115):     18.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cin
    Info (332115):     18.671      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cout
    Info (332115):     18.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cin
    Info (332115):     18.671      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cout
    Info (332115):     18.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cin
    Info (332115):     18.764      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cout
    Info (332115):     18.764      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cin
    Info (332115):     18.764      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cout
    Info (332115):     18.764      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|cin
    Info (332115):     19.090      0.326 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|sumout
    Info (332115):     19.713      0.623 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|datab
    Info (332115):     20.672      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|cout
    Info (332115):     20.672      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cin
    Info (332115):     20.672      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cout
    Info (332115):     20.672      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cin
    Info (332115):     20.732      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cout
    Info (332115):     20.732      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cin
    Info (332115):     20.732      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cout
    Info (332115):     20.732      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cin
    Info (332115):     20.825      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cout
    Info (332115):     20.825      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cin
    Info (332115):     20.825      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cout
    Info (332115):     20.825      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cin
    Info (332115):     20.872      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cout
    Info (332115):     20.872      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cin
    Info (332115):     20.872      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cout
    Info (332115):     20.872      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cin
    Info (332115):     20.919      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cout
    Info (332115):     20.919      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cin
    Info (332115):     20.919      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cout
    Info (332115):     20.919      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|cin
    Info (332115):     21.246      0.327 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|sumout
    Info (332115):     21.578      0.332 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|datab
    Info (332115):     22.548      0.970 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|cout
    Info (332115):     22.548      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cin
    Info (332115):     22.548      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cout
    Info (332115):     22.548      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cin
    Info (332115):     22.595      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cout
    Info (332115):     22.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cin
    Info (332115):     22.595      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cout
    Info (332115):     22.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cin
    Info (332115):     22.642      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cout
    Info (332115):     22.642      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cin
    Info (332115):     22.642      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cout
    Info (332115):     22.642      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cin
    Info (332115):     22.702      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cout
    Info (332115):     22.702      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cin
    Info (332115):     22.702      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cout
    Info (332115):     22.702      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cin
    Info (332115):     22.795      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cout
    Info (332115):     22.795      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cin
    Info (332115):     22.795      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cout
    Info (332115):     22.795      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|cin
    Info (332115):     23.121      0.326 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|sumout
    Info (332115):     23.429      0.308 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|datab
    Info (332115):     24.388      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|cout
    Info (332115):     24.388      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cin
    Info (332115):     24.388      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cout
    Info (332115):     24.388      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cin
    Info (332115):     24.435      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cout
    Info (332115):     24.435      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cin
    Info (332115):     24.435      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cout
    Info (332115):     24.435      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cin
    Info (332115):     24.482      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cout
    Info (332115):     24.482      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cin
    Info (332115):     24.482      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cout
    Info (332115):     24.482      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cin
    Info (332115):     24.542      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cout
    Info (332115):     24.542      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cin
    Info (332115):     24.542      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cout
    Info (332115):     24.542      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cin
    Info (332115):     24.635      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cout
    Info (332115):     24.635      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cin
    Info (332115):     24.635      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cout
    Info (332115):     24.635      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|cin
    Info (332115):     24.961      0.326 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|sumout
    Info (332115):     25.498      0.537 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|datab
    Info (332115):     26.457      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|cout
    Info (332115):     26.457      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cin
    Info (332115):     26.457      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cout
    Info (332115):     26.457      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cin
    Info (332115):     26.504      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cout
    Info (332115):     26.504      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cin
    Info (332115):     26.504      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cout
    Info (332115):     26.504      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cin
    Info (332115):     26.564      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cout
    Info (332115):     26.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cin
    Info (332115):     26.564      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cout
    Info (332115):     26.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cin
    Info (332115):     26.657      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cout
    Info (332115):     26.657      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cin
    Info (332115):     26.657      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cout
    Info (332115):     26.657      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cin
    Info (332115):     26.704      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cout
    Info (332115):     26.704      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cin
    Info (332115):     26.704      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cout
    Info (332115):     26.704      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|cin
    Info (332115):     27.048      0.344 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|sumout
    Info (332115):     27.329      0.281 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|datab
    Info (332115):     28.288      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|cout
    Info (332115):     28.288      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cin
    Info (332115):     28.288      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cout
    Info (332115):     28.288      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cin
    Info (332115):     28.348      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cout
    Info (332115):     28.348      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cin
    Info (332115):     28.348      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cout
    Info (332115):     28.348      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cin
    Info (332115):     28.441      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cout
    Info (332115):     28.441      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cin
    Info (332115):     28.441      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cout
    Info (332115):     28.441      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cin
    Info (332115):     28.488      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cout
    Info (332115):     28.488      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cin
    Info (332115):     28.488      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cout
    Info (332115):     28.488      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cin
    Info (332115):     28.535      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cout
    Info (332115):     28.535      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cin
    Info (332115):     28.535      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cout
    Info (332115):     28.535      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|cin
    Info (332115):     28.861      0.326 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|sumout
    Info (332115):     29.467      0.606 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|datab
    Info (332115):     30.439      0.972 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|cout
    Info (332115):     30.439      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cin
    Info (332115):     30.439      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cout
    Info (332115):     30.439      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cin
    Info (332115):     30.532      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cout
    Info (332115):     30.532      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cin
    Info (332115):     30.532      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cout
    Info (332115):     30.532      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cin
    Info (332115):     30.579      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cout
    Info (332115):     30.579      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cin
    Info (332115):     30.579      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cout
    Info (332115):     30.579      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cin
    Info (332115):     30.626      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cout
    Info (332115):     30.626      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cin
    Info (332115):     30.626      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cout
    Info (332115):     30.626      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cin
    Info (332115):     30.673      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cout
    Info (332115):     30.673      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cin
    Info (332115):     30.673      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cout
    Info (332115):     30.673      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|cin
    Info (332115):     31.017      0.344 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|sumout
    Info (332115):     31.606      0.589 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|datab
    Info (332115):     32.565      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|cout
    Info (332115):     32.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cin
    Info (332115):     32.565      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cout
    Info (332115):     32.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cin
    Info (332115):     32.612      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cout
    Info (332115):     32.612      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cin
    Info (332115):     32.612      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cout
    Info (332115):     32.612      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cin
    Info (332115):     32.659      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cout
    Info (332115):     32.659      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cin
    Info (332115):     32.659      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cout
    Info (332115):     32.659      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cin
    Info (332115):     32.719      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cout
    Info (332115):     32.719      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cin
    Info (332115):     32.719      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cout
    Info (332115):     32.719      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cin
    Info (332115):     32.812      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cout
    Info (332115):     32.812      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cin
    Info (332115):     32.812      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cout
    Info (332115):     32.812      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|cin
    Info (332115):     33.139      0.327 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|sumout
    Info (332115):     33.421      0.282 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|dataa
    Info (332115):     34.410      0.989 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|cout
    Info (332115):     34.410      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cin
    Info (332115):     34.410      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cout
    Info (332115):     34.410      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cin
    Info (332115):     34.457      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cout
    Info (332115):     34.457      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cin
    Info (332115):     34.457      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cout
    Info (332115):     34.457      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cin
    Info (332115):     34.517      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cout
    Info (332115):     34.517      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cin
    Info (332115):     34.517      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cout
    Info (332115):     34.517      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cin
    Info (332115):     34.610      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cout
    Info (332115):     34.610      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cin
    Info (332115):     34.610      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cout
    Info (332115):     34.610      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cin
    Info (332115):     34.657      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cout
    Info (332115):     34.657      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cin
    Info (332115):     34.657      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cout
    Info (332115):     34.657      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|cin
    Info (332115):     35.001      0.344 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|sumout
    Info (332115):     35.555      0.554 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|dataa
    Info (332115):     36.506      0.951 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|cout
    Info (332115):     36.506      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cin
    Info (332115):     36.506      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cout
    Info (332115):     36.506      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cin
    Info (332115):     36.553      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cout
    Info (332115):     36.553      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cin
    Info (332115):     36.553      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cout
    Info (332115):     36.553      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cin
    Info (332115):     36.611      0.058 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cout
    Info (332115):     36.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cin
    Info (332115):     36.611      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cout
    Info (332115):     36.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cin
    Info (332115):     36.699      0.088 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cout
    Info (332115):     36.699      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cin
    Info (332115):     36.699      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cout
    Info (332115):     36.699      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cin
    Info (332115):     36.746      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cout
    Info (332115):     36.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cin
    Info (332115):     36.746      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cout
    Info (332115):     36.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|cin
    Info (332115):     37.079      0.333 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|sumout
    Info (332115):     37.390      0.311 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|datab
    Info (332115):     38.373      0.983 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|cout
    Info (332115):     38.373      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cin
    Info (332115):     38.373      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cout
    Info (332115):     38.373      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cin
    Info (332115):     38.466      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cout
    Info (332115):     38.466      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cin
    Info (332115):     38.466      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cout
    Info (332115):     38.466      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cin
    Info (332115):     38.513      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cout
    Info (332115):     38.513      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cin
    Info (332115):     38.513      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cout
    Info (332115):     38.513      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cin
    Info (332115):     38.560      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cout
    Info (332115):     38.560      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cin
    Info (332115):     38.560      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cout
    Info (332115):     38.560      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cin
    Info (332115):     38.607      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cout
    Info (332115):     38.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cin
    Info (332115):     38.607      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cout
    Info (332115):     38.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|cin
    Info (332115):     38.942      0.335 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|sumout
    Info (332115):     39.248      0.306 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|dataa
    Info (332115):     40.237      0.989 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|cout
    Info (332115):     40.237      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cin
    Info (332115):     40.237      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cout
    Info (332115):     40.237      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cin
    Info (332115):     40.297      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cout
    Info (332115):     40.297      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cin
    Info (332115):     40.297      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cout
    Info (332115):     40.297      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cin
    Info (332115):     40.390      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cout
    Info (332115):     40.390      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cin
    Info (332115):     40.390      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cout
    Info (332115):     40.390      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cin
    Info (332115):     40.437      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cout
    Info (332115):     40.437      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cin
    Info (332115):     40.437      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cout
    Info (332115):     40.437      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cin
    Info (332115):     40.484      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cout
    Info (332115):     40.484      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cin
    Info (332115):     40.484      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cout
    Info (332115):     40.484      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|cin
    Info (332115):     40.811      0.327 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|sumout
    Info (332115):     41.122      0.311 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|datab
    Info (332115):     42.092      0.970 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|cout
    Info (332115):     42.092      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cin
    Info (332115):     42.092      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cout
    Info (332115):     42.092      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cin
    Info (332115):     42.139      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cout
    Info (332115):     42.139      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cin
    Info (332115):     42.139      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cout
    Info (332115):     42.139      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cin
    Info (332115):     42.186      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cout
    Info (332115):     42.186      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cin
    Info (332115):     42.186      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cout
    Info (332115):     42.186      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cin
    Info (332115):     42.246      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cout
    Info (332115):     42.246      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cin
    Info (332115):     42.246      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cout
    Info (332115):     42.246      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cin
    Info (332115):     42.339      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cout
    Info (332115):     42.339      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cin
    Info (332115):     42.339      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cout
    Info (332115):     42.339      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|cin
    Info (332115):     42.666      0.327 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|sumout
    Info (332115):     42.937      0.271 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|dataa
    Info (332115):     43.926      0.989 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|cout
    Info (332115):     43.926      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cin
    Info (332115):     43.926      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cout
    Info (332115):     43.926      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cin
    Info (332115):     43.973      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cout
    Info (332115):     43.973      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cin
    Info (332115):     43.973      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cout
    Info (332115):     43.973      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cin
    Info (332115):     44.020      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cout
    Info (332115):     44.020      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cin
    Info (332115):     44.020      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cout
    Info (332115):     44.020      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cin
    Info (332115):     44.080      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cout
    Info (332115):     44.080      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cin
    Info (332115):     44.080      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cout
    Info (332115):     44.080      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cin
    Info (332115):     44.173      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cout
    Info (332115):     44.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cin
    Info (332115):     44.173      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cout
    Info (332115):     44.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|cin
    Info (332115):     44.500      0.327 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|sumout
    Info (332115):     44.973      0.473 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|dataa
    Info (332115):     45.971      0.998 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|cout
    Info (332115):     45.971      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cin
    Info (332115):     45.971      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cout
    Info (332115):     45.971      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cin
    Info (332115):     46.059      0.088 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cout
    Info (332115):     46.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cin
    Info (332115):     46.059      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cout
    Info (332115):     46.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cin
    Info (332115):     46.106      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cout
    Info (332115):     46.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cin
    Info (332115):     46.106      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cout
    Info (332115):     46.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cin
    Info (332115):     46.153      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cout
    Info (332115):     46.153      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cin
    Info (332115):     46.153      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cout
    Info (332115):     46.153      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cin
    Info (332115):     46.200      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cout
    Info (332115):     46.200      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cin
    Info (332115):     46.200      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cout
    Info (332115):     46.200      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|cin
    Info (332115):     46.543      0.343 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|sumout
    Info (332115):     47.024      0.481 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|datab
    Info (332115):     47.980      0.956 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|cout
    Info (332115):     47.980      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cin
    Info (332115):     47.980      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cout
    Info (332115):     47.980      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cin
    Info (332115):     48.027      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cout
    Info (332115):     48.027      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cin
    Info (332115):     48.027      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cout
    Info (332115):     48.027      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cin
    Info (332115):     48.085      0.058 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cout
    Info (332115):     48.085      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cin
    Info (332115):     48.085      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cout
    Info (332115):     48.085      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cin
    Info (332115):     48.173      0.088 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cout
    Info (332115):     48.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cin
    Info (332115):     48.173      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cout
    Info (332115):     48.173      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cin
    Info (332115):     48.220      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cout
    Info (332115):     48.220      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cin
    Info (332115):     48.220      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cout
    Info (332115):     48.220      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|cin
    Info (332115):     48.562      0.342 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|sumout
    Info (332115):     49.053      0.491 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|dataa
    Info (332115):     50.021      0.968 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|cout
    Info (332115):     50.021      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cin
    Info (332115):     50.021      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cout
    Info (332115):     50.021      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cin
    Info (332115):     50.114      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cout
    Info (332115):     50.114      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cin
    Info (332115):     50.114      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cout
    Info (332115):     50.114      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cin
    Info (332115):     50.161      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cout
    Info (332115):     50.161      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cin
    Info (332115):     50.161      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cout
    Info (332115):     50.161      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cin
    Info (332115):     50.208      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cout
    Info (332115):     50.208      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cin
    Info (332115):     50.208      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cout
    Info (332115):     50.208      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cin
    Info (332115):     50.255      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cout
    Info (332115):     50.255      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cin
    Info (332115):     50.255      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cout
    Info (332115):     50.255      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|cin
    Info (332115):     50.599      0.344 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|sumout
    Info (332115):     50.913      0.314 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|datab
    Info (332115):     51.872      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|cout
    Info (332115):     51.872      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cin
    Info (332115):     51.872      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cout
    Info (332115):     51.872      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cin
    Info (332115):     51.919      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cout
    Info (332115):     51.919      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cin
    Info (332115):     51.919      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cout
    Info (332115):     51.919      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cin
    Info (332115):     51.979      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cout
    Info (332115):     51.979      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cin
    Info (332115):     51.979      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cout
    Info (332115):     51.979      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cin
    Info (332115):     52.072      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cout
    Info (332115):     52.072      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cin
    Info (332115):     52.072      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cout
    Info (332115):     52.072      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cin
    Info (332115):     52.119      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cout
    Info (332115):     52.119      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cin
    Info (332115):     52.119      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cout
    Info (332115):     52.119      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|cin
    Info (332115):     52.460      0.341 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|sumout
    Info (332115):     53.147      0.687 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|datab
    Info (332115):     54.106      0.959 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|cout
    Info (332115):     54.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cin
    Info (332115):     54.106      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cout
    Info (332115):     54.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cin
    Info (332115):     54.166      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cout
    Info (332115):     54.166      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cin
    Info (332115):     54.166      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cout
    Info (332115):     54.166      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cin
    Info (332115):     54.259      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cout
    Info (332115):     54.259      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cin
    Info (332115):     54.259      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cout
    Info (332115):     54.259      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cin
    Info (332115):     54.306      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cout
    Info (332115):     54.306      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cin
    Info (332115):     54.306      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cout
    Info (332115):     54.306      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cin
    Info (332115):     54.353      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cout
    Info (332115):     54.353      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cin
    Info (332115):     54.353      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cout
    Info (332115):     54.353      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|cin
    Info (332115):     54.676      0.323 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|sumout
    Info (332115):     54.977      0.301 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|datab
    Info (332115):     55.947      0.970 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|cout
    Info (332115):     55.947      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cin
    Info (332115):     55.947      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cout
    Info (332115):     55.947      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cin
    Info (332115):     55.994      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cout
    Info (332115):     55.994      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cin
    Info (332115):     55.994      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cout
    Info (332115):     55.994      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cin
    Info (332115):     56.041      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cout
    Info (332115):     56.041      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cin
    Info (332115):     56.041      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cout
    Info (332115):     56.041      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cin
    Info (332115):     56.101      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cout
    Info (332115):     56.101      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cin
    Info (332115):     56.101      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cout
    Info (332115):     56.101      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cin
    Info (332115):     56.194      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cout
    Info (332115):     56.194      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cin
    Info (332115):     56.194      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cout
    Info (332115):     56.194      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|cin
    Info (332115):     56.517      0.323 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|sumout
    Info (332115):     56.830      0.313 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|datad
    Info (332115):     57.424      0.594 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|cout
    Info (332115):     57.424      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cin
    Info (332115):     57.424      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cout
    Info (332115):     57.424      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cin
    Info (332115):     57.471      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cout
    Info (332115):     57.471      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cin
    Info (332115):     57.471      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cout
    Info (332115):     57.471      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cin
    Info (332115):     57.518      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cout
    Info (332115):     57.518      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cin
    Info (332115):     57.518      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cout
    Info (332115):     57.518      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cin
    Info (332115):     57.565      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cout
    Info (332115):     57.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cin
    Info (332115):     57.565      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cout
    Info (332115):     57.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cin
    Info (332115):     57.610      0.045 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cout
    Info (332115):     57.610      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cin
    Info (332115):     57.610      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cout
    Info (332115):     57.610      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cin
    Info (332115):     57.711      0.101 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cout
    Info (332115):     57.711      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cin
    Info (332115):     57.711      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cout
    Info (332115):     57.711      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cin
    Info (332115):     57.758      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cout
    Info (332115):     57.758      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cin
    Info (332115):     57.758      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cout
    Info (332115):     57.758      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cin
    Info (332115):     57.805      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cout
    Info (332115):     57.805      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cin
    Info (332115):     57.805      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cout
    Info (332115):     57.805      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cin
    Info (332115):     57.852      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cout
    Info (332115):     57.852      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cin
    Info (332115):     57.852      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cout
    Info (332115):     57.852      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cin
    Info (332115):     57.912      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cout
    Info (332115):     57.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cin
    Info (332115):     57.912      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cout
    Info (332115):     57.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cin
    Info (332115):     58.005      0.093 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cout
    Info (332115):     58.005      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cin
    Info (332115):     58.005      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cout
    Info (332115):     58.005      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cin
    Info (332115):     58.052      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cout
    Info (332115):     58.052      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cin
    Info (332115):     58.052      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cout
    Info (332115):     58.052      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cin
    Info (332115):     58.388      0.336 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|sumout
    Info (332115):     58.388      0.000 FF    IC  inst|sincos_cordic_0|Z[0][24]|d
    Info (332115):     58.611      0.223 FF  CELL  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.055      6.055  R        clock network delay
    Info (332115):     26.728      0.673           clock pessimism removed
    Info (332115):     26.628     -0.100           clock uncertainty
    Info (332115):     26.628      0.000     uTsu  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    58.611
    Info (332115): Data Required Time :    26.628
    Info (332115): Slack              :   -31.983 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.072
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.072 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.088      6.088  R        clock network delay
    Info (332115):      6.088      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      6.088      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      6.831      0.743 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.384      0.553 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.332      8.332  R        clock network delay
    Info (332115):      7.312     -1.020           clock pessimism removed
    Info (332115):      7.312      0.000           clock uncertainty
    Info (332115):      7.312      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.384
    Info (332115): Data Required Time :     7.312
    Info (332115): Slack              :     0.072 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.108
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.108 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.118      2.118  R        clock network delay
    Info (332115):      2.118      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]
    Info (332115):      2.118      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[26]|q
    Info (332115):      2.306      0.188 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~28|dataf
    Info (332115):      2.352      0.046 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~28|combout
    Info (332115):      2.352      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]|d
    Info (332115):      2.410      0.058 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.441      2.441  R        clock network delay
    Info (332115):      2.302     -0.139           clock pessimism removed
    Info (332115):      2.302      0.000           clock uncertainty
    Info (332115):      2.302      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.410
    Info (332115): Data Required Time :     2.302
    Info (332115): Slack              :     0.108 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.215
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.242      7.242  R        clock network delay
    Info (332115):      7.242      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.242      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):     10.979      3.737 FF    IC  inst|cpu|cpu|A_shift_rot_result[11]|clrn
    Info (332115):     11.438      0.459 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.080      6.080  R        clock network delay
    Info (332115):     26.753      0.673           clock pessimism removed
    Info (332115):     26.653     -0.100           clock uncertainty
    Info (332115):     26.653      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_shift_rot_result[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.438
    Info (332115): Data Required Time :    26.653
    Info (332115): Slack              :    15.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.638
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.638 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.309      2.309  R        clock network delay
    Info (332115):      2.309      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.309      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.285      0.976 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      3.744      0.459 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.652      2.652  F        clock network delay
    Info (332115):     52.692      0.040           clock pessimism removed
    Info (332115):     52.382     -0.310           clock uncertainty
    Info (332115):     52.382      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.744
    Info (332115): Data Required Time :    52.382
    Info (332115): Slack              :    48.638 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.331
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|oe~_Duplicate_6
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.082      6.082  R        clock network delay
    Info (332115):      6.082      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115):      6.082      0.000 RR  CELL  inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q
    Info (332115):      7.155      1.073 RR    IC  inst|sdram|oe~_Duplicate_6|aload
    Info (332115):      7.808      0.653 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|oe~_Duplicate_6
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.514      8.514  R        clock network delay
    Info (332115):      7.477     -1.037           clock pessimism removed
    Info (332115):      7.477      0.000           clock uncertainty
    Info (332115):      7.477      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|oe~_Duplicate_6
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.808
    Info (332115): Data Required Time :     7.477
    Info (332115): Slack              :     0.331 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.774
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.774 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.012      2.012  R        clock network delay
    Info (332115):      2.012      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.012      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.799      0.787 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]|clrn
    Info (332115):      3.220      0.421 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.486      2.486  R        clock network delay
    Info (332115):      2.446     -0.040           clock pessimism removed
    Info (332115):      2.446      0.000           clock uncertainty
    Info (332115):      2.446      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.220
    Info (332115): Data Required Time :     2.446
    Info (332115): Slack              :     0.774 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.513            -137.956 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 altera_reserved_tck 
    Info (332119):     0.074               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 16.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.683               0.000 sopc_clk 
    Info (332119):    49.526               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.247               0.000 sopc_clk 
    Info (332119):     0.360               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.496               0.000 sopc_clk 
    Info (332119):    48.791               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
    Info (332114): Worst Case Available Settling Time: 18.898 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.513
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.513 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[0]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.969      3.969  R        clock network delay
    Info (332115):      3.969      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[0]
    Info (332115):      3.969      0.000 FF  CELL  inst|cpu|cpu|A_ci_multi_src1[0]|q
    Info (332115):      4.323      0.354 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~125|datad
    Info (332115):      4.572      0.249 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~125|cout
    Info (332115):      4.572      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|cin
    Info (332115):      4.572      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|cout
    Info (332115):      4.572      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cin
    Info (332115):      4.598      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cout
    Info (332115):      4.598      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cin
    Info (332115):      4.598      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cout
    Info (332115):      4.598      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cin
    Info (332115):      4.624      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cout
    Info (332115):      4.624      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cin
    Info (332115):      4.624      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cout
    Info (332115):      4.624      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cin
    Info (332115):      4.650      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cout
    Info (332115):      4.650      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cin
    Info (332115):      4.650      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cout
    Info (332115):      4.650      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cin
    Info (332115):      4.683      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cout
    Info (332115):      4.683      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cin
    Info (332115):      4.683      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cout
    Info (332115):      4.683      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cin
    Info (332115):      4.733      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cout
    Info (332115):      4.733      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cin
    Info (332115):      4.733      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cout
    Info (332115):      4.733      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cin
    Info (332115):      4.759      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cout
    Info (332115):      4.759      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cin
    Info (332115):      4.759      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cout
    Info (332115):      4.759      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cin
    Info (332115):      4.785      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cout
    Info (332115):      4.785      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cin
    Info (332115):      4.785      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cout
    Info (332115):      4.785      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cin
    Info (332115):      4.811      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cout
    Info (332115):      4.811      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cin
    Info (332115):      4.811      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cout
    Info (332115):      4.811      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cin
    Info (332115):      4.835      0.024 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cout
    Info (332115):      4.835      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cin
    Info (332115):      4.835      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cout
    Info (332115):      4.835      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cin
    Info (332115):      4.895      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cout
    Info (332115):      4.895      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cin
    Info (332115):      4.895      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cout
    Info (332115):      4.895      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cin
    Info (332115):      4.921      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cout
    Info (332115):      4.921      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cin
    Info (332115):      4.921      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cout
    Info (332115):      4.921      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cin
    Info (332115):      4.947      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cout
    Info (332115):      4.947      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cin
    Info (332115):      5.090      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|sumout
    Info (332115):      5.407      0.317 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~29|datad
    Info (332115):      5.709      0.302 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~29|cout
    Info (332115):      5.709      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~25|cin
    Info (332115):      5.709      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~25|cout
    Info (332115):      5.709      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21|cin
    Info (332115):      5.735      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21|cout
    Info (332115):      5.735      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~17|cin
    Info (332115):      5.735      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~17|cout
    Info (332115):      5.735      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13|cin
    Info (332115):      5.761      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13|cout
    Info (332115):      5.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|cin
    Info (332115):      5.761      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|cout
    Info (332115):      5.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cin
    Info (332115):      5.785      0.024 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cout
    Info (332115):      5.785      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|cin
    Info (332115):      5.928      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|sumout
    Info (332115):      6.127      0.199 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[88]~44|dataf
    Info (332115):      6.169      0.042 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[88]~44|combout
    Info (332115):      6.336      0.167 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~37|datac
    Info (332115):      6.666      0.330 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~37|cout
    Info (332115):      6.666      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~33|cin
    Info (332115):      6.666      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~33|cout
    Info (332115):      6.666      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~29|cin
    Info (332115):      6.716      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~29|cout
    Info (332115):      6.716      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~25|cin
    Info (332115):      6.716      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~25|cout
    Info (332115):      6.716      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cin
    Info (332115):      6.742      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cout
    Info (332115):      6.742      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cin
    Info (332115):      6.742      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cout
    Info (332115):      6.742      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cin
    Info (332115):      6.768      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cout
    Info (332115):      6.768      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cin
    Info (332115):      6.768      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cout
    Info (332115):      6.768      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cin
    Info (332115):      6.794      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cout
    Info (332115):      6.794      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|cin
    Info (332115):      6.937      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|sumout
    Info (332115):      7.380      0.443 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|datab
    Info (332115):      7.774      0.394 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|cout
    Info (332115):      7.774      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cin
    Info (332115):      7.774      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cout
    Info (332115):      7.774      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cin
    Info (332115):      7.824      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cout
    Info (332115):      7.824      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cin
    Info (332115):      7.824      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cout
    Info (332115):      7.824      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cin
    Info (332115):      7.850      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cout
    Info (332115):      7.850      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cin
    Info (332115):      7.850      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cout
    Info (332115):      7.850      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cin
    Info (332115):      7.876      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cout
    Info (332115):      7.876      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cin
    Info (332115):      7.876      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cout
    Info (332115):      7.876      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cin
    Info (332115):      7.902      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cout
    Info (332115):      7.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cin
    Info (332115):      7.902      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cout
    Info (332115):      7.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|cin
    Info (332115):      8.039      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|sumout
    Info (332115):      8.251      0.212 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|datab
    Info (332115):      8.638      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|cout
    Info (332115):      8.638      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cin
    Info (332115):      8.638      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cout
    Info (332115):      8.638      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cin
    Info (332115):      8.671      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cout
    Info (332115):      8.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cin
    Info (332115):      8.671      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cout
    Info (332115):      8.671      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cin
    Info (332115):      8.721      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cout
    Info (332115):      8.721      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cin
    Info (332115):      8.721      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cout
    Info (332115):      8.721      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cin
    Info (332115):      8.747      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cout
    Info (332115):      8.747      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cin
    Info (332115):      8.747      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cout
    Info (332115):      8.747      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cin
    Info (332115):      8.773      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cout
    Info (332115):      8.773      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cin
    Info (332115):      8.773      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cout
    Info (332115):      8.773      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|cin
    Info (332115):      8.904      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|sumout
    Info (332115):      9.341      0.437 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|dataa
    Info (332115):      9.727      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|cout
    Info (332115):      9.727      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cin
    Info (332115):      9.727      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cout
    Info (332115):      9.727      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cin
    Info (332115):      9.753      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cout
    Info (332115):      9.753      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cin
    Info (332115):      9.753      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cout
    Info (332115):      9.753      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cin
    Info (332115):      9.779      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cout
    Info (332115):      9.779      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cin
    Info (332115):      9.779      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cout
    Info (332115):      9.779      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cin
    Info (332115):      9.812      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cout
    Info (332115):      9.812      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cin
    Info (332115):      9.812      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cout
    Info (332115):      9.812      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cin
    Info (332115):      9.862      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cout
    Info (332115):      9.862      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cin
    Info (332115):      9.862      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cout
    Info (332115):      9.862      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|cin
    Info (332115):      9.993      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|sumout
    Info (332115):     10.466      0.473 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|dataa
    Info (332115):     10.859      0.393 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cout
    Info (332115):     10.859      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cin
    Info (332115):     10.859      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cout
    Info (332115):     10.859      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cin
    Info (332115):     10.909      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cout
    Info (332115):     10.909      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cin
    Info (332115):     10.909      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cout
    Info (332115):     10.909      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cin
    Info (332115):     10.935      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cout
    Info (332115):     10.935      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cin
    Info (332115):     10.935      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cout
    Info (332115):     10.935      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cin
    Info (332115):     10.961      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cout
    Info (332115):     10.961      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cin
    Info (332115):     10.961      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cout
    Info (332115):     10.961      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|cin
    Info (332115):     11.092      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|sumout
    Info (332115):     11.322      0.230 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|datab
    Info (332115):     11.709      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|cout
    Info (332115):     11.709      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cin
    Info (332115):     11.709      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cout
    Info (332115):     11.709      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cin
    Info (332115):     11.735      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cout
    Info (332115):     11.735      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cin
    Info (332115):     11.735      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cout
    Info (332115):     11.735      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cin
    Info (332115):     11.761      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cout
    Info (332115):     11.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cin
    Info (332115):     11.761      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cout
    Info (332115):     11.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cin
    Info (332115):     11.794      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cout
    Info (332115):     11.794      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cin
    Info (332115):     11.794      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cout
    Info (332115):     11.794      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cin
    Info (332115):     11.844      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cout
    Info (332115):     11.844      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cin
    Info (332115):     11.844      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cout
    Info (332115):     11.844      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|cin
    Info (332115):     11.975      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|sumout
    Info (332115):     12.188      0.213 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|datab
    Info (332115):     12.575      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|cout
    Info (332115):     12.575      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cin
    Info (332115):     12.575      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cout
    Info (332115):     12.575      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cin
    Info (332115):     12.601      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cout
    Info (332115):     12.601      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cin
    Info (332115):     12.601      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cout
    Info (332115):     12.601      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cin
    Info (332115):     12.627      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cout
    Info (332115):     12.627      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cin
    Info (332115):     12.627      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cout
    Info (332115):     12.627      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cin
    Info (332115):     12.660      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cout
    Info (332115):     12.660      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cin
    Info (332115):     12.660      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cout
    Info (332115):     12.660      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cin
    Info (332115):     12.710      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cout
    Info (332115):     12.710      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cin
    Info (332115):     12.710      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cout
    Info (332115):     12.710      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|cin
    Info (332115):     12.841      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|sumout
    Info (332115):     13.224      0.383 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|datab
    Info (332115):     13.611      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|cout
    Info (332115):     13.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cin
    Info (332115):     13.611      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cout
    Info (332115):     13.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cin
    Info (332115):     13.637      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cout
    Info (332115):     13.637      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cin
    Info (332115):     13.637      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cout
    Info (332115):     13.637      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cin
    Info (332115):     13.670      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cout
    Info (332115):     13.670      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cin
    Info (332115):     13.670      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cout
    Info (332115):     13.670      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cin
    Info (332115):     13.720      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cout
    Info (332115):     13.720      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cin
    Info (332115):     13.720      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cout
    Info (332115):     13.720      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cin
    Info (332115):     13.746      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cout
    Info (332115):     13.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cin
    Info (332115):     13.746      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cout
    Info (332115):     13.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|cin
    Info (332115):     13.883      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|sumout
    Info (332115):     14.072      0.189 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|datab
    Info (332115):     14.459      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|cout
    Info (332115):     14.459      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cin
    Info (332115):     14.459      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cout
    Info (332115):     14.459      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cin
    Info (332115):     14.492      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cout
    Info (332115):     14.492      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cin
    Info (332115):     14.492      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cout
    Info (332115):     14.492      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cin
    Info (332115):     14.542      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cout
    Info (332115):     14.542      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cin
    Info (332115):     14.542      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cout
    Info (332115):     14.542      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cin
    Info (332115):     14.568      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cout
    Info (332115):     14.568      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cin
    Info (332115):     14.568      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cout
    Info (332115):     14.568      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cin
    Info (332115):     14.594      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cout
    Info (332115):     14.594      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cin
    Info (332115):     14.594      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cout
    Info (332115):     14.594      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|cin
    Info (332115):     14.725      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|sumout
    Info (332115):     15.156      0.431 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|datab
    Info (332115):     15.550      0.394 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|cout
    Info (332115):     15.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cin
    Info (332115):     15.550      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cout
    Info (332115):     15.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cin
    Info (332115):     15.600      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cout
    Info (332115):     15.600      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cin
    Info (332115):     15.600      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cout
    Info (332115):     15.600      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cin
    Info (332115):     15.626      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cout
    Info (332115):     15.626      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cin
    Info (332115):     15.626      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cout
    Info (332115):     15.626      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cin
    Info (332115):     15.652      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cout
    Info (332115):     15.652      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cin
    Info (332115):     15.652      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cout
    Info (332115):     15.652      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cin
    Info (332115):     15.678      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cout
    Info (332115):     15.678      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cin
    Info (332115):     15.678      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cout
    Info (332115):     15.678      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|cin
    Info (332115):     15.815      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|sumout
    Info (332115):     16.224      0.409 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|datab
    Info (332115):     16.611      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|cout
    Info (332115):     16.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cin
    Info (332115):     16.611      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cout
    Info (332115):     16.611      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cin
    Info (332115):     16.637      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cout
    Info (332115):     16.637      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cin
    Info (332115):     16.637      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cout
    Info (332115):     16.637      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cin
    Info (332115):     16.663      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cout
    Info (332115):     16.663      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cin
    Info (332115):     16.663      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cout
    Info (332115):     16.663      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cin
    Info (332115):     16.696      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cout
    Info (332115):     16.696      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cin
    Info (332115):     16.696      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cout
    Info (332115):     16.696      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cin
    Info (332115):     16.746      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cout
    Info (332115):     16.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cin
    Info (332115):     16.746      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cout
    Info (332115):     16.746      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|cin
    Info (332115):     16.877      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|sumout
    Info (332115):     17.074      0.197 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|dataa
    Info (332115):     17.460      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|cout
    Info (332115):     17.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cin
    Info (332115):     17.460      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cout
    Info (332115):     17.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cin
    Info (332115):     17.486      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cout
    Info (332115):     17.486      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cin
    Info (332115):     17.486      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cout
    Info (332115):     17.486      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cin
    Info (332115):     17.519      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cout
    Info (332115):     17.519      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cin
    Info (332115):     17.519      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cout
    Info (332115):     17.519      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cin
    Info (332115):     17.569      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cout
    Info (332115):     17.569      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cin
    Info (332115):     17.569      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cout
    Info (332115):     17.569      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cin
    Info (332115):     17.595      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cout
    Info (332115):     17.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cin
    Info (332115):     17.595      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cout
    Info (332115):     17.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|cin
    Info (332115):     17.732      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|sumout
    Info (332115):     18.125      0.393 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|dataa
    Info (332115):     18.511      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|cout
    Info (332115):     18.511      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cin
    Info (332115):     18.511      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cout
    Info (332115):     18.511      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cin
    Info (332115):     18.537      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cout
    Info (332115):     18.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cin
    Info (332115):     18.537      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cout
    Info (332115):     18.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cin
    Info (332115):     18.570      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cout
    Info (332115):     18.570      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cin
    Info (332115):     18.570      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cout
    Info (332115):     18.570      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cin
    Info (332115):     18.617      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cout
    Info (332115):     18.617      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cin
    Info (332115):     18.617      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cout
    Info (332115):     18.617      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cin
    Info (332115):     18.643      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cout
    Info (332115):     18.643      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cin
    Info (332115):     18.643      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cout
    Info (332115):     18.643      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|cin
    Info (332115):     18.779      0.136 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|sumout
    Info (332115):     18.985      0.206 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|datab
    Info (332115):     19.379      0.394 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|cout
    Info (332115):     19.379      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cin
    Info (332115):     19.379      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cout
    Info (332115):     19.379      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cin
    Info (332115):     19.429      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cout
    Info (332115):     19.429      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cin
    Info (332115):     19.429      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cout
    Info (332115):     19.429      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cin
    Info (332115):     19.455      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cout
    Info (332115):     19.455      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cin
    Info (332115):     19.455      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cout
    Info (332115):     19.455      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cin
    Info (332115):     19.481      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cout
    Info (332115):     19.481      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cin
    Info (332115):     19.481      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cout
    Info (332115):     19.481      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cin
    Info (332115):     19.507      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cout
    Info (332115):     19.507      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cin
    Info (332115):     19.507      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cout
    Info (332115):     19.507      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|cin
    Info (332115):     19.644      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|sumout
    Info (332115):     19.842      0.198 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|dataa
    Info (332115):     20.228      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|cout
    Info (332115):     20.228      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cin
    Info (332115):     20.228      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cout
    Info (332115):     20.228      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cin
    Info (332115):     20.261      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cout
    Info (332115):     20.261      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cin
    Info (332115):     20.261      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cout
    Info (332115):     20.261      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cin
    Info (332115):     20.311      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cout
    Info (332115):     20.311      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cin
    Info (332115):     20.311      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cout
    Info (332115):     20.311      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cin
    Info (332115):     20.337      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cout
    Info (332115):     20.337      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cin
    Info (332115):     20.337      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cout
    Info (332115):     20.337      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cin
    Info (332115):     20.363      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cout
    Info (332115):     20.363      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cin
    Info (332115):     20.363      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cout
    Info (332115):     20.363      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|cin
    Info (332115):     20.494      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|sumout
    Info (332115):     20.699      0.205 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|datab
    Info (332115):     21.086      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|cout
    Info (332115):     21.086      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cin
    Info (332115):     21.086      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cout
    Info (332115):     21.086      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cin
    Info (332115):     21.112      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cout
    Info (332115):     21.112      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cin
    Info (332115):     21.112      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cout
    Info (332115):     21.112      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cin
    Info (332115):     21.138      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cout
    Info (332115):     21.138      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cin
    Info (332115):     21.138      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cout
    Info (332115):     21.138      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cin
    Info (332115):     21.171      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cout
    Info (332115):     21.171      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cin
    Info (332115):     21.171      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cout
    Info (332115):     21.171      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cin
    Info (332115):     21.221      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cout
    Info (332115):     21.221      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cin
    Info (332115):     21.221      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cout
    Info (332115):     21.221      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|cin
    Info (332115):     21.352      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|sumout
    Info (332115):     21.539      0.187 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|dataa
    Info (332115):     21.925      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|cout
    Info (332115):     21.925      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cin
    Info (332115):     21.925      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cout
    Info (332115):     21.925      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cin
    Info (332115):     21.951      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cout
    Info (332115):     21.951      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cin
    Info (332115):     21.951      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cout
    Info (332115):     21.951      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cin
    Info (332115):     21.977      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cout
    Info (332115):     21.977      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cin
    Info (332115):     21.977      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cout
    Info (332115):     21.977      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cin
    Info (332115):     22.010      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cout
    Info (332115):     22.010      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cin
    Info (332115):     22.010      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cout
    Info (332115):     22.010      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cin
    Info (332115):     22.060      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cout
    Info (332115):     22.060      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cin
    Info (332115):     22.060      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cout
    Info (332115):     22.060      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|cin
    Info (332115):     22.191      0.131 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|sumout
    Info (332115):     22.536      0.345 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|dataa
    Info (332115):     22.928      0.392 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|cout
    Info (332115):     22.928      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cin
    Info (332115):     22.928      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cout
    Info (332115):     22.928      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cin
    Info (332115):     22.975      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cout
    Info (332115):     22.975      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cin
    Info (332115):     22.975      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cout
    Info (332115):     22.975      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cin
    Info (332115):     23.001      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cout
    Info (332115):     23.001      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cin
    Info (332115):     23.001      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cout
    Info (332115):     23.001      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cin
    Info (332115):     23.027      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cout
    Info (332115):     23.027      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cin
    Info (332115):     23.027      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cout
    Info (332115):     23.027      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cin
    Info (332115):     23.053      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cout
    Info (332115):     23.053      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cin
    Info (332115):     23.053      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cout
    Info (332115):     23.053      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|cin
    Info (332115):     23.189      0.136 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|sumout
    Info (332115):     23.524      0.335 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|datab
    Info (332115):     23.911      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|cout
    Info (332115):     23.911      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cin
    Info (332115):     23.911      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cout
    Info (332115):     23.911      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cin
    Info (332115):     23.937      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cout
    Info (332115):     23.937      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cin
    Info (332115):     23.937      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cout
    Info (332115):     23.937      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cin
    Info (332115):     23.970      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cout
    Info (332115):     23.970      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cin
    Info (332115):     23.970      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cout
    Info (332115):     23.970      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cin
    Info (332115):     24.017      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cout
    Info (332115):     24.017      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cin
    Info (332115):     24.017      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cout
    Info (332115):     24.017      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cin
    Info (332115):     24.043      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cout
    Info (332115):     24.043      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cin
    Info (332115):     24.043      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cout
    Info (332115):     24.043      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|cin
    Info (332115):     24.179      0.136 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|sumout
    Info (332115):     24.548      0.369 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|dataa
    Info (332115):     24.941      0.393 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|cout
    Info (332115):     24.941      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cin
    Info (332115):     24.941      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cout
    Info (332115):     24.941      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cin
    Info (332115):     24.991      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cout
    Info (332115):     24.991      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cin
    Info (332115):     24.991      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cout
    Info (332115):     24.991      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cin
    Info (332115):     25.017      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cout
    Info (332115):     25.017      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cin
    Info (332115):     25.017      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cout
    Info (332115):     25.017      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cin
    Info (332115):     25.043      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cout
    Info (332115):     25.043      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cin
    Info (332115):     25.043      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cout
    Info (332115):     25.043      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cin
    Info (332115):     25.069      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cout
    Info (332115):     25.069      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cin
    Info (332115):     25.069      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cout
    Info (332115):     25.069      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|cin
    Info (332115):     25.206      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|sumout
    Info (332115):     25.416      0.210 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|datab
    Info (332115):     25.803      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|cout
    Info (332115):     25.803      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cin
    Info (332115):     25.803      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cout
    Info (332115):     25.803      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cin
    Info (332115):     25.829      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cout
    Info (332115):     25.829      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cin
    Info (332115):     25.829      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cout
    Info (332115):     25.829      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cin
    Info (332115):     25.862      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cout
    Info (332115):     25.862      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cin
    Info (332115):     25.862      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cout
    Info (332115):     25.862      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cin
    Info (332115):     25.912      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cout
    Info (332115):     25.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cin
    Info (332115):     25.912      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cout
    Info (332115):     25.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cin
    Info (332115):     25.938      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cout
    Info (332115):     25.938      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cin
    Info (332115):     25.938      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cout
    Info (332115):     25.938      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|cin
    Info (332115):     26.073      0.135 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|sumout
    Info (332115):     26.520      0.447 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|datab
    Info (332115):     26.907      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|cout
    Info (332115):     26.907      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cin
    Info (332115):     26.907      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cout
    Info (332115):     26.907      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cin
    Info (332115):     26.940      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cout
    Info (332115):     26.940      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cin
    Info (332115):     26.940      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cout
    Info (332115):     26.940      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cin
    Info (332115):     26.990      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cout
    Info (332115):     26.990      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cin
    Info (332115):     26.990      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cout
    Info (332115):     26.990      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cin
    Info (332115):     27.016      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cout
    Info (332115):     27.016      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cin
    Info (332115):     27.016      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cout
    Info (332115):     27.016      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cin
    Info (332115):     27.042      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cout
    Info (332115):     27.042      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cin
    Info (332115):     27.042      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cout
    Info (332115):     27.042      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|cin
    Info (332115):     27.170      0.128 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|sumout
    Info (332115):     27.380      0.210 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|datab
    Info (332115):     27.767      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|cout
    Info (332115):     27.767      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cin
    Info (332115):     27.767      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cout
    Info (332115):     27.767      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cin
    Info (332115):     27.793      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cout
    Info (332115):     27.793      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cin
    Info (332115):     27.793      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cout
    Info (332115):     27.793      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cin
    Info (332115):     27.819      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cout
    Info (332115):     27.819      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cin
    Info (332115):     27.819      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cout
    Info (332115):     27.819      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cin
    Info (332115):     27.852      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cout
    Info (332115):     27.852      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cin
    Info (332115):     27.852      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cout
    Info (332115):     27.852      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cin
    Info (332115):     27.902      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cout
    Info (332115):     27.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cin
    Info (332115):     27.902      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cout
    Info (332115):     27.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|cin
    Info (332115):     28.030      0.128 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|sumout
    Info (332115):     28.210      0.180 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|datad
    Info (332115):     28.472      0.262 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|cout
    Info (332115):     28.472      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cin
    Info (332115):     28.472      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cout
    Info (332115):     28.472      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cin
    Info (332115):     28.498      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cout
    Info (332115):     28.498      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cin
    Info (332115):     28.498      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cout
    Info (332115):     28.498      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cin
    Info (332115):     28.524      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cout
    Info (332115):     28.524      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cin
    Info (332115):     28.524      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cout
    Info (332115):     28.524      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cin
    Info (332115):     28.550      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cout
    Info (332115):     28.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cin
    Info (332115):     28.550      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cout
    Info (332115):     28.550      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cin
    Info (332115):     28.574      0.024 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cout
    Info (332115):     28.574      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cin
    Info (332115):     28.574      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cout
    Info (332115):     28.574      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cin
    Info (332115):     28.634      0.060 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cout
    Info (332115):     28.634      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cin
    Info (332115):     28.634      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cout
    Info (332115):     28.634      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cin
    Info (332115):     28.660      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cout
    Info (332115):     28.660      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cin
    Info (332115):     28.660      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cout
    Info (332115):     28.660      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cin
    Info (332115):     28.686      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cout
    Info (332115):     28.686      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cin
    Info (332115):     28.686      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cout
    Info (332115):     28.686      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cin
    Info (332115):     28.712      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cout
    Info (332115):     28.712      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cin
    Info (332115):     28.712      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cout
    Info (332115):     28.712      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cin
    Info (332115):     28.745      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cout
    Info (332115):     28.745      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cin
    Info (332115):     28.745      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cout
    Info (332115):     28.745      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cin
    Info (332115):     28.795      0.050 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cout
    Info (332115):     28.795      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cin
    Info (332115):     28.795      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cout
    Info (332115):     28.795      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cin
    Info (332115):     28.821      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cout
    Info (332115):     28.821      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cin
    Info (332115):     28.821      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cout
    Info (332115):     28.821      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cin
    Info (332115):     28.847      0.026 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cout
    Info (332115):     28.847      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~1|cin
    Info (332115):     28.990      0.143 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~1|sumout
    Info (332115):     28.990      0.000 RR    IC  inst|sincos_cordic_0|Z[0][31]|d
    Info (332115):     29.118      0.128 RR  CELL  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.308      3.308  R        clock network delay
    Info (332115):     23.705      0.397           clock pessimism removed
    Info (332115):     23.605     -0.100           clock uncertainty
    Info (332115):     23.605      0.000     uTsu  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    29.118
    Info (332115): Data Required Time :    23.605
    Info (332115): Slack              :    -5.513 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.098      1.098  R        clock network delay
    Info (332115):      1.098      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115):      1.098      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]|q
    Info (332115):      1.213      0.115 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|dataf
    Info (332115):      1.238      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|combout
    Info (332115):      1.238      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]|d
    Info (332115):      1.264      0.026 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.321      1.321  R        clock network delay
    Info (332115):      1.243     -0.078           clock pessimism removed
    Info (332115):      1.243      0.000           clock uncertainty
    Info (332115):      1.243      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.264
    Info (332115): Data Required Time :     1.243
    Info (332115): Slack              :     0.021 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.074
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.074 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.330      3.330  R        clock network delay
    Info (332115):      3.330      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      3.330      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      3.777      0.447 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      4.047      0.270 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.555      4.555  R        clock network delay
    Info (332115):      3.973     -0.582           clock pessimism removed
    Info (332115):      3.973      0.000           clock uncertainty
    Info (332115):      3.973      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.047
    Info (332115): Data Required Time :     3.973
    Info (332115): Slack              :     0.074 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.683
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.683 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.974      3.974  R        clock network delay
    Info (332115):      3.974      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.974      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      6.883      2.909 FF    IC  inst|cpu|cpu|E_ctrl_ld|clrn
    Info (332115):      7.114      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.317      3.317  R        clock network delay
    Info (332115):     23.897      0.580           clock pessimism removed
    Info (332115):     23.797     -0.100           clock uncertainty
    Info (332115):     23.797      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.114
    Info (332115): Data Required Time :    23.797
    Info (332115): Slack              :    16.683 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.526
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.526 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.211      1.211  R        clock network delay
    Info (332115):      1.211      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.211      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.919      0.708 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      2.150      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.968      1.968  F        clock network delay
    Info (332115):     51.986      0.018           clock pessimism removed
    Info (332115):     51.676     -0.310           clock uncertainty
    Info (332115):     51.676      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.150
    Info (332115): Data Required Time :    51.676
    Info (332115): Slack              :    49.526 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.247
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.247 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.331      3.331  R        clock network delay
    Info (332115):      3.331      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115):      3.331      0.000 RR  CELL  inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q
    Info (332115):      3.983      0.652 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.146      0.163 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.487      4.487  R        clock network delay
    Info (332115):      3.899     -0.588           clock pessimism removed
    Info (332115):      3.899      0.000           clock uncertainty
    Info (332115):      3.899      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.146
    Info (332115): Data Required Time :     3.899
    Info (332115): Slack              :     0.247 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.360
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.360 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.000      1.000  R        clock network delay
    Info (332115):      1.000      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.000      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.485      0.485 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]|clrn
    Info (332115):      1.695      0.210 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.353      1.353  R        clock network delay
    Info (332115):      1.335     -0.018           clock pessimism removed
    Info (332115):      1.335      0.000           clock uncertainty
    Info (332115):      1.335      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.695
    Info (332115): Data Required Time :     1.335
    Info (332115): Slack              :     0.360 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.598
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.598            -114.042 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.008               0.000 altera_reserved_tck 
    Info (332119):     0.038               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 17.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.097               0.000 sopc_clk 
    Info (332119):    49.659               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 sopc_clk 
    Info (332119):     0.322               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.453               0.000 sopc_clk 
    Info (332119):    48.773               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.444
    Info (332114): Worst Case Available Settling Time: 19.005 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.598
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.598 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.837      3.837  R        clock network delay
    Info (332115):      3.837      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|A_ci_multi_src1[31]
    Info (332115):      3.837      0.000 RR  CELL  inst|cpu|cpu|A_ci_multi_src1[31]|q
    Info (332115):      4.004      0.167 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|dataa
    Info (332115):      4.399      0.395 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~121|cout
    Info (332115):      4.399      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cin
    Info (332115):      4.426      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~117|cout
    Info (332115):      4.426      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cin
    Info (332115):      4.426      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~113|cout
    Info (332115):      4.426      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cin
    Info (332115):      4.453      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~109|cout
    Info (332115):      4.453      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cin
    Info (332115):      4.453      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~105|cout
    Info (332115):      4.453      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cin
    Info (332115):      4.480      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~101|cout
    Info (332115):      4.480      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cin
    Info (332115):      4.480      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~97|cout
    Info (332115):      4.480      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cin
    Info (332115):      4.514      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~93|cout
    Info (332115):      4.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cin
    Info (332115):      4.514      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~69|cout
    Info (332115):      4.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cin
    Info (332115):      4.565      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~61|cout
    Info (332115):      4.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cin
    Info (332115):      4.565      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~77|cout
    Info (332115):      4.565      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cin
    Info (332115):      4.592      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~81|cout
    Info (332115):      4.592      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cin
    Info (332115):      4.592      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~85|cout
    Info (332115):      4.592      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cin
    Info (332115):      4.619      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~89|cout
    Info (332115):      4.619      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cin
    Info (332115):      4.619      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~73|cout
    Info (332115):      4.619      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cin
    Info (332115):      4.646      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~65|cout
    Info (332115):      4.646      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cin
    Info (332115):      4.646      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~57|cout
    Info (332115):      4.646      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cin
    Info (332115):      4.670      0.024 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~53|cout
    Info (332115):      4.670      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cin
    Info (332115):      4.670      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~49|cout
    Info (332115):      4.670      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cin
    Info (332115):      4.726      0.056 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~45|cout
    Info (332115):      4.726      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cin
    Info (332115):      4.726      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~41|cout
    Info (332115):      4.726      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cin
    Info (332115):      4.753      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~37|cout
    Info (332115):      4.753      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cin
    Info (332115):      4.753      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~33|cout
    Info (332115):      4.753      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cin
    Info (332115):      4.780      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~29|cout
    Info (332115):      4.780      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|cin
    Info (332115):      4.923      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|my_abs_num|op_1~25|sumout
    Info (332115):      5.198      0.275 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~29|datad
    Info (332115):      5.487      0.289 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~29|cout
    Info (332115):      5.487      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~25|cin
    Info (332115):      5.487      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~25|cout
    Info (332115):      5.487      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21|cin
    Info (332115):      5.514      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21|cout
    Info (332115):      5.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~17|cin
    Info (332115):      5.514      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~17|cout
    Info (332115):      5.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13|cin
    Info (332115):      5.541      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13|cout
    Info (332115):      5.541      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|cin
    Info (332115):      5.541      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9|cout
    Info (332115):      5.541      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cin
    Info (332115):      5.566      0.025 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5|cout
    Info (332115):      5.566      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|cin
    Info (332115):      5.709      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1|sumout
    Info (332115):      5.885      0.176 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[88]~44|dataf
    Info (332115):      5.928      0.043 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|StageOut[88]~44|combout
    Info (332115):      6.074      0.146 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~37|datac
    Info (332115):      6.405      0.331 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~37|cout
    Info (332115):      6.405      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~33|cin
    Info (332115):      6.405      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~33|cout
    Info (332115):      6.405      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~29|cin
    Info (332115):      6.456      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~29|cout
    Info (332115):      6.456      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~25|cin
    Info (332115):      6.456      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~25|cout
    Info (332115):      6.456      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cin
    Info (332115):      6.483      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~21|cout
    Info (332115):      6.483      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cin
    Info (332115):      6.483      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~17|cout
    Info (332115):      6.483      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cin
    Info (332115):      6.510      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~13|cout
    Info (332115):      6.510      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cin
    Info (332115):      6.510      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~9|cout
    Info (332115):      6.510      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cin
    Info (332115):      6.537      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~5|cout
    Info (332115):      6.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|cin
    Info (332115):      6.680      0.143 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_32~1|sumout
    Info (332115):      7.066      0.386 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|datab
    Info (332115):      7.459      0.393 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~41|cout
    Info (332115):      7.459      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cin
    Info (332115):      7.459      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~37|cout
    Info (332115):      7.459      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cin
    Info (332115):      7.510      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~33|cout
    Info (332115):      7.510      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cin
    Info (332115):      7.510      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~29|cout
    Info (332115):      7.510      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cin
    Info (332115):      7.537      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~25|cout
    Info (332115):      7.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cin
    Info (332115):      7.537      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~21|cout
    Info (332115):      7.537      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cin
    Info (332115):      7.564      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~17|cout
    Info (332115):      7.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cin
    Info (332115):      7.564      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~13|cout
    Info (332115):      7.564      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cin
    Info (332115):      7.591      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~9|cout
    Info (332115):      7.591      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cin
    Info (332115):      7.591      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~6|cout
    Info (332115):      7.591      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|cin
    Info (332115):      7.730      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_3~1|sumout
    Info (332115):      7.917      0.187 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|datab
    Info (332115):      8.304      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~41|cout
    Info (332115):      8.304      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cin
    Info (332115):      8.304      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~37|cout
    Info (332115):      8.304      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cin
    Info (332115):      8.338      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~33|cout
    Info (332115):      8.338      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cin
    Info (332115):      8.338      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~29|cout
    Info (332115):      8.338      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cin
    Info (332115):      8.389      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~25|cout
    Info (332115):      8.389      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cin
    Info (332115):      8.389      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~21|cout
    Info (332115):      8.389      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cin
    Info (332115):      8.416      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~17|cout
    Info (332115):      8.416      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cin
    Info (332115):      8.416      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~13|cout
    Info (332115):      8.416      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cin
    Info (332115):      8.443      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~9|cout
    Info (332115):      8.443      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cin
    Info (332115):      8.443      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~6|cout
    Info (332115):      8.443      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|cin
    Info (332115):      8.576      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_4~1|sumout
    Info (332115):      8.954      0.378 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|dataa
    Info (332115):      9.340      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~41|cout
    Info (332115):      9.340      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cin
    Info (332115):      9.340      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~37|cout
    Info (332115):      9.340      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cin
    Info (332115):      9.367      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~33|cout
    Info (332115):      9.367      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cin
    Info (332115):      9.367      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~29|cout
    Info (332115):      9.367      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cin
    Info (332115):      9.394      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~25|cout
    Info (332115):      9.394      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cin
    Info (332115):      9.394      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~21|cout
    Info (332115):      9.394      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cin
    Info (332115):      9.428      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~17|cout
    Info (332115):      9.428      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cin
    Info (332115):      9.428      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~13|cout
    Info (332115):      9.428      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cin
    Info (332115):      9.479      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~9|cout
    Info (332115):      9.479      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cin
    Info (332115):      9.479      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~6|cout
    Info (332115):      9.479      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|cin
    Info (332115):      9.612      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_5~1|sumout
    Info (332115):      9.996      0.384 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|datab
    Info (332115):     10.383      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~41|cout
    Info (332115):     10.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cin
    Info (332115):     10.383      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~37|cout
    Info (332115):     10.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cin
    Info (332115):     10.417      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~33|cout
    Info (332115):     10.417      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cin
    Info (332115):     10.417      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~29|cout
    Info (332115):     10.417      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cin
    Info (332115):     10.468      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~25|cout
    Info (332115):     10.468      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cin
    Info (332115):     10.468      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~21|cout
    Info (332115):     10.468      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cin
    Info (332115):     10.495      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~17|cout
    Info (332115):     10.495      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cin
    Info (332115):     10.495      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~13|cout
    Info (332115):     10.495      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cin
    Info (332115):     10.522      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~9|cout
    Info (332115):     10.522      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cin
    Info (332115):     10.522      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~6|cout
    Info (332115):     10.522      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|cin
    Info (332115):     10.655      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_6~1|sumout
    Info (332115):     10.857      0.202 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|datab
    Info (332115):     11.244      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~41|cout
    Info (332115):     11.244      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cin
    Info (332115):     11.244      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~37|cout
    Info (332115):     11.244      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cin
    Info (332115):     11.271      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~33|cout
    Info (332115):     11.271      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cin
    Info (332115):     11.271      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~29|cout
    Info (332115):     11.271      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cin
    Info (332115):     11.298      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~25|cout
    Info (332115):     11.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cin
    Info (332115):     11.298      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~21|cout
    Info (332115):     11.298      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cin
    Info (332115):     11.332      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~17|cout
    Info (332115):     11.332      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cin
    Info (332115):     11.332      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~13|cout
    Info (332115):     11.332      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cin
    Info (332115):     11.383      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~9|cout
    Info (332115):     11.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cin
    Info (332115):     11.383      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~6|cout
    Info (332115):     11.383      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|cin
    Info (332115):     11.516      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_7~1|sumout
    Info (332115):     11.701      0.185 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|datab
    Info (332115):     12.088      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~41|cout
    Info (332115):     12.088      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cin
    Info (332115):     12.088      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~37|cout
    Info (332115):     12.088      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cin
    Info (332115):     12.115      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~33|cout
    Info (332115):     12.115      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cin
    Info (332115):     12.115      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~29|cout
    Info (332115):     12.115      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cin
    Info (332115):     12.142      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~25|cout
    Info (332115):     12.142      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cin
    Info (332115):     12.142      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~21|cout
    Info (332115):     12.142      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cin
    Info (332115):     12.176      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~17|cout
    Info (332115):     12.176      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cin
    Info (332115):     12.176      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~13|cout
    Info (332115):     12.176      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cin
    Info (332115):     12.227      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~9|cout
    Info (332115):     12.227      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cin
    Info (332115):     12.227      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~6|cout
    Info (332115):     12.227      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|cin
    Info (332115):     12.360      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_8~1|sumout
    Info (332115):     12.692      0.332 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|datab
    Info (332115):     13.079      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~41|cout
    Info (332115):     13.079      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cin
    Info (332115):     13.079      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~37|cout
    Info (332115):     13.079      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cin
    Info (332115):     13.106      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~33|cout
    Info (332115):     13.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cin
    Info (332115):     13.106      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~29|cout
    Info (332115):     13.106      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cin
    Info (332115):     13.140      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~25|cout
    Info (332115):     13.140      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cin
    Info (332115):     13.140      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~21|cout
    Info (332115):     13.140      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cin
    Info (332115):     13.191      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~17|cout
    Info (332115):     13.191      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cin
    Info (332115):     13.191      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~13|cout
    Info (332115):     13.191      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cin
    Info (332115):     13.218      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~9|cout
    Info (332115):     13.218      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cin
    Info (332115):     13.218      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~6|cout
    Info (332115):     13.218      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|cin
    Info (332115):     13.357      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_9~1|sumout
    Info (332115):     13.522      0.165 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|datab
    Info (332115):     13.909      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~45|cout
    Info (332115):     13.909      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cin
    Info (332115):     13.909      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~37|cout
    Info (332115):     13.909      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cin
    Info (332115):     13.943      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~33|cout
    Info (332115):     13.943      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cin
    Info (332115):     13.943      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~29|cout
    Info (332115):     13.943      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cin
    Info (332115):     13.994      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~25|cout
    Info (332115):     13.994      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cin
    Info (332115):     13.994      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~21|cout
    Info (332115):     13.994      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cin
    Info (332115):     14.021      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~17|cout
    Info (332115):     14.021      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cin
    Info (332115):     14.021      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~13|cout
    Info (332115):     14.021      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cin
    Info (332115):     14.048      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~9|cout
    Info (332115):     14.048      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cin
    Info (332115):     14.048      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~6|cout
    Info (332115):     14.048      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|cin
    Info (332115):     14.181      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_10~1|sumout
    Info (332115):     14.554      0.373 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|datab
    Info (332115):     14.947      0.393 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~41|cout
    Info (332115):     14.947      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cin
    Info (332115):     14.947      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~45|cout
    Info (332115):     14.947      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cin
    Info (332115):     14.998      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~33|cout
    Info (332115):     14.998      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cin
    Info (332115):     14.998      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~29|cout
    Info (332115):     14.998      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cin
    Info (332115):     15.025      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~25|cout
    Info (332115):     15.025      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cin
    Info (332115):     15.025      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~21|cout
    Info (332115):     15.025      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cin
    Info (332115):     15.052      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~17|cout
    Info (332115):     15.052      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cin
    Info (332115):     15.052      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~13|cout
    Info (332115):     15.052      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cin
    Info (332115):     15.079      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~9|cout
    Info (332115):     15.079      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cin
    Info (332115):     15.079      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~6|cout
    Info (332115):     15.079      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|cin
    Info (332115):     15.218      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_11~1|sumout
    Info (332115):     15.574      0.356 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|datab
    Info (332115):     15.961      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~37|cout
    Info (332115):     15.961      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cin
    Info (332115):     15.961      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~41|cout
    Info (332115):     15.961      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cin
    Info (332115):     15.988      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~45|cout
    Info (332115):     15.988      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cin
    Info (332115):     15.988      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~29|cout
    Info (332115):     15.988      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cin
    Info (332115):     16.015      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~25|cout
    Info (332115):     16.015      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cin
    Info (332115):     16.015      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~21|cout
    Info (332115):     16.015      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cin
    Info (332115):     16.049      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~17|cout
    Info (332115):     16.049      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cin
    Info (332115):     16.049      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~13|cout
    Info (332115):     16.049      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cin
    Info (332115):     16.100      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~9|cout
    Info (332115):     16.100      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cin
    Info (332115):     16.100      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~6|cout
    Info (332115):     16.100      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|cin
    Info (332115):     16.233      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_12~1|sumout
    Info (332115):     16.404      0.171 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|dataa
    Info (332115):     16.790      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~33|cout
    Info (332115):     16.790      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cin
    Info (332115):     16.790      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~37|cout
    Info (332115):     16.790      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cin
    Info (332115):     16.817      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~41|cout
    Info (332115):     16.817      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cin
    Info (332115):     16.817      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~45|cout
    Info (332115):     16.817      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cin
    Info (332115):     16.851      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~25|cout
    Info (332115):     16.851      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cin
    Info (332115):     16.851      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~21|cout
    Info (332115):     16.851      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cin
    Info (332115):     16.902      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~17|cout
    Info (332115):     16.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cin
    Info (332115):     16.902      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~13|cout
    Info (332115):     16.902      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cin
    Info (332115):     16.929      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~9|cout
    Info (332115):     16.929      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cin
    Info (332115):     16.929      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~6|cout
    Info (332115):     16.929      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|cin
    Info (332115):     17.068      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_14~1|sumout
    Info (332115):     17.408      0.340 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|dataa
    Info (332115):     17.793      0.385 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~33|cout
    Info (332115):     17.793      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cin
    Info (332115):     17.793      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~37|cout
    Info (332115):     17.793      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cin
    Info (332115):     17.820      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~41|cout
    Info (332115):     17.820      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cin
    Info (332115):     17.820      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~45|cout
    Info (332115):     17.820      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cin
    Info (332115):     17.853      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~49|cout
    Info (332115):     17.853      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cin
    Info (332115):     17.853      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~29|cout
    Info (332115):     17.853      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cin
    Info (332115):     17.900      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~21|cout
    Info (332115):     17.900      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cin
    Info (332115):     17.900      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~13|cout
    Info (332115):     17.900      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cin
    Info (332115):     17.927      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~9|cout
    Info (332115):     17.927      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cin
    Info (332115):     17.927      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~6|cout
    Info (332115):     17.927      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|cin
    Info (332115):     18.065      0.138 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_15~1|sumout
    Info (332115):     18.246      0.181 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|datab
    Info (332115):     18.639      0.393 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~13|cout
    Info (332115):     18.639      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cin
    Info (332115):     18.639      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~29|cout
    Info (332115):     18.639      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cin
    Info (332115):     18.690      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~33|cout
    Info (332115):     18.690      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cin
    Info (332115):     18.690      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~37|cout
    Info (332115):     18.690      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cin
    Info (332115):     18.717      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~41|cout
    Info (332115):     18.717      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cin
    Info (332115):     18.717      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~45|cout
    Info (332115):     18.717      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cin
    Info (332115):     18.744      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~25|cout
    Info (332115):     18.744      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cin
    Info (332115):     18.744      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~17|cout
    Info (332115):     18.744      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cin
    Info (332115):     18.771      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~9|cout
    Info (332115):     18.771      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cin
    Info (332115):     18.771      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~6|cout
    Info (332115):     18.771      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|cin
    Info (332115):     18.910      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_16~1|sumout
    Info (332115):     19.082      0.172 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|dataa
    Info (332115):     19.468      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~17|cout
    Info (332115):     19.468      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cin
    Info (332115):     19.468      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~9|cout
    Info (332115):     19.468      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cin
    Info (332115):     19.502      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~25|cout
    Info (332115):     19.502      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cin
    Info (332115):     19.502      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~29|cout
    Info (332115):     19.502      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cin
    Info (332115):     19.553      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~33|cout
    Info (332115):     19.553      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cin
    Info (332115):     19.553      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~37|cout
    Info (332115):     19.553      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cin
    Info (332115):     19.580      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~41|cout
    Info (332115):     19.580      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cin
    Info (332115):     19.580      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~21|cout
    Info (332115):     19.580      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cin
    Info (332115):     19.607      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~13|cout
    Info (332115):     19.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cin
    Info (332115):     19.607      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~6|cout
    Info (332115):     19.607      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|cin
    Info (332115):     19.740      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_17~1|sumout
    Info (332115):     19.920      0.180 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|datab
    Info (332115):     20.307      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~41|cout
    Info (332115):     20.307      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cin
    Info (332115):     20.307      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~13|cout
    Info (332115):     20.307      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cin
    Info (332115):     20.334      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~5|cout
    Info (332115):     20.334      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cin
    Info (332115):     20.334      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~21|cout
    Info (332115):     20.334      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cin
    Info (332115):     20.361      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~25|cout
    Info (332115):     20.361      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cin
    Info (332115):     20.361      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~29|cout
    Info (332115):     20.361      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cin
    Info (332115):     20.395      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~33|cout
    Info (332115):     20.395      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cin
    Info (332115):     20.395      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~37|cout
    Info (332115):     20.395      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cin
    Info (332115):     20.446      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~17|cout
    Info (332115):     20.446      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cin
    Info (332115):     20.446      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~10|cout
    Info (332115):     20.446      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|cin
    Info (332115):     20.579      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_18~1|sumout
    Info (332115):     20.741      0.162 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|dataa
    Info (332115):     21.127      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~41|cout
    Info (332115):     21.127      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cin
    Info (332115):     21.127      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~37|cout
    Info (332115):     21.127      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cin
    Info (332115):     21.154      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~13|cout
    Info (332115):     21.154      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cin
    Info (332115):     21.154      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~5|cout
    Info (332115):     21.154      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cin
    Info (332115):     21.181      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~17|cout
    Info (332115):     21.181      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cin
    Info (332115):     21.181      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~21|cout
    Info (332115):     21.181      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cin
    Info (332115):     21.215      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~25|cout
    Info (332115):     21.215      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cin
    Info (332115):     21.215      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~29|cout
    Info (332115):     21.215      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cin
    Info (332115):     21.266      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~33|cout
    Info (332115):     21.266      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cin
    Info (332115):     21.266      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~10|cout
    Info (332115):     21.266      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|cin
    Info (332115):     21.399      0.133 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_19~1|sumout
    Info (332115):     21.698      0.299 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|dataa
    Info (332115):     22.089      0.391 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~41|cout
    Info (332115):     22.089      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cin
    Info (332115):     22.089      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~37|cout
    Info (332115):     22.089      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cin
    Info (332115):     22.136      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~33|cout
    Info (332115):     22.136      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cin
    Info (332115):     22.136      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~13|cout
    Info (332115):     22.136      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cin
    Info (332115):     22.163      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~5|cout
    Info (332115):     22.163      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cin
    Info (332115):     22.163      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~17|cout
    Info (332115):     22.163      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cin
    Info (332115):     22.190      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~21|cout
    Info (332115):     22.190      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cin
    Info (332115):     22.190      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~25|cout
    Info (332115):     22.190      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cin
    Info (332115):     22.217      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~29|cout
    Info (332115):     22.217      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cin
    Info (332115):     22.217      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~10|cout
    Info (332115):     22.217      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|cin
    Info (332115):     22.355      0.138 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_20~1|sumout
    Info (332115):     22.646      0.291 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|datab
    Info (332115):     23.032      0.386 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~41|cout
    Info (332115):     23.032      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cin
    Info (332115):     23.032      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~37|cout
    Info (332115):     23.032      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cin
    Info (332115):     23.059      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~33|cout
    Info (332115):     23.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cin
    Info (332115):     23.059      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~29|cout
    Info (332115):     23.059      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cin
    Info (332115):     23.092      0.033 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~13|cout
    Info (332115):     23.092      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cin
    Info (332115):     23.092      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~5|cout
    Info (332115):     23.092      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cin
    Info (332115):     23.139      0.047 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~17|cout
    Info (332115):     23.139      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cin
    Info (332115):     23.139      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~21|cout
    Info (332115):     23.139      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cin
    Info (332115):     23.166      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~25|cout
    Info (332115):     23.166      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cin
    Info (332115):     23.166      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~10|cout
    Info (332115):     23.166      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|cin
    Info (332115):     23.304      0.138 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_21~1|sumout
    Info (332115):     23.618      0.314 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|dataa
    Info (332115):     24.009      0.391 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~41|cout
    Info (332115):     24.009      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cin
    Info (332115):     24.009      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~37|cout
    Info (332115):     24.009      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cin
    Info (332115):     24.060      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~33|cout
    Info (332115):     24.060      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cin
    Info (332115):     24.060      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~29|cout
    Info (332115):     24.060      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cin
    Info (332115):     24.087      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~25|cout
    Info (332115):     24.087      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cin
    Info (332115):     24.087      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~13|cout
    Info (332115):     24.087      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cin
    Info (332115):     24.114      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~5|cout
    Info (332115):     24.114      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cin
    Info (332115):     24.114      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~17|cout
    Info (332115):     24.114      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cin
    Info (332115):     24.141      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~21|cout
    Info (332115):     24.141      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cin
    Info (332115):     24.141      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~10|cout
    Info (332115):     24.141      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|cin
    Info (332115):     24.280      0.139 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_22~1|sumout
    Info (332115):     24.464      0.184 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|datab
    Info (332115):     24.851      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~41|cout
    Info (332115):     24.851      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cin
    Info (332115):     24.851      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~37|cout
    Info (332115):     24.851      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cin
    Info (332115):     24.878      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~33|cout
    Info (332115):     24.878      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cin
    Info (332115):     24.878      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~29|cout
    Info (332115):     24.878      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cin
    Info (332115):     24.912      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~25|cout
    Info (332115):     24.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cin
    Info (332115):     24.912      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~21|cout
    Info (332115):     24.912      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cin
    Info (332115):     24.963      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~13|cout
    Info (332115):     24.963      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cin
    Info (332115):     24.963      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~5|cout
    Info (332115):     24.963      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cin
    Info (332115):     24.990      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~17|cout
    Info (332115):     24.990      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cin
    Info (332115):     24.990      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~10|cout
    Info (332115):     24.990      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|cin
    Info (332115):     25.127      0.137 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_23~1|sumout
    Info (332115):     25.519      0.392 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|datab
    Info (332115):     25.906      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~41|cout
    Info (332115):     25.906      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cin
    Info (332115):     25.906      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~37|cout
    Info (332115):     25.906      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cin
    Info (332115):     25.940      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~33|cout
    Info (332115):     25.940      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cin
    Info (332115):     25.940      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~29|cout
    Info (332115):     25.940      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cin
    Info (332115):     25.991      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~25|cout
    Info (332115):     25.991      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cin
    Info (332115):     25.991      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~21|cout
    Info (332115):     25.991      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cin
    Info (332115):     26.018      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~17|cout
    Info (332115):     26.018      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cin
    Info (332115):     26.018      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~13|cout
    Info (332115):     26.018      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cin
    Info (332115):     26.045      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~5|cout
    Info (332115):     26.045      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cin
    Info (332115):     26.045      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~10|cout
    Info (332115):     26.045      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|cin
    Info (332115):     26.175      0.130 RF  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_25~1|sumout
    Info (332115):     26.358      0.183 FF    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|datab
    Info (332115):     26.745      0.387 FR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~42|cout
    Info (332115):     26.745      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cin
    Info (332115):     26.745      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~38|cout
    Info (332115):     26.745      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cin
    Info (332115):     26.772      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~34|cout
    Info (332115):     26.772      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cin
    Info (332115):     26.772      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~30|cout
    Info (332115):     26.772      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cin
    Info (332115):     26.799      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~26|cout
    Info (332115):     26.799      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cin
    Info (332115):     26.799      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~22|cout
    Info (332115):     26.799      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cin
    Info (332115):     26.833      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~18|cout
    Info (332115):     26.833      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cin
    Info (332115):     26.833      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~14|cout
    Info (332115):     26.833      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cin
    Info (332115):     26.884      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~10|cout
    Info (332115):     26.884      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cin
    Info (332115):     26.884      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~6|cout
    Info (332115):     26.884      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|cin
    Info (332115):     27.013      0.129 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|divider|op_26~1|sumout
    Info (332115):     27.176      0.163 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|datad
    Info (332115):     27.433      0.257 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~73|cout
    Info (332115):     27.433      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cin
    Info (332115):     27.433      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~101|cout
    Info (332115):     27.433      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cin
    Info (332115):     27.460      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~97|cout
    Info (332115):     27.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cin
    Info (332115):     27.460      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~93|cout
    Info (332115):     27.460      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cin
    Info (332115):     27.487      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~89|cout
    Info (332115):     27.487      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cin
    Info (332115):     27.487      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~85|cout
    Info (332115):     27.487      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cin
    Info (332115):     27.514      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~81|cout
    Info (332115):     27.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cin
    Info (332115):     27.514      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~77|cout
    Info (332115):     27.514      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cin
    Info (332115):     27.539      0.025 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~69|cout
    Info (332115):     27.539      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cin
    Info (332115):     27.539      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~65|cout
    Info (332115):     27.539      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cin
    Info (332115):     27.595      0.056 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~61|cout
    Info (332115):     27.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cin
    Info (332115):     27.595      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~57|cout
    Info (332115):     27.595      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cin
    Info (332115):     27.622      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~53|cout
    Info (332115):     27.622      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cin
    Info (332115):     27.622      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~49|cout
    Info (332115):     27.622      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cin
    Info (332115):     27.649      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~45|cout
    Info (332115):     27.649      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cin
    Info (332115):     27.649      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~41|cout
    Info (332115):     27.649      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cin
    Info (332115):     27.676      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~37|cout
    Info (332115):     27.676      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cin
    Info (332115):     27.676      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~33|cout
    Info (332115):     27.676      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cin
    Info (332115):     27.710      0.034 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~29|cout
    Info (332115):     27.710      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cin
    Info (332115):     27.710      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~25|cout
    Info (332115):     27.710      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cin
    Info (332115):     27.761      0.051 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~21|cout
    Info (332115):     27.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cin
    Info (332115):     27.761      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~17|cout
    Info (332115):     27.761      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cin
    Info (332115):     27.788      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~13|cout
    Info (332115):     27.788      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cin
    Info (332115):     27.788      0.000 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~9|cout
    Info (332115):     27.788      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cin
    Info (332115):     27.815      0.027 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~5|cout
    Info (332115):     27.815      0.000 RR    IC  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~1|cin
    Info (332115):     27.958      0.143 RR  CELL  inst|sincos_cordic_0|Div0|auto_generated|divider|op_1~1|sumout
    Info (332115):     27.958      0.000 RR    IC  inst|sincos_cordic_0|Z[0][31]|d
    Info (332115):     28.082      0.124 RR  CELL  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.215      3.215  R        clock network delay
    Info (332115):     23.584      0.369           clock pessimism removed
    Info (332115):     23.484     -0.100           clock uncertainty
    Info (332115):     23.484      0.000     uTsu  first_nios2_system:inst|CORDIC:sincos_cordic_0|Z[0][31]
    Info (332115): 
    Info (332115): Data Arrival Time  :    28.082
    Info (332115): Data Required Time :    23.484
    Info (332115): Slack              :    -4.598 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.008
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.008 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.990      0.990  R        clock network delay
    Info (332115):      0.990      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]
    Info (332115):      0.990      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[21]|q
    Info (332115):      1.089      0.099 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|dataf
    Info (332115):      1.114      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~19|combout
    Info (332115):      1.114      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]|d
    Info (332115):      1.138      0.024 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.200      1.200  R        clock network delay
    Info (332115):      1.130     -0.070           clock pessimism removed
    Info (332115):      1.130      0.000           clock uncertainty
    Info (332115):      1.130      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[20]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.138
    Info (332115): Data Required Time :     1.130
    Info (332115): Slack              :     0.008 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.038
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.038 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.237      3.237  R        clock network delay
    Info (332115):      3.237      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      3.237      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      3.654      0.417 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      3.916      0.262 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.432      4.432  R        clock network delay
    Info (332115):      3.878     -0.554           clock pessimism removed
    Info (332115):      3.878      0.000           clock uncertainty
    Info (332115):      3.878      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.916
    Info (332115): Data Required Time :     3.878
    Info (332115): Slack              :     0.038 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.097
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.097 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.847      3.847  R        clock network delay
    Info (332115):      3.847      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.847      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      6.364      2.517 FF    IC  inst|cpu|cpu|E_ctrl_ld|clrn
    Info (332115):      6.580      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.225      3.225  R        clock network delay
    Info (332115):     23.777      0.552           clock pessimism removed
    Info (332115):     23.677     -0.100           clock uncertainty
    Info (332115):     23.677      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_ctrl_ld
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.580
    Info (332115): Data Required Time :    23.677
    Info (332115): Slack              :    17.097 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.659
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.659 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.114      1.114  R        clock network delay
    Info (332115):      1.114      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.114      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.732      0.618 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      1.948      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.900      1.900  F        clock network delay
    Info (332115):     51.917      0.017           clock pessimism removed
    Info (332115):     51.607     -0.310           clock uncertainty
    Info (332115):     51.607      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|adapted_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.948
    Info (332115): Data Required Time :    51.607
    Info (332115): Slack              :    49.659 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.195
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.195 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.238      3.238  R        clock network delay
    Info (332115):      3.238      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info (332115):      3.238      0.000 RR  CELL  inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q
    Info (332115):      3.842      0.604 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.002      0.160 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.367      4.367  R        clock network delay
    Info (332115):      3.807     -0.560           clock pessimism removed
    Info (332115):      3.807      0.000           clock uncertainty
    Info (332115):      3.807      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.002
    Info (332115): Data Required Time :     3.807
    Info (332115): Slack              :     0.195 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.322
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.322 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.912      0.912  R        clock network delay
    Info (332115):      0.912      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.912      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.339      0.427 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]|clrn
    Info (332115):      1.535      0.196 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.231      1.231  R        clock network delay
    Info (332115):      1.213     -0.018           clock pessimism removed
    Info (332115):      1.213      0.000           clock uncertainty
    Info (332115):      1.213      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.535
    Info (332115): Data Required Time :     1.213
    Info (332115): Slack              :     0.322 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5408 megabytes
    Info: Processing ended: Sun Mar 22 14:31:27 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:50


