INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/timing/simtime_dec_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module choose_mode
INFO: [VRFC 10-311] analyzing module time_dec
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sources_1/new/time_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_dec
WARNING: [VRFC 10-1195] overwriting previous definition of module time_dec [C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sources_1/new/time_dec.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sim_1/new/simtime_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simtime_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/timing/glbl.v:6]
