<stg><name>MVAU_hls_5</name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="18" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="40" op_3_bw="936" op_4_bw="13" op_5_bw="14" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="14" op_11_bw="13" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="13" op_18_bw="13" op_19_bw="13" op_20_bw="13" op_21_bw="13" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="12" op_26_bw="13" op_27_bw="12" op_28_bw="12" op_29_bw="13" op_30_bw="13" op_31_bw="13" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="12" op_41_bw="13" op_42_bw="12" op_43_bw="12" op_44_bw="13" op_45_bw="13" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="13" op_52_bw="13" op_53_bw="12" op_54_bw="13" op_55_bw="12" op_56_bw="12" op_57_bw="13" op_58_bw="13" op_59_bw="13" op_60_bw="12" op_61_bw="13" op_62_bw="13" op_63_bw="13" op_64_bw="13" op_65_bw="13" op_66_bw="13" op_67_bw="12" op_68_bw="12" op_69_bw="13" op_70_bw="12" op_71_bw="12" op_72_bw="13" op_73_bw="13" op_74_bw="12" op_75_bw="13" op_76_bw="12" op_77_bw="13" op_78_bw="13" op_79_bw="13" op_80_bw="13" op_81_bw="12" op_82_bw="13" op_83_bw="12" op_84_bw="12" op_85_bw="13" op_86_bw="13" op_87_bw="13" op_88_bw="13" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="13" op_93_bw="13" op_94_bw="14">
<![CDATA[
entry:8 %call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i40 %out_V, i936 %weights_V, i13 %p_ZL7threshs_0_0, i14 %p_ZL7threshs_0_1, i13 %p_ZL7threshs_0_2, i13 %p_ZL7threshs_0_3, i13 %p_ZL7threshs_0_4, i13 %p_ZL7threshs_0_5, i14 %p_ZL7threshs_0_6, i13 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i12 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i13 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i13 %p_ZL7threshs_2_1, i13 %p_ZL7threshs_2_2, i13 %p_ZL7threshs_2_3, i14 %p_ZL7threshs_2_4, i14 %p_ZL7threshs_2_5, i14 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i13 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i13 %p_ZL7threshs_3_4, i13 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6, i12 %p_ZL7threshs_4_0, i12 %p_ZL7threshs_4_1, i12 %p_ZL7threshs_4_2, i12 %p_ZL7threshs_4_3, i13 %p_ZL7threshs_4_4, i13 %p_ZL7threshs_4_5, i13 %p_ZL7threshs_4_6, i13 %p_ZL7threshs_5_0, i12 %p_ZL7threshs_5_1, i13 %p_ZL7threshs_5_2, i12 %p_ZL7threshs_5_3, i12 %p_ZL7threshs_5_4, i13 %p_ZL7threshs_5_5, i13 %p_ZL7threshs_5_6, i12 %p_ZL7threshs_6_0, i12 %p_ZL7threshs_6_1, i12 %p_ZL7threshs_6_2, i12 %p_ZL7threshs_6_3, i12 %p_ZL7threshs_6_4, i13 %p_ZL7threshs_6_5, i13 %p_ZL7threshs_6_6, i12 %p_ZL7threshs_7_0, i13 %p_ZL7threshs_7_1, i12 %p_ZL7threshs_7_2, i12 %p_ZL7threshs_7_3, i13 %p_ZL7threshs_7_4, i13 %p_ZL7threshs_7_5, i13 %p_ZL7threshs_7_6, i12 %p_ZL7threshs_8_0, i13 %p_ZL7threshs_8_1, i13 %p_ZL7threshs_8_2, i13 %p_ZL7threshs_8_3, i13 %p_ZL7threshs_8_4, i13 %p_ZL7threshs_8_5, i13 %p_ZL7threshs_8_6, i12 %p_ZL7threshs_9_0, i12 %p_ZL7threshs_9_1, i13 %p_ZL7threshs_9_2, i12 %p_ZL7threshs_9_3, i12 %p_ZL7threshs_9_4, i13 %p_ZL7threshs_9_5, i13 %p_ZL7threshs_9_6, i12 %p_ZL7threshs_10_0, i13 %p_ZL7threshs_10_1, i12 %p_ZL7threshs_10_2, i13 %p_ZL7threshs_10_3, i13 %p_ZL7threshs_10_4, i13 %p_ZL7threshs_10_5, i13 %p_ZL7threshs_10_6, i12 %p_ZL7threshs_11_0, i13 %p_ZL7threshs_11_1, i12 %p_ZL7threshs_11_2, i12 %p_ZL7threshs_11_3, i13 %p_ZL7threshs_11_4, i13 %p_ZL7threshs_11_5, i13 %p_ZL7threshs_11_6, i13 %p_ZL7threshs_12_0, i13 %p_ZL7threshs_12_1, i14 %p_ZL7threshs_12_2, i13 %p_ZL7threshs_12_3, i13 %p_ZL7threshs_12_4, i13 %p_ZL7threshs_12_5, i14 %p_ZL7threshs_12_6

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="6" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="40" op_3_bw="936" op_4_bw="13" op_5_bw="14" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="14" op_11_bw="13" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="13" op_18_bw="13" op_19_bw="13" op_20_bw="13" op_21_bw="13" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="12" op_26_bw="13" op_27_bw="12" op_28_bw="12" op_29_bw="13" op_30_bw="13" op_31_bw="13" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="12" op_41_bw="13" op_42_bw="12" op_43_bw="12" op_44_bw="13" op_45_bw="13" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="13" op_52_bw="13" op_53_bw="12" op_54_bw="13" op_55_bw="12" op_56_bw="12" op_57_bw="13" op_58_bw="13" op_59_bw="13" op_60_bw="12" op_61_bw="13" op_62_bw="13" op_63_bw="13" op_64_bw="13" op_65_bw="13" op_66_bw="13" op_67_bw="12" op_68_bw="12" op_69_bw="13" op_70_bw="12" op_71_bw="12" op_72_bw="13" op_73_bw="13" op_74_bw="12" op_75_bw="13" op_76_bw="12" op_77_bw="13" op_78_bw="13" op_79_bw="13" op_80_bw="13" op_81_bw="12" op_82_bw="13" op_83_bw="12" op_84_bw="12" op_85_bw="13" op_86_bw="13" op_87_bw="13" op_88_bw="13" op_89_bw="13" op_90_bw="14" op_91_bw="13" op_92_bw="13" op_93_bw="13" op_94_bw="14">
<![CDATA[
entry:8 %call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i40 %out_V, i936 %weights_V, i13 %p_ZL7threshs_0_0, i14 %p_ZL7threshs_0_1, i13 %p_ZL7threshs_0_2, i13 %p_ZL7threshs_0_3, i13 %p_ZL7threshs_0_4, i13 %p_ZL7threshs_0_5, i14 %p_ZL7threshs_0_6, i13 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i12 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i13 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i13 %p_ZL7threshs_2_1, i13 %p_ZL7threshs_2_2, i13 %p_ZL7threshs_2_3, i14 %p_ZL7threshs_2_4, i14 %p_ZL7threshs_2_5, i14 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i13 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i13 %p_ZL7threshs_3_4, i13 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6, i12 %p_ZL7threshs_4_0, i12 %p_ZL7threshs_4_1, i12 %p_ZL7threshs_4_2, i12 %p_ZL7threshs_4_3, i13 %p_ZL7threshs_4_4, i13 %p_ZL7threshs_4_5, i13 %p_ZL7threshs_4_6, i13 %p_ZL7threshs_5_0, i12 %p_ZL7threshs_5_1, i13 %p_ZL7threshs_5_2, i12 %p_ZL7threshs_5_3, i12 %p_ZL7threshs_5_4, i13 %p_ZL7threshs_5_5, i13 %p_ZL7threshs_5_6, i12 %p_ZL7threshs_6_0, i12 %p_ZL7threshs_6_1, i12 %p_ZL7threshs_6_2, i12 %p_ZL7threshs_6_3, i12 %p_ZL7threshs_6_4, i13 %p_ZL7threshs_6_5, i13 %p_ZL7threshs_6_6, i12 %p_ZL7threshs_7_0, i13 %p_ZL7threshs_7_1, i12 %p_ZL7threshs_7_2, i12 %p_ZL7threshs_7_3, i13 %p_ZL7threshs_7_4, i13 %p_ZL7threshs_7_5, i13 %p_ZL7threshs_7_6, i12 %p_ZL7threshs_8_0, i13 %p_ZL7threshs_8_1, i13 %p_ZL7threshs_8_2, i13 %p_ZL7threshs_8_3, i13 %p_ZL7threshs_8_4, i13 %p_ZL7threshs_8_5, i13 %p_ZL7threshs_8_6, i12 %p_ZL7threshs_9_0, i12 %p_ZL7threshs_9_1, i13 %p_ZL7threshs_9_2, i12 %p_ZL7threshs_9_3, i12 %p_ZL7threshs_9_4, i13 %p_ZL7threshs_9_5, i13 %p_ZL7threshs_9_6, i12 %p_ZL7threshs_10_0, i13 %p_ZL7threshs_10_1, i12 %p_ZL7threshs_10_2, i13 %p_ZL7threshs_10_3, i13 %p_ZL7threshs_10_4, i13 %p_ZL7threshs_10_5, i13 %p_ZL7threshs_10_6, i12 %p_ZL7threshs_11_0, i13 %p_ZL7threshs_11_1, i12 %p_ZL7threshs_11_2, i12 %p_ZL7threshs_11_3, i13 %p_ZL7threshs_11_4, i13 %p_ZL7threshs_11_5, i13 %p_ZL7threshs_11_6, i13 %p_ZL7threshs_12_0, i13 %p_ZL7threshs_12_1, i14 %p_ZL7threshs_12_2, i13 %p_ZL7threshs_12_3, i13 %p_ZL7threshs_12_4, i13 %p_ZL7threshs_12_5, i14 %p_ZL7threshs_12_6

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="7" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln25"/></StgValue>
</operation>

<operation id="8" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln25 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln25"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in0_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="936" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i936 %weights_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="936">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i936 %weights_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
entry:9 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
