Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 16:29:32 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       217         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (365)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (536)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (365)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (536)
--------------------------------------------------
 There are 536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.686        0.000                      0                 3308        0.108        0.000                      0                 3308        4.500        0.000                       0                  1712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.686        0.000                      0                 3308        0.108        0.000                      0                 3308        4.500        0.000                       0                  1712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.344ns (25.694%)  route 6.779ns (74.306%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.516    14.192    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X0Y9           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.517    14.858    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.878    cdisplay/memory/memory_array_reg[0][14][0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.344ns (25.861%)  route 6.720ns (74.139%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.457    14.133    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.518    14.859    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.879    cdisplay/memory/memory_array_reg[0][14][15]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.344ns (25.991%)  route 6.674ns (74.009%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.412    14.088    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X4Y7           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.516    14.857    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_CE)      -0.205    14.877    cdisplay/memory/memory_array_reg[0][14][2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.344ns (25.991%)  route 6.674ns (74.009%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.412    14.088    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X4Y7           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.516    14.857    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_CE)      -0.205    14.877    cdisplay/memory/memory_array_reg[0][14][6]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.344ns (26.122%)  route 6.629ns (73.878%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.366    14.042    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.516    14.857    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][12]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.877    cdisplay/memory/memory_array_reg[0][14][12]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.344ns (26.122%)  route 6.629ns (73.878%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.366    14.042    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.516    14.857    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][13]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.877    cdisplay/memory/memory_array_reg[0][14][13]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.344ns (26.122%)  route 6.629ns (73.878%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.366    14.042    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.516    14.857    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.877    cdisplay/memory/memory_array_reg[0][14][1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.344ns (26.200%)  route 6.602ns (73.800%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.340    14.016    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.514    14.855    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    cdisplay/memory/memory_array_reg[0][14][10]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.344ns (26.200%)  route 6.602ns (73.800%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.340    14.016    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.514    14.855    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    cdisplay/memory/memory_array_reg[0][14][11]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][14][16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.344ns (26.200%)  route 6.602ns (73.800%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.548     5.069    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  cdisplay/memory/row_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  cdisplay/memory/row_reg[16]/Q
                         net (fo=9, routed)           0.988     6.513    cdisplay/memory/row[16]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.665 f  cdisplay/memory/memory_array[3][15][23]_i_17/O
                         net (fo=3, routed)           0.514     7.180    cdisplay/memory/memory_array[3][15][23]_i_17_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.512 f  cdisplay/memory/memory_array[3][8][23]_i_6/O
                         net (fo=2, routed)           0.456     7.967    cdisplay/memory/memory_array[3][8][23]_i_6_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.091 f  cdisplay/memory/memory_array[0][0][23]_i_6/O
                         net (fo=4, routed)           0.687     8.779    cdisplay/memory/memory_array[0][0][23]_i_6_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.148     8.927 r  cdisplay/memory/memory_array[0][0][23]_i_4/O
                         net (fo=2, routed)           0.579     9.506    cdisplay/memory/memory_array[0][0][23]_i_4_n_0
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.320     9.826 r  cdisplay/memory/memory_array[0][15][23]_i_3/O
                         net (fo=28, routed)          1.016    10.842    cdisplay/memory/memory_array[0][15][23]_i_3_n_0
    SLICE_X35Y19         LUT2 (Prop_lut2_I0_O)        0.356    11.198 r  cdisplay/memory/memory_array[0][14][23]_i_9/O
                         net (fo=1, routed)           0.267    11.464    cdisplay/memory/memory_array[0][14][23]_i_9_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.332    11.796 f  cdisplay/memory/memory_array[0][14][23]_i_6/O
                         net (fo=1, routed)           0.756    12.552    cdisplay/memory/memory_array[0][14][23]_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  cdisplay/memory/memory_array[0][14][23]_i_1/O
                         net (fo=24, routed)          1.340    14.016    cdisplay/memory/memory_array[0][14][23]_i_1_n_0
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.514    14.855    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  cdisplay/memory/memory_array_reg[0][14][16]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    cdisplay/memory/memory_array_reg[0][14][16]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][10][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][10][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.078%)  route 0.255ns (54.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  cdisplay/memory/memory_array_reg[1][10][12]/Q
                         net (fo=3, routed)           0.255     1.863    cdisplay/memory/memory_array_reg_n_0_[1][10][12]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  cdisplay/memory/memory_array[0][10][12]_i_1/O
                         net (fo=1, routed)           0.000     1.908    cdisplay/memory/memory_array[0][10][12]_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.831     1.958    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.091     1.800    cdisplay/memory/memory_array_reg[0][10][12]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][7][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][7][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.584     1.467    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[2][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  cdisplay/memory/memory_array_reg[2][7][0]/Q
                         net (fo=3, routed)           0.076     1.684    cdisplay/memory/memory_array_reg_n_0_[2][7][0]
    SLICE_X6Y20          LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  cdisplay/memory/memory_array[1][7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    cdisplay/memory/memory_array[1][7][0]_i_1_n_0
    SLICE_X6Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[1][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.853     1.980    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[1][7][0]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.121     1.601    cdisplay/memory/memory_array_reg[1][7][0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][10][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][10][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.452%)  route 0.298ns (61.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[3][10][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[3][10][16]/Q
                         net (fo=3, routed)           0.298     1.883    cdisplay/memory/memory_array_reg_n_0_[3][10][16]
    SLICE_X39Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  cdisplay/memory/memory_array[2][10][16]_i_1/O
                         net (fo=1, routed)           0.000     1.928    cdisplay/memory/memory_array[2][10][16]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[2][10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.830     1.957    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X39Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[2][10][16]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.091     1.799    cdisplay/memory/memory_array_reg[2][10][16]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][7][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][7][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.558     1.441    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[1][7][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cdisplay/memory/memory_array_reg[1][7][20]/Q
                         net (fo=3, routed)           0.077     1.659    cdisplay/memory/memory_array_reg_n_0_[1][7][20]
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.704 r  cdisplay/memory/memory_array[0][7][20]_i_1/O
                         net (fo=1, routed)           0.000     1.704    cdisplay/memory/memory_array[0][7][20]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[0][7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.826     1.953    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[0][7][20]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.121     1.575    cdisplay/memory/memory_array_reg[0][7][20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][11][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][11][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.555     1.438    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[2][11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  cdisplay/memory/memory_array_reg[2][11][6]/Q
                         net (fo=3, routed)           0.078     1.658    cdisplay/memory/memory_array_reg_n_0_[2][11][6]
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  cdisplay/memory/memory_array[1][11][6]_i_1/O
                         net (fo=1, routed)           0.000     1.703    cdisplay/memory/memory_array[1][11][6]_i_1_n_0
    SLICE_X38Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[1][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.822     1.949    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  cdisplay/memory/memory_array_reg[1][11][6]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.121     1.572    cdisplay/memory/memory_array_reg[1][11][6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][5][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][5][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.583     1.466    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[1][5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cdisplay/memory/memory_array_reg[1][5][20]/Q
                         net (fo=3, routed)           0.078     1.685    cdisplay/memory/memory_array_reg_n_0_[1][5][20]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.730 r  cdisplay/memory/memory_array[0][5][20]_i_1/O
                         net (fo=1, routed)           0.000     1.730    cdisplay/memory/memory_array[0][5][20]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[0][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.852     1.979    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[0][5][20]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.120     1.599    cdisplay/memory/memory_array_reg[0][5][20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][13][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][13][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.564     1.447    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[3][13][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  cdisplay/memory/memory_array_reg[3][13][13]/Q
                         net (fo=3, routed)           0.080     1.669    cdisplay/memory/memory_array_reg_n_0_[3][13][13]
    SLICE_X12Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.714 r  cdisplay/memory/memory_array[2][13][13]_i_1/O
                         net (fo=1, routed)           0.000     1.714    cdisplay/memory/memory_array[2][13][13]_i_1_n_0
    SLICE_X12Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[2][13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.834     1.961    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[2][13][13]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y11         FDCE (Hold_fdce_C_D)         0.120     1.580    cdisplay/memory/memory_array_reg[2][13][13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][1][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][1][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.553     1.436    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  cdisplay/memory/memory_array_reg[1][1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cdisplay/memory/memory_array_reg[1][1][20]/Q
                         net (fo=3, routed)           0.080     1.658    cdisplay/memory/memory_array_reg_n_0_[1][1][20]
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.703 r  cdisplay/memory/memory_array[0][1][20]_i_1/O
                         net (fo=1, routed)           0.000     1.703    cdisplay/memory/memory_array[0][1][20]_i_1_n_0
    SLICE_X42Y22         FDCE                                         r  cdisplay/memory/memory_array_reg[0][1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.820     1.947    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  cdisplay/memory/memory_array_reg[0][1][20]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.120     1.569    cdisplay/memory/memory_array_reg[0][1][20]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][10][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][10][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.747%)  route 0.307ns (62.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y9          FDCE                                         r  cdisplay/memory/memory_array_reg[2][10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[2][10][8]/Q
                         net (fo=3, routed)           0.307     1.892    cdisplay/memory/memory_array_reg_n_0_[2][10][8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.937 r  cdisplay/memory/memory_array[1][10][8]_i_1/O
                         net (fo=1, routed)           0.000     1.937    cdisplay/memory/memory_array[1][10][8]_i_1_n_0
    SLICE_X37Y8          FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.831     1.958    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y8          FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.092     1.801    cdisplay/memory/memory_array_reg[1][10][8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][10][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][10][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[1][10][6]/Q
                         net (fo=3, routed)           0.310     1.894    cdisplay/memory/memory_array_reg_n_0_[1][10][6]
    SLICE_X36Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.939 r  cdisplay/memory/memory_array[0][10][6]_i_1/O
                         net (fo=1, routed)           0.000     1.939    cdisplay/memory/memory_array[0][10][6]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.830     1.957    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][6]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.092     1.800    cdisplay/memory/memory_array_reg[0][10][6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y32    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y32    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           511 Endpoints
Min Delay           511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.686ns  (logic 4.945ns (33.669%)  route 9.741ns (66.331%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          6.430     6.908    quadSevenSeg_inst/tx_utf8_data[9]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.296     7.204 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.204    quadSevenSeg_inst/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.416 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.852    quadSevenSeg_inst/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     8.151 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.500     8.651    quadSevenSeg_inst/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.775 r  quadSevenSeg_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.375    11.150    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.686 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.686    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.109ns  (logic 4.906ns (34.771%)  route 9.203ns (65.229%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[0]/Q
                         net (fo=74, routed)          5.748     6.266    quadSevenSeg_inst/tx_utf8_data[0]
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.154     6.420 r  quadSevenSeg_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.801     7.220    quadSevenSeg_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.327     7.547 r  quadSevenSeg_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.547    quadSevenSeg_inst/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X47Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 r  quadSevenSeg_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.655    10.414    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    14.109 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.109    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.087ns  (logic 4.923ns (34.947%)  route 9.164ns (65.053%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[6]/Q
                         net (fo=76, routed)          5.868     6.386    quadSevenSeg_inst/tx_utf8_data[6]
    SLICE_X46Y28         LUT4 (Prop_lut4_I1_O)        0.150     6.536 r  quadSevenSeg_inst/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.685     7.222    quadSevenSeg_inst/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.328     7.550 r  quadSevenSeg_inst/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.550    quadSevenSeg_inst/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X47Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     7.767 r  quadSevenSeg_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.610    10.377    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    14.087 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.087    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.045ns  (logic 4.530ns (32.257%)  route 9.515ns (67.743%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[6]/Q
                         net (fo=76, routed)          6.087     6.605    quadSevenSeg_inst/tx_utf8_data[6]
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.149     6.754 f  quadSevenSeg_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.577     7.331    quadSevenSeg_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.663 r  quadSevenSeg_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.851    10.514    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.045 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.045    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 4.402ns (32.645%)  route 9.083ns (67.355%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          6.164     6.642    quadSevenSeg_inst/tx_utf8_data[9]
    SLICE_X44Y24         LUT6 (Prop_lut6_I1_O)        0.296     6.938 r  quadSevenSeg_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.411     7.349    quadSevenSeg_inst/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.473 r  quadSevenSeg_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.509     9.981    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.486 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.486    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.255ns  (logic 4.409ns (33.261%)  route 8.846ns (66.739%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          5.481     5.959    quadSevenSeg_inst/tx_utf8_data[9]
    SLICE_X44Y29         LUT6 (Prop_lut6_I4_O)        0.296     6.255 r  quadSevenSeg_inst/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.711     6.966    quadSevenSeg_inst/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.090 r  quadSevenSeg_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.654     9.744    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.255 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.255    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.187ns  (logic 4.295ns (32.572%)  route 8.891ns (67.428%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[6]/Q
                         net (fo=76, routed)          5.868     6.386    quadSevenSeg_inst/tx_utf8_data[6]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  quadSevenSeg_inst/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.417     6.928    quadSevenSeg_inst/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.052 r  quadSevenSeg_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.606     9.657    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.187 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.187    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/tx_shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.830ns  (logic 1.223ns (12.442%)  route 8.607ns (87.558%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          7.098     7.576    tx_inst/tx_utf8_data[9]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.289     7.865 r  tx_inst/tx_byte_count[0]_i_4/O
                         net (fo=1, routed)           0.152     8.018    tx_inst/tx_byte_count[0]_i_4_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.332     8.350 f  tx_inst/tx_byte_count[0]_i_2/O
                         net (fo=9, routed)           1.356     9.706    tx_inst/tx_byte_count[0]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.830 r  tx_inst/tx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.830    tx_inst/tx_shift_reg[5]_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  tx_inst/tx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.749ns  (logic 4.038ns (41.419%)  route 5.711ns (58.581%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE                         0.000     0.000 r  tx_inst/tx_out_reg_lopt_replica/C
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  tx_inst/tx_out_reg_lopt_replica/Q
                         net (fo=1, routed)           5.711     6.229    lopt
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.749 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.749    JB[0]
    A14                                                               r  JB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/tx_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.726ns  (logic 1.223ns (12.575%)  route 8.503ns (87.425%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          7.098     7.576    tx_inst/tx_utf8_data[9]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.289     7.865 r  tx_inst/tx_byte_count[0]_i_4/O
                         net (fo=1, routed)           0.152     8.018    tx_inst/tx_byte_count[0]_i_4_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.332     8.350 f  tx_inst/tx_byte_count[0]_i_2/O
                         net (fo=9, routed)           1.252     9.602    tx_inst/tx_byte_count[0]_i_2_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.726 r  tx_inst/tx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.726    tx_inst/tx_shift_reg[2]_i_1_n_0
    SLICE_X32Y8          FDPE                                         r  tx_inst/tx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[19]/C
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[19]/Q
                         net (fo=1, routed)           0.054     0.195    rx_inst2/utf8_buffer_reg_n_0_[19]
    SLICE_X10Y6          FDRE                                         r  rx_inst2/rx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE                         0.000     0.000 r  genblk1[2].dFF2/state_reg/C
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[2].dFF2/state_reg/Q
                         net (fo=1, routed)           0.105     0.246    genblk1[2].dFF/state_reg_0
    SLICE_X7Y8           FDRE                                         r  genblk1[2].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_inst/tx_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X30Y8          FDPE                                         r  tx_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_inst/tx_out_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X30Y8          FDPE                                         r  tx_inst/tx_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[20]/C
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[20]/Q
                         net (fo=1, routed)           0.110     0.251    rx_inst2/utf8_buffer_reg_n_0_[20]
    SLICE_X13Y5          FDRE                                         r  rx_inst2/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[21]/C
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[21]/Q
                         net (fo=1, routed)           0.112     0.253    rx_inst2/utf8_buffer_reg_n_0_[21]
    SLICE_X13Y7          FDRE                                         r  rx_inst2/rx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.219%)  route 0.095ns (36.781%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[18]/C
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[18]/Q
                         net (fo=1, routed)           0.095     0.259    rx_inst/utf8_buffer[18]
    SLICE_X12Y4          FDRE                                         r  rx_inst/rx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[14]/C
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[14]/Q
                         net (fo=2, routed)           0.119     0.260    rx_inst2/utf8_buffer_reg_n_0_[14]
    SLICE_X13Y5          FDRE                                         r  rx_inst2/rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.317%)  route 0.099ns (37.683%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[17]/C
    SLICE_X14Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[17]/Q
                         net (fo=1, routed)           0.099     0.263    rx_inst/utf8_buffer[17]
    SLICE_X12Y4          FDRE                                         r  rx_inst/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.127     0.268    rx_inst/utf8_buffer[8]
    SLICE_X14Y6          FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cdisplay/rom1/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 1.396ns (20.890%)  route 5.287ns (79.110%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.564     5.085    cdisplay/rom1/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  cdisplay/rom1/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  cdisplay/rom1/addr_reg_reg[4]/Q
                         net (fo=132, routed)         2.324     7.927    cdisplay/rom1/addr_reg__0[4]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  cdisplay/rom1/data_reg[0]_i_14/O
                         net (fo=1, routed)           0.729     8.780    cdisplay/rom1/data_reg[0]_i_14_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.904 r  cdisplay/rom1/data_reg[0]_i_11/O
                         net (fo=1, routed)           1.091     9.996    cdisplay/rom1/data_reg[0]_i_11_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124    10.120 r  cdisplay/rom1/data_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    10.120    cdisplay/rom1/data_reg[0]_i_8_n_0
    SLICE_X2Y38          MUXF7 (Prop_muxf7_I0_O)      0.209    10.329 r  cdisplay/rom1/data_reg[0]_i_3/O
                         net (fo=1, routed)           0.808    11.137    cdisplay/rom1/data_reg[0]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.297    11.434 r  cdisplay/rom1/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.334    11.768    cdisplay/rom2/D[0]
    SLICE_X4Y36          LDCE                                         r  cdisplay/rom2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom1/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.674ns (26.179%)  route 4.720ns (73.821%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.628     5.149    cdisplay/rom1/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  cdisplay/rom1/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  cdisplay/rom1/addr_reg_reg[7]/Q
                         net (fo=121, routed)         2.683     8.351    cdisplay/rom1/addr_reg__0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.475 r  cdisplay/rom1/data_reg[2]_i_28/O
                         net (fo=1, routed)           0.000     8.475    cdisplay/rom1/data_reg[2]_i_28_n_0
    SLICE_X3Y42          MUXF7 (Prop_muxf7_I1_O)      0.217     8.692 r  cdisplay/rom1/data_reg[2]_i_23/O
                         net (fo=1, routed)           0.970     9.662    cdisplay/rom1/data_reg[2]_i_23_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.299     9.961 r  cdisplay/rom1/data_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     9.961    cdisplay/rom1/data_reg[2]_i_11_n_0
    SLICE_X3Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    10.178 r  cdisplay/rom1/data_reg[2]_i_4/O
                         net (fo=1, routed)           0.586    10.764    cdisplay/rom1/data_reg[2]_i_4_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.299    11.063 r  cdisplay/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.481    11.544    cdisplay/rom2/D[2]
    SLICE_X4Y36          LDCE                                         r  cdisplay/rom2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 3.986ns (64.232%)  route 2.220ns (35.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.220     7.830    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.361 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.361    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom1/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 1.674ns (27.456%)  route 4.423ns (72.544%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.628     5.149    cdisplay/rom1/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  cdisplay/rom1/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  cdisplay/rom1/addr_reg_reg[7]/Q
                         net (fo=121, routed)         2.539     8.206    cdisplay/rom1/addr_reg__0[7]
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  cdisplay/rom1/data_reg[5]_i_32/O
                         net (fo=1, routed)           0.000     8.330    cdisplay/rom1/data_reg[5]_i_32_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     8.547 r  cdisplay/rom1/data_reg[5]_i_25/O
                         net (fo=1, routed)           0.972     9.519    cdisplay/rom1/data_reg[5]_i_25_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.299     9.818 r  cdisplay/rom1/data_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     9.818    cdisplay/rom1/data_reg[5]_i_10_n_0
    SLICE_X4Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    10.035 r  cdisplay/rom1/data_reg[5]_i_4/O
                         net (fo=1, routed)           0.578    10.613    cdisplay/rom1/data_reg[5]_i_4_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.299    10.912 r  cdisplay/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.334    11.246    cdisplay/rom2/D[5]
    SLICE_X4Y37          LDCE                                         r  cdisplay/rom2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 4.123ns (68.823%)  route 1.868ns (31.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.868     7.441    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.145 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.145    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 4.096ns (68.738%)  route 1.863ns (31.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.863     7.436    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.677    11.114 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.114    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.975ns (67.890%)  route 1.880ns (32.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.880     7.490    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.010 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.010    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.980ns (68.099%)  route 1.864ns (31.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.864     7.475    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.998 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.998    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom1/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 1.277ns (21.841%)  route 4.570ns (78.159%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.628     5.149    cdisplay/rom1/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  cdisplay/rom1/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  cdisplay/rom1/addr_reg_reg[7]/Q
                         net (fo=121, routed)         2.698     8.366    cdisplay/rom1/addr_reg__0[7]
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.490 r  cdisplay/rom1/data_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     8.490    cdisplay/rom1/data_reg[1]_i_17_n_0
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I1_O)      0.214     8.704 r  cdisplay/rom1/data_reg[1]_i_8/O
                         net (fo=1, routed)           0.800     9.503    cdisplay/rom1/data_reg[1]_i_8_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.297     9.800 r  cdisplay/rom1/data_reg[1]_i_3/O
                         net (fo=1, routed)           0.741    10.541    cdisplay/rom1/data_reg[1]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.124    10.665 r  cdisplay/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    10.996    cdisplay/rom2/D[1]
    SLICE_X4Y36          LDCE                                         r  cdisplay/rom2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.981ns (68.138%)  route 1.861ns (31.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.861     7.465    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.989 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.989    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 f  vga/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.110     1.695    vga/Q[0]
    SLICE_X8Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.740 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    vga/h_count_next_0[0]
    SLICE_X8Y33          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.344%)  route 0.112ns (37.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/h_count_reg_reg[3]/Q
                         net (fo=156, routed)         0.112     1.697    vga/Q[3]
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.742 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.742    vga/h_count_next_0[4]
    SLICE_X8Y33          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.110     1.695    vga/Q[0]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.048     1.743 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.743    vga/h_count_next_0[1]
    SLICE_X8Y33          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.114     1.699    vga/Q[0]
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.045     1.744 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga/h_count_next_0[2]
    SLICE_X8Y33          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.114     1.699    vga/Q[0]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.048     1.747 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    vga/h_count_next_0[3]
    SLICE_X8Y33          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.103     1.715    vga/w_x[7]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/h_count_next_0[8]
    SLICE_X4Y33          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/h_count_reg_reg[6]/Q
                         net (fo=31, routed)          0.104     1.716    vga/Q[6]
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga/h_count_next_0[9]
    SLICE_X4Y33          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.933%)  route 0.105ns (36.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/h_count_reg_reg[6]/Q
                         net (fo=31, routed)          0.105     1.717    vga/Q[6]
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    vga/h_count_next_0[5]
    SLICE_X4Y33          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.112     1.723    vga/v_count_reg_reg[5]_0[1]
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.768    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y32          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/h_count_reg_reg[5]/Q
                         net (fo=49, routed)          0.142     1.754    vga/Q[5]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/h_count_next_0[6]
    SLICE_X4Y33          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4901 Endpoints
Min Delay          4901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][18]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][20]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][22]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][23]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][7]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][8]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.943ns  (logic 2.108ns (14.107%)  route 12.835ns (85.893%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.048    14.943    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][9]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.942ns  (logic 2.108ns (14.108%)  route 12.834ns (85.892%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.047    14.942    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.507     4.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][12]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.942ns  (logic 2.108ns (14.108%)  route 12.834ns (85.892%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.047    14.942    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.507     4.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][13]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][5][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.942ns  (logic 2.108ns (14.108%)  route 12.834ns (85.892%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          4.567     5.045    cdisplay/memory/tx_utf8_data[9]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.296     5.341 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     5.506    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.630 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.533     7.163    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.313 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           0.299     7.612    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.944 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=10, routed)          1.502     9.445    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.569 f  cdisplay/memory/row[31]_i_5/O
                         net (fo=50, routed)          1.673    11.243    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.367 f  cdisplay/memory/memory_array[0][13][23]_i_4/O
                         net (fo=36, routed)          1.147    12.514    cdisplay/memory/memory_array[0][13][23]_i_4_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.153    12.667 f  cdisplay/memory/memory_array[3][5][23]_i_2/O
                         net (fo=1, routed)           0.901    13.568    cdisplay/memory/memory_array[3][5][23]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.327    13.895 r  cdisplay/memory/memory_array[3][5][23]_i_1/O
                         net (fo=24, routed)          1.047    14.942    cdisplay/memory/memory_array[3][5][23]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        1.507     4.848    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  cdisplay/memory/memory_array_reg[3][5][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next[7]
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    vga/h_count_next[3]
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    vga/v_count_next[3]
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[8]
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.258    vga/v_count_next[7]
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    vga/v_count_next[0]
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.277    vga/v_count_next[9]
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.292%)  route 0.170ns (54.708%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.170     0.311    vga/h_count_next[5]
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.024%)  route 0.184ns (58.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.184     0.312    vga/v_count_next[8]
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.174     0.315    vga/h_count_next[6]
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1711, routed)        0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  vga/h_count_reg_reg[6]/C





