library verilog;
use verilog.vl_types.all;
entity MUL_DSP is
    generic(
        n               : integer := 16
    );
    port(
        clk             : in     vl_logic;
        a               : in     vl_logic_vector;
        b               : in     vl_logic_vector;
        p               : out    vl_logic_vector
    );
end MUL_DSP;
