;redcode
;assert 1
	SPL 0, @-406
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 70
	JMP 0, #202
	ADD <-900, 400
	ADD <-900, 400
	ADD 210, 60
	SUB 0, 0
	SUB @123, 506
	SUB 160, 9
	SUB @3, 0
	MOV -7, <-20
	MOV -1, <-20
	JMZ 3, 20
	ADD <-39, 9
	SUB @121, 106
	JMP <907, 70
	SUB @127, 106
	ADD 210, 60
	SPL 0, @-406
	JMN -1, @-20
	SUB @121, 103
	SUB -3, <-20
	SUB 90, 40
	JMZ 3, 20
	SPL 9, <132
	SPL 9, <132
	SUB @0, @2
	SUB @3, 0
	ADD 210, 60
	SUB @3, 0
	SUB @0, @2
	SUB -900, 400
	SUB 160, 9
	SUB @0, @2
	MOV -3, <-20
	SUB 0, -100
	SUB -900, 400
	SUB 0, 0
	SUB 0, 0
	SUB -900, 400
	SUB @0, @102
	SUB -900, 400
	MOV -7, <-20
	MOV -3, <-20
	SPL 0, @-406
	CMP -207, <-126
	MOV -3, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 70
