/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire [35:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[104] & in_data[122]);
  assign celloutsig_1_1z = ~(in_data[140] & celloutsig_1_0z);
  assign celloutsig_1_3z = celloutsig_1_2z[2] | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_0_0z = ~(in_data[69] ^ in_data[40]);
  assign celloutsig_1_12z = ~(celloutsig_1_7z[0] ^ celloutsig_1_1z);
  assign celloutsig_1_14z = ~(celloutsig_1_12z ^ celloutsig_1_9z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_0_7z = { in_data[88:82], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } / { 1'h1, in_data[88:72], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_13z = in_data[82:75] / { 1'h1, in_data[24:23], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_16z === celloutsig_0_13z[6:2];
  assign celloutsig_1_7z = in_data[191:187] % { 1'h1, in_data[109:107], celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[52:51], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[90:88] | { in_data[90:89], celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[84:80], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } | { celloutsig_0_7z[22:17], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = | { in_data[146:141], celloutsig_1_6z };
  assign celloutsig_0_24z = | { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_19z = celloutsig_1_6z & celloutsig_1_14z;
  assign celloutsig_0_25z = celloutsig_0_2z & celloutsig_0_4z[0];
  assign celloutsig_0_6z = ^ { in_data[26:17], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_9z[31:29], celloutsig_0_2z, celloutsig_0_2z } ~^ celloutsig_0_3z[5:1];
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_4z) | celloutsig_1_7z[2]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[10]) | in_data[80]);
  assign celloutsig_0_2z = ~((in_data[94] & celloutsig_0_0z) | in_data[6]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_5z = in_data[94:92];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z[4:1] = { celloutsig_1_6z, celloutsig_1_2z } ^ celloutsig_1_7z[3:0];
  assign celloutsig_1_9z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
