#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Jul 20 23:47:24 2020
# Process ID: 26724
# Current directory: /home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj
# Command line: vivado
# Log file: /home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj/vivado.log
# Journal file: /home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj/project_1.srcs/sources_1/bd/red_pitaya/red_pitaya.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <red_pitaya> from BD file </home/wei/casper/tutorials_devel/red_pitaya/mlib_devel/jasper_library/hdl_sources/infrastructure/test/myproj/project_1.srcs/sources_1/bd/red_pitaya/red_pitaya.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 20 23:48:00 2020...
