always @(posedge clk) begin
    if (load)
        counter <= data;
    else if (counter != 10'b0)
        counter <= counter - 1'b1;
end

assign tc = (counter == 10'b0);

endmodule