Running: xsim.dir/UartModule_tb_func_impl/xsimk -simmode gui -wdb UartModule_tb_func_impl.wdb -simrunnum 0 -socket 57285
Design successfully loaded
Design Loading Memory Usage: 44292 KB (Peak: 44292 KB)
Design Loading CPU Usage: 40 ms
Simulation completed
Simulation Memory Usage: 124704 KB (Peak: 191564 KB)
Simulation CPU Usage: 120 ms
