// Seed: 4166660521
module module_0 (
    input  logic id_0,
    output wire  id_1,
    output logic id_2
);
  assign id_1[1-1] = id_0;
endmodule
