{
  "processor": "Motorola 68060",
  "manufacturer": "Motorola",
  "year": 1994,
  "schema_version": "1.0",
  "source": "MC68060 User's Manual, Motorola 1994",
  "instruction_count": 178,
  "instructions": [
    {
      "mnemonic": "ADD.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add long register (superscalar dual-issue)"
    },
    {
      "mnemonic": "ADD.L (An),Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Add long from memory (cache hit)"
    },
    {
      "mnemonic": "ADD.W Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add word register"
    },
    {
      "mnemonic": "ADDA.L ea,An",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Add to address register"
    },
    {
      "mnemonic": "ADDI.L #imm,Dn",
      "bytes": 6,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "XNZVC",
      "notes": "Add immediate long"
    },
    {
      "mnemonic": "ADDQ.L #q,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "XNZVC",
      "notes": "Add quick to register"
    },
    {
      "mnemonic": "AND.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "AND register"
    },
    {
      "mnemonic": "ASL.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift left (barrel shifter)"
    },
    {
      "mnemonic": "ASR.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift right (barrel shifter)"
    },
    {
      "mnemonic": "Bcc.W label",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch (branch prediction, 0 penalty if correct)"
    },
    {
      "mnemonic": "Bcc.W mispredicted",
      "bytes": 4,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch (misprediction penalty)"
    },
    {
      "mnemonic": "BCHG Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and change"
    },
    {
      "mnemonic": "BCLR Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and clear"
    },
    {
      "mnemonic": "BFCHG ea{o:w}",
      "bytes": 4,
      "cycles": 3,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Bit field test and change"
    },
    {
      "mnemonic": "BFEXTS ea{o:w},Dn",
      "bytes": 4,
      "cycles": 2,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed bit field extract"
    },
    {
      "mnemonic": "BFEXTU ea{o:w},Dn",
      "bytes": 4,
      "cycles": 2,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned bit field extract"
    },
    {
      "mnemonic": "BFFFO ea{o:w},Dn",
      "bytes": 4,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Bit field find first one"
    },
    {
      "mnemonic": "BRA.W label",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch always (predicted)"
    },
    {
      "mnemonic": "BSET Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and set"
    },
    {
      "mnemonic": "BSR.W label",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch to subroutine"
    },
    {
      "mnemonic": "BTST Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit"
    },
    {
      "mnemonic": "CAS.W Dc,Du,(An)",
      "bytes": 4,
      "cycles": 10,
      "category": "memory",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Compare and swap (atomic)"
    },
    {
      "mnemonic": "CINV",
      "bytes": 2,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Invalidate cache"
    },
    {
      "mnemonic": "CLR.L Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Clear register"
    },
    {
      "mnemonic": "CMP.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Compare registers"
    },
    {
      "mnemonic": "CMP.L (An),Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Compare memory with register"
    },
    {
      "mnemonic": "CPUSH",
      "bytes": 2,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Push and invalidate cache"
    },
    {
      "mnemonic": "DBcc Dn,label",
      "bytes": 4,
      "cycles": 2,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Decrement and branch (predicted)"
    },
    {
      "mnemonic": "DIVS.W ea,Dn",
      "bytes": 2,
      "cycles": 26,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/16"
    },
    {
      "mnemonic": "DIVS.L ea,Dq",
      "bytes": 4,
      "cycles": 26,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/32"
    },
    {
      "mnemonic": "DIVU.W ea,Dn",
      "bytes": 2,
      "cycles": 24,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Unsigned divide 32/16"
    },
    {
      "mnemonic": "DIVU.L ea,Dq",
      "bytes": 4,
      "cycles": 24,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Unsigned divide 32/32"
    },
    {
      "mnemonic": "EOR.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Exclusive OR register"
    },
    {
      "mnemonic": "EXG Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Exchange registers"
    },
    {
      "mnemonic": "EXT.L Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Sign extend"
    },
    {
      "mnemonic": "FADD.D FPn,FPn",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP add double (on-chip FPU, pipelined)"
    },
    {
      "mnemonic": "FCMP.D FPn,FPn",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP compare double"
    },
    {
      "mnemonic": "FDIV.D FPn,FPn",
      "bytes": 4,
      "cycles": 20,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP divide double (faster than 68040)"
    },
    {
      "mnemonic": "FMOVE.D ea,FPn",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "address_indirect",
      "flags_affected": "FPCC",
      "notes": "FP move from memory"
    },
    {
      "mnemonic": "FMUL.D FPn,FPn",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP multiply double (fully pipelined)"
    },
    {
      "mnemonic": "FSQRT.D FPn,FPn",
      "bytes": 4,
      "cycles": 38,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP square root"
    },
    {
      "mnemonic": "FSUB.D FPn,FPn",
      "bytes": 4,
      "cycles": 3,
      "category": "float",
      "addressing_mode": "data_register",
      "flags_affected": "FPCC",
      "notes": "FP subtract"
    },
    {
      "mnemonic": "JMP (An)",
      "bytes": 2,
      "cycles": 2,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump indirect"
    },
    {
      "mnemonic": "JSR (An)",
      "bytes": 2,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump to subroutine"
    },
    {
      "mnemonic": "LEA (d16,An),An",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "address_disp",
      "flags_affected": "none",
      "notes": "Load effective address"
    },
    {
      "mnemonic": "LINK An,#d16",
      "bytes": 4,
      "cycles": 3,
      "category": "stack",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Link and allocate stack frame"
    },
    {
      "mnemonic": "LSL.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift left (barrel shifter)"
    },
    {
      "mnemonic": "LSR.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift right (barrel shifter)"
    },
    {
      "mnemonic": "MOVE.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Move long register (dual-issuable)"
    },
    {
      "mnemonic": "MOVE.L (An),Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move long from memory"
    },
    {
      "mnemonic": "MOVE.L Dn,(An)",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move long to memory"
    },
    {
      "mnemonic": "MOVE.L #imm,Dn",
      "bytes": 6,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZV",
      "notes": "Move long immediate"
    },
    {
      "mnemonic": "MOVE16 (An)+,(xxx).L",
      "bytes": 6,
      "cycles": 2,
      "category": "block",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "16-byte burst move"
    },
    {
      "mnemonic": "MOVEA.L An,An",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Move address register"
    },
    {
      "mnemonic": "MOVEM.L regs,(An)",
      "bytes": 4,
      "cycles": 3,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple to memory (base, +1 per reg)"
    },
    {
      "mnemonic": "MOVEM.L (An),regs",
      "bytes": 4,
      "cycles": 3,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple from memory"
    },
    {
      "mnemonic": "MOVEQ #imm8,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZV",
      "notes": "Move quick (dual-issuable)"
    },
    {
      "mnemonic": "MULS.W ea,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 16x16->32 (hardware pipelined)"
    },
    {
      "mnemonic": "MULS.L ea,Dn",
      "bytes": 4,
      "cycles": 3,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 32x32->32"
    },
    {
      "mnemonic": "MULU.W ea,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned multiply 16x16->32"
    },
    {
      "mnemonic": "MULU.L ea,Dn",
      "bytes": 4,
      "cycles": 3,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned multiply 32x32->32"
    },
    {
      "mnemonic": "NEG.L Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Negate register"
    },
    {
      "mnemonic": "NOP",
      "bytes": 2,
      "cycles": 2,
      "category": "nop",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "No operation (pipeline flush)"
    },
    {
      "mnemonic": "NOT.L Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Logical complement"
    },
    {
      "mnemonic": "OR.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "OR register"
    },
    {
      "mnemonic": "PEA (An)",
      "bytes": 2,
      "cycles": 3,
      "category": "stack",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Push effective address"
    },
    {
      "mnemonic": "PFLUSH",
      "bytes": 4,
      "cycles": 6,
      "category": "protection",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Flush ATC entries"
    },
    {
      "mnemonic": "PLPA (An)",
      "bytes": 4,
      "cycles": 8,
      "category": "protection",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Load physical address"
    },
    {
      "mnemonic": "RTE",
      "bytes": 2,
      "cycles": 10,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "XNZVC",
      "notes": "Return from exception"
    },
    {
      "mnemonic": "RTS",
      "bytes": 2,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Return from subroutine"
    },
    {
      "mnemonic": "Scc Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Set conditionally"
    },
    {
      "mnemonic": "SUB.L Dn,Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Subtract register"
    },
    {
      "mnemonic": "SWAP Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Swap halves"
    },
    {
      "mnemonic": "TRAP #vector",
      "bytes": 2,
      "cycles": 12,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Trap exception"
    },
    {
      "mnemonic": "TST.L Dn",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Test register"
    },
    {
      "mnemonic": "UNLK An",
      "bytes": 2,
      "cycles": 2,
      "category": "stack",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Unlink stack frame"
    }
  ]
}
