

================================================================
== Vitis HLS Report for 'svd_1_Pipeline_VITIS_LOOP_629_52'
================================================================
* Date:           Sun Feb  5 16:58:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.500 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_629_52  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2154|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      836|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      836|    2208|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+------+------------+------------+
    |        Variable Name        | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+------+------------+------------+
    |add_ln629_fu_363_p2          |         +|   0|  0|    39|          32|           1|
    |icmp_ln629_fu_357_p2         |      icmp|   0|  0|    20|          32|          32|
    |select_ln630_102_fu_467_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_103_fu_502_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_104_fu_537_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_105_fu_572_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_106_fu_607_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_107_fu_642_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_108_fu_677_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_109_fu_712_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_110_fu_747_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_111_fu_782_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_112_fu_817_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_113_fu_852_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_114_fu_887_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_115_fu_922_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_116_fu_957_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_117_fu_992_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_118_fu_1027_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_119_fu_1062_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_120_fu_1097_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_121_fu_1132_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_122_fu_1167_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_123_fu_1202_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_124_fu_1237_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_125_fu_1272_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_126_fu_1307_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_127_fu_1342_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_128_fu_1377_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_129_fu_1412_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_130_fu_1447_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_131_fu_1482_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_132_fu_1517_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_133_fu_1552_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_134_fu_1587_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_135_fu_1622_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_136_fu_1657_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_137_fu_1692_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_138_fu_1727_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_139_fu_1762_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_140_fu_1797_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_141_fu_1832_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_142_fu_1867_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_143_fu_1902_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_144_fu_1937_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_145_fu_1972_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_146_fu_2007_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_147_fu_2042_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_148_fu_2077_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_fu_432_p3       |    select|   0|  0|     8|           1|           8|
    |shl_ln630_4_fu_398_p2        |       shl|   0|  0|   149|           8|          48|
    |shl_ln630_6_fu_415_p2        |       shl|   0|  0|  1560|         384|         384|
    |ap_enable_pp0                |       xor|   0|  0|     2|           1|           2|
    +-----------------------------+----------+----+---+------+------------+------------+
    |Total                        |          |   0|  0|  2154|         505|         851|
    +-----------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |W_1_fu_306                 |   9|          2|  384|        768|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_W_1_load  |   9|          2|  384|        768|
    |i_91_fu_302                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|  803|       1606|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |W_1_fu_306               |  384|   0|  384|          0|
    |W_1_load_reg_2210        |  384|   0|  384|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_91_fu_302              |   32|   0|   32|          0|
    |i_reg_2204               |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  836|   0|  836|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.1_Pipeline_VITIS_LOOP_629_52|  return value|
|w_address0      |  out|    3|   ap_memory|                                 w|         array|
|w_ce0           |  out|    1|   ap_memory|                                 w|         array|
|w_q0            |   in|   64|   ap_memory|                                 w|         array|
|W_1_out         |  out|  384|      ap_vld|                           W_1_out|       pointer|
|W_1_out_ap_vld  |  out|    1|      ap_vld|                           W_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------+--------------+

