# Digital Logic with TL-Verilog and Makerchip
### Combinational logic in TL-Verilog using Makerchip 

<details>
<summary>Introduction To Logic Gates</summary>

**Logic Gates**
![Screenshot from 2023-10-12 20-35-00](https://github.com/JBavitha/bavitha_riscv/assets/142578450/f47abbd6-0c83-4225-a175-fcf4f22f9003)

**Combinational Circuit**
![Screenshot from 2023-10-12 20-39-10](https://github.com/JBavitha/bavitha_riscv/assets/142578450/492f2cea-7577-45ab-9644-e0994e29fa87)


**Adder**
![Screenshot from 2023-10-12 20-40-23](https://github.com/JBavitha/bavitha_riscv/assets/142578450/46500938-769b-4f69-9b5a-01d73f17d305)

**Boolean Operators**
![Screenshot from 2023-10-12 20-51-08](https://github.com/JBavitha/bavitha_riscv/assets/142578450/c1a093fb-9cf5-41c3-803c-c42199f0b1b5)

</details>



<details>
<summary>Basic Mux Implementation And Introduction To Makerchip </summary>

**Mux**
![Screenshot from 2023-10-15 13-30-49](https://github.com/JBavitha/bavitha_riscv/assets/142578450/1abcea7b-12d8-401b-82d4-e1fe20c6de8a)

**Chaining Ternary Operator**
![Screenshot from 2023-10-15 13-48-31](https://github.com/JBavitha/bavitha_riscv/assets/142578450/498fe737-669b-437f-b4d1-045ce8eabcce)

**Makerchip**
![Screenshot from 2023-10-15 13-56-29](https://github.com/JBavitha/bavitha_riscv/assets/142578450/66879614-1a30-4065-9c92-aaa2310e37fd)

![Screenshot from 2023-10-15 14-24-42](https://github.com/JBavitha/bavitha_riscv/assets/142578450/5560388d-40f6-40a7-a46c-766997600188)



</details>

<details>

<summary>Labs For Combinational Logic </summary>

![Screenshot from 2023-10-15 14-39-03](https://github.com/JBavitha/bavitha_riscv/assets/142578450/dbe58180-2671-4add-9c31-066ff48e92d3)


- Inverter

![Screenshot from 2023-10-15 14-52-02](https://github.com/JBavitha/bavitha_riscv/assets/142578450/ac2acdb3-ebcf-48e6-8cf2-8bc4c142d1b4)

- AND gate



- Arithmetic Operations (using vectors)


![image](https://github.com/JBavitha/bavitha_riscv/assets/142578450/548d491d-d55f-4b49-8bc9-6d5787d87f34)

- 




</details>














