
*** Running vivado
    with args -log risc16System_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc16System_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/rootie/.Xilinx/Vivado/Vivado_init.tcl'
source risc16System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1536.805 ; gain = 184.090 ; free physical = 5843 ; free virtual = 9040
Command: synth_design -top risc16System_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3957 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.805 ; gain = 0.000 ; free physical = 5731 ; free virtual = 8929
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'risc16System_wrapper' [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/hdl/risc16System_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'risc16System' [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/synth/risc16System.v:13]
INFO: [Synth 8-6157] synthesizing module 'risc16System_CPU_Programmer_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_CPU_Programmer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_CPU_Programmer_0_0' (1#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_CPU_Programmer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_mux_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_mux_0_0' (2#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_clk_div_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_div_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_clk_div_0_0' (3#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_div_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_clk_div_1_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_div_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_clk_div_1_0' (4#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_div_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_clk_wiz_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_clk_wiz_0_0' (5#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'risc16System_clock_bus_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clock_bus_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_clock_bus_0_0' (6#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_clock_bus_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_display_ctrl_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_display_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_display_ctrl_0_0' (7#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_display_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_nexys_7seg_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_nexys_7seg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_nexys_7seg_0_0' (8#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_nexys_7seg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_risc16_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_risc16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_risc16_0_0' (9#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_risc16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc16System_spi_slave_0_0' [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_spi_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_spi_slave_0_0' (10#1) [/home/rootie/risc16/risc16.runs/synth_1/.Xil/Vivado-3241-rootie-ThinkPad-X1/realtime/risc16System_spi_slave_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'spi_slave_0' of module 'risc16System_spi_slave_0_0' requires 10 connections, but only 9 given [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/synth/risc16System.v:124]
INFO: [Synth 8-6155] done synthesizing module 'risc16System' (11#1) [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/synth/risc16System.v:13]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_wrapper' (12#1) [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/hdl/risc16System_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1536.805 ; gain = 0.000 ; free physical = 5745 ; free virtual = 8943
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1536.805 ; gain = 0.000 ; free physical = 5745 ; free virtual = 8943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1536.805 ; gain = 0.000 ; free physical = 5745 ; free virtual = 8943
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_nexys_7seg_0_0/risc16System_nexys_7seg_0_0/risc16System_nexys_7seg_0_0_in_context.xdc] for cell 'risc16System_i/nexys_7seg_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_nexys_7seg_0_0/risc16System_nexys_7seg_0_0/risc16System_nexys_7seg_0_0_in_context.xdc] for cell 'risc16System_i/nexys_7seg_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_in_context.xdc] for cell 'risc16System_i/clk_wiz_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_in_context.xdc] for cell 'risc16System_i/clk_wiz_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_div_0_0/risc16System_clk_div_0_0/risc16System_clk_div_0_0_in_context.xdc] for cell 'risc16System_i/clk_div_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_div_0_0/risc16System_clk_div_0_0/risc16System_clk_div_0_0_in_context.xdc] for cell 'risc16System_i/clk_div_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_risc16_0_0/risc16System_risc16_0_0/risc16System_risc16_0_0_in_context.xdc] for cell 'risc16System_i/risc16_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_risc16_0_0/risc16System_risc16_0_0/risc16System_risc16_0_0_in_context.xdc] for cell 'risc16System_i/risc16_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_display_ctrl_0_0/risc16System_display_ctrl_0_0/risc16System_display_ctrl_0_0_in_context.xdc] for cell 'risc16System_i/display_ctrl_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_display_ctrl_0_0/risc16System_display_ctrl_0_0/risc16System_display_ctrl_0_0_in_context.xdc] for cell 'risc16System_i/display_ctrl_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_spi_slave_0_0/risc16System_spi_slave_0_0/risc16System_spi_slave_0_0_in_context.xdc] for cell 'risc16System_i/spi_slave_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_spi_slave_0_0/risc16System_spi_slave_0_0/risc16System_spi_slave_0_0_in_context.xdc] for cell 'risc16System_i/spi_slave_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_CPU_Programmer_0_0/risc16System_CPU_Programmer_0_0/risc16System_CPU_Programmer_0_0_in_context.xdc] for cell 'risc16System_i/CPU_Programmer_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_CPU_Programmer_0_0/risc16System_CPU_Programmer_0_0/risc16System_CPU_Programmer_0_0_in_context.xdc] for cell 'risc16System_i/CPU_Programmer_0'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_mux_0_0/risc16System_mux_0_0/risc16System_mux_0_0_in_context.xdc] for cell 'risc16System_i/Clk_Mux'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_mux_0_0/risc16System_mux_0_0/risc16System_mux_0_0_in_context.xdc] for cell 'risc16System_i/Clk_Mux'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_div_1_0/risc16System_clk_div_1_0/risc16System_clk_div_1_0_in_context.xdc] for cell 'risc16System_i/clk_div_1'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_div_1_0/risc16System_clk_div_1_0/risc16System_clk_div_1_0_in_context.xdc] for cell 'risc16System_i/clk_div_1'
Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clock_bus_0_0/risc16System_clock_bus_0_0/risc16System_clock_bus_0_0_in_context.xdc] for cell 'risc16System_i/clock_bus_0'
Finished Parsing XDC File [/home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clock_bus_0_0/risc16System_clock_bus_0_0/risc16System_clock_bus_0_0_in_context.xdc] for cell 'risc16System_i/clock_bus_0'
Parsing XDC File [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'sclk_IBUF'. [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'BTNU_IBUF'. [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led'. [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led2'. [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led3'. [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc:34]
Finished Parsing XDC File [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/risc16System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rootie/Documents/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/risc16System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/risc16System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rootie/risc16/risc16.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rootie/risc16/risc16.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5481 ; free virtual = 8679
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5482 ; free virtual = 8680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5482 ; free virtual = 8680
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5482 ; free virtual = 8680
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5558 ; free virtual = 8756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5558 ; free virtual = 8756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/rootie/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for risc16System_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/nexys_7seg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/risc16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/display_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/spi_slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/CPU_Programmer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/Clk_Mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/clk_div_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc16System_i/clock_bus_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5559 ; free virtual = 8758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5559 ; free virtual = 8757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5547 ; free virtual = 8747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'risc16System_i/clk_wiz_0/clk_out1' to pin 'risc16System_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5427 ; free virtual = 8626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5427 ; free virtual = 8626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |risc16System_CPU_Programmer_0_0 |         1|
|2     |risc16System_mux_0_0            |         1|
|3     |risc16System_clk_div_0_0        |         1|
|4     |risc16System_clk_div_1_0        |         1|
|5     |risc16System_clk_wiz_0_0        |         1|
|6     |risc16System_clock_bus_0_0      |         1|
|7     |risc16System_display_ctrl_0_0   |         1|
|8     |risc16System_nexys_7seg_0_0     |         1|
|9     |risc16System_risc16_0_0         |         1|
|10    |risc16System_spi_slave_0_0      |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |risc16System_CPU_Programmer_0_0 |     1|
|2     |risc16System_clk_div_0_0        |     1|
|3     |risc16System_clk_div_1_0        |     1|
|4     |risc16System_clk_wiz_0_0        |     1|
|5     |risc16System_clock_bus_0_0      |     1|
|6     |risc16System_display_ctrl_0_0   |     1|
|7     |risc16System_mux_0_0            |     1|
|8     |risc16System_nexys_7seg_0_0     |     1|
|9     |risc16System_risc16_0_0         |     1|
|10    |risc16System_spi_slave_0_0      |     1|
|11    |IBUF                            |     7|
|12    |OBUF                            |    19|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   156|
|2     |  risc16System_i |risc16System |   130|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5425 ; free virtual = 8625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5479 ; free virtual = 8679
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5479 ; free virtual = 8679
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5420 ; free virtual = 8620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.332 ; gain = 242.527 ; free physical = 5468 ; free virtual = 8668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.332 ; gain = 0.000 ; free physical = 5468 ; free virtual = 8668
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rootie/risc16/risc16.runs/synth_1/risc16System_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc16System_wrapper_utilization_synth.rpt -pb risc16System_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 01:54:48 2019...
