==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 971.453 MB.
INFO: [HLS 200-10] Analyzing design file '../tutorial_example/source/hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:11:28)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:11:45)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:11:62)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:16:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:16:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:16:70)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:25:24)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:25:41)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:25:58)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:34:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:34:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:34:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:44:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:44:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:44:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:62:114)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:62:131)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:62:148)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:117:22)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:117:39)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:117:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 2.78 seconds. Elapsed time: 6.63 seconds; current allocated memory: 971.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/hevc_loop_filter_chroma_8bit_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'tc_arr': Complete partitioning on dimension 1. (../tutorial_example/source/hls.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to 'no_p_arr': Complete partitioning on dimension 1. (../tutorial_example/source/hls.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to 'no_q_arr': Complete partitioning on dimension 1. (../tutorial_example/source/hls.cpp:65:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.85 seconds; current allocated memory: 971.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 971.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.453 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_76_1' (../tutorial_example/source/hls.cpp:70:9) in function 'hevc_loop_filter_chroma_8bit_hls'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../tutorial_example/source/hls.cpp:98:43) to (../tutorial_example/source/hls.cpp:99:13) in function 'hevc_loop_filter_chroma_8bit_hls'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../tutorial_example/source/hls.cpp:101:42) to (../tutorial_example/source/hls.cpp:102:13) in function 'hevc_loop_filter_chroma_8bit_hls'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 993.703 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_1' (../tutorial_example/source/hls.cpp:76:22) in function 'hevc_loop_filter_chroma_8bit_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 995.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hevc_loop_filter_chroma_8bit_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
WARNING: [HLS 200-880] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('pix_base_addr_1_write_ln98', ../tutorial_example/source/hls.cpp:98) of variable 'cond70', ../tutorial_example/source/hls.cpp:98 on array 'pix_base' and 'load' operation 8 bit ('pix_base_load_1', ../tutorial_example/source/hls.cpp:90) on array 'pix_base'.
WARNING: [HLS 200-880] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('pix_base_addr_1_write_ln98', ../tutorial_example/source/hls.cpp:98) of variable 'cond70', ../tutorial_example/source/hls.cpp:98 on array 'pix_base' and 'load' operation 8 bit ('pix_base_load_1', ../tutorial_example/source/hls.cpp:90) on array 'pix_base'.
WARNING: [HLS 200-880] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('pix_base_addr_1_write_ln98', ../tutorial_example/source/hls.cpp:98) of variable 'cond70', ../tutorial_example/source/hls.cpp:98 on array 'pix_base' and 'load' operation 8 bit ('pix_base_load_1', ../tutorial_example/source/hls.cpp:90) on array 'pix_base'.
WARNING: [HLS 200-880] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('pix_base_addr_1_write_ln98', ../tutorial_example/source/hls.cpp:98) of variable 'cond70', ../tutorial_example/source/hls.cpp:98 on array 'pix_base' and 'load' operation 8 bit ('pix_base_load_1', ../tutorial_example/source/hls.cpp:90) on array 'pix_base'.
WARNING: [HLS 200-880] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('pix_base_addr_2_write_ln101', ../tutorial_example/source/hls.cpp:101) of variable 'cond95', ../tutorial_example/source/hls.cpp:101 on array 'pix_base' and 'load' operation 8 bit ('pix_base_load_2', ../tutorial_example/source/hls.cpp:91) on array 'pix_base'.
WARNING: [HLS 200-885] The II Violation in module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' (loop 'VITIS_LOOP_87_2'): Unable to schedule 'load' operation 8 bit ('pix_base_load', ../tutorial_example/source/hls.cpp:89) on array 'pix_base' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'pix_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'VITIS_LOOP_87_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.18 seconds; current allocated memory: 996.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 996.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hevc_loop_filter_chroma_8bit_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 996.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 996.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' pipeline 'VITIS_LOOP_87_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 996.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hevc_loop_filter_chroma_8bit_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/pix_base' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/frame_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/xstride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/ystride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/tc_arr_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/tc_arr_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/no_p_arr_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/no_p_arr_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/no_q_arr_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hevc_loop_filter_chroma_8bit_hls/no_q_arr_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hevc_loop_filter_chroma_8bit_hls' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'hevc_loop_filter_chroma_8bit_hls/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'hevc_loop_filter_chroma_8bit_hls/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'hevc_loop_filter_chroma_8bit_hls/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hevc_loop_filter_chroma_8bit_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.21 seconds; current allocated memory: 996.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 999.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1003.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hevc_loop_filter_chroma_8bit_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for hevc_loop_filter_chroma_8bit_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 464.47 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 31.613 MB.
INFO: [HLS 200-1510] Running: close_solution 
