#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\DevTools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\va_math.vpi";
S_0000000000460760 .scope module, "nano4k_spi_flash_tb" "nano4k_spi_flash_tb" 2 4;
 .timescale -9 -11;
v00000000004e2e70_0 .var "addr", 21 0;
v00000000004e2f10_0 .net "chipSelect", 0 0, v0000000000516f20_0;  1 drivers
v00000000004e2fb0_0 .var "cmd", 7 0;
v00000000004e3050_0 .var "i_clock", 0 0;
v00000000004e30f0_0 .var "i_enable_n", 0 0;
v00000000004e3190_0 .net "rd_data", 7 0, v00000000004e25b0_0;  1 drivers
v00000000004e3230_0 .net "readStrobe", 0 0, v0000000000483c30_0;  1 drivers
v00000000004e32d0_0 .var "s_clock", 0 0;
v00000000004e3370_0 .net "spiClk", 0 0, L_0000000000484c70;  1 drivers
v00000000004e3410_0 .var "spiMiso", 0 0;
v00000000004e34b0_0 .net "spiMosi", 0 0, v0000000000483b90_0;  1 drivers
v00000000004e3550_0 .var "wr_data", 7 0;
v00000000004e35f0_0 .net "writeStrobe", 0 0, v0000000000463c10_0;  1 drivers
S_0000000000483870 .scope module, "dut" "nano4k_spi_flash" 2 23, 3 8 0, S_0000000000460760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "interfaceEnable_n";
    .port_info 2 /INPUT 1 "interfaceClk";
    .port_info 3 /INPUT 1 "serialClk";
    .port_info 4 /INPUT 8 "fCommand";
    .port_info 5 /INPUT 22 "fAddress";
    .port_info 6 /INPUT 8 "fData_WR";
    .port_info 7 /OUTPUT 8 "fData_RD";
    .port_info 8 /OUTPUT 1 "RdDataValid";
    .port_info 9 /OUTPUT 1 "WrDataReady";
    .port_info 10 /INPUT 1 "MISO";
    .port_info 11 /OUTPUT 1 "MOSI";
    .port_info 12 /OUTPUT 1 "MCLK";
    .port_info 13 /OUTPUT 1 "CS_n";
P_0000000000455b00 .param/l "ADDR_TX" 1 3 34, +C4<00000000000000000000000000000010>;
P_0000000000455b38 .param/l "CMD_TX" 1 3 33, +C4<00000000000000000000000000000001>;
P_0000000000455b70 .param/l "DATA_PHASE" 1 3 36, +C4<00000000000000000000000000000100>;
P_0000000000455ba8 .param/l "DMMY_WAIT" 1 3 35, +C4<00000000000000000000000000000011>;
P_0000000000455be0 .param/l "IDLE" 1 3 32, +C4<00000000000000000000000000000000>;
L_0000000000484c70 .functor OR 1, v00000000004e32d0_0, v00000000004e2970_0, C4<0>, C4<0>;
v0000000000516f20_0 .var "CS_n", 0 0;
v0000000000516ca0_0 .net "MCLK", 0 0, L_0000000000484c70;  alias, 1 drivers
v0000000000483af0_0 .net "MISO", 0 0, v00000000004e3410_0;  1 drivers
v0000000000483b90_0 .var "MOSI", 0 0;
v0000000000483c30_0 .var "RdDataValid", 0 0;
v0000000000463c10_0 .var "WrDataReady", 0 0;
v0000000000463cb0_0 .var "addrCycleCount", 1 0;
v0000000000463d50_0 .var "cmdHasAddrPhase", 0 0;
v0000000000463df0_0 .var "cmdHasDataPhase", 0 0;
v00000000004e1fe0_0 .var "cmdHasDmmyPhase", 0 0;
v00000000004e20b0_0 .var "currentAddr", 23 0;
v00000000004e2150_0 .var "currentCmd", 7 0;
v00000000004e21f0_0 .var "deserializerBuffer", 7 0;
v00000000004e2290_0 .var "deserializerCycleCount", 3 0;
v00000000004e2330_0 .var "deserializerEnable", 0 0;
v00000000004e23d0_0 .var "dmmyCycleCount", 2 0;
v00000000004e2470_0 .net "fAddress", 21 0, v00000000004e2e70_0;  1 drivers
v00000000004e2510_0 .net "fCommand", 7 0, v00000000004e2fb0_0;  1 drivers
v00000000004e25b0_0 .var "fData_RD", 7 0;
v00000000004e2650_0 .net "fData_WR", 7 0, v00000000004e3550_0;  1 drivers
v00000000004e26f0_0 .var "flashState", 3 0;
v00000000004e2790_0 .net "interfaceClk", 0 0, v00000000004e3050_0;  1 drivers
v00000000004e2830_0 .net "interfaceEnable_n", 0 0, v00000000004e30f0_0;  1 drivers
v00000000004e28d0_0 .var "isReadCmd", 0 0;
v00000000004e2970_0 .var "mclkEnable_n", 0 0;
v00000000004e2a10_0 .var "mosiOut", 7 0;
v00000000004e2ab0_0 .var "numOfDmmyBytes", 2 0;
o00000000004894e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000004e2b50_0 .net "reset_n", 0 0, o00000000004894e8;  0 drivers
v00000000004e2bf0_0 .net "serialClk", 0 0, v00000000004e32d0_0;  1 drivers
v00000000004e2c90_0 .var "serializerByteBuffer", 7 0;
v00000000004e2d30_0 .var "serializerCycleCount", 3 0;
v00000000004e2dd0_0 .var "serializerEnable", 0 0;
E_0000000000454a80 .event anyedge, v00000000004e2150_0;
E_0000000000454ac0 .event posedge, v0000000000516ca0_0;
E_0000000000460b70 .event negedge, v00000000004e2bf0_0;
E_0000000000460f70 .event posedge, v00000000004e2790_0;
    .scope S_0000000000483870;
T_0 ;
    %wait E_0000000000460f70;
    %load/vec4 v00000000004e2830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000516f20_0, 0;
    %load/vec4 v00000000004e26f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v00000000004e2510_0;
    %assign/vec4 v00000000004e2150_0, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000004e2470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000004e20b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000000000463c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000000000463d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000000004e1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000000000463df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
T_0.15 ;
T_0.13 ;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %load/vec4 v00000000004e2150_0;
    %assign/vec4 v00000000004e2c90_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000000000463cb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000463cb0_0, 0;
    %load/vec4 v00000000004e1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0000000000463df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
T_0.21 ;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v00000000004e2c90_0;
    %load/vec4 v00000000004e20b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 24;
    %assign/vec4 v00000000004e20b0_0, 0;
    %assign/vec4 v00000000004e2c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %load/vec4 v0000000000463cb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000000463cb0_0, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000000004e23d0_0;
    %load/vec4 v00000000004e2ab0_0;
    %cmp/e;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000004e23d0_0, 0;
    %load/vec4 v0000000000463df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
T_0.25 ;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %load/vec4 v00000000004e23d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000004e23d0_0, 0;
T_0.23 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000000004e28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2330_0, 0;
    %load/vec4 v00000000004e21f0_0;
    %assign/vec4 v00000000004e25b0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %load/vec4 v00000000004e2650_0;
    %assign/vec4 v00000000004e2c90_0, 0;
T_0.27 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000463cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000004e23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000516f20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000483870;
T_1 ;
    %wait E_0000000000460b70;
    %load/vec4 v00000000004e2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000004e2d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000463c10_0, 0;
    %load/vec4 v00000000004e2c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000004e2a10_0, 0;
    %load/vec4 v00000000004e2c90_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000483b90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000483b90_0;
    %load/vec4 v00000000004e2a10_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 8;
    %assign/vec4 v00000000004e2a10_0, 0;
    %assign/vec4 v0000000000483b90_0, 0;
T_1.3 ;
    %load/vec4 v00000000004e2d30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000463c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e2d30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000004e2d30_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000004e2d30_0, 0;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000463c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e2d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000483b90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000483870;
T_2 ;
    %wait E_0000000000454ac0;
    %load/vec4 v00000000004e2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000004e2290_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e2290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000483c30_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000004e21f0_0;
    %load/vec4 v0000000000483af0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/u 8;
    %assign/vec4 v00000000004e21f0_0, 0;
    %load/vec4 v00000000004e2290_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000004e2290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000483c30_0, 0;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000483c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e2290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000483870;
T_3 ;
    %wait E_0000000000454a80;
    %load/vec4 v00000000004e2150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000463d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e1fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000463df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e28d0_0, 0, 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e1fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e28d0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e1fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e28d0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e1fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000463df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e28d0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000483870;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000004e2d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000004e2c90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000463cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000004e23d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000004e2ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000004e2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000463c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000483c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000004e2dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000004e2a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000004e2150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000483b90_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000460760;
T_5 ;
    %delay 8000, 0;
    %load/vec4 v00000000004e3050_0;
    %inv;
    %assign/vec4 v00000000004e3050_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000460760;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v00000000004e32d0_0;
    %inv;
    %assign/vec4 v00000000004e32d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000460760;
T_7 ;
    %vpi_call 2 41 "$dumpfile", "sim_result.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000460760 {0 0 0};
    %vpi_call 2 43 "$dumpon" {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e3050_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e32d0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e30f0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v00000000004e2fb0_0, 0, 8;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e3410_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e30f0_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e30f0_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000000004e2fb0_0, 0, 8;
    %delay 150000, 0;
    %pushi/vec4 933, 0, 22;
    %store/vec4 v00000000004e2e70_0, 0, 22;
    %delay 174000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e30f0_0, 0, 1;
    %delay 165000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e3410_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e3410_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e3410_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000004e3410_0, 0, 1;
    %delay 299000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000004e30f0_0, 0, 1;
    %delay 540000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nano4k_spi_flash_tb.v";
    "./nano4k_spi_flash.v";
