#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Tue Aug  6 12:43:20 2024
# Process ID: 50931
# Current directory: /home/bcheng/workspace/dev/place-and-route/tcl
# Command line: vivado -mode batch -source complete_flow.tcl
# Log file: /home/bcheng/workspace/dev/place-and-route/tcl/vivado.log
# Journal file: /home/bcheng/workspace/dev/place-and-route/tcl/vivado.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 1103.634 MHz, CPU Physical cores: 4, Host memory: 16388 MB
#-----------------------------------------------------------
source complete_flow.tcl
# set project_name "counter"
# set project_dir "/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter"
# set design_name "top_level"
# set rtl_dir "/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new" 
# set xdc_file "/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc"
# open_project $project_dir/$project_name.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
# synth_design -top $design_name
Command: synth_design -top top_level
Starting synth_design
Using part: xc7z020clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.910 ; gain = 403.746 ; free physical = 4408 ; free virtual = 24383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/top_level.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pps_gen' [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/pps_gen.vhd:13]
	Parameter pulse_freq bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pps_gen' (0#1) [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/pps_gen.vhd:13]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/counter.vhd:15]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/sources_1/new/top_level.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.879 ; gain = 478.715 ; free physical = 4307 ; free virtual = 24283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2136.691 ; gain = 496.527 ; free physical = 4304 ; free virtual = 24281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2136.691 ; gain = 496.527 ; free physical = 4304 ; free virtual = 24281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.691 ; gain = 0.000 ; free physical = 4304 ; free virtual = 24281
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.441 ; gain = 0.000 ; free physical = 4286 ; free virtual = 24263
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2252.477 ; gain = 0.000 ; free physical = 4286 ; free virtual = 24263
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4283 ; free virtual = 24259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4283 ; free virtual = 24259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4283 ; free virtual = 24259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4283 ; free virtual = 24260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4278 ; free virtual = 24259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4276 ; free virtual = 24257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4276 ; free virtual = 24257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4276 ; free virtual = 24257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |FDRE   |     9|
|9     |IBUF   |     2|
|10    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2252.477 ; gain = 496.527 ; free physical = 4284 ; free virtual = 24265
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.477 ; gain = 612.312 ; free physical = 4284 ; free virtual = 24265
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.477 ; gain = 0.000 ; free physical = 4284 ; free virtual = 24265
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/bcheng/workspace/dev/place-and-route/hdl/vhdl/counter/counter.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.473 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: debfdae7
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2316.508 ; gain = 1034.844 ; free physical = 4569 ; free virtual = 24550
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1834.005; main = 1508.229; forked = 378.120
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3194.859; main = 2316.477; forked = 974.430
# write_checkpoint -force synthesized.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24550
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24550
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24550
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24550
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24550
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24551
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2348.488 ; gain = 0.000 ; free physical = 4569 ; free virtual = 24551
INFO: [Common 17-1381] The checkpoint '/home/bcheng/workspace/dev/place-and-route/tcl/synthesized.dcp' has been generated.
# close project
can not find channel named "project"
    while executing
"close project"
    (file "complete_flow.tcl" line 37)
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 12:43:46 2024...
