// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xbigint_math.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XBigint_math_CfgInitialize(XBigint_math *InstancePtr, XBigint_math_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Periph_bus_BaseAddress = ConfigPtr->Periph_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XBigint_math_Start(XBigint_math *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL) & 0x80;
    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XBigint_math_IsDone(XBigint_math *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XBigint_math_IsIdle(XBigint_math *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XBigint_math_IsReady(XBigint_math *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XBigint_math_EnableAutoRestart(XBigint_math *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL, 0x80);
}

void XBigint_math_DisableAutoRestart(XBigint_math *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_AP_CTRL, 0);
}

u32 XBigint_math_Get_a_BaseAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE);
}

u32 XBigint_math_Get_a_HighAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH);
}

u32 XBigint_math_Get_a_TotalBytes(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + 1);
}

u32 XBigint_math_Get_a_BitWidth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_WIDTH_A;
}

u32 XBigint_math_Get_a_Depth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_DEPTH_A;
}

u32 XBigint_math_Write_a_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_a_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBigint_math_Write_a_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_a_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_A_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_A_BASE + offset + i);
    }
    return length;
}

u32 XBigint_math_Get_b_BaseAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE);
}

u32 XBigint_math_Get_b_HighAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH);
}

u32 XBigint_math_Get_b_TotalBytes(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + 1);
}

u32 XBigint_math_Get_b_BitWidth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_WIDTH_B;
}

u32 XBigint_math_Get_b_Depth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_DEPTH_B;
}

u32 XBigint_math_Write_b_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_b_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBigint_math_Write_b_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_b_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_B_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_B_BASE + offset + i);
    }
    return length;
}

u32 XBigint_math_Get_c_BaseAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE);
}

u32 XBigint_math_Get_c_HighAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH);
}

u32 XBigint_math_Get_c_TotalBytes(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + 1);
}

u32 XBigint_math_Get_c_BitWidth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_WIDTH_C;
}

u32 XBigint_math_Get_c_Depth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_DEPTH_C;
}

u32 XBigint_math_Write_c_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_c_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBigint_math_Write_c_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_c_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_C_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_C_BASE + offset + i);
    }
    return length;
}

u32 XBigint_math_Get_d_BaseAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE);
}

u32 XBigint_math_Get_d_HighAddress(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH);
}

u32 XBigint_math_Get_d_TotalBytes(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + 1);
}

u32 XBigint_math_Get_d_BitWidth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_WIDTH_D;
}

u32 XBigint_math_Get_d_Depth(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBIGINT_MATH_PERIPH_BUS_DEPTH_D;
}

u32 XBigint_math_Write_d_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_d_Words(XBigint_math *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + (offset + i)*4);
    }
    return length;
}

u32 XBigint_math_Write_d_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XBigint_math_Read_d_Bytes(XBigint_math *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XBIGINT_MATH_PERIPH_BUS_ADDR_D_HIGH - XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Periph_bus_BaseAddress + XBIGINT_MATH_PERIPH_BUS_ADDR_D_BASE + offset + i);
    }
    return length;
}

void XBigint_math_InterruptGlobalEnable(XBigint_math *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_GIE, 1);
}

void XBigint_math_InterruptGlobalDisable(XBigint_math *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_GIE, 0);
}

void XBigint_math_InterruptEnable(XBigint_math *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_IER);
    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_IER, Register | Mask);
}

void XBigint_math_InterruptDisable(XBigint_math *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_IER);
    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_IER, Register & (~Mask));
}

void XBigint_math_InterruptClear(XBigint_math *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XBigint_math_WriteReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_ISR, Mask);
}

u32 XBigint_math_InterruptGetEnabled(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_IER);
}

u32 XBigint_math_InterruptGetStatus(XBigint_math *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XBigint_math_ReadReg(InstancePtr->Periph_bus_BaseAddress, XBIGINT_MATH_PERIPH_BUS_ADDR_ISR);
}

