// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/16/2017 00:05:50"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Auto_manual (
	Chan1,
	clk,
	RCV_Chan1,
	RCV_Chan2,
	RCV_Chan3,
	RCV_Chan4,
	MCU_Chan1,
	MCU_Chan2,
	MCU_Chan3,
	MCU_Chan4,
	RCV_Chan5,
	Chan2,
	Chan3,
	Chan4,
	Trigger,
	test);
output 	Chan1;
input 	clk;
input 	RCV_Chan1;
input 	RCV_Chan2;
input 	RCV_Chan3;
input 	RCV_Chan4;
input 	MCU_Chan1;
input 	MCU_Chan2;
input 	MCU_Chan3;
input 	MCU_Chan4;
input 	RCV_Chan5;
output 	Chan2;
output 	Chan3;
output 	Chan4;
output 	Trigger;
output 	[31:0] test;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RCV_Chan1~combout ;
wire \MCU_Chan1~combout ;
wire \clk~combout ;
wire \RCV_Chan5~combout ;
wire \inst|pre_PulIn~regout ;
wire \inst|Equal1~1_combout ;
wire \inst|temp[0]~3 ;
wire \inst|temp[0]~3COUT1_33 ;
wire \inst|temp[1]~1 ;
wire \inst|temp[1]~1COUT1_34 ;
wire \inst|temp[2]~7 ;
wire \inst|temp[3]~5 ;
wire \inst|temp[3]~5COUT1_35 ;
wire \inst|temp[4]~9 ;
wire \inst|temp[4]~9COUT1_36 ;
wire \inst|temp[5]~11 ;
wire \inst|temp[5]~11COUT1_37 ;
wire \inst|temp[6]~13 ;
wire \inst|temp[6]~13COUT1_38 ;
wire \inst|temp[7]~15 ;
wire \inst|temp[8]~17 ;
wire \inst|temp[8]~17COUT1_39 ;
wire \inst|temp[9]~19 ;
wire \inst|temp[9]~19COUT1_40 ;
wire \inst|temp[10]~21 ;
wire \inst|temp[10]~21COUT1_41 ;
wire \inst|Equal1~0 ;
wire \inst2|LessThan0~2 ;
wire \inst2|LessThan0~1 ;
wire \inst|temp[11]~23 ;
wire \inst|temp[11]~23COUT1_42 ;
wire \inst|temp[12]~25 ;
wire \inst|temp[13]~27 ;
wire \inst|temp[13]~27COUT1_43 ;
wire \inst|temp[14]~29 ;
wire \inst|temp[14]~29COUT1_44 ;
wire \inst2|LessThan0~3 ;
wire \inst2|LessThan0~0 ;
wire \inst2|LessThan0~4_combout ;
wire \inst2|flag~regout ;
wire \inst2|pre_flag~regout ;
wire \inst2|count[0]~63 ;
wire \inst2|count[1]~61 ;
wire \inst2|count[1]~61COUT1_65 ;
wire \inst2|count[2]~59 ;
wire \inst2|count[2]~59COUT1_66 ;
wire \inst2|count[3]~57 ;
wire \inst2|count[3]~57COUT1_67 ;
wire \inst2|count[4]~55 ;
wire \inst2|count[4]~55COUT1_68 ;
wire \inst2|count[5]~53 ;
wire \inst2|count[6]~51 ;
wire \inst2|count[6]~51COUT1_69 ;
wire \inst2|count[7]~49 ;
wire \inst2|count[7]~49COUT1_70 ;
wire \inst2|count[8]~47 ;
wire \inst2|count[8]~47COUT1_71 ;
wire \inst2|count[9]~45 ;
wire \inst2|count[9]~45COUT1_72 ;
wire \inst2|count[10]~43 ;
wire \inst2|count[11]~41 ;
wire \inst2|count[11]~41COUT1_73 ;
wire \inst2|count[12]~39 ;
wire \inst2|count[12]~39COUT1_74 ;
wire \inst2|count[13]~37 ;
wire \inst2|count[13]~37COUT1_75 ;
wire \inst2|count[14]~35 ;
wire \inst2|count[14]~35COUT1_76 ;
wire \inst2|count[15]~33 ;
wire \inst2|count[16]~31 ;
wire \inst2|count[16]~31COUT1_77 ;
wire \inst2|count[17]~29 ;
wire \inst2|count[17]~29COUT1_78 ;
wire \inst2|count[18]~27 ;
wire \inst2|count[18]~27COUT1_79 ;
wire \inst2|count[19]~25 ;
wire \inst2|count[19]~25COUT1_80 ;
wire \inst2|count[20]~23 ;
wire \inst2|count[21]~21 ;
wire \inst2|count[21]~21COUT1_81 ;
wire \inst2|count[22]~19 ;
wire \inst2|count[22]~19COUT1_82 ;
wire \inst2|count[23]~17 ;
wire \inst2|count[23]~17COUT1_83 ;
wire \inst2|count[24]~15 ;
wire \inst2|count[24]~15COUT1_84 ;
wire \inst2|count[25]~13 ;
wire \inst2|count[26]~11 ;
wire \inst2|count[26]~11COUT1_85 ;
wire \inst2|count[27]~9 ;
wire \inst2|count[27]~9COUT1_86 ;
wire \inst2|count[28]~7 ;
wire \inst2|count[28]~7COUT1_87 ;
wire \inst2|count[29]~5 ;
wire \inst2|count[29]~5COUT1_88 ;
wire \inst2|count[30]~3 ;
wire \inst2|LessThan1~7_combout ;
wire \inst2|LessThan1~8_combout ;
wire \inst2|LessThan1~5_combout ;
wire \inst2|LessThan1~6_combout ;
wire \inst2|LessThan1~1_combout ;
wire \inst2|LessThan1~3_combout ;
wire \inst2|LessThan1~0_combout ;
wire \inst2|LessThan1~2_combout ;
wire \inst2|LessThan1~4_combout ;
wire \inst2|LessThan1~9_combout ;
wire \inst2|wait_flag~regout ;
wire \inst2|wait_flag~2 ;
wire \inst2|Trigger~regout ;
wire \inst2|Chan1~0_combout ;
wire \MCU_Chan2~combout ;
wire \RCV_Chan2~combout ;
wire \inst2|Chan2~0_combout ;
wire \RCV_Chan3~combout ;
wire \MCU_Chan3~combout ;
wire \inst2|Chan3~0_combout ;
wire \MCU_Chan4~combout ;
wire \RCV_Chan4~combout ;
wire \inst2|Chan4~0_combout ;
wire [31:0] \inst2|count ;
wire [15:0] \inst|d ;
wire [15:0] \inst|temp ;


// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan1~combout ),
	.padio(RCV_Chan1));
// synopsys translate_off
defparam \RCV_Chan1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan1~combout ),
	.padio(MCU_Chan1));
// synopsys translate_off
defparam \MCU_Chan1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan5~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan5~combout ),
	.padio(RCV_Chan5));
// synopsys translate_off
defparam \RCV_Chan5~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \inst|pre_PulIn (
// Equation(s):
// \inst|Equal1~0  = (!\RCV_Chan5~combout  & (((B1_pre_PulIn))))
// \inst|pre_PulIn~regout  = DFFEAS(\inst|Equal1~0 , GLOBAL(\clk~combout ), VCC, , , \RCV_Chan5~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\RCV_Chan5~combout ),
	.datab(vcc),
	.datac(\RCV_Chan5~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~0 ),
	.regout(\inst|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|pre_PulIn .lut_mask = "5050";
defparam \inst|pre_PulIn .operation_mode = "normal";
defparam \inst|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst|pre_PulIn .register_cascade_mode = "off";
defparam \inst|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (((\RCV_Chan5~combout  & !\inst|pre_PulIn~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan5~combout ),
	.datad(\inst|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = "00f0";
defparam \inst|Equal1~1 .operation_mode = "normal";
defparam \inst|Equal1~1 .output_mode = "comb_only";
defparam \inst|Equal1~1 .register_cascade_mode = "off";
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
defparam \inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \inst|temp[0] (
// Equation(s):
// \inst|temp [0] = DFFEAS(((!\inst|temp [0])), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[0]~3  = CARRY(((\inst|temp [0])))
// \inst|temp[0]~3COUT1_33  = CARRY(((\inst|temp [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [0]),
	.cout(),
	.cout0(\inst|temp[0]~3 ),
	.cout1(\inst|temp[0]~3COUT1_33 ));
// synopsys translate_off
defparam \inst|temp[0] .lut_mask = "33cc";
defparam \inst|temp[0] .operation_mode = "arithmetic";
defparam \inst|temp[0] .output_mode = "reg_only";
defparam \inst|temp[0] .register_cascade_mode = "off";
defparam \inst|temp[0] .sum_lutc_input = "datac";
defparam \inst|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \inst|temp[1] (
// Equation(s):
// \inst|temp [1] = DFFEAS(\inst|temp [1] $ ((((\inst|temp[0]~3 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[1]~1  = CARRY(((!\inst|temp[0]~3 )) # (!\inst|temp [1]))
// \inst|temp[1]~1COUT1_34  = CARRY(((!\inst|temp[0]~3COUT1_33 )) # (!\inst|temp [1]))

	.clk(\clk~combout ),
	.dataa(\inst|temp [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[0]~3 ),
	.cin1(\inst|temp[0]~3COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [1]),
	.cout(),
	.cout0(\inst|temp[1]~1 ),
	.cout1(\inst|temp[1]~1COUT1_34 ));
// synopsys translate_off
defparam \inst|temp[1] .cin0_used = "true";
defparam \inst|temp[1] .cin1_used = "true";
defparam \inst|temp[1] .lut_mask = "5a5f";
defparam \inst|temp[1] .operation_mode = "arithmetic";
defparam \inst|temp[1] .output_mode = "reg_only";
defparam \inst|temp[1] .register_cascade_mode = "off";
defparam \inst|temp[1] .sum_lutc_input = "cin";
defparam \inst|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \inst|temp[2] (
// Equation(s):
// \inst|temp [2] = DFFEAS(\inst|temp [2] $ ((((!\inst|temp[1]~1 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[2]~7  = CARRY((\inst|temp [2] & ((!\inst|temp[1]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\inst|temp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[1]~1 ),
	.cin1(\inst|temp[1]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [2]),
	.cout(\inst|temp[2]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[2] .cin0_used = "true";
defparam \inst|temp[2] .cin1_used = "true";
defparam \inst|temp[2] .lut_mask = "a50a";
defparam \inst|temp[2] .operation_mode = "arithmetic";
defparam \inst|temp[2] .output_mode = "reg_only";
defparam \inst|temp[2] .register_cascade_mode = "off";
defparam \inst|temp[2] .sum_lutc_input = "cin";
defparam \inst|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \inst|temp[3] (
// Equation(s):
// \inst|temp [3] = DFFEAS(\inst|temp [3] $ ((((\inst|temp[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[3]~5  = CARRY(((!\inst|temp[2]~7 )) # (!\inst|temp [3]))
// \inst|temp[3]~5COUT1_35  = CARRY(((!\inst|temp[2]~7 )) # (!\inst|temp [3]))

	.clk(\clk~combout ),
	.dataa(\inst|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[2]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [3]),
	.cout(),
	.cout0(\inst|temp[3]~5 ),
	.cout1(\inst|temp[3]~5COUT1_35 ));
// synopsys translate_off
defparam \inst|temp[3] .cin_used = "true";
defparam \inst|temp[3] .lut_mask = "5a5f";
defparam \inst|temp[3] .operation_mode = "arithmetic";
defparam \inst|temp[3] .output_mode = "reg_only";
defparam \inst|temp[3] .register_cascade_mode = "off";
defparam \inst|temp[3] .sum_lutc_input = "cin";
defparam \inst|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \inst|temp[4] (
// Equation(s):
// \inst|temp [4] = DFFEAS(\inst|temp [4] $ ((((!(!\inst|temp[2]~7  & \inst|temp[3]~5 ) # (\inst|temp[2]~7  & \inst|temp[3]~5COUT1_35 ))))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[4]~9  = CARRY((\inst|temp [4] & ((!\inst|temp[3]~5 ))))
// \inst|temp[4]~9COUT1_36  = CARRY((\inst|temp [4] & ((!\inst|temp[3]~5COUT1_35 ))))

	.clk(\clk~combout ),
	.dataa(\inst|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[2]~7 ),
	.cin0(\inst|temp[3]~5 ),
	.cin1(\inst|temp[3]~5COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [4]),
	.cout(),
	.cout0(\inst|temp[4]~9 ),
	.cout1(\inst|temp[4]~9COUT1_36 ));
// synopsys translate_off
defparam \inst|temp[4] .cin0_used = "true";
defparam \inst|temp[4] .cin1_used = "true";
defparam \inst|temp[4] .cin_used = "true";
defparam \inst|temp[4] .lut_mask = "a50a";
defparam \inst|temp[4] .operation_mode = "arithmetic";
defparam \inst|temp[4] .output_mode = "reg_only";
defparam \inst|temp[4] .register_cascade_mode = "off";
defparam \inst|temp[4] .sum_lutc_input = "cin";
defparam \inst|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \inst|temp[5] (
// Equation(s):
// \inst|temp [5] = DFFEAS((\inst|temp [5] $ (((!\inst|temp[2]~7  & \inst|temp[4]~9 ) # (\inst|temp[2]~7  & \inst|temp[4]~9COUT1_36 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[5]~11  = CARRY(((!\inst|temp[4]~9 ) # (!\inst|temp [5])))
// \inst|temp[5]~11COUT1_37  = CARRY(((!\inst|temp[4]~9COUT1_36 ) # (!\inst|temp [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[2]~7 ),
	.cin0(\inst|temp[4]~9 ),
	.cin1(\inst|temp[4]~9COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [5]),
	.cout(),
	.cout0(\inst|temp[5]~11 ),
	.cout1(\inst|temp[5]~11COUT1_37 ));
// synopsys translate_off
defparam \inst|temp[5] .cin0_used = "true";
defparam \inst|temp[5] .cin1_used = "true";
defparam \inst|temp[5] .cin_used = "true";
defparam \inst|temp[5] .lut_mask = "3c3f";
defparam \inst|temp[5] .operation_mode = "arithmetic";
defparam \inst|temp[5] .output_mode = "reg_only";
defparam \inst|temp[5] .register_cascade_mode = "off";
defparam \inst|temp[5] .sum_lutc_input = "cin";
defparam \inst|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \inst|temp[6] (
// Equation(s):
// \inst|temp [6] = DFFEAS(\inst|temp [6] $ ((((!(!\inst|temp[2]~7  & \inst|temp[5]~11 ) # (\inst|temp[2]~7  & \inst|temp[5]~11COUT1_37 ))))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[6]~13  = CARRY((\inst|temp [6] & ((!\inst|temp[5]~11 ))))
// \inst|temp[6]~13COUT1_38  = CARRY((\inst|temp [6] & ((!\inst|temp[5]~11COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\inst|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[2]~7 ),
	.cin0(\inst|temp[5]~11 ),
	.cin1(\inst|temp[5]~11COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [6]),
	.cout(),
	.cout0(\inst|temp[6]~13 ),
	.cout1(\inst|temp[6]~13COUT1_38 ));
// synopsys translate_off
defparam \inst|temp[6] .cin0_used = "true";
defparam \inst|temp[6] .cin1_used = "true";
defparam \inst|temp[6] .cin_used = "true";
defparam \inst|temp[6] .lut_mask = "a50a";
defparam \inst|temp[6] .operation_mode = "arithmetic";
defparam \inst|temp[6] .output_mode = "reg_only";
defparam \inst|temp[6] .register_cascade_mode = "off";
defparam \inst|temp[6] .sum_lutc_input = "cin";
defparam \inst|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \inst|temp[7] (
// Equation(s):
// \inst|temp [7] = DFFEAS((\inst|temp [7] $ (((!\inst|temp[2]~7  & \inst|temp[6]~13 ) # (\inst|temp[2]~7  & \inst|temp[6]~13COUT1_38 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[7]~15  = CARRY(((!\inst|temp[6]~13COUT1_38 ) # (!\inst|temp [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[2]~7 ),
	.cin0(\inst|temp[6]~13 ),
	.cin1(\inst|temp[6]~13COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [7]),
	.cout(\inst|temp[7]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[7] .cin0_used = "true";
defparam \inst|temp[7] .cin1_used = "true";
defparam \inst|temp[7] .cin_used = "true";
defparam \inst|temp[7] .lut_mask = "3c3f";
defparam \inst|temp[7] .operation_mode = "arithmetic";
defparam \inst|temp[7] .output_mode = "reg_only";
defparam \inst|temp[7] .register_cascade_mode = "off";
defparam \inst|temp[7] .sum_lutc_input = "cin";
defparam \inst|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \inst|temp[8] (
// Equation(s):
// \inst|temp [8] = DFFEAS((\inst|temp [8] $ ((!\inst|temp[7]~15 ))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[8]~17  = CARRY(((\inst|temp [8] & !\inst|temp[7]~15 )))
// \inst|temp[8]~17COUT1_39  = CARRY(((\inst|temp [8] & !\inst|temp[7]~15 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[7]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [8]),
	.cout(),
	.cout0(\inst|temp[8]~17 ),
	.cout1(\inst|temp[8]~17COUT1_39 ));
// synopsys translate_off
defparam \inst|temp[8] .cin_used = "true";
defparam \inst|temp[8] .lut_mask = "c30c";
defparam \inst|temp[8] .operation_mode = "arithmetic";
defparam \inst|temp[8] .output_mode = "reg_only";
defparam \inst|temp[8] .register_cascade_mode = "off";
defparam \inst|temp[8] .sum_lutc_input = "cin";
defparam \inst|temp[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \inst|temp[9] (
// Equation(s):
// \inst|temp [9] = DFFEAS((\inst|temp [9] $ (((!\inst|temp[7]~15  & \inst|temp[8]~17 ) # (\inst|temp[7]~15  & \inst|temp[8]~17COUT1_39 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[9]~19  = CARRY(((!\inst|temp[8]~17 ) # (!\inst|temp [9])))
// \inst|temp[9]~19COUT1_40  = CARRY(((!\inst|temp[8]~17COUT1_39 ) # (!\inst|temp [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[7]~15 ),
	.cin0(\inst|temp[8]~17 ),
	.cin1(\inst|temp[8]~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [9]),
	.cout(),
	.cout0(\inst|temp[9]~19 ),
	.cout1(\inst|temp[9]~19COUT1_40 ));
// synopsys translate_off
defparam \inst|temp[9] .cin0_used = "true";
defparam \inst|temp[9] .cin1_used = "true";
defparam \inst|temp[9] .cin_used = "true";
defparam \inst|temp[9] .lut_mask = "3c3f";
defparam \inst|temp[9] .operation_mode = "arithmetic";
defparam \inst|temp[9] .output_mode = "reg_only";
defparam \inst|temp[9] .register_cascade_mode = "off";
defparam \inst|temp[9] .sum_lutc_input = "cin";
defparam \inst|temp[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \inst|temp[10] (
// Equation(s):
// \inst|temp [10] = DFFEAS((\inst|temp [10] $ ((!(!\inst|temp[7]~15  & \inst|temp[9]~19 ) # (\inst|temp[7]~15  & \inst|temp[9]~19COUT1_40 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[10]~21  = CARRY(((\inst|temp [10] & !\inst|temp[9]~19 )))
// \inst|temp[10]~21COUT1_41  = CARRY(((\inst|temp [10] & !\inst|temp[9]~19COUT1_40 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[7]~15 ),
	.cin0(\inst|temp[9]~19 ),
	.cin1(\inst|temp[9]~19COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [10]),
	.cout(),
	.cout0(\inst|temp[10]~21 ),
	.cout1(\inst|temp[10]~21COUT1_41 ));
// synopsys translate_off
defparam \inst|temp[10] .cin0_used = "true";
defparam \inst|temp[10] .cin1_used = "true";
defparam \inst|temp[10] .cin_used = "true";
defparam \inst|temp[10] .lut_mask = "c30c";
defparam \inst|temp[10] .operation_mode = "arithmetic";
defparam \inst|temp[10] .output_mode = "reg_only";
defparam \inst|temp[10] .register_cascade_mode = "off";
defparam \inst|temp[10] .sum_lutc_input = "cin";
defparam \inst|temp[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \inst|temp[11] (
// Equation(s):
// \inst|temp [11] = DFFEAS(\inst|temp [11] $ (((((!\inst|temp[7]~15  & \inst|temp[10]~21 ) # (\inst|temp[7]~15  & \inst|temp[10]~21COUT1_41 ))))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[11]~23  = CARRY(((!\inst|temp[10]~21 )) # (!\inst|temp [11]))
// \inst|temp[11]~23COUT1_42  = CARRY(((!\inst|temp[10]~21COUT1_41 )) # (!\inst|temp [11]))

	.clk(\clk~combout ),
	.dataa(\inst|temp [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[7]~15 ),
	.cin0(\inst|temp[10]~21 ),
	.cin1(\inst|temp[10]~21COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [11]),
	.cout(),
	.cout0(\inst|temp[11]~23 ),
	.cout1(\inst|temp[11]~23COUT1_42 ));
// synopsys translate_off
defparam \inst|temp[11] .cin0_used = "true";
defparam \inst|temp[11] .cin1_used = "true";
defparam \inst|temp[11] .cin_used = "true";
defparam \inst|temp[11] .lut_mask = "5a5f";
defparam \inst|temp[11] .operation_mode = "arithmetic";
defparam \inst|temp[11] .output_mode = "reg_only";
defparam \inst|temp[11] .register_cascade_mode = "off";
defparam \inst|temp[11] .sum_lutc_input = "cin";
defparam \inst|temp[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \inst|d[11] (
// Equation(s):
// \inst|d [11] = DFFEAS((((\inst|temp [11]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[11] .lut_mask = "ff00";
defparam \inst|d[11] .operation_mode = "normal";
defparam \inst|d[11] .output_mode = "reg_only";
defparam \inst|d[11] .register_cascade_mode = "off";
defparam \inst|d[11] .sum_lutc_input = "datac";
defparam \inst|d[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \inst|d[9] (
// Equation(s):
// \inst|d [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , \inst|temp [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[9] .lut_mask = "0000";
defparam \inst|d[9] .operation_mode = "normal";
defparam \inst|d[9] .output_mode = "reg_only";
defparam \inst|d[9] .register_cascade_mode = "off";
defparam \inst|d[9] .sum_lutc_input = "datac";
defparam \inst|d[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \inst|d[10] (
// Equation(s):
// \inst|d [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , \inst|temp [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[10] .lut_mask = "0000";
defparam \inst|d[10] .operation_mode = "normal";
defparam \inst|d[10] .output_mode = "reg_only";
defparam \inst|d[10] .register_cascade_mode = "off";
defparam \inst|d[10] .sum_lutc_input = "datac";
defparam \inst|d[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \inst|d[8] (
// Equation(s):
// \inst2|LessThan0~2  = (!\inst|d [11] & (!\inst|d [9] & (!B1_d[8] & !\inst|d [10])))

	.clk(\clk~combout ),
	.dataa(\inst|d [11]),
	.datab(\inst|d [9]),
	.datac(\inst|temp [8]),
	.datad(\inst|d [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~2 ),
	.regout(\inst|d [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[8] .lut_mask = "0001";
defparam \inst|d[8] .operation_mode = "normal";
defparam \inst|d[8] .output_mode = "comb_only";
defparam \inst|d[8] .register_cascade_mode = "off";
defparam \inst|d[8] .sum_lutc_input = "qfbk";
defparam \inst|d[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \inst|d[6] (
// Equation(s):
// \inst|d [6] = DFFEAS((((\inst|temp [6]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[6] .lut_mask = "ff00";
defparam \inst|d[6] .operation_mode = "normal";
defparam \inst|d[6] .output_mode = "reg_only";
defparam \inst|d[6] .register_cascade_mode = "off";
defparam \inst|d[6] .sum_lutc_input = "datac";
defparam \inst|d[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \inst|d[5] (
// Equation(s):
// \inst|d [5] = DFFEAS((((\inst|temp [5]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[5] .lut_mask = "ff00";
defparam \inst|d[5] .operation_mode = "normal";
defparam \inst|d[5] .output_mode = "reg_only";
defparam \inst|d[5] .register_cascade_mode = "off";
defparam \inst|d[5] .sum_lutc_input = "datac";
defparam \inst|d[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \inst|d[7] (
// Equation(s):
// \inst|d [7] = DFFEAS((((\inst|temp [7]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[7] .lut_mask = "ff00";
defparam \inst|d[7] .operation_mode = "normal";
defparam \inst|d[7] .output_mode = "reg_only";
defparam \inst|d[7] .register_cascade_mode = "off";
defparam \inst|d[7] .sum_lutc_input = "datac";
defparam \inst|d[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \inst|d[4] (
// Equation(s):
// \inst2|LessThan0~1  = (!\inst|d [6] & (!\inst|d [5] & (!B1_d[4] & !\inst|d [7])))

	.clk(\clk~combout ),
	.dataa(\inst|d [6]),
	.datab(\inst|d [5]),
	.datac(\inst|temp [4]),
	.datad(\inst|d [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~1 ),
	.regout(\inst|d [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[4] .lut_mask = "0001";
defparam \inst|d[4] .operation_mode = "normal";
defparam \inst|d[4] .output_mode = "comb_only";
defparam \inst|d[4] .register_cascade_mode = "off";
defparam \inst|d[4] .sum_lutc_input = "qfbk";
defparam \inst|d[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \inst|temp[12] (
// Equation(s):
// \inst|temp [12] = DFFEAS(\inst|temp [12] $ ((((!(!\inst|temp[7]~15  & \inst|temp[11]~23 ) # (\inst|temp[7]~15  & \inst|temp[11]~23COUT1_42 ))))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[12]~25  = CARRY((\inst|temp [12] & ((!\inst|temp[11]~23COUT1_42 ))))

	.clk(\clk~combout ),
	.dataa(\inst|temp [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[7]~15 ),
	.cin0(\inst|temp[11]~23 ),
	.cin1(\inst|temp[11]~23COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [12]),
	.cout(\inst|temp[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[12] .cin0_used = "true";
defparam \inst|temp[12] .cin1_used = "true";
defparam \inst|temp[12] .cin_used = "true";
defparam \inst|temp[12] .lut_mask = "a50a";
defparam \inst|temp[12] .operation_mode = "arithmetic";
defparam \inst|temp[12] .output_mode = "reg_only";
defparam \inst|temp[12] .register_cascade_mode = "off";
defparam \inst|temp[12] .sum_lutc_input = "cin";
defparam \inst|temp[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \inst|temp[13] (
// Equation(s):
// \inst|temp [13] = DFFEAS(\inst|temp [13] $ ((((\inst|temp[12]~25 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[13]~27  = CARRY(((!\inst|temp[12]~25 )) # (!\inst|temp [13]))
// \inst|temp[13]~27COUT1_43  = CARRY(((!\inst|temp[12]~25 )) # (!\inst|temp [13]))

	.clk(\clk~combout ),
	.dataa(\inst|temp [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [13]),
	.cout(),
	.cout0(\inst|temp[13]~27 ),
	.cout1(\inst|temp[13]~27COUT1_43 ));
// synopsys translate_off
defparam \inst|temp[13] .cin_used = "true";
defparam \inst|temp[13] .lut_mask = "5a5f";
defparam \inst|temp[13] .operation_mode = "arithmetic";
defparam \inst|temp[13] .output_mode = "reg_only";
defparam \inst|temp[13] .register_cascade_mode = "off";
defparam \inst|temp[13] .sum_lutc_input = "cin";
defparam \inst|temp[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \inst|temp[14] (
// Equation(s):
// \inst|temp [14] = DFFEAS(\inst|temp [14] $ ((((!(!\inst|temp[12]~25  & \inst|temp[13]~27 ) # (\inst|temp[12]~25  & \inst|temp[13]~27COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[14]~29  = CARRY((\inst|temp [14] & ((!\inst|temp[13]~27 ))))
// \inst|temp[14]~29COUT1_44  = CARRY((\inst|temp [14] & ((!\inst|temp[13]~27COUT1_43 ))))

	.clk(\clk~combout ),
	.dataa(\inst|temp [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[12]~25 ),
	.cin0(\inst|temp[13]~27 ),
	.cin1(\inst|temp[13]~27COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [14]),
	.cout(),
	.cout0(\inst|temp[14]~29 ),
	.cout1(\inst|temp[14]~29COUT1_44 ));
// synopsys translate_off
defparam \inst|temp[14] .cin0_used = "true";
defparam \inst|temp[14] .cin1_used = "true";
defparam \inst|temp[14] .cin_used = "true";
defparam \inst|temp[14] .lut_mask = "a50a";
defparam \inst|temp[14] .operation_mode = "arithmetic";
defparam \inst|temp[14] .output_mode = "reg_only";
defparam \inst|temp[14] .register_cascade_mode = "off";
defparam \inst|temp[14] .sum_lutc_input = "cin";
defparam \inst|temp[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \inst|temp[15] (
// Equation(s):
// \inst|temp [15] = DFFEAS((\inst|temp [15] $ (((!\inst|temp[12]~25  & \inst|temp[14]~29 ) # (\inst|temp[12]~25  & \inst|temp[14]~29COUT1_44 )))), GLOBAL(\clk~combout ), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst|temp [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[12]~25 ),
	.cin0(\inst|temp[14]~29 ),
	.cin1(\inst|temp[14]~29COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[15] .cin0_used = "true";
defparam \inst|temp[15] .cin1_used = "true";
defparam \inst|temp[15] .cin_used = "true";
defparam \inst|temp[15] .lut_mask = "3c3c";
defparam \inst|temp[15] .operation_mode = "normal";
defparam \inst|temp[15] .output_mode = "reg_only";
defparam \inst|temp[15] .register_cascade_mode = "off";
defparam \inst|temp[15] .sum_lutc_input = "cin";
defparam \inst|temp[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \inst|d[15] (
// Equation(s):
// \inst|d [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , \inst|temp [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[15] .lut_mask = "0000";
defparam \inst|d[15] .operation_mode = "normal";
defparam \inst|d[15] .output_mode = "reg_only";
defparam \inst|d[15] .register_cascade_mode = "off";
defparam \inst|d[15] .sum_lutc_input = "datac";
defparam \inst|d[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \inst|d[13] (
// Equation(s):
// \inst|d [13] = DFFEAS((((\inst|temp [13]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[13] .lut_mask = "ff00";
defparam \inst|d[13] .operation_mode = "normal";
defparam \inst|d[13] .output_mode = "reg_only";
defparam \inst|d[13] .register_cascade_mode = "off";
defparam \inst|d[13] .sum_lutc_input = "datac";
defparam \inst|d[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \inst|d[14] (
// Equation(s):
// \inst|d [14] = DFFEAS((((\inst|temp [14]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[14] .lut_mask = "ff00";
defparam \inst|d[14] .operation_mode = "normal";
defparam \inst|d[14] .output_mode = "reg_only";
defparam \inst|d[14] .register_cascade_mode = "off";
defparam \inst|d[14] .sum_lutc_input = "datac";
defparam \inst|d[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \inst|d[12] (
// Equation(s):
// \inst2|LessThan0~3  = (!\inst|d [15] & (!\inst|d [13] & (!B1_d[12] & !\inst|d [14])))

	.clk(\clk~combout ),
	.dataa(\inst|d [15]),
	.datab(\inst|d [13]),
	.datac(\inst|temp [12]),
	.datad(\inst|d [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~3 ),
	.regout(\inst|d [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[12] .lut_mask = "0001";
defparam \inst|d[12] .operation_mode = "normal";
defparam \inst|d[12] .output_mode = "comb_only";
defparam \inst|d[12] .register_cascade_mode = "off";
defparam \inst|d[12] .sum_lutc_input = "qfbk";
defparam \inst|d[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \inst|d[3] (
// Equation(s):
// \inst|d [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , \inst|temp [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[3] .lut_mask = "0000";
defparam \inst|d[3] .operation_mode = "normal";
defparam \inst|d[3] .output_mode = "reg_only";
defparam \inst|d[3] .register_cascade_mode = "off";
defparam \inst|d[3] .sum_lutc_input = "datac";
defparam \inst|d[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \inst|d[0] (
// Equation(s):
// \inst|d [0] = DFFEAS((((\inst|temp [0]))), GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[0] .lut_mask = "ff00";
defparam \inst|d[0] .operation_mode = "normal";
defparam \inst|d[0] .output_mode = "reg_only";
defparam \inst|d[0] .register_cascade_mode = "off";
defparam \inst|d[0] .sum_lutc_input = "datac";
defparam \inst|d[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \inst|d[2] (
// Equation(s):
// \inst|d [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst|Equal1~0 , \inst|temp [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[2] .lut_mask = "0000";
defparam \inst|d[2] .operation_mode = "normal";
defparam \inst|d[2] .output_mode = "reg_only";
defparam \inst|d[2] .register_cascade_mode = "off";
defparam \inst|d[2] .sum_lutc_input = "datac";
defparam \inst|d[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \inst|d[1] (
// Equation(s):
// \inst2|LessThan0~0  = (!\inst|d [3] & (!\inst|d [2] & ((!B1_d[1]) # (!\inst|d [0]))))

	.clk(\clk~combout ),
	.dataa(\inst|d [3]),
	.datab(\inst|d [0]),
	.datac(\inst|temp [1]),
	.datad(\inst|d [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~0 ),
	.regout(\inst|d [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[1] .lut_mask = "0015";
defparam \inst|d[1] .operation_mode = "normal";
defparam \inst|d[1] .output_mode = "comb_only";
defparam \inst|d[1] .register_cascade_mode = "off";
defparam \inst|d[1] .sum_lutc_input = "qfbk";
defparam \inst|d[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \inst2|LessThan0~4 (
// Equation(s):
// \inst2|LessThan0~4_combout  = (\inst2|LessThan0~2  & (\inst2|LessThan0~1  & (\inst2|LessThan0~3  & \inst2|LessThan0~0 )))

	.clk(gnd),
	.dataa(\inst2|LessThan0~2 ),
	.datab(\inst2|LessThan0~1 ),
	.datac(\inst2|LessThan0~3 ),
	.datad(\inst2|LessThan0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan0~4 .lut_mask = "8000";
defparam \inst2|LessThan0~4 .operation_mode = "normal";
defparam \inst2|LessThan0~4 .output_mode = "comb_only";
defparam \inst2|LessThan0~4 .register_cascade_mode = "off";
defparam \inst2|LessThan0~4 .sum_lutc_input = "datac";
defparam \inst2|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \inst2|flag (
// Equation(s):
// \inst2|flag~regout  = DFFEAS((((!\inst2|LessThan0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|LessThan0~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|flag .lut_mask = "0f0f";
defparam \inst2|flag .operation_mode = "normal";
defparam \inst2|flag .output_mode = "reg_only";
defparam \inst2|flag .register_cascade_mode = "off";
defparam \inst2|flag .sum_lutc_input = "datac";
defparam \inst2|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \inst2|pre_flag (
// Equation(s):
// \inst2|wait_flag~2  = (\inst2|wait_flag~regout ) # (((!C1_pre_flag & !\inst2|LessThan0~4_combout )))
// \inst2|pre_flag~regout  = DFFEAS(\inst2|wait_flag~2 , GLOBAL(\clk~combout ), VCC, , , \inst2|flag~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst2|wait_flag~regout ),
	.datab(vcc),
	.datac(\inst2|flag~regout ),
	.datad(\inst2|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|wait_flag~2 ),
	.regout(\inst2|pre_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pre_flag .lut_mask = "aaaf";
defparam \inst2|pre_flag .operation_mode = "normal";
defparam \inst2|pre_flag .output_mode = "reg_and_comb";
defparam \inst2|pre_flag .register_cascade_mode = "off";
defparam \inst2|pre_flag .sum_lutc_input = "qfbk";
defparam \inst2|pre_flag .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \inst2|count[0] (
// Equation(s):
// \inst2|count [0] = DFFEAS((!\inst2|count [0]), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[0]~63  = CARRY((\inst2|count [0]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [0]),
	.cout(\inst2|count[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[0] .lut_mask = "55aa";
defparam \inst2|count[0] .operation_mode = "arithmetic";
defparam \inst2|count[0] .output_mode = "reg_only";
defparam \inst2|count[0] .register_cascade_mode = "off";
defparam \inst2|count[0] .sum_lutc_input = "datac";
defparam \inst2|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \inst2|count[1] (
// Equation(s):
// \inst2|count [1] = DFFEAS(\inst2|count [1] $ ((((\inst2|count[0]~63 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[1]~61  = CARRY(((!\inst2|count[0]~63 )) # (!\inst2|count [1]))
// \inst2|count[1]~61COUT1_65  = CARRY(((!\inst2|count[0]~63 )) # (!\inst2|count [1]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [1]),
	.cout(),
	.cout0(\inst2|count[1]~61 ),
	.cout1(\inst2|count[1]~61COUT1_65 ));
// synopsys translate_off
defparam \inst2|count[1] .cin_used = "true";
defparam \inst2|count[1] .lut_mask = "5a5f";
defparam \inst2|count[1] .operation_mode = "arithmetic";
defparam \inst2|count[1] .output_mode = "reg_only";
defparam \inst2|count[1] .register_cascade_mode = "off";
defparam \inst2|count[1] .sum_lutc_input = "cin";
defparam \inst2|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \inst2|count[2] (
// Equation(s):
// \inst2|count [2] = DFFEAS((\inst2|count [2] $ ((!(!\inst2|count[0]~63  & \inst2|count[1]~61 ) # (\inst2|count[0]~63  & \inst2|count[1]~61COUT1_65 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[2]~59  = CARRY(((\inst2|count [2] & !\inst2|count[1]~61 )))
// \inst2|count[2]~59COUT1_66  = CARRY(((\inst2|count [2] & !\inst2|count[1]~61COUT1_65 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[0]~63 ),
	.cin0(\inst2|count[1]~61 ),
	.cin1(\inst2|count[1]~61COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [2]),
	.cout(),
	.cout0(\inst2|count[2]~59 ),
	.cout1(\inst2|count[2]~59COUT1_66 ));
// synopsys translate_off
defparam \inst2|count[2] .cin0_used = "true";
defparam \inst2|count[2] .cin1_used = "true";
defparam \inst2|count[2] .cin_used = "true";
defparam \inst2|count[2] .lut_mask = "c30c";
defparam \inst2|count[2] .operation_mode = "arithmetic";
defparam \inst2|count[2] .output_mode = "reg_only";
defparam \inst2|count[2] .register_cascade_mode = "off";
defparam \inst2|count[2] .sum_lutc_input = "cin";
defparam \inst2|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \inst2|count[3] (
// Equation(s):
// \inst2|count [3] = DFFEAS(\inst2|count [3] $ (((((!\inst2|count[0]~63  & \inst2|count[2]~59 ) # (\inst2|count[0]~63  & \inst2|count[2]~59COUT1_66 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[3]~57  = CARRY(((!\inst2|count[2]~59 )) # (!\inst2|count [3]))
// \inst2|count[3]~57COUT1_67  = CARRY(((!\inst2|count[2]~59COUT1_66 )) # (!\inst2|count [3]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[0]~63 ),
	.cin0(\inst2|count[2]~59 ),
	.cin1(\inst2|count[2]~59COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [3]),
	.cout(),
	.cout0(\inst2|count[3]~57 ),
	.cout1(\inst2|count[3]~57COUT1_67 ));
// synopsys translate_off
defparam \inst2|count[3] .cin0_used = "true";
defparam \inst2|count[3] .cin1_used = "true";
defparam \inst2|count[3] .cin_used = "true";
defparam \inst2|count[3] .lut_mask = "5a5f";
defparam \inst2|count[3] .operation_mode = "arithmetic";
defparam \inst2|count[3] .output_mode = "reg_only";
defparam \inst2|count[3] .register_cascade_mode = "off";
defparam \inst2|count[3] .sum_lutc_input = "cin";
defparam \inst2|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \inst2|count[4] (
// Equation(s):
// \inst2|count [4] = DFFEAS((\inst2|count [4] $ ((!(!\inst2|count[0]~63  & \inst2|count[3]~57 ) # (\inst2|count[0]~63  & \inst2|count[3]~57COUT1_67 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[4]~55  = CARRY(((\inst2|count [4] & !\inst2|count[3]~57 )))
// \inst2|count[4]~55COUT1_68  = CARRY(((\inst2|count [4] & !\inst2|count[3]~57COUT1_67 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[0]~63 ),
	.cin0(\inst2|count[3]~57 ),
	.cin1(\inst2|count[3]~57COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [4]),
	.cout(),
	.cout0(\inst2|count[4]~55 ),
	.cout1(\inst2|count[4]~55COUT1_68 ));
// synopsys translate_off
defparam \inst2|count[4] .cin0_used = "true";
defparam \inst2|count[4] .cin1_used = "true";
defparam \inst2|count[4] .cin_used = "true";
defparam \inst2|count[4] .lut_mask = "c30c";
defparam \inst2|count[4] .operation_mode = "arithmetic";
defparam \inst2|count[4] .output_mode = "reg_only";
defparam \inst2|count[4] .register_cascade_mode = "off";
defparam \inst2|count[4] .sum_lutc_input = "cin";
defparam \inst2|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \inst2|count[5] (
// Equation(s):
// \inst2|count [5] = DFFEAS((\inst2|count [5] $ (((!\inst2|count[0]~63  & \inst2|count[4]~55 ) # (\inst2|count[0]~63  & \inst2|count[4]~55COUT1_68 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[5]~53  = CARRY(((!\inst2|count[4]~55COUT1_68 ) # (!\inst2|count [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[0]~63 ),
	.cin0(\inst2|count[4]~55 ),
	.cin1(\inst2|count[4]~55COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [5]),
	.cout(\inst2|count[5]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[5] .cin0_used = "true";
defparam \inst2|count[5] .cin1_used = "true";
defparam \inst2|count[5] .cin_used = "true";
defparam \inst2|count[5] .lut_mask = "3c3f";
defparam \inst2|count[5] .operation_mode = "arithmetic";
defparam \inst2|count[5] .output_mode = "reg_only";
defparam \inst2|count[5] .register_cascade_mode = "off";
defparam \inst2|count[5] .sum_lutc_input = "cin";
defparam \inst2|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \inst2|count[6] (
// Equation(s):
// \inst2|count [6] = DFFEAS((\inst2|count [6] $ ((!\inst2|count[5]~53 ))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[6]~51  = CARRY(((\inst2|count [6] & !\inst2|count[5]~53 )))
// \inst2|count[6]~51COUT1_69  = CARRY(((\inst2|count [6] & !\inst2|count[5]~53 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[5]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [6]),
	.cout(),
	.cout0(\inst2|count[6]~51 ),
	.cout1(\inst2|count[6]~51COUT1_69 ));
// synopsys translate_off
defparam \inst2|count[6] .cin_used = "true";
defparam \inst2|count[6] .lut_mask = "c30c";
defparam \inst2|count[6] .operation_mode = "arithmetic";
defparam \inst2|count[6] .output_mode = "reg_only";
defparam \inst2|count[6] .register_cascade_mode = "off";
defparam \inst2|count[6] .sum_lutc_input = "cin";
defparam \inst2|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \inst2|count[7] (
// Equation(s):
// \inst2|count [7] = DFFEAS((\inst2|count [7] $ (((!\inst2|count[5]~53  & \inst2|count[6]~51 ) # (\inst2|count[5]~53  & \inst2|count[6]~51COUT1_69 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[7]~49  = CARRY(((!\inst2|count[6]~51 ) # (!\inst2|count [7])))
// \inst2|count[7]~49COUT1_70  = CARRY(((!\inst2|count[6]~51COUT1_69 ) # (!\inst2|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[5]~53 ),
	.cin0(\inst2|count[6]~51 ),
	.cin1(\inst2|count[6]~51COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [7]),
	.cout(),
	.cout0(\inst2|count[7]~49 ),
	.cout1(\inst2|count[7]~49COUT1_70 ));
// synopsys translate_off
defparam \inst2|count[7] .cin0_used = "true";
defparam \inst2|count[7] .cin1_used = "true";
defparam \inst2|count[7] .cin_used = "true";
defparam \inst2|count[7] .lut_mask = "3c3f";
defparam \inst2|count[7] .operation_mode = "arithmetic";
defparam \inst2|count[7] .output_mode = "reg_only";
defparam \inst2|count[7] .register_cascade_mode = "off";
defparam \inst2|count[7] .sum_lutc_input = "cin";
defparam \inst2|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \inst2|count[8] (
// Equation(s):
// \inst2|count [8] = DFFEAS((\inst2|count [8] $ ((!(!\inst2|count[5]~53  & \inst2|count[7]~49 ) # (\inst2|count[5]~53  & \inst2|count[7]~49COUT1_70 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[8]~47  = CARRY(((\inst2|count [8] & !\inst2|count[7]~49 )))
// \inst2|count[8]~47COUT1_71  = CARRY(((\inst2|count [8] & !\inst2|count[7]~49COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[5]~53 ),
	.cin0(\inst2|count[7]~49 ),
	.cin1(\inst2|count[7]~49COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [8]),
	.cout(),
	.cout0(\inst2|count[8]~47 ),
	.cout1(\inst2|count[8]~47COUT1_71 ));
// synopsys translate_off
defparam \inst2|count[8] .cin0_used = "true";
defparam \inst2|count[8] .cin1_used = "true";
defparam \inst2|count[8] .cin_used = "true";
defparam \inst2|count[8] .lut_mask = "c30c";
defparam \inst2|count[8] .operation_mode = "arithmetic";
defparam \inst2|count[8] .output_mode = "reg_only";
defparam \inst2|count[8] .register_cascade_mode = "off";
defparam \inst2|count[8] .sum_lutc_input = "cin";
defparam \inst2|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \inst2|count[9] (
// Equation(s):
// \inst2|count [9] = DFFEAS(\inst2|count [9] $ (((((!\inst2|count[5]~53  & \inst2|count[8]~47 ) # (\inst2|count[5]~53  & \inst2|count[8]~47COUT1_71 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[9]~45  = CARRY(((!\inst2|count[8]~47 )) # (!\inst2|count [9]))
// \inst2|count[9]~45COUT1_72  = CARRY(((!\inst2|count[8]~47COUT1_71 )) # (!\inst2|count [9]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[5]~53 ),
	.cin0(\inst2|count[8]~47 ),
	.cin1(\inst2|count[8]~47COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [9]),
	.cout(),
	.cout0(\inst2|count[9]~45 ),
	.cout1(\inst2|count[9]~45COUT1_72 ));
// synopsys translate_off
defparam \inst2|count[9] .cin0_used = "true";
defparam \inst2|count[9] .cin1_used = "true";
defparam \inst2|count[9] .cin_used = "true";
defparam \inst2|count[9] .lut_mask = "5a5f";
defparam \inst2|count[9] .operation_mode = "arithmetic";
defparam \inst2|count[9] .output_mode = "reg_only";
defparam \inst2|count[9] .register_cascade_mode = "off";
defparam \inst2|count[9] .sum_lutc_input = "cin";
defparam \inst2|count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \inst2|count[10] (
// Equation(s):
// \inst2|count [10] = DFFEAS(\inst2|count [10] $ ((((!(!\inst2|count[5]~53  & \inst2|count[9]~45 ) # (\inst2|count[5]~53  & \inst2|count[9]~45COUT1_72 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[10]~43  = CARRY((\inst2|count [10] & ((!\inst2|count[9]~45COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[5]~53 ),
	.cin0(\inst2|count[9]~45 ),
	.cin1(\inst2|count[9]~45COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [10]),
	.cout(\inst2|count[10]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[10] .cin0_used = "true";
defparam \inst2|count[10] .cin1_used = "true";
defparam \inst2|count[10] .cin_used = "true";
defparam \inst2|count[10] .lut_mask = "a50a";
defparam \inst2|count[10] .operation_mode = "arithmetic";
defparam \inst2|count[10] .output_mode = "reg_only";
defparam \inst2|count[10] .register_cascade_mode = "off";
defparam \inst2|count[10] .sum_lutc_input = "cin";
defparam \inst2|count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \inst2|count[11] (
// Equation(s):
// \inst2|count [11] = DFFEAS(\inst2|count [11] $ ((((\inst2|count[10]~43 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[11]~41  = CARRY(((!\inst2|count[10]~43 )) # (!\inst2|count [11]))
// \inst2|count[11]~41COUT1_73  = CARRY(((!\inst2|count[10]~43 )) # (!\inst2|count [11]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[10]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [11]),
	.cout(),
	.cout0(\inst2|count[11]~41 ),
	.cout1(\inst2|count[11]~41COUT1_73 ));
// synopsys translate_off
defparam \inst2|count[11] .cin_used = "true";
defparam \inst2|count[11] .lut_mask = "5a5f";
defparam \inst2|count[11] .operation_mode = "arithmetic";
defparam \inst2|count[11] .output_mode = "reg_only";
defparam \inst2|count[11] .register_cascade_mode = "off";
defparam \inst2|count[11] .sum_lutc_input = "cin";
defparam \inst2|count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \inst2|count[12] (
// Equation(s):
// \inst2|count [12] = DFFEAS(\inst2|count [12] $ ((((!(!\inst2|count[10]~43  & \inst2|count[11]~41 ) # (\inst2|count[10]~43  & \inst2|count[11]~41COUT1_73 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[12]~39  = CARRY((\inst2|count [12] & ((!\inst2|count[11]~41 ))))
// \inst2|count[12]~39COUT1_74  = CARRY((\inst2|count [12] & ((!\inst2|count[11]~41COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[10]~43 ),
	.cin0(\inst2|count[11]~41 ),
	.cin1(\inst2|count[11]~41COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [12]),
	.cout(),
	.cout0(\inst2|count[12]~39 ),
	.cout1(\inst2|count[12]~39COUT1_74 ));
// synopsys translate_off
defparam \inst2|count[12] .cin0_used = "true";
defparam \inst2|count[12] .cin1_used = "true";
defparam \inst2|count[12] .cin_used = "true";
defparam \inst2|count[12] .lut_mask = "a50a";
defparam \inst2|count[12] .operation_mode = "arithmetic";
defparam \inst2|count[12] .output_mode = "reg_only";
defparam \inst2|count[12] .register_cascade_mode = "off";
defparam \inst2|count[12] .sum_lutc_input = "cin";
defparam \inst2|count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \inst2|count[13] (
// Equation(s):
// \inst2|count [13] = DFFEAS((\inst2|count [13] $ (((!\inst2|count[10]~43  & \inst2|count[12]~39 ) # (\inst2|count[10]~43  & \inst2|count[12]~39COUT1_74 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[13]~37  = CARRY(((!\inst2|count[12]~39 ) # (!\inst2|count [13])))
// \inst2|count[13]~37COUT1_75  = CARRY(((!\inst2|count[12]~39COUT1_74 ) # (!\inst2|count [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[10]~43 ),
	.cin0(\inst2|count[12]~39 ),
	.cin1(\inst2|count[12]~39COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [13]),
	.cout(),
	.cout0(\inst2|count[13]~37 ),
	.cout1(\inst2|count[13]~37COUT1_75 ));
// synopsys translate_off
defparam \inst2|count[13] .cin0_used = "true";
defparam \inst2|count[13] .cin1_used = "true";
defparam \inst2|count[13] .cin_used = "true";
defparam \inst2|count[13] .lut_mask = "3c3f";
defparam \inst2|count[13] .operation_mode = "arithmetic";
defparam \inst2|count[13] .output_mode = "reg_only";
defparam \inst2|count[13] .register_cascade_mode = "off";
defparam \inst2|count[13] .sum_lutc_input = "cin";
defparam \inst2|count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \inst2|count[14] (
// Equation(s):
// \inst2|count [14] = DFFEAS(\inst2|count [14] $ ((((!(!\inst2|count[10]~43  & \inst2|count[13]~37 ) # (\inst2|count[10]~43  & \inst2|count[13]~37COUT1_75 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[14]~35  = CARRY((\inst2|count [14] & ((!\inst2|count[13]~37 ))))
// \inst2|count[14]~35COUT1_76  = CARRY((\inst2|count [14] & ((!\inst2|count[13]~37COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[10]~43 ),
	.cin0(\inst2|count[13]~37 ),
	.cin1(\inst2|count[13]~37COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [14]),
	.cout(),
	.cout0(\inst2|count[14]~35 ),
	.cout1(\inst2|count[14]~35COUT1_76 ));
// synopsys translate_off
defparam \inst2|count[14] .cin0_used = "true";
defparam \inst2|count[14] .cin1_used = "true";
defparam \inst2|count[14] .cin_used = "true";
defparam \inst2|count[14] .lut_mask = "a50a";
defparam \inst2|count[14] .operation_mode = "arithmetic";
defparam \inst2|count[14] .output_mode = "reg_only";
defparam \inst2|count[14] .register_cascade_mode = "off";
defparam \inst2|count[14] .sum_lutc_input = "cin";
defparam \inst2|count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \inst2|count[15] (
// Equation(s):
// \inst2|count [15] = DFFEAS((\inst2|count [15] $ (((!\inst2|count[10]~43  & \inst2|count[14]~35 ) # (\inst2|count[10]~43  & \inst2|count[14]~35COUT1_76 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[15]~33  = CARRY(((!\inst2|count[14]~35COUT1_76 ) # (!\inst2|count [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[10]~43 ),
	.cin0(\inst2|count[14]~35 ),
	.cin1(\inst2|count[14]~35COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [15]),
	.cout(\inst2|count[15]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[15] .cin0_used = "true";
defparam \inst2|count[15] .cin1_used = "true";
defparam \inst2|count[15] .cin_used = "true";
defparam \inst2|count[15] .lut_mask = "3c3f";
defparam \inst2|count[15] .operation_mode = "arithmetic";
defparam \inst2|count[15] .output_mode = "reg_only";
defparam \inst2|count[15] .register_cascade_mode = "off";
defparam \inst2|count[15] .sum_lutc_input = "cin";
defparam \inst2|count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst2|count[16] (
// Equation(s):
// \inst2|count [16] = DFFEAS((\inst2|count [16] $ ((!\inst2|count[15]~33 ))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[16]~31  = CARRY(((\inst2|count [16] & !\inst2|count[15]~33 )))
// \inst2|count[16]~31COUT1_77  = CARRY(((\inst2|count [16] & !\inst2|count[15]~33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[15]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [16]),
	.cout(),
	.cout0(\inst2|count[16]~31 ),
	.cout1(\inst2|count[16]~31COUT1_77 ));
// synopsys translate_off
defparam \inst2|count[16] .cin_used = "true";
defparam \inst2|count[16] .lut_mask = "c30c";
defparam \inst2|count[16] .operation_mode = "arithmetic";
defparam \inst2|count[16] .output_mode = "reg_only";
defparam \inst2|count[16] .register_cascade_mode = "off";
defparam \inst2|count[16] .sum_lutc_input = "cin";
defparam \inst2|count[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst2|count[17] (
// Equation(s):
// \inst2|count [17] = DFFEAS((\inst2|count [17] $ (((!\inst2|count[15]~33  & \inst2|count[16]~31 ) # (\inst2|count[15]~33  & \inst2|count[16]~31COUT1_77 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[17]~29  = CARRY(((!\inst2|count[16]~31 ) # (!\inst2|count [17])))
// \inst2|count[17]~29COUT1_78  = CARRY(((!\inst2|count[16]~31COUT1_77 ) # (!\inst2|count [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[15]~33 ),
	.cin0(\inst2|count[16]~31 ),
	.cin1(\inst2|count[16]~31COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [17]),
	.cout(),
	.cout0(\inst2|count[17]~29 ),
	.cout1(\inst2|count[17]~29COUT1_78 ));
// synopsys translate_off
defparam \inst2|count[17] .cin0_used = "true";
defparam \inst2|count[17] .cin1_used = "true";
defparam \inst2|count[17] .cin_used = "true";
defparam \inst2|count[17] .lut_mask = "3c3f";
defparam \inst2|count[17] .operation_mode = "arithmetic";
defparam \inst2|count[17] .output_mode = "reg_only";
defparam \inst2|count[17] .register_cascade_mode = "off";
defparam \inst2|count[17] .sum_lutc_input = "cin";
defparam \inst2|count[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst2|count[18] (
// Equation(s):
// \inst2|count [18] = DFFEAS((\inst2|count [18] $ ((!(!\inst2|count[15]~33  & \inst2|count[17]~29 ) # (\inst2|count[15]~33  & \inst2|count[17]~29COUT1_78 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[18]~27  = CARRY(((\inst2|count [18] & !\inst2|count[17]~29 )))
// \inst2|count[18]~27COUT1_79  = CARRY(((\inst2|count [18] & !\inst2|count[17]~29COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[15]~33 ),
	.cin0(\inst2|count[17]~29 ),
	.cin1(\inst2|count[17]~29COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [18]),
	.cout(),
	.cout0(\inst2|count[18]~27 ),
	.cout1(\inst2|count[18]~27COUT1_79 ));
// synopsys translate_off
defparam \inst2|count[18] .cin0_used = "true";
defparam \inst2|count[18] .cin1_used = "true";
defparam \inst2|count[18] .cin_used = "true";
defparam \inst2|count[18] .lut_mask = "c30c";
defparam \inst2|count[18] .operation_mode = "arithmetic";
defparam \inst2|count[18] .output_mode = "reg_only";
defparam \inst2|count[18] .register_cascade_mode = "off";
defparam \inst2|count[18] .sum_lutc_input = "cin";
defparam \inst2|count[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst2|count[19] (
// Equation(s):
// \inst2|count [19] = DFFEAS(\inst2|count [19] $ (((((!\inst2|count[15]~33  & \inst2|count[18]~27 ) # (\inst2|count[15]~33  & \inst2|count[18]~27COUT1_79 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[19]~25  = CARRY(((!\inst2|count[18]~27 )) # (!\inst2|count [19]))
// \inst2|count[19]~25COUT1_80  = CARRY(((!\inst2|count[18]~27COUT1_79 )) # (!\inst2|count [19]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[15]~33 ),
	.cin0(\inst2|count[18]~27 ),
	.cin1(\inst2|count[18]~27COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [19]),
	.cout(),
	.cout0(\inst2|count[19]~25 ),
	.cout1(\inst2|count[19]~25COUT1_80 ));
// synopsys translate_off
defparam \inst2|count[19] .cin0_used = "true";
defparam \inst2|count[19] .cin1_used = "true";
defparam \inst2|count[19] .cin_used = "true";
defparam \inst2|count[19] .lut_mask = "5a5f";
defparam \inst2|count[19] .operation_mode = "arithmetic";
defparam \inst2|count[19] .output_mode = "reg_only";
defparam \inst2|count[19] .register_cascade_mode = "off";
defparam \inst2|count[19] .sum_lutc_input = "cin";
defparam \inst2|count[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst2|count[20] (
// Equation(s):
// \inst2|count [20] = DFFEAS(\inst2|count [20] $ ((((!(!\inst2|count[15]~33  & \inst2|count[19]~25 ) # (\inst2|count[15]~33  & \inst2|count[19]~25COUT1_80 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[20]~23  = CARRY((\inst2|count [20] & ((!\inst2|count[19]~25COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[15]~33 ),
	.cin0(\inst2|count[19]~25 ),
	.cin1(\inst2|count[19]~25COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [20]),
	.cout(\inst2|count[20]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[20] .cin0_used = "true";
defparam \inst2|count[20] .cin1_used = "true";
defparam \inst2|count[20] .cin_used = "true";
defparam \inst2|count[20] .lut_mask = "a50a";
defparam \inst2|count[20] .operation_mode = "arithmetic";
defparam \inst2|count[20] .output_mode = "reg_only";
defparam \inst2|count[20] .register_cascade_mode = "off";
defparam \inst2|count[20] .sum_lutc_input = "cin";
defparam \inst2|count[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst2|count[21] (
// Equation(s):
// \inst2|count [21] = DFFEAS(\inst2|count [21] $ ((((\inst2|count[20]~23 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[21]~21  = CARRY(((!\inst2|count[20]~23 )) # (!\inst2|count [21]))
// \inst2|count[21]~21COUT1_81  = CARRY(((!\inst2|count[20]~23 )) # (!\inst2|count [21]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[20]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [21]),
	.cout(),
	.cout0(\inst2|count[21]~21 ),
	.cout1(\inst2|count[21]~21COUT1_81 ));
// synopsys translate_off
defparam \inst2|count[21] .cin_used = "true";
defparam \inst2|count[21] .lut_mask = "5a5f";
defparam \inst2|count[21] .operation_mode = "arithmetic";
defparam \inst2|count[21] .output_mode = "reg_only";
defparam \inst2|count[21] .register_cascade_mode = "off";
defparam \inst2|count[21] .sum_lutc_input = "cin";
defparam \inst2|count[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst2|count[22] (
// Equation(s):
// \inst2|count [22] = DFFEAS(\inst2|count [22] $ ((((!(!\inst2|count[20]~23  & \inst2|count[21]~21 ) # (\inst2|count[20]~23  & \inst2|count[21]~21COUT1_81 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[22]~19  = CARRY((\inst2|count [22] & ((!\inst2|count[21]~21 ))))
// \inst2|count[22]~19COUT1_82  = CARRY((\inst2|count [22] & ((!\inst2|count[21]~21COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[20]~23 ),
	.cin0(\inst2|count[21]~21 ),
	.cin1(\inst2|count[21]~21COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [22]),
	.cout(),
	.cout0(\inst2|count[22]~19 ),
	.cout1(\inst2|count[22]~19COUT1_82 ));
// synopsys translate_off
defparam \inst2|count[22] .cin0_used = "true";
defparam \inst2|count[22] .cin1_used = "true";
defparam \inst2|count[22] .cin_used = "true";
defparam \inst2|count[22] .lut_mask = "a50a";
defparam \inst2|count[22] .operation_mode = "arithmetic";
defparam \inst2|count[22] .output_mode = "reg_only";
defparam \inst2|count[22] .register_cascade_mode = "off";
defparam \inst2|count[22] .sum_lutc_input = "cin";
defparam \inst2|count[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst2|count[23] (
// Equation(s):
// \inst2|count [23] = DFFEAS((\inst2|count [23] $ (((!\inst2|count[20]~23  & \inst2|count[22]~19 ) # (\inst2|count[20]~23  & \inst2|count[22]~19COUT1_82 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[23]~17  = CARRY(((!\inst2|count[22]~19 ) # (!\inst2|count [23])))
// \inst2|count[23]~17COUT1_83  = CARRY(((!\inst2|count[22]~19COUT1_82 ) # (!\inst2|count [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[20]~23 ),
	.cin0(\inst2|count[22]~19 ),
	.cin1(\inst2|count[22]~19COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [23]),
	.cout(),
	.cout0(\inst2|count[23]~17 ),
	.cout1(\inst2|count[23]~17COUT1_83 ));
// synopsys translate_off
defparam \inst2|count[23] .cin0_used = "true";
defparam \inst2|count[23] .cin1_used = "true";
defparam \inst2|count[23] .cin_used = "true";
defparam \inst2|count[23] .lut_mask = "3c3f";
defparam \inst2|count[23] .operation_mode = "arithmetic";
defparam \inst2|count[23] .output_mode = "reg_only";
defparam \inst2|count[23] .register_cascade_mode = "off";
defparam \inst2|count[23] .sum_lutc_input = "cin";
defparam \inst2|count[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst2|count[24] (
// Equation(s):
// \inst2|count [24] = DFFEAS(\inst2|count [24] $ ((((!(!\inst2|count[20]~23  & \inst2|count[23]~17 ) # (\inst2|count[20]~23  & \inst2|count[23]~17COUT1_83 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[24]~15  = CARRY((\inst2|count [24] & ((!\inst2|count[23]~17 ))))
// \inst2|count[24]~15COUT1_84  = CARRY((\inst2|count [24] & ((!\inst2|count[23]~17COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[20]~23 ),
	.cin0(\inst2|count[23]~17 ),
	.cin1(\inst2|count[23]~17COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [24]),
	.cout(),
	.cout0(\inst2|count[24]~15 ),
	.cout1(\inst2|count[24]~15COUT1_84 ));
// synopsys translate_off
defparam \inst2|count[24] .cin0_used = "true";
defparam \inst2|count[24] .cin1_used = "true";
defparam \inst2|count[24] .cin_used = "true";
defparam \inst2|count[24] .lut_mask = "a50a";
defparam \inst2|count[24] .operation_mode = "arithmetic";
defparam \inst2|count[24] .output_mode = "reg_only";
defparam \inst2|count[24] .register_cascade_mode = "off";
defparam \inst2|count[24] .sum_lutc_input = "cin";
defparam \inst2|count[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \inst2|count[25] (
// Equation(s):
// \inst2|count [25] = DFFEAS((\inst2|count [25] $ (((!\inst2|count[20]~23  & \inst2|count[24]~15 ) # (\inst2|count[20]~23  & \inst2|count[24]~15COUT1_84 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[25]~13  = CARRY(((!\inst2|count[24]~15COUT1_84 ) # (!\inst2|count [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[20]~23 ),
	.cin0(\inst2|count[24]~15 ),
	.cin1(\inst2|count[24]~15COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [25]),
	.cout(\inst2|count[25]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[25] .cin0_used = "true";
defparam \inst2|count[25] .cin1_used = "true";
defparam \inst2|count[25] .cin_used = "true";
defparam \inst2|count[25] .lut_mask = "3c3f";
defparam \inst2|count[25] .operation_mode = "arithmetic";
defparam \inst2|count[25] .output_mode = "reg_only";
defparam \inst2|count[25] .register_cascade_mode = "off";
defparam \inst2|count[25] .sum_lutc_input = "cin";
defparam \inst2|count[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst2|count[26] (
// Equation(s):
// \inst2|count [26] = DFFEAS((\inst2|count [26] $ ((!\inst2|count[25]~13 ))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[26]~11  = CARRY(((\inst2|count [26] & !\inst2|count[25]~13 )))
// \inst2|count[26]~11COUT1_85  = CARRY(((\inst2|count [26] & !\inst2|count[25]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[25]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [26]),
	.cout(),
	.cout0(\inst2|count[26]~11 ),
	.cout1(\inst2|count[26]~11COUT1_85 ));
// synopsys translate_off
defparam \inst2|count[26] .cin_used = "true";
defparam \inst2|count[26] .lut_mask = "c30c";
defparam \inst2|count[26] .operation_mode = "arithmetic";
defparam \inst2|count[26] .output_mode = "reg_only";
defparam \inst2|count[26] .register_cascade_mode = "off";
defparam \inst2|count[26] .sum_lutc_input = "cin";
defparam \inst2|count[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst2|count[27] (
// Equation(s):
// \inst2|count [27] = DFFEAS((\inst2|count [27] $ (((!\inst2|count[25]~13  & \inst2|count[26]~11 ) # (\inst2|count[25]~13  & \inst2|count[26]~11COUT1_85 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[27]~9  = CARRY(((!\inst2|count[26]~11 ) # (!\inst2|count [27])))
// \inst2|count[27]~9COUT1_86  = CARRY(((!\inst2|count[26]~11COUT1_85 ) # (!\inst2|count [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[25]~13 ),
	.cin0(\inst2|count[26]~11 ),
	.cin1(\inst2|count[26]~11COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [27]),
	.cout(),
	.cout0(\inst2|count[27]~9 ),
	.cout1(\inst2|count[27]~9COUT1_86 ));
// synopsys translate_off
defparam \inst2|count[27] .cin0_used = "true";
defparam \inst2|count[27] .cin1_used = "true";
defparam \inst2|count[27] .cin_used = "true";
defparam \inst2|count[27] .lut_mask = "3c3f";
defparam \inst2|count[27] .operation_mode = "arithmetic";
defparam \inst2|count[27] .output_mode = "reg_only";
defparam \inst2|count[27] .register_cascade_mode = "off";
defparam \inst2|count[27] .sum_lutc_input = "cin";
defparam \inst2|count[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst2|count[28] (
// Equation(s):
// \inst2|count [28] = DFFEAS((\inst2|count [28] $ ((!(!\inst2|count[25]~13  & \inst2|count[27]~9 ) # (\inst2|count[25]~13  & \inst2|count[27]~9COUT1_86 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[28]~7  = CARRY(((\inst2|count [28] & !\inst2|count[27]~9 )))
// \inst2|count[28]~7COUT1_87  = CARRY(((\inst2|count [28] & !\inst2|count[27]~9COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|count [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[25]~13 ),
	.cin0(\inst2|count[27]~9 ),
	.cin1(\inst2|count[27]~9COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [28]),
	.cout(),
	.cout0(\inst2|count[28]~7 ),
	.cout1(\inst2|count[28]~7COUT1_87 ));
// synopsys translate_off
defparam \inst2|count[28] .cin0_used = "true";
defparam \inst2|count[28] .cin1_used = "true";
defparam \inst2|count[28] .cin_used = "true";
defparam \inst2|count[28] .lut_mask = "c30c";
defparam \inst2|count[28] .operation_mode = "arithmetic";
defparam \inst2|count[28] .output_mode = "reg_only";
defparam \inst2|count[28] .register_cascade_mode = "off";
defparam \inst2|count[28] .sum_lutc_input = "cin";
defparam \inst2|count[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst2|count[29] (
// Equation(s):
// \inst2|count [29] = DFFEAS(\inst2|count [29] $ (((((!\inst2|count[25]~13  & \inst2|count[28]~7 ) # (\inst2|count[25]~13  & \inst2|count[28]~7COUT1_87 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[29]~5  = CARRY(((!\inst2|count[28]~7 )) # (!\inst2|count [29]))
// \inst2|count[29]~5COUT1_88  = CARRY(((!\inst2|count[28]~7COUT1_87 )) # (!\inst2|count [29]))

	.clk(\clk~combout ),
	.dataa(\inst2|count [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[25]~13 ),
	.cin0(\inst2|count[28]~7 ),
	.cin1(\inst2|count[28]~7COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [29]),
	.cout(),
	.cout0(\inst2|count[29]~5 ),
	.cout1(\inst2|count[29]~5COUT1_88 ));
// synopsys translate_off
defparam \inst2|count[29] .cin0_used = "true";
defparam \inst2|count[29] .cin1_used = "true";
defparam \inst2|count[29] .cin_used = "true";
defparam \inst2|count[29] .lut_mask = "5a5f";
defparam \inst2|count[29] .operation_mode = "arithmetic";
defparam \inst2|count[29] .output_mode = "reg_only";
defparam \inst2|count[29] .register_cascade_mode = "off";
defparam \inst2|count[29] .sum_lutc_input = "cin";
defparam \inst2|count[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst2|count[30] (
// Equation(s):
// \inst2|count [30] = DFFEAS(\inst2|count [30] $ ((((!(!\inst2|count[25]~13  & \inst2|count[29]~5 ) # (\inst2|count[25]~13  & \inst2|count[29]~5COUT1_88 ))))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )
// \inst2|count[30]~3  = CARRY((\inst2|count [30] & ((!\inst2|count[29]~5COUT1_88 ))))

	.clk(\clk~combout ),
	.dataa(\inst2|count [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[25]~13 ),
	.cin0(\inst2|count[29]~5 ),
	.cin1(\inst2|count[29]~5COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [30]),
	.cout(\inst2|count[30]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[30] .cin0_used = "true";
defparam \inst2|count[30] .cin1_used = "true";
defparam \inst2|count[30] .cin_used = "true";
defparam \inst2|count[30] .lut_mask = "a50a";
defparam \inst2|count[30] .operation_mode = "arithmetic";
defparam \inst2|count[30] .output_mode = "reg_only";
defparam \inst2|count[30] .register_cascade_mode = "off";
defparam \inst2|count[30] .sum_lutc_input = "cin";
defparam \inst2|count[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst2|count[31] (
// Equation(s):
// \inst2|count [31] = DFFEAS(\inst2|count [31] $ ((((\inst2|count[30]~3 )))), GLOBAL(\clk~combout ), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan1~9_combout , )

	.clk(\clk~combout ),
	.dataa(\inst2|count [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan1~9_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[30]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[31] .cin_used = "true";
defparam \inst2|count[31] .lut_mask = "5a5a";
defparam \inst2|count[31] .operation_mode = "normal";
defparam \inst2|count[31] .output_mode = "reg_only";
defparam \inst2|count[31] .register_cascade_mode = "off";
defparam \inst2|count[31] .sum_lutc_input = "cin";
defparam \inst2|count[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst2|LessThan1~7 (
// Equation(s):
// \inst2|LessThan1~7_combout  = (!\inst2|count [29] & (!\inst2|count [28] & (!\inst2|count [26] & !\inst2|count [27])))

	.clk(gnd),
	.dataa(\inst2|count [29]),
	.datab(\inst2|count [28]),
	.datac(\inst2|count [26]),
	.datad(\inst2|count [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~7 .lut_mask = "0001";
defparam \inst2|LessThan1~7 .operation_mode = "normal";
defparam \inst2|LessThan1~7 .output_mode = "comb_only";
defparam \inst2|LessThan1~7 .register_cascade_mode = "off";
defparam \inst2|LessThan1~7 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \inst2|LessThan1~8 (
// Equation(s):
// \inst2|LessThan1~8_combout  = (!\inst2|count [30] & (((!\inst2|count [31] & \inst2|LessThan1~7_combout ))))

	.clk(gnd),
	.dataa(\inst2|count [30]),
	.datab(vcc),
	.datac(\inst2|count [31]),
	.datad(\inst2|LessThan1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~8 .lut_mask = "0500";
defparam \inst2|LessThan1~8 .operation_mode = "normal";
defparam \inst2|LessThan1~8 .output_mode = "comb_only";
defparam \inst2|LessThan1~8 .register_cascade_mode = "off";
defparam \inst2|LessThan1~8 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst2|LessThan1~5 (
// Equation(s):
// \inst2|LessThan1~5_combout  = (!\inst2|count [21] & (!\inst2|count [20] & (!\inst2|count [19] & !\inst2|count [18])))

	.clk(gnd),
	.dataa(\inst2|count [21]),
	.datab(\inst2|count [20]),
	.datac(\inst2|count [19]),
	.datad(\inst2|count [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~5 .lut_mask = "0001";
defparam \inst2|LessThan1~5 .operation_mode = "normal";
defparam \inst2|LessThan1~5 .output_mode = "comb_only";
defparam \inst2|LessThan1~5 .register_cascade_mode = "off";
defparam \inst2|LessThan1~5 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst2|LessThan1~6 (
// Equation(s):
// \inst2|LessThan1~6_combout  = (!\inst2|count [25] & (!\inst2|count [23] & (!\inst2|count [22] & !\inst2|count [24])))

	.clk(gnd),
	.dataa(\inst2|count [25]),
	.datab(\inst2|count [23]),
	.datac(\inst2|count [22]),
	.datad(\inst2|count [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~6 .lut_mask = "0001";
defparam \inst2|LessThan1~6 .operation_mode = "normal";
defparam \inst2|LessThan1~6 .output_mode = "comb_only";
defparam \inst2|LessThan1~6 .register_cascade_mode = "off";
defparam \inst2|LessThan1~6 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \inst2|LessThan1~1 (
// Equation(s):
// \inst2|LessThan1~1_combout  = (!\inst2|count [9] & (!\inst2|count [7] & (!\inst2|count [8] & !\inst2|count [6])))

	.clk(gnd),
	.dataa(\inst2|count [9]),
	.datab(\inst2|count [7]),
	.datac(\inst2|count [8]),
	.datad(\inst2|count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~1 .lut_mask = "0001";
defparam \inst2|LessThan1~1 .operation_mode = "normal";
defparam \inst2|LessThan1~1 .output_mode = "comb_only";
defparam \inst2|LessThan1~1 .register_cascade_mode = "off";
defparam \inst2|LessThan1~1 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst2|LessThan1~3 (
// Equation(s):
// \inst2|LessThan1~3_combout  = (!\inst2|count [15] & (!\inst2|count [14] & (!\inst2|count [16] & !\inst2|count [17])))

	.clk(gnd),
	.dataa(\inst2|count [15]),
	.datab(\inst2|count [14]),
	.datac(\inst2|count [16]),
	.datad(\inst2|count [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~3 .lut_mask = "0001";
defparam \inst2|LessThan1~3 .operation_mode = "normal";
defparam \inst2|LessThan1~3 .output_mode = "comb_only";
defparam \inst2|LessThan1~3 .register_cascade_mode = "off";
defparam \inst2|LessThan1~3 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \inst2|LessThan1~0 (
// Equation(s):
// \inst2|LessThan1~0_combout  = (!\inst2|count [4] & (!\inst2|count [5] & ((!\inst2|count [2]) # (!\inst2|count [3]))))

	.clk(gnd),
	.dataa(\inst2|count [4]),
	.datab(\inst2|count [3]),
	.datac(\inst2|count [2]),
	.datad(\inst2|count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~0 .lut_mask = "0015";
defparam \inst2|LessThan1~0 .operation_mode = "normal";
defparam \inst2|LessThan1~0 .output_mode = "comb_only";
defparam \inst2|LessThan1~0 .register_cascade_mode = "off";
defparam \inst2|LessThan1~0 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \inst2|LessThan1~2 (
// Equation(s):
// \inst2|LessThan1~2_combout  = (!\inst2|count [10] & (!\inst2|count [12] & (!\inst2|count [13] & !\inst2|count [11])))

	.clk(gnd),
	.dataa(\inst2|count [10]),
	.datab(\inst2|count [12]),
	.datac(\inst2|count [13]),
	.datad(\inst2|count [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~2 .lut_mask = "0001";
defparam \inst2|LessThan1~2 .operation_mode = "normal";
defparam \inst2|LessThan1~2 .output_mode = "comb_only";
defparam \inst2|LessThan1~2 .register_cascade_mode = "off";
defparam \inst2|LessThan1~2 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst2|LessThan1~4 (
// Equation(s):
// \inst2|LessThan1~4_combout  = (\inst2|LessThan1~1_combout  & (\inst2|LessThan1~3_combout  & (\inst2|LessThan1~0_combout  & \inst2|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(\inst2|LessThan1~1_combout ),
	.datab(\inst2|LessThan1~3_combout ),
	.datac(\inst2|LessThan1~0_combout ),
	.datad(\inst2|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~4 .lut_mask = "8000";
defparam \inst2|LessThan1~4 .operation_mode = "normal";
defparam \inst2|LessThan1~4 .output_mode = "comb_only";
defparam \inst2|LessThan1~4 .register_cascade_mode = "off";
defparam \inst2|LessThan1~4 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \inst2|LessThan1~9 (
// Equation(s):
// \inst2|LessThan1~9_combout  = (((!\inst2|LessThan1~4_combout ) # (!\inst2|LessThan1~6_combout )) # (!\inst2|LessThan1~5_combout )) # (!\inst2|LessThan1~8_combout )

	.clk(gnd),
	.dataa(\inst2|LessThan1~8_combout ),
	.datab(\inst2|LessThan1~5_combout ),
	.datac(\inst2|LessThan1~6_combout ),
	.datad(\inst2|LessThan1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan1~9 .lut_mask = "7fff";
defparam \inst2|LessThan1~9 .operation_mode = "normal";
defparam \inst2|LessThan1~9 .output_mode = "comb_only";
defparam \inst2|LessThan1~9 .register_cascade_mode = "off";
defparam \inst2|LessThan1~9 .sum_lutc_input = "datac";
defparam \inst2|LessThan1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \inst2|wait_flag (
// Equation(s):
// \inst2|wait_flag~regout  = DFFEAS((!\inst2|LessThan1~9_combout  & ((\inst2|wait_flag~regout ) # ((!\inst2|LessThan0~4_combout  & !\inst2|pre_flag~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|wait_flag~regout ),
	.datab(\inst2|LessThan0~4_combout ),
	.datac(\inst2|pre_flag~regout ),
	.datad(\inst2|LessThan1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|wait_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|wait_flag .lut_mask = "00ab";
defparam \inst2|wait_flag .operation_mode = "normal";
defparam \inst2|wait_flag .output_mode = "reg_only";
defparam \inst2|wait_flag .register_cascade_mode = "off";
defparam \inst2|wait_flag .sum_lutc_input = "datac";
defparam \inst2|wait_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \inst2|Trigger (
// Equation(s):
// \inst2|Trigger~regout  = DFFEAS((\inst2|Trigger~regout  & (((\inst2|wait_flag~2  & \inst2|LessThan1~9_combout )) # (!\inst2|LessThan0~4_combout ))) # (!\inst2|Trigger~regout  & (((\inst2|wait_flag~2  & \inst2|LessThan1~9_combout )))), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|Trigger~regout ),
	.datab(\inst2|LessThan0~4_combout ),
	.datac(\inst2|wait_flag~2 ),
	.datad(\inst2|LessThan1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|Trigger~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Trigger .lut_mask = "f222";
defparam \inst2|Trigger .operation_mode = "normal";
defparam \inst2|Trigger .output_mode = "reg_only";
defparam \inst2|Trigger .register_cascade_mode = "off";
defparam \inst2|Trigger .sum_lutc_input = "datac";
defparam \inst2|Trigger .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \inst2|Chan1~0 (
// Equation(s):
// \inst2|Chan1~0_combout  = ((\inst2|Trigger~regout  & ((\MCU_Chan1~combout ))) # (!\inst2|Trigger~regout  & (\RCV_Chan1~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RCV_Chan1~combout ),
	.datac(\MCU_Chan1~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan1~0 .lut_mask = "f0cc";
defparam \inst2|Chan1~0 .operation_mode = "normal";
defparam \inst2|Chan1~0 .output_mode = "comb_only";
defparam \inst2|Chan1~0 .register_cascade_mode = "off";
defparam \inst2|Chan1~0 .sum_lutc_input = "datac";
defparam \inst2|Chan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan2~combout ),
	.padio(MCU_Chan2));
// synopsys translate_off
defparam \MCU_Chan2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan2~combout ),
	.padio(RCV_Chan2));
// synopsys translate_off
defparam \RCV_Chan2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \inst2|Chan2~0 (
// Equation(s):
// \inst2|Chan2~0_combout  = ((\inst2|Trigger~regout  & (\MCU_Chan2~combout )) # (!\inst2|Trigger~regout  & ((\RCV_Chan2~combout ))))

	.clk(gnd),
	.dataa(\MCU_Chan2~combout ),
	.datab(vcc),
	.datac(\RCV_Chan2~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan2~0 .lut_mask = "aaf0";
defparam \inst2|Chan2~0 .operation_mode = "normal";
defparam \inst2|Chan2~0 .output_mode = "comb_only";
defparam \inst2|Chan2~0 .register_cascade_mode = "off";
defparam \inst2|Chan2~0 .sum_lutc_input = "datac";
defparam \inst2|Chan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan3~combout ),
	.padio(RCV_Chan3));
// synopsys translate_off
defparam \RCV_Chan3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan3~combout ),
	.padio(MCU_Chan3));
// synopsys translate_off
defparam \MCU_Chan3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \inst2|Chan3~0 (
// Equation(s):
// \inst2|Chan3~0_combout  = ((\inst2|Trigger~regout  & ((\MCU_Chan3~combout ))) # (!\inst2|Trigger~regout  & (\RCV_Chan3~combout )))

	.clk(gnd),
	.dataa(\RCV_Chan3~combout ),
	.datab(vcc),
	.datac(\MCU_Chan3~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan3~0 .lut_mask = "f0aa";
defparam \inst2|Chan3~0 .operation_mode = "normal";
defparam \inst2|Chan3~0 .output_mode = "comb_only";
defparam \inst2|Chan3~0 .register_cascade_mode = "off";
defparam \inst2|Chan3~0 .sum_lutc_input = "datac";
defparam \inst2|Chan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan4~combout ),
	.padio(MCU_Chan4));
// synopsys translate_off
defparam \MCU_Chan4~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan4~combout ),
	.padio(RCV_Chan4));
// synopsys translate_off
defparam \RCV_Chan4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \inst2|Chan4~0 (
// Equation(s):
// \inst2|Chan4~0_combout  = ((\inst2|Trigger~regout  & (\MCU_Chan4~combout )) # (!\inst2|Trigger~regout  & ((\RCV_Chan4~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\MCU_Chan4~combout ),
	.datac(\RCV_Chan4~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan4~0 .lut_mask = "ccf0";
defparam \inst2|Chan4~0 .operation_mode = "normal";
defparam \inst2|Chan4~0 .output_mode = "comb_only";
defparam \inst2|Chan4~0 .register_cascade_mode = "off";
defparam \inst2|Chan4~0 .sum_lutc_input = "datac";
defparam \inst2|Chan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan1~I (
	.datain(\inst2|Chan1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan1));
// synopsys translate_off
defparam \Chan1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan2~I (
	.datain(\inst2|Chan2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan2));
// synopsys translate_off
defparam \Chan2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan3~I (
	.datain(\inst2|Chan3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan3));
// synopsys translate_off
defparam \Chan3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan4~I (
	.datain(\inst2|Chan4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan4));
// synopsys translate_off
defparam \Chan4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Trigger~I (
	.datain(\inst2|Trigger~regout ),
	.oe(vcc),
	.combout(),
	.padio(Trigger));
// synopsys translate_off
defparam \Trigger~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[31]~I (
	.datain(\inst2|count [31]),
	.oe(vcc),
	.combout(),
	.padio(test[31]));
// synopsys translate_off
defparam \test[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[30]~I (
	.datain(\inst2|count [30]),
	.oe(vcc),
	.combout(),
	.padio(test[30]));
// synopsys translate_off
defparam \test[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[29]~I (
	.datain(\inst2|count [29]),
	.oe(vcc),
	.combout(),
	.padio(test[29]));
// synopsys translate_off
defparam \test[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[28]~I (
	.datain(\inst2|count [28]),
	.oe(vcc),
	.combout(),
	.padio(test[28]));
// synopsys translate_off
defparam \test[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[27]~I (
	.datain(\inst2|count [27]),
	.oe(vcc),
	.combout(),
	.padio(test[27]));
// synopsys translate_off
defparam \test[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[26]~I (
	.datain(\inst2|count [26]),
	.oe(vcc),
	.combout(),
	.padio(test[26]));
// synopsys translate_off
defparam \test[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[25]~I (
	.datain(\inst2|count [25]),
	.oe(vcc),
	.combout(),
	.padio(test[25]));
// synopsys translate_off
defparam \test[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[24]~I (
	.datain(\inst2|count [24]),
	.oe(vcc),
	.combout(),
	.padio(test[24]));
// synopsys translate_off
defparam \test[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[23]~I (
	.datain(\inst2|count [23]),
	.oe(vcc),
	.combout(),
	.padio(test[23]));
// synopsys translate_off
defparam \test[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[22]~I (
	.datain(\inst2|count [22]),
	.oe(vcc),
	.combout(),
	.padio(test[22]));
// synopsys translate_off
defparam \test[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[21]~I (
	.datain(\inst2|count [21]),
	.oe(vcc),
	.combout(),
	.padio(test[21]));
// synopsys translate_off
defparam \test[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[20]~I (
	.datain(\inst2|count [20]),
	.oe(vcc),
	.combout(),
	.padio(test[20]));
// synopsys translate_off
defparam \test[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[19]~I (
	.datain(\inst2|count [19]),
	.oe(vcc),
	.combout(),
	.padio(test[19]));
// synopsys translate_off
defparam \test[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[18]~I (
	.datain(\inst2|count [18]),
	.oe(vcc),
	.combout(),
	.padio(test[18]));
// synopsys translate_off
defparam \test[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[17]~I (
	.datain(\inst2|count [17]),
	.oe(vcc),
	.combout(),
	.padio(test[17]));
// synopsys translate_off
defparam \test[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[16]~I (
	.datain(\inst2|count [16]),
	.oe(vcc),
	.combout(),
	.padio(test[16]));
// synopsys translate_off
defparam \test[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[15]~I (
	.datain(\inst2|count [15]),
	.oe(vcc),
	.combout(),
	.padio(test[15]));
// synopsys translate_off
defparam \test[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[14]~I (
	.datain(\inst2|count [14]),
	.oe(vcc),
	.combout(),
	.padio(test[14]));
// synopsys translate_off
defparam \test[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[13]~I (
	.datain(\inst2|count [13]),
	.oe(vcc),
	.combout(),
	.padio(test[13]));
// synopsys translate_off
defparam \test[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[12]~I (
	.datain(\inst2|count [12]),
	.oe(vcc),
	.combout(),
	.padio(test[12]));
// synopsys translate_off
defparam \test[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[11]~I (
	.datain(\inst2|count [11]),
	.oe(vcc),
	.combout(),
	.padio(test[11]));
// synopsys translate_off
defparam \test[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[10]~I (
	.datain(\inst2|count [10]),
	.oe(vcc),
	.combout(),
	.padio(test[10]));
// synopsys translate_off
defparam \test[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[9]~I (
	.datain(\inst2|count [9]),
	.oe(vcc),
	.combout(),
	.padio(test[9]));
// synopsys translate_off
defparam \test[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[8]~I (
	.datain(\inst2|count [8]),
	.oe(vcc),
	.combout(),
	.padio(test[8]));
// synopsys translate_off
defparam \test[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[7]~I (
	.datain(\inst2|count [7]),
	.oe(vcc),
	.combout(),
	.padio(test[7]));
// synopsys translate_off
defparam \test[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[6]~I (
	.datain(\inst2|count [6]),
	.oe(vcc),
	.combout(),
	.padio(test[6]));
// synopsys translate_off
defparam \test[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[5]~I (
	.datain(\inst2|count [5]),
	.oe(vcc),
	.combout(),
	.padio(test[5]));
// synopsys translate_off
defparam \test[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[4]~I (
	.datain(\inst2|count [4]),
	.oe(vcc),
	.combout(),
	.padio(test[4]));
// synopsys translate_off
defparam \test[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[3]~I (
	.datain(\inst2|count [3]),
	.oe(vcc),
	.combout(),
	.padio(test[3]));
// synopsys translate_off
defparam \test[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[2]~I (
	.datain(\inst2|count [2]),
	.oe(vcc),
	.combout(),
	.padio(test[2]));
// synopsys translate_off
defparam \test[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[1]~I (
	.datain(\inst2|count [1]),
	.oe(vcc),
	.combout(),
	.padio(test[1]));
// synopsys translate_off
defparam \test[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[0]~I (
	.datain(\inst2|count [0]),
	.oe(vcc),
	.combout(),
	.padio(test[0]));
// synopsys translate_off
defparam \test[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
