

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Jul 17 12:34:37 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 25/07/2024 GMT
    19                           ; 
    20                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000FE0                     bsr             equ	4064
    53   000FE9                     fsr0            equ	4073
    54   000FEA                     fsr0h           equ	4074
    55   000FE9                     fsr0l           equ	4073
    56   000FE1                     fsr1            equ	4065
    57   000FE2                     fsr1h           equ	4066
    58   000FE1                     fsr1l           equ	4065
    59   000FD9                     fsr2            equ	4057
    60   000FDA                     fsr2h           equ	4058
    61   000FD9                     fsr2l           equ	4057
    62   000FEF                     indf0           equ	4079
    63   000FE7                     indf1           equ	4071
    64   000FDF                     indf2           equ	4063
    65   000FF2                     intcon          equ	4082
    66   000000                     nvmcon          equ	0
    67   000FF9                     pcl             equ	4089
    68   000FFA                     pclath          equ	4090
    69   000FFB                     pclatu          equ	4091
    70   000FEB                     plusw0          equ	4075
    71   000FE3                     plusw1          equ	4067
    72   000FDB                     plusw2          equ	4059
    73   000FED                     postdec0        equ	4077
    74   000FE5                     postdec1        equ	4069
    75   000FDD                     postdec2        equ	4061
    76   000FEE                     postinc0        equ	4078
    77   000FE6                     postinc1        equ	4070
    78   000FDE                     postinc2        equ	4062
    79   000FEC                     preinc0         equ	4076
    80   000FE4                     preinc1         equ	4068
    81   000FDC                     preinc2         equ	4060
    82   000FF3                     prod            equ	4083
    83   000FF4                     prodh           equ	4084
    84   000FF3                     prodl           equ	4083
    85   000FD8                     status          equ	4056
    86   000FF5                     tablat          equ	4085
    87   000FF6                     tblptr          equ	4086
    88   000FF7                     tblptrh         equ	4087
    89   000FF6                     tblptrl         equ	4086
    90   000FF8                     tblptru         equ	4088
    91   000FFD                     tosl            equ	4093
    92   000FE8                     wreg            equ	4072
    93   000F62                     SPPDATA         equ	3938	;# 
    94   000F63                     SPPCFG          equ	3939	;# 
    95   000F64                     SPPEPS          equ	3940	;# 
    96   000F65                     SPPCON          equ	3941	;# 
    97   000F66                     UFRM            equ	3942	;# 
    98   000F66                     UFRML           equ	3942	;# 
    99   000F67                     UFRMH           equ	3943	;# 
   100   000F68                     UIR             equ	3944	;# 
   101   000F69                     UIE             equ	3945	;# 
   102   000F6A                     UEIR            equ	3946	;# 
   103   000F6B                     UEIE            equ	3947	;# 
   104   000F6C                     USTAT           equ	3948	;# 
   105   000F6D                     UCON            equ	3949	;# 
   106   000F6E                     UADDR           equ	3950	;# 
   107   000F6F                     UCFG            equ	3951	;# 
   108   000F70                     UEP0            equ	3952	;# 
   109   000F71                     UEP1            equ	3953	;# 
   110   000F72                     UEP2            equ	3954	;# 
   111   000F73                     UEP3            equ	3955	;# 
   112   000F74                     UEP4            equ	3956	;# 
   113   000F75                     UEP5            equ	3957	;# 
   114   000F76                     UEP6            equ	3958	;# 
   115   000F77                     UEP7            equ	3959	;# 
   116   000F78                     UEP8            equ	3960	;# 
   117   000F79                     UEP9            equ	3961	;# 
   118   000F7A                     UEP10           equ	3962	;# 
   119   000F7B                     UEP11           equ	3963	;# 
   120   000F7C                     UEP12           equ	3964	;# 
   121   000F7D                     UEP13           equ	3965	;# 
   122   000F7E                     UEP14           equ	3966	;# 
   123   000F7F                     UEP15           equ	3967	;# 
   124   000F80                     PORTA           equ	3968	;# 
   125   000F81                     PORTB           equ	3969	;# 
   126   000F82                     PORTC           equ	3970	;# 
   127   000F83                     PORTD           equ	3971	;# 
   128   000F84                     PORTE           equ	3972	;# 
   129   000F89                     LATA            equ	3977	;# 
   130   000F8A                     LATB            equ	3978	;# 
   131   000F8B                     LATC            equ	3979	;# 
   132   000F8C                     LATD            equ	3980	;# 
   133   000F8D                     LATE            equ	3981	;# 
   134   000F92                     TRISA           equ	3986	;# 
   135   000F92                     DDRA            equ	3986	;# 
   136   000F93                     TRISB           equ	3987	;# 
   137   000F93                     DDRB            equ	3987	;# 
   138   000F94                     TRISC           equ	3988	;# 
   139   000F94                     DDRC            equ	3988	;# 
   140   000F95                     TRISD           equ	3989	;# 
   141   000F95                     DDRD            equ	3989	;# 
   142   000F96                     TRISE           equ	3990	;# 
   143   000F96                     DDRE            equ	3990	;# 
   144   000F9B                     OSCTUNE         equ	3995	;# 
   145   000F9D                     PIE1            equ	3997	;# 
   146   000F9E                     PIR1            equ	3998	;# 
   147   000F9F                     IPR1            equ	3999	;# 
   148   000FA0                     PIE2            equ	4000	;# 
   149   000FA1                     PIR2            equ	4001	;# 
   150   000FA2                     IPR2            equ	4002	;# 
   151   000FA6                     EECON1          equ	4006	;# 
   152   000FA7                     EECON2          equ	4007	;# 
   153   000FA8                     EEDATA          equ	4008	;# 
   154   000FA9                     EEADR           equ	4009	;# 
   155   000FAB                     RCSTA           equ	4011	;# 
   156   000FAB                     RCSTA1          equ	4011	;# 
   157   000FAC                     TXSTA           equ	4012	;# 
   158   000FAC                     TXSTA1          equ	4012	;# 
   159   000FAD                     TXREG           equ	4013	;# 
   160   000FAD                     TXREG1          equ	4013	;# 
   161   000FAE                     RCREG           equ	4014	;# 
   162   000FAE                     RCREG1          equ	4014	;# 
   163   000FAF                     SPBRG           equ	4015	;# 
   164   000FAF                     SPBRG1          equ	4015	;# 
   165   000FB0                     SPBRGH          equ	4016	;# 
   166   000FB1                     T3CON           equ	4017	;# 
   167   000FB2                     TMR3            equ	4018	;# 
   168   000FB2                     TMR3L           equ	4018	;# 
   169   000FB3                     TMR3H           equ	4019	;# 
   170   000FB4                     CMCON           equ	4020	;# 
   171   000FB5                     CVRCON          equ	4021	;# 
   172   000FB6                     ECCP1AS         equ	4022	;# 
   173   000FB6                     CCP1AS          equ	4022	;# 
   174   000FB7                     ECCP1DEL        equ	4023	;# 
   175   000FB7                     CCP1DEL         equ	4023	;# 
   176   000FB8                     BAUDCON         equ	4024	;# 
   177   000FB8                     BAUDCTL         equ	4024	;# 
   178   000FBA                     CCP2CON         equ	4026	;# 
   179   000FBB                     CCPR2           equ	4027	;# 
   180   000FBB                     CCPR2L          equ	4027	;# 
   181   000FBC                     CCPR2H          equ	4028	;# 
   182   000FBD                     CCP1CON         equ	4029	;# 
   183   000FBD                     ECCP1CON        equ	4029	;# 
   184   000FBE                     CCPR1           equ	4030	;# 
   185   000FBE                     CCPR1L          equ	4030	;# 
   186   000FBF                     CCPR1H          equ	4031	;# 
   187   000FC0                     ADCON2          equ	4032	;# 
   188   000FC1                     ADCON1          equ	4033	;# 
   189   000FC2                     ADCON0          equ	4034	;# 
   190   000FC3                     ADRES           equ	4035	;# 
   191   000FC3                     ADRESL          equ	4035	;# 
   192   000FC4                     ADRESH          equ	4036	;# 
   193   000FC5                     SSPCON2         equ	4037	;# 
   194   000FC6                     SSPCON1         equ	4038	;# 
   195   000FC7                     SSPSTAT         equ	4039	;# 
   196   000FC8                     SSPADD          equ	4040	;# 
   197   000FC9                     SSPBUF          equ	4041	;# 
   198   000FCA                     T2CON           equ	4042	;# 
   199   000FCB                     PR2             equ	4043	;# 
   200   000FCB                     MEMCON          equ	4043	;# 
   201   000FCC                     TMR2            equ	4044	;# 
   202   000FCD                     T1CON           equ	4045	;# 
   203   000FCE                     TMR1            equ	4046	;# 
   204   000FCE                     TMR1L           equ	4046	;# 
   205   000FCF                     TMR1H           equ	4047	;# 
   206   000FD0                     RCON            equ	4048	;# 
   207   000FD1                     WDTCON          equ	4049	;# 
   208   000FD2                     HLVDCON         equ	4050	;# 
   209   000FD2                     LVDCON          equ	4050	;# 
   210   000FD3                     OSCCON          equ	4051	;# 
   211   000FD5                     T0CON           equ	4053	;# 
   212   000FD6                     TMR0            equ	4054	;# 
   213   000FD6                     TMR0L           equ	4054	;# 
   214   000FD7                     TMR0H           equ	4055	;# 
   215   000FD8                     STATUS          equ	4056	;# 
   216   000FD9                     FSR2            equ	4057	;# 
   217   000FD9                     FSR2L           equ	4057	;# 
   218   000FDA                     FSR2H           equ	4058	;# 
   219   000FDB                     PLUSW2          equ	4059	;# 
   220   000FDC                     PREINC2         equ	4060	;# 
   221   000FDD                     POSTDEC2        equ	4061	;# 
   222   000FDE                     POSTINC2        equ	4062	;# 
   223   000FDF                     INDF2           equ	4063	;# 
   224   000FE0                     BSR             equ	4064	;# 
   225   000FE1                     FSR1            equ	4065	;# 
   226   000FE1                     FSR1L           equ	4065	;# 
   227   000FE2                     FSR1H           equ	4066	;# 
   228   000FE3                     PLUSW1          equ	4067	;# 
   229   000FE4                     PREINC1         equ	4068	;# 
   230   000FE5                     POSTDEC1        equ	4069	;# 
   231   000FE6                     POSTINC1        equ	4070	;# 
   232   000FE7                     INDF1           equ	4071	;# 
   233   000FE8                     WREG            equ	4072	;# 
   234   000FE9                     FSR0            equ	4073	;# 
   235   000FE9                     FSR0L           equ	4073	;# 
   236   000FEA                     FSR0H           equ	4074	;# 
   237   000FEB                     PLUSW0          equ	4075	;# 
   238   000FEC                     PREINC0         equ	4076	;# 
   239   000FED                     POSTDEC0        equ	4077	;# 
   240   000FEE                     POSTINC0        equ	4078	;# 
   241   000FEF                     INDF0           equ	4079	;# 
   242   000FF0                     INTCON3         equ	4080	;# 
   243   000FF1                     INTCON2         equ	4081	;# 
   244   000FF2                     INTCON          equ	4082	;# 
   245   000FF3                     PROD            equ	4083	;# 
   246   000FF3                     PRODL           equ	4083	;# 
   247   000FF4                     PRODH           equ	4084	;# 
   248   000FF5                     TABLAT          equ	4085	;# 
   249   000FF6                     TBLPTR          equ	4086	;# 
   250   000FF6                     TBLPTRL         equ	4086	;# 
   251   000FF7                     TBLPTRH         equ	4087	;# 
   252   000FF8                     TBLPTRU         equ	4088	;# 
   253   000FF9                     PCLAT           equ	4089	;# 
   254   000FF9                     PC              equ	4089	;# 
   255   000FF9                     PCL             equ	4089	;# 
   256   000FFA                     PCLATH          equ	4090	;# 
   257   000FFB                     PCLATU          equ	4091	;# 
   258   000FFC                     STKPTR          equ	4092	;# 
   259   000FFD                     TOS             equ	4093	;# 
   260   000FFD                     TOSL            equ	4093	;# 
   261   000FFE                     TOSH            equ	4094	;# 
   262   000FFF                     TOSU            equ	4095	;# 
   263   007C61                     _LATD1          set	31841
   264   007F92                     _TMR0IF         set	32658
   265   007C0F                     _RB7            set	31759
   266   007C0E                     _RB6            set	31758
   267   007C0D                     _RB5            set	31757
   268   007C0C                     _RB4            set	31756
   269   007C60                     _LATD0          set	31840
   270   007F97                     _GIE            set	32663
   271   007F93                     _RBIE           set	32659
   272   007F90                     _RBIF           set	32656
   273   007F8F                     _RBPU           set	32655
   274   000FD6                     _TMR0           set	4054
   275   000F81                     _PORTB          set	3969
   276   000F8C                     _LATD           set	3980
   277   000F8A                     _LATB           set	3978
   278   000F95                     _TRISD          set	3989
   279   000F93                     _TRISB          set	3987
   280                           
   281                           ; #config settings
   282                           
   283                           	psect	cinit
   284   000928                     __pcinit:
   285                           	callstack 0
   286   000928                     start_initialization:
   287                           	callstack 0
   288   000928                     __initialization:
   289                           	callstack 0
   290                           
   291                           ; Clear objects allocated to COMRAM (1 bytes)
   292   000928  6A04               	clrf	__pbssCOMRAM& (0+255),c
   293   00092A                     end_of_initialization:
   294                           	callstack 0
   295   00092A                     __end_of__initialization:
   296                           	callstack 0
   297   00092A  9005               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   298   00092C  9205               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   299   00092E  0100               	movlb	0
   300   000930  EF6A  F004         	goto	_main	;jump to C main() function
   301                           
   302                           	psect	bssCOMRAM
   303   000004                     __pbssCOMRAM:
   304                           	callstack 0
   305   000004                     _Tecla:
   306                           	callstack 0
   307   000004                     	ds	1
   308                           
   309                           	psect	cstackCOMRAM
   310   000001                     __pcstackCOMRAM:
   311                           	callstack 0
   312   000001                     ??_ISR:
   313                           
   314                           ; 1 bytes @ 0x0
   315   000001                     	ds	1
   316   000002                     ??_main:
   317                           
   318                           ; 1 bytes @ 0x1
   319   000002                     	ds	1
   320   000003                     main@i:
   321                           	callstack 0
   322                           
   323                           ; 1 bytes @ 0x2
   324   000003                     	ds	1
   325                           
   326 ;;
   327 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   328 ;;
   329 ;; *************** function _main *****************
   330 ;; Defined at:
   331 ;;		line 14 in file "PruebaTeclado.c"
   332 ;; Parameters:    Size  Location     Type
   333 ;;		None
   334 ;; Auto vars:     Size  Location     Type
   335 ;;  i               1    2[COMRAM] unsigned char 
   336 ;; Return value:  Size  Location     Type
   337 ;;                  1    wreg      void 
   338 ;; Registers used:
   339 ;;		wreg, status,2, status,0
   340 ;; Tracked objects:
   341 ;;		On entry : 0/0
   342 ;;		On exit  : 0/0
   343 ;;		Unchanged: 0/0
   344 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   345 ;;      Params:         0       0       0       0       0       0       0       0       0
   346 ;;      Locals:         1       0       0       0       0       0       0       0       0
   347 ;;      Temps:          1       0       0       0       0       0       0       0       0
   348 ;;      Totals:         2       0       0       0       0       0       0       0       0
   349 ;;Total ram usage:        2 bytes
   350 ;; Hardware stack levels required when called: 1
   351 ;; This function calls:
   352 ;;		Nothing
   353 ;; This function is called by:
   354 ;;		Startup code after reset
   355 ;; This function uses a non-reentrant model
   356 ;;
   357                           
   358                           	psect	text0
   359   0008D4                     __ptext0:
   360                           	callstack 0
   361   0008D4                     _main:
   362                           	callstack 30
   363                           
   364                           ;PruebaTeclado.c: 15: unsigned char i;;PruebaTeclado.c: 16: TRISB=0b11110000;
   365                           
   366                           ;incstack = 0
   367   0008D4  0EF0               	movlw	240
   368   0008D6  6E93               	movwf	147,c	;volatile
   369                           
   370                           ;PruebaTeclado.c: 17: TRISD=0;
   371   0008D8  6A95               	clrf	149,c	;volatile
   372                           
   373                           ;PruebaTeclado.c: 18: LATB=0b00000000;
   374   0008DA  6A8A               	clrf	138,c	;volatile
   375                           
   376                           ;PruebaTeclado.c: 19: LATD=0;
   377   0008DC  6A8C               	clrf	140,c	;volatile
   378                           
   379                           ;PruebaTeclado.c: 20: RBPU=0;
   380   0008DE  9EF1               	bcf	4081,7,c	;volatile
   381                           
   382                           ;PruebaTeclado.c: 21: _delay((unsigned long)((100)*(1000000/4000.0)));
   383   0008E0  0E21               	movlw	33
   384   0008E2  6E02               	movwf	??_main^0,c
   385   0008E4  0E76               	movlw	118
   386   0008E6                     u237:
   387   0008E6  2EE8               	decfsz	wreg,f,c
   388   0008E8  D7FE               	bra	u237
   389   0008EA  2E02               	decfsz	??_main^0,f,c
   390   0008EC  D7FC               	bra	u237
   391   0008EE  D000               	nop2	
   392                           
   393                           ;PruebaTeclado.c: 27: RBIF=0;
   394   0008F0  90F2               	bcf	4082,0,c	;volatile
   395                           
   396                           ;PruebaTeclado.c: 28: RBIE=1;
   397   0008F2  86F2               	bsf	4082,3,c	;volatile
   398                           
   399                           ;PruebaTeclado.c: 29: GIE=1;
   400   0008F4  8EF2               	bsf	4082,7,c	;volatile
   401   0008F6                     l878:
   402                           
   403                           ;PruebaTeclado.c: 62: for(i=0;i<Tecla;i++){
   404   0008F6  6A03               	clrf	main@i^0,c
   405   0008F8  D011               	goto	l44
   406   0008FA                     l45:
   407                           
   408                           ;PruebaTeclado.c: 63: LATD0=1;
   409   0008FA  808C               	bsf	3980,0,c	;volatile
   410                           
   411                           ;PruebaTeclado.c: 64: _delay((unsigned long)((400)*(1000000/4000.0)));
   412   0008FC  0E82               	movlw	130
   413   0008FE  6E02               	movwf	??_main^0,c
   414   000900  0EDE               	movlw	222
   415   000902                     u247:
   416   000902  2EE8               	decfsz	wreg,f,c
   417   000904  D7FE               	bra	u247
   418   000906  2E02               	decfsz	??_main^0,f,c
   419   000908  D7FC               	bra	u247
   420                           
   421                           ;PruebaTeclado.c: 65: LATD0=0;
   422   00090A  908C               	bcf	3980,0,c	;volatile
   423                           
   424                           ;PruebaTeclado.c: 66: _delay((unsigned long)((400)*(1000000/4000.0)));
   425   00090C  0E82               	movlw	130
   426   00090E  6E02               	movwf	??_main^0,c
   427   000910  0EDE               	movlw	222
   428   000912                     u257:
   429   000912  2EE8               	decfsz	wreg,f,c
   430   000914  D7FE               	bra	u257
   431   000916  2E02               	decfsz	??_main^0,f,c
   432   000918  D7FC               	bra	u257
   433   00091A  2A03               	incf	main@i^0,f,c
   434   00091C                     l44:
   435   00091C  5004               	movf	_Tecla^0,w,c
   436   00091E  5C03               	subwf	main@i^0,w,c
   437   000920  A0D8               	btfss	status,0,c
   438   000922  D7EB               	goto	l45
   439                           
   440                           ;PruebaTeclado.c: 67: };PruebaTeclado.c: 68: Tecla=0;
   441   000924  6A04               	clrf	_Tecla^0,c
   442   000926  D7E7               	goto	l878
   443   000928                     __end_of_main:
   444                           	callstack 0
   445                           
   446 ;; *************** function _ISR *****************
   447 ;; Defined at:
   448 ;;		line 95 in file "PruebaTeclado.c"
   449 ;; Parameters:    Size  Location     Type
   450 ;;		None
   451 ;; Auto vars:     Size  Location     Type
   452 ;;		None
   453 ;; Return value:  Size  Location     Type
   454 ;;                  1    wreg      void 
   455 ;; Registers used:
   456 ;;		wreg, status,2, status,0
   457 ;; Tracked objects:
   458 ;;		On entry : 0/0
   459 ;;		On exit  : 0/0
   460 ;;		Unchanged: 0/0
   461 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   462 ;;      Params:         0       0       0       0       0       0       0       0       0
   463 ;;      Locals:         0       0       0       0       0       0       0       0       0
   464 ;;      Temps:          1       0       0       0       0       0       0       0       0
   465 ;;      Totals:         1       0       0       0       0       0       0       0       0
   466 ;;Total ram usage:        1 bytes
   467 ;; Hardware stack levels used: 1
   468 ;; This function calls:
   469 ;;		Nothing
   470 ;; This function is called by:
   471 ;;		Interrupt level 2
   472 ;; This function uses a non-reentrant model
   473 ;;
   474                           
   475                           	psect	intcode
   476   000008                     __pintcode:
   477                           	callstack 0
   478   000008                     _ISR:
   479                           	callstack 30
   480                           
   481                           ;incstack = 0
   482   000008  8205               	bsf	btemp,1,c	;set compiler interrupt flag (level 2)
   483   00000A  ED01  F004         	call	int_func,f	;refresh shadow registers
   484                           
   485                           	psect	intcode_body
   486   000802                     __pintcode_body:
   487                           	callstack 30
   488   000802                     int_func:
   489                           	callstack 30
   490   000802  0006               	pop		; remove dummy address from shadow register refresh
   491                           
   492                           ;PruebaTeclado.c: 96: if(RBIF==1){
   493   000804  A0F2               	btfss	4082,0,c	;volatile
   494   000806  D058               	goto	i2l944
   495                           
   496                           ;PruebaTeclado.c: 97: if(PORTB!=0b11110000){
   497   000808  0EF0               	movlw	240
   498   00080A  1881               	xorwf	129,w,c	;volatile
   499   00080C  B4D8               	btfsc	status,2,c
   500   00080E  D04B               	goto	i2l940
   501                           
   502                           ;PruebaTeclado.c: 98: Tecla=0;
   503   000810  6A04               	clrf	_Tecla^0,c
   504                           
   505                           ;PruebaTeclado.c: 99: LATB=0b11111110;
   506   000812  0EFE               	movlw	254
   507   000814  6E8A               	movwf	138,c	;volatile
   508                           
   509                           ;PruebaTeclado.c: 100: if(RB4==0) Tecla=1;
   510   000816  B881               	btfsc	3969,4,c	;volatile
   511   000818  D002               	goto	i2l80
   512   00081A  0E01               	movlw	1
   513   00081C  D041               	goto	L15
   514   00081E                     i2l80:
   515                           
   516                           ;PruebaTeclado.c: 101: else if(RB5==0) Tecla=2;
   517   00081E  BA81               	btfsc	3969,5,c	;volatile
   518   000820  D002               	goto	i2l82
   519   000822  0E02               	movlw	2
   520   000824  D03D               	goto	L15
   521   000826                     i2l82:
   522                           
   523                           ;PruebaTeclado.c: 102: else if(RB6==0) Tecla=3;
   524   000826  BC81               	btfsc	3969,6,c	;volatile
   525   000828  D002               	goto	i2l84
   526   00082A  0E03               	movlw	3
   527   00082C  D039               	goto	L15
   528   00082E                     i2l84:
   529                           
   530                           ;PruebaTeclado.c: 103: else if(RB7==0) Tecla=4;
   531   00082E  BE81               	btfsc	3969,7,c	;volatile
   532   000830  D002               	goto	i2l904
   533   000832  0E04               	movlw	4
   534   000834  D035               	goto	L15
   535   000836                     i2l904:
   536                           
   537                           ;PruebaTeclado.c: 104: else{;PruebaTeclado.c: 105: LATB=0b11111101;
   538   000836  0EFD               	movlw	253
   539   000838  6E8A               	movwf	138,c	;volatile
   540                           
   541                           ;PruebaTeclado.c: 106: if(RB4==0) Tecla=5;
   542   00083A  B881               	btfsc	3969,4,c	;volatile
   543   00083C  D002               	goto	i2l88
   544   00083E  0E05               	movlw	5
   545   000840  D02F               	goto	L15
   546   000842                     i2l88:
   547                           
   548                           ;PruebaTeclado.c: 107: else if(RB5==0) Tecla=6;
   549   000842  BA81               	btfsc	3969,5,c	;volatile
   550   000844  D002               	goto	i2l90
   551   000846  0E06               	movlw	6
   552   000848  D02B               	goto	L15
   553   00084A                     i2l90:
   554                           
   555                           ;PruebaTeclado.c: 108: else if(RB6==0) Tecla=7;
   556   00084A  BC81               	btfsc	3969,6,c	;volatile
   557   00084C  D002               	goto	i2l92
   558   00084E  0E07               	movlw	7
   559   000850  D027               	goto	L15
   560   000852                     i2l92:
   561                           
   562                           ;PruebaTeclado.c: 109: else if(RB7==0) Tecla=8;
   563   000852  BE81               	btfsc	3969,7,c	;volatile
   564   000854  D002               	goto	i2l916
   565   000856  0E08               	movlw	8
   566   000858  D023               	goto	L15
   567   00085A                     i2l916:
   568                           
   569                           ;PruebaTeclado.c: 110: else{;PruebaTeclado.c: 111: LATB=0b11111011;
   570   00085A  0EFB               	movlw	251
   571   00085C  6E8A               	movwf	138,c	;volatile
   572                           
   573                           ;PruebaTeclado.c: 112: if(RB4==0) Tecla=9;
   574   00085E  B881               	btfsc	3969,4,c	;volatile
   575   000860  D002               	goto	i2l96
   576   000862  0E09               	movlw	9
   577   000864  D01D               	goto	L15
   578   000866                     i2l96:
   579                           
   580                           ;PruebaTeclado.c: 113: else if(RB5==0) Tecla=10;
   581   000866  BA81               	btfsc	3969,5,c	;volatile
   582   000868  D002               	goto	i2l98
   583   00086A  0E0A               	movlw	10
   584   00086C  D019               	goto	L15
   585   00086E                     i2l98:
   586                           
   587                           ;PruebaTeclado.c: 114: else if(RB6==0) Tecla=11;
   588   00086E  BC81               	btfsc	3969,6,c	;volatile
   589   000870  D002               	goto	i2l100
   590   000872  0E0B               	movlw	11
   591   000874  D015               	goto	L15
   592   000876                     i2l100:
   593                           
   594                           ;PruebaTeclado.c: 115: else if(RB7==0) Tecla=12;
   595   000876  BE81               	btfsc	3969,7,c	;volatile
   596   000878  D002               	goto	i2l928
   597   00087A  0E0C               	movlw	12
   598   00087C  D011               	goto	L15
   599   00087E                     i2l928:
   600                           
   601                           ;PruebaTeclado.c: 116: else{;PruebaTeclado.c: 117: LATB=0b11110111;
   602   00087E  0EF7               	movlw	247
   603   000880  6E8A               	movwf	138,c	;volatile
   604                           
   605                           ;PruebaTeclado.c: 118: if(RB4==0) Tecla=13;
   606   000882  B881               	btfsc	3969,4,c	;volatile
   607   000884  D002               	goto	i2l104
   608   000886  0E0D               	movlw	13
   609   000888  D00B               	goto	L15
   610   00088A                     i2l104:
   611                           
   612                           ;PruebaTeclado.c: 119: else if(RB5==0) Tecla=14;
   613   00088A  BA81               	btfsc	3969,5,c	;volatile
   614   00088C  D002               	goto	i2l106
   615   00088E  0E0E               	movlw	14
   616   000890  D007               	goto	L15
   617   000892                     i2l106:
   618                           
   619                           ;PruebaTeclado.c: 120: else if(RB6==0) Tecla=15;
   620   000892  BC81               	btfsc	3969,6,c	;volatile
   621   000894  D002               	goto	i2l108
   622   000896  0E0F               	movlw	15
   623   000898  D003               	goto	L15
   624   00089A                     i2l108:
   625                           
   626                           ;PruebaTeclado.c: 121: else if(RB7==0) Tecla=16;
   627   00089A  BE81               	btfsc	3969,7,c	;volatile
   628   00089C  D002               	goto	i2l105
   629   00089E  0E10               	movlw	16
   630   0008A0                     L15:
   631   0008A0  6E04               	movwf	_Tecla^0,c
   632   0008A2                     i2l105:
   633                           
   634                           ;PruebaTeclado.c: 122: };PruebaTeclado.c: 123: };PruebaTeclado.c: 124: };PruebaTeclado.c
      +                          : 125: LATB=0b11110000;
   635   0008A2  0EF0               	movlw	240
   636   0008A4  6E8A               	movwf	138,c	;volatile
   637   0008A6                     i2l940:
   638                           
   639                           ;PruebaTeclado.c: 126: };PruebaTeclado.c: 127: _delay((unsigned long)((100)*(1000000/400
      +                          0.0)));
   640   0008A6  0E21               	movlw	33
   641   0008A8  6E01               	movwf	??_ISR^0,c
   642   0008AA  0E76               	movlw	118
   643   0008AC                     i2u26_47:
   644   0008AC  2EE8               	decfsz	wreg,f,c
   645   0008AE  D7FE               	bra	i2u26_47
   646   0008B0  2E01               	decfsz	??_ISR^0,f,c
   647   0008B2  D7FC               	bra	i2u26_47
   648   0008B4  D000               	nop2	
   649                           
   650                           ;PruebaTeclado.c: 128: RBIF=0;
   651   0008B6  90F2               	bcf	4082,0,c	;volatile
   652   0008B8                     i2l944:
   653                           
   654                           ;PruebaTeclado.c: 129: };PruebaTeclado.c: 130: if(TMR0IF==1){
   655   0008B8  A4F2               	btfss	4082,2,c	;volatile
   656   0008BA  D00A               	goto	i2u22_45
   657                           
   658                           ;PruebaTeclado.c: 131: TMR0IF=0;
   659   0008BC  94F2               	bcf	4082,2,c	;volatile
   660                           
   661                           ;PruebaTeclado.c: 132: TMR0=3036;
   662   0008BE  0E0B               	movlw	11
   663   0008C0  6ED7               	movwf	215,c	;volatile
   664   0008C2  0EDC               	movlw	220
   665   0008C4  6ED6               	movwf	214,c	;volatile
   666                           
   667                           ;PruebaTeclado.c: 133: LATD1=LATD1^1;
   668   0008C6  B28C               	btfsc	3980,1,c	;volatile
   669   0008C8  D002               	goto	i2u21_40
   670   0008CA  828C               	bsf	3980,1,c	;volatile
   671   0008CC  D001               	goto	i2u22_45
   672   0008CE                     i2u21_40:
   673   0008CE  928C               	bcf	3980,1,c	;volatile
   674   0008D0                     i2u22_45:
   675   0008D0  9205               	bcf	btemp,1,c	;clear compiler interrupt flag (level 2)
   676   0008D2  0011               	retfie		f
   677   0008D4                     __end_of_ISR:
   678                           	callstack 0
   679                           
   680                           	psect	smallconst
   681   000800                     __psmallconst:
   682                           	callstack 0
   683   000800  00                 	db	0
   684   000801  00                 	db	0	; dummy byte at the end
   685   000000                     __activetblptr  equ	0
   686                           
   687                           	psect	rparam
   688   000001                     ___rparam_used  equ	1
   689   000000                     ___param_bank   equ	0
   690   000000                     __Lparam        equ	__Lrparam
   691   000000                     __Hparam        equ	__Hrparam
   692                           
   693                           	psect	temp
   694   000005                     btemp:
   695                           	callstack 0
   696   000005                     	ds	1
   697   000005                     int$flags       set	btemp
   698   000006                     wtemp8          set	btemp+1
   699   000006                     ttemp5          set	btemp+1
   700   000009                     ttemp6          set	btemp+4
   701   00000D                     ttemp7          set	btemp+8
   702                           
   703                           	psect	idloc
   704                           
   705                           ;Config register IDLOC0 @ 0x200000
   706                           ;	unspecified, using default values
   707   200000                     	org	2097152
   708   200000  FF                 	db	255
   709                           
   710                           ;Config register IDLOC1 @ 0x200001
   711                           ;	unspecified, using default values
   712   200001                     	org	2097153
   713   200001  FF                 	db	255
   714                           
   715                           ;Config register IDLOC2 @ 0x200002
   716                           ;	unspecified, using default values
   717   200002                     	org	2097154
   718   200002  FF                 	db	255
   719                           
   720                           ;Config register IDLOC3 @ 0x200003
   721                           ;	unspecified, using default values
   722   200003                     	org	2097155
   723   200003  FF                 	db	255
   724                           
   725                           ;Config register IDLOC4 @ 0x200004
   726                           ;	unspecified, using default values
   727   200004                     	org	2097156
   728   200004  FF                 	db	255
   729                           
   730                           ;Config register IDLOC5 @ 0x200005
   731                           ;	unspecified, using default values
   732   200005                     	org	2097157
   733   200005  FF                 	db	255
   734                           
   735                           ;Config register IDLOC6 @ 0x200006
   736                           ;	unspecified, using default values
   737   200006                     	org	2097158
   738   200006  FF                 	db	255
   739                           
   740                           ;Config register IDLOC7 @ 0x200007
   741                           ;	unspecified, using default values
   742   200007                     	org	2097159
   743   200007  FF                 	db	255
   744                           
   745                           	psect	config
   746                           
   747                           ;Config register CONFIG1L @ 0x300000
   748                           ;	unspecified, using default values
   749                           ;	PLL Prescaler Selection bits
   750                           ;	PLLDIV = 0x0, unprogrammed default
   751                           ;	System Clock Postscaler Selection bits
   752                           ;	CPUDIV = 0x0, unprogrammed default
   753                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   754                           ;	USBDIV = 0x0, unprogrammed default
   755   300000                     	org	3145728
   756   300000  00                 	db	0
   757                           
   758                           ;Config register CONFIG1H @ 0x300001
   759                           ;	Oscillator Selection bits
   760                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   761                           ;	Fail-Safe Clock Monitor Enable bit
   762                           ;	FCMEN = 0x0, unprogrammed default
   763                           ;	Internal/External Oscillator Switchover bit
   764                           ;	IESO = 0x0, unprogrammed default
   765   300001                     	org	3145729
   766   300001  09                 	db	9
   767                           
   768                           ;Config register CONFIG2L @ 0x300002
   769                           ;	unspecified, using default values
   770                           ;	Power-up Timer Enable bit
   771                           ;	PWRT = 0x1, unprogrammed default
   772                           ;	Brown-out Reset Enable bits
   773                           ;	BOR = 0x3, unprogrammed default
   774                           ;	Brown-out Reset Voltage bits
   775                           ;	BORV = 0x3, unprogrammed default
   776                           ;	USB Voltage Regulator Enable bit
   777                           ;	VREGEN = 0x0, unprogrammed default
   778   300002                     	org	3145730
   779   300002  1F                 	db	31
   780                           
   781                           ;Config register CONFIG2H @ 0x300003
   782                           ;	Watchdog Timer Enable bit
   783                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   784                           ;	Watchdog Timer Postscale Select bits
   785                           ;	WDTPS = 0xF, unprogrammed default
   786   300003                     	org	3145731
   787   300003  1E                 	db	30
   788                           
   789                           ; Padding undefined space
   790   300004                     	org	3145732
   791   300004  FF                 	db	255
   792                           
   793                           ;Config register CONFIG3H @ 0x300005
   794                           ;	CCP2 MUX bit
   795                           ;	CCP2MX = 0x1, unprogrammed default
   796                           ;	PORTB A/D Enable bit
   797                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   798                           ;	Low-Power Timer 1 Oscillator Enable bit
   799                           ;	LPT1OSC = 0x0, unprogrammed default
   800                           ;	MCLR Pin Enable bit
   801                           ;	MCLRE = 0x1, unprogrammed default
   802   300005                     	org	3145733
   803   300005  81                 	db	129
   804                           
   805                           ;Config register CONFIG4L @ 0x300006
   806                           ;	Stack Full/Underflow Reset Enable bit
   807                           ;	STVREN = 0x1, unprogrammed default
   808                           ;	Single-Supply ICSP Enable bit
   809                           ;	LVP = OFF, Single-Supply ICSP disabled
   810                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   811                           ;	ICPRT = 0x0, unprogrammed default
   812                           ;	Extended Instruction Set Enable bit
   813                           ;	XINST = 0x0, unprogrammed default
   814                           ;	Background Debugger Enable bit
   815                           ;	DEBUG = 0x1, unprogrammed default
   816   300006                     	org	3145734
   817   300006  81                 	db	129
   818                           
   819                           ; Padding undefined space
   820   300007                     	org	3145735
   821   300007  FF                 	db	255
   822                           
   823                           ;Config register CONFIG5L @ 0x300008
   824                           ;	unspecified, using default values
   825                           ;	Code Protection bit
   826                           ;	CP0 = 0x1, unprogrammed default
   827                           ;	Code Protection bit
   828                           ;	CP1 = 0x1, unprogrammed default
   829                           ;	Code Protection bit
   830                           ;	CP2 = 0x1, unprogrammed default
   831                           ;	Code Protection bit
   832                           ;	CP3 = 0x1, unprogrammed default
   833   300008                     	org	3145736
   834   300008  0F                 	db	15
   835                           
   836                           ;Config register CONFIG5H @ 0x300009
   837                           ;	unspecified, using default values
   838                           ;	Boot Block Code Protection bit
   839                           ;	CPB = 0x1, unprogrammed default
   840                           ;	Data EEPROM Code Protection bit
   841                           ;	CPD = 0x1, unprogrammed default
   842   300009                     	org	3145737
   843   300009  C0                 	db	192
   844                           
   845                           ;Config register CONFIG6L @ 0x30000A
   846                           ;	unspecified, using default values
   847                           ;	Write Protection bit
   848                           ;	WRT0 = 0x1, unprogrammed default
   849                           ;	Write Protection bit
   850                           ;	WRT1 = 0x1, unprogrammed default
   851                           ;	Write Protection bit
   852                           ;	WRT2 = 0x1, unprogrammed default
   853                           ;	Write Protection bit
   854                           ;	WRT3 = 0x1, unprogrammed default
   855   30000A                     	org	3145738
   856   30000A  0F                 	db	15
   857                           
   858                           ;Config register CONFIG6H @ 0x30000B
   859                           ;	unspecified, using default values
   860                           ;	Configuration Register Write Protection bit
   861                           ;	WRTC = 0x1, unprogrammed default
   862                           ;	Boot Block Write Protection bit
   863                           ;	WRTB = 0x1, unprogrammed default
   864                           ;	Data EEPROM Write Protection bit
   865                           ;	WRTD = 0x1, unprogrammed default
   866   30000B                     	org	3145739
   867   30000B  E0                 	db	224
   868                           
   869                           ;Config register CONFIG7L @ 0x30000C
   870                           ;	unspecified, using default values
   871                           ;	Table Read Protection bit
   872                           ;	EBTR0 = 0x1, unprogrammed default
   873                           ;	Table Read Protection bit
   874                           ;	EBTR1 = 0x1, unprogrammed default
   875                           ;	Table Read Protection bit
   876                           ;	EBTR2 = 0x1, unprogrammed default
   877                           ;	Table Read Protection bit
   878                           ;	EBTR3 = 0x1, unprogrammed default
   879   30000C                     	org	3145740
   880   30000C  0F                 	db	15
   881                           
   882                           ;Config register CONFIG7H @ 0x30000D
   883                           ;	unspecified, using default values
   884                           ;	Boot Block Table Read Protection bit
   885                           ;	EBTRB = 0x1, unprogrammed default
   886   30000D                     	org	3145741
   887   30000D  40                 	db	64
   888                           tosu	equ	0xFFF
   889                           tosh	equ	0xFFE
   890                           tosl	equ	0xFFD
   891                           stkptr	equ	0xFFC
   892                           pclatu	equ	0xFFB
   893                           pclath	equ	0xFFA
   894                           pcl	equ	0xFF9
   895                           tblptru	equ	0xFF8
   896                           tblptrh	equ	0xFF7
   897                           tblptrl	equ	0xFF6
   898                           tablat	equ	0xFF5
   899                           prodh	equ	0xFF4
   900                           prodl	equ	0xFF3
   901                           indf0	equ	0xFEF
   902                           postinc0	equ	0xFEE
   903                           postdec0	equ	0xFED
   904                           preinc0	equ	0xFEC
   905                           plusw0	equ	0xFEB
   906                           fsr0h	equ	0xFEA
   907                           fsr0l	equ	0xFE9
   908                           wreg	equ	0xFE8
   909                           indf1	equ	0xFE7
   910                           postinc1	equ	0xFE6
   911                           postdec1	equ	0xFE5
   912                           preinc1	equ	0xFE4
   913                           plusw1	equ	0xFE3
   914                           fsr1h	equ	0xFE2
   915                           fsr1l	equ	0xFE1
   916                           bsr	equ	0xFE0
   917                           indf2	equ	0xFDF
   918                           postinc2	equ	0xFDE
   919                           postdec2	equ	0xFDD
   920                           preinc2	equ	0xFDC
   921                           plusw2	equ	0xFDB
   922                           fsr2h	equ	0xFDA
   923                           fsr2l	equ	0xFD9
   924                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      3       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              1 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            2047      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFRlh        111      0       0      0.0%
BITCOMRAM           94      0       0      0.0%
COMRAM              94      3       4      4.3%
BITBIGSFRll         33      0       0      0.0%
BITBIGSFRh          14      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Jul 17 12:34:37 2025

                     l44 091C                       l45 08FA                      l878 08F6  
                    _GIE 7F97                      _RB4 7C0C                      _RB5 7C0D  
                    _RB6 7C0E                      _RB7 7C0F                      u237 08E6  
                    u247 0902                      u257 0912                      _ISR 0008  
                    wreg 0FE8                     ?_ISR 0001                     _LATB 0F8A  
                   _LATD 0F8C                     _RBIE 7F93                     _RBIF 7F90  
                   i2l80 081E                     i2l90 084A                     i2l82 0826  
                   i2l92 0852                     i2l84 082E                     i2l96 0866  
                   i2l88 0842                     i2l98 086E                     _RBPU 7F8F  
                   _TMR0 0FD6                     _main 08D4                     btemp 0005  
                   start 000E             ___param_bank 0000                    ??_ISR 0001  
                  ?_main 0001                    _LATD0 7C60                    _LATD1 7C61  
                  i2l100 0876                    i2l104 088A                    i2l105 08A2  
                  i2l106 0892                    i2l108 089A                    i2l904 0836  
                  i2l916 085A                    i2l940 08A6                    i2l928 087E  
                  i2l944 08B8                    _PORTB 0F81                    _TRISB 0F93  
                  _TRISD 0F95                    _Tecla 0004                    main@i 0003  
                  ttemp5 0006                    ttemp6 0009                    ttemp7 000D  
                  status 0FD8                    wtemp8 0006          __initialization 0928  
           __end_of_main 0928                   ??_main 0002            __activetblptr 0000  
                 _TMR0IF 7F92                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 092A            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  i2u21_40 08CE                  i2u22_45 08D0  
                i2u26_47 08AC                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0928                  __ramtop 0800  
                __ptext0 08D4           __pintcode_body 0802     end_of_initialization 092A  
                int_func 0802      start_initialization 0928              __end_of_ISR 08D4  
            __pbssCOMRAM 0004                __pintcode 0008              __smallconst 0800  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               int$flags 0005                 intlevel2 0000  
