// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_inputPathRxEngine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inputPathOutputData_V_data_V_din,
        inputPathOutputData_V_data_V_full_n,
        inputPathOutputData_V_data_V_write,
        inputPathOutputData_V_keep_V_din,
        inputPathOutputData_V_keep_V_full_n,
        inputPathOutputData_V_keep_V_write,
        inputPathOutputData_V_last_V_din,
        inputPathOutputData_V_last_V_full_n,
        inputPathOutputData_V_last_V_write,
        inputPathOutputMetadata_V_din,
        inputPathOutputMetadata_V_full_n,
        inputPathOutputMetadata_V_write,
        inputPathPortUnreachable_V_dat_din,
        inputPathPortUnreachable_V_dat_full_n,
        inputPathPortUnreachable_V_dat_write,
        inputPathPortUnreachable_V_kee_din,
        inputPathPortUnreachable_V_kee_full_n,
        inputPathPortUnreachable_V_kee_write,
        inputPathPortUnreachable_V_las_din,
        inputPathPortUnreachable_V_las_full_n,
        inputPathPortUnreachable_V_las_write,
        strip2inputPath_data_V_data_V_dout,
        strip2inputPath_data_V_data_V_empty_n,
        strip2inputPath_data_V_data_V_read,
        strip2inputPath_data_V_keep_V_dout,
        strip2inputPath_data_V_keep_V_empty_n,
        strip2inputPath_data_V_keep_V_read,
        strip2inputPath_data_V_last_V_dout,
        strip2inputPath_data_V_last_V_empty_n,
        strip2inputPath_data_V_last_V_read,
        strip2inputPath_IP_V_sourceIP_s_dout,
        strip2inputPath_IP_V_sourceIP_s_empty_n,
        strip2inputPath_IP_V_sourceIP_s_read,
        strip2inputPath_IP_V_destinati_dout,
        strip2inputPath_IP_V_destinati_empty_n,
        strip2inputPath_IP_V_destinati_read,
        strip2inputPath_IPheader_V_dat_dout,
        strip2inputPath_IPheader_V_dat_empty_n,
        strip2inputPath_IPheader_V_dat_read,
        strip2inputPath_IPheader_V_kee_dout,
        strip2inputPath_IPheader_V_kee_empty_n,
        strip2inputPath_IPheader_V_kee_read,
        strip2inputPath_IPheader_V_las_dout,
        strip2inputPath_IPheader_V_las_empty_n,
        strip2inputPath_IPheader_V_las_read,
        rxEng2portTable_check_req_V_V_din,
        rxEng2portTable_check_req_V_V_full_n,
        rxEng2portTable_check_req_V_V_write,
        portTable2rxEng_assign_V_dout,
        portTable2rxEng_assign_V_empty_n,
        portTable2rxEng_assign_V_read,
        rxChecksum2rxEngine_V_dout,
        rxChecksum2rxEngine_V_empty_n,
        rxChecksum2rxEngine_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv16_9 = 16'b1001;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [63:0] inputPathOutputData_V_data_V_din;
input   inputPathOutputData_V_data_V_full_n;
output   inputPathOutputData_V_data_V_write;
output  [7:0] inputPathOutputData_V_keep_V_din;
input   inputPathOutputData_V_keep_V_full_n;
output   inputPathOutputData_V_keep_V_write;
output  [0:0] inputPathOutputData_V_last_V_din;
input   inputPathOutputData_V_last_V_full_n;
output   inputPathOutputData_V_last_V_write;
output  [95:0] inputPathOutputMetadata_V_din;
input   inputPathOutputMetadata_V_full_n;
output   inputPathOutputMetadata_V_write;
output  [63:0] inputPathPortUnreachable_V_dat_din;
input   inputPathPortUnreachable_V_dat_full_n;
output   inputPathPortUnreachable_V_dat_write;
output  [7:0] inputPathPortUnreachable_V_kee_din;
input   inputPathPortUnreachable_V_kee_full_n;
output   inputPathPortUnreachable_V_kee_write;
output  [0:0] inputPathPortUnreachable_V_las_din;
input   inputPathPortUnreachable_V_las_full_n;
output   inputPathPortUnreachable_V_las_write;
input  [63:0] strip2inputPath_data_V_data_V_dout;
input   strip2inputPath_data_V_data_V_empty_n;
output   strip2inputPath_data_V_data_V_read;
input  [7:0] strip2inputPath_data_V_keep_V_dout;
input   strip2inputPath_data_V_keep_V_empty_n;
output   strip2inputPath_data_V_keep_V_read;
input  [0:0] strip2inputPath_data_V_last_V_dout;
input   strip2inputPath_data_V_last_V_empty_n;
output   strip2inputPath_data_V_last_V_read;
input  [31:0] strip2inputPath_IP_V_sourceIP_s_dout;
input   strip2inputPath_IP_V_sourceIP_s_empty_n;
output   strip2inputPath_IP_V_sourceIP_s_read;
input  [31:0] strip2inputPath_IP_V_destinati_dout;
input   strip2inputPath_IP_V_destinati_empty_n;
output   strip2inputPath_IP_V_destinati_read;
input  [63:0] strip2inputPath_IPheader_V_dat_dout;
input   strip2inputPath_IPheader_V_dat_empty_n;
output   strip2inputPath_IPheader_V_dat_read;
input  [7:0] strip2inputPath_IPheader_V_kee_dout;
input   strip2inputPath_IPheader_V_kee_empty_n;
output   strip2inputPath_IPheader_V_kee_read;
input  [0:0] strip2inputPath_IPheader_V_las_dout;
input   strip2inputPath_IPheader_V_las_empty_n;
output   strip2inputPath_IPheader_V_las_read;
output  [15:0] rxEng2portTable_check_req_V_V_din;
input   rxEng2portTable_check_req_V_V_full_n;
output   rxEng2portTable_check_req_V_V_write;
input  [0:0] portTable2rxEng_assign_V_dout;
input   portTable2rxEng_assign_V_empty_n;
output   portTable2rxEng_assign_V_read;
input  [0:0] rxChecksum2rxEngine_V_dout;
input   rxChecksum2rxEngine_V_empty_n;
output   rxChecksum2rxEngine_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputPathOutputMetadata_V_write;
reg[63:0] inputPathPortUnreachable_V_dat_din;
reg[7:0] inputPathPortUnreachable_V_kee_din;
reg[0:0] inputPathPortUnreachable_V_las_din;
reg rxEng2portTable_check_req_V_V_write;
reg portTable2rxEng_assign_V_read;
reg rxChecksum2rxEngine_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [3:0] inputPathState = 4'b0000;
reg   [3:0] rxEngIpHdrWordCount_V = 4'b0000;
reg   [63:0] bufferWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] bufferWord_keep_V = 8'b00000000;
reg   [0:0] rxEngNoPayloadFlag_V = 1'b0;
reg   [63:0] ipHdrWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] ipHdrWord_keep_V = 8'b00000000;
reg   [0:0] ipHdrWord_last_V = 1'b0;
reg   [0:0] bufferWord_last_V = 1'b0;
reg   [15:0] rxPathMetadata_sourceSocket_po = 16'b0000000000000000;
reg   [31:0] rxPathMetadata_sourceSocket_ad = 32'b00000000000000000000000000000000;
reg   [15:0] rxPathMetadata_destinationSock = 16'b0000000000000000;
reg   [31:0] rxPathMetadata_destinationSock_1 = 32'b00000000000000000000000000000000;
wire   [7:0] p_Result_17_fu_675_p5;
reg   [7:0] tmp_keep_V_18_phi_fu_454_p4;
wire    strip2inputPath_IPheader_V_dat0_status;
wire   [0:0] grp_nbreadreq_fu_278_p5;
wire    inputPathPortUnreachable_V_dat1_status;
wire   [0:0] grp_nbwritereq_fu_300_p5;
wire    strip2inputPath_data_V_data_V0_status;
wire   [0:0] grp_nbreadreq_fu_328_p5;
wire   [0:0] tmp_s_fu_750_p2;
wire   [0:0] grp_nbwritereq_fu_350_p5;
wire    inputPathOutputData_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_375_p3;
wire   [0:0] tmp_8_nbreadreq_fu_390_p3;
wire   [0:0] tmp_19_nbreadreq_fu_398_p3;
wire    strip2inputPath_IP_V_destinati0_status;
wire   [0:0] tmp_18_nbreadreq_fu_418_p4;
wire   [0:0] tmp_33_nbwritereq_fu_428_p3;
reg    ap_sig_bdd_265;
wire   [0:0] tmp_37_fu_665_p2;
reg   [0:0] tmp_last_V_18_phi_fu_464_p4;
reg   [3:0] storemerge_phi_fu_476_p4;
reg   [7:0] tmp_keep_V_11_phi_fu_487_p4;
wire   [0:0] grp_fu_579_p1;
reg   [63:0] tmp_data_V_11_phi_fu_498_p4;
wire   [63:0] p_Result_s_fu_710_p5;
reg   [0:0] tmp_last_V_13_phi_fu_508_p4;
wire   [3:0] tmp_35_s_fu_756_p3;
reg   [3:0] tmp_44_phi_fu_519_p4;
reg    strip2inputPath_IPheader_V_dat0_update;
reg    inputPathPortUnreachable_V_dat1_update;
wire   [63:0] tmp_data_V_18_fu_641_p3;
reg    strip2inputPath_data_V_data_V0_update;
reg    inputPathOutputData_V_data_V1_update;
reg    strip2inputPath_IP_V_destinati0_update;
wire   [15:0] tmp_V_fu_1030_p3;
wire   [0:0] grp_fu_526_p2;
wire   [3:0] storemerge6_fu_777_p3;
wire   [0:0] tmp_45_fu_791_p2;
wire   [3:0] storemerge5_fu_803_p3;
wire   [3:0] storemerge1_fu_846_p3;
wire   [3:0] storemerge4_cast_fu_906_p1;
wire   [3:0] grp_fu_537_p2;
wire   [3:0] tmp_39_fu_946_p2;
wire   [0:0] not_s_fu_998_p2;
wire   [15:0] tmp_i1_fu_1053_p3;
wire   [31:0] tmp_121_fu_637_p1;
wire   [31:0] p_Result_s_73_fu_627_p4;
wire   [3:0] p_Result_16_fu_655_p4;
wire   [3:0] tmp_125_fu_671_p1;
wire   [31:0] tmp_122_fu_706_p1;
wire   [0:0] tmp_47_fu_771_p2;
wire   [0:0] brmerge_demorgan_fu_860_p2;
wire   [0:0] brmerge_demorgan_not_fu_866_p2;
wire   [0:0] checksumResult_not_fu_878_p2;
wire   [0:0] brmerge1_fu_884_p2;
wire   [0:0] brmerge_fu_872_p2;
wire   [2:0] p_s_fu_890_p3;
wire   [2:0] storemerge4_fu_898_p3;
wire   [3:0] tmp_123_fu_942_p1;
wire   [7:0] p_Result_i_64_fu_980_p4;
wire   [7:0] p_Result_i_fu_970_p4;
wire   [15:0] tmp_i_fu_990_p3;
wire   [7:0] p_Result_i4_fu_1020_p4;
wire   [7:0] p_Result_i9_fu_1010_p4;
wire   [7:0] tmp_124_fu_1049_p1;
wire   [7:0] p_Result_i1_fu_1039_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_138;
reg    ap_sig_bdd_272;
reg    ap_sig_bdd_233;
reg    ap_sig_bdd_268;
reg    ap_sig_bdd_155;
reg    ap_sig_bdd_683;
reg    ap_sig_bdd_685;
reg    ap_sig_bdd_159;
reg    ap_sig_bdd_682;
reg    ap_sig_bdd_690;
reg    ap_sig_bdd_470;
reg    ap_sig_bdd_480;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_265)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~ap_sig_bdd_265))) begin
        bufferWord_data_V <= strip2inputPath_data_V_data_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & ~ap_sig_bdd_265)) begin
        bufferWord_data_V <= ap_const_lv64_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_268) begin
        if (ap_sig_bdd_233) begin
            bufferWord_keep_V <= strip2inputPath_data_V_keep_V_dout;
        end else if (ap_sig_bdd_272) begin
            bufferWord_keep_V <= p_Result_17_fu_675_p5;
        end else if (ap_sig_bdd_138) begin
            bufferWord_keep_V <= ap_const_lv8_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_268) begin
        if (ap_sig_bdd_233) begin
            bufferWord_last_V <= strip2inputPath_data_V_last_V_dout;
        end else if (ap_sig_bdd_155) begin
            bufferWord_last_V <= tmp_last_V_18_phi_fu_464_p4;
        end else if (ap_sig_bdd_138) begin
            bufferWord_last_V <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265)) begin
        inputPathState <= ap_const_lv4_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_390_p3) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_398_p3) & ~ap_sig_bdd_265)) begin
        inputPathState <= storemerge4_cast_fu_906_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2) & ~ap_sig_bdd_265)) begin
        inputPathState <= storemerge1_fu_846_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265)) begin
        inputPathState <= storemerge5_fu_803_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265 & ~(ap_const_lv1_0 == tmp_45_fu_791_p2))) begin
        inputPathState <= ap_const_lv4_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & (inputPathState == ap_const_lv4_5) & ~ap_sig_bdd_265)) begin
        inputPathState <= storemerge6_fu_777_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_6) & ~ap_sig_bdd_265)) begin
        inputPathState <= ap_const_lv4_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7) & ~ap_sig_bdd_265 & ~(ap_const_lv1_0 == grp_fu_579_p1))) begin
        inputPathState <= ap_const_lv4_8;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~ap_sig_bdd_265)) begin
        inputPathState <= storemerge_phi_fu_476_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~ap_sig_bdd_265 & (ap_const_lv1_0 == grp_fu_526_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & (inputPathState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~ap_sig_bdd_265))) begin
        inputPathState <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265)) begin
        rxEngIpHdrWordCount_V <= tmp_39_fu_946_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_750_p2) & ~ap_sig_bdd_265)) begin
        rxEngIpHdrWordCount_V <= tmp_35_s_fu_756_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~ap_sig_bdd_265 & ~(ap_const_lv1_0 == grp_fu_526_p2)))) begin
        rxEngIpHdrWordCount_V <= grp_fu_537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265)) begin
        ipHdrWord_data_V <= strip2inputPath_IPheader_V_dat_dout;
        ipHdrWord_keep_V <= strip2inputPath_IPheader_V_kee_dout;
        ipHdrWord_last_V <= strip2inputPath_IPheader_V_las_dout;
        rxEngNoPayloadFlag_V <= not_s_fu_998_p2;
        rxPathMetadata_destinationSock <= tmp_V_fu_1030_p3;
        rxPathMetadata_destinationSock_1 <= strip2inputPath_IP_V_destinati_dout;
        rxPathMetadata_sourceSocket_ad <= strip2inputPath_IP_V_sourceIP_s_dout;
        rxPathMetadata_sourceSocket_po <= tmp_i1_fu_1053_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_265))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_265)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// inputPathOutputData_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbreadreq_fu_328_p5 or grp_nbwritereq_fu_350_p5 or grp_nbwritereq_fu_375_p3 or ap_sig_bdd_265)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2) & ~ap_sig_bdd_265))) begin
        inputPathOutputData_V_data_V1_update = ap_const_logic_1;
    end else begin
        inputPathOutputData_V_data_V1_update = ap_const_logic_0;
    end
end

/// inputPathOutputMetadata_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_328_p5 or grp_nbwritereq_fu_350_p5 or grp_nbwritereq_fu_375_p3 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2) & ~ap_sig_bdd_265)) begin
        inputPathOutputMetadata_V_write = ap_const_logic_1;
    end else begin
        inputPathOutputMetadata_V_write = ap_const_logic_0;
    end
end

/// inputPathPortUnreachable_V_dat1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbreadreq_fu_278_p5 or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5 or ap_sig_bdd_265)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_6) & ~ap_sig_bdd_265))) begin
        inputPathPortUnreachable_V_dat1_update = ap_const_logic_1;
    end else begin
        inputPathPortUnreachable_V_dat1_update = ap_const_logic_0;
    end
end

/// inputPathPortUnreachable_V_dat_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or strip2inputPath_data_V_last_V_dout or ipHdrWord_data_V or grp_nbreadreq_fu_278_p5 or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5 or ap_sig_bdd_265 or tmp_data_V_11_phi_fu_498_p4 or tmp_data_V_18_fu_641_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_6) & ~ap_sig_bdd_265)) begin
        inputPathPortUnreachable_V_dat_din = ipHdrWord_data_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7) & ~ap_sig_bdd_265)) begin
        inputPathPortUnreachable_V_dat_din = tmp_data_V_11_phi_fu_498_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~ap_sig_bdd_265))) begin
        inputPathPortUnreachable_V_dat_din = tmp_data_V_18_fu_641_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & ~ap_sig_bdd_265)) begin
        inputPathPortUnreachable_V_dat_din = ap_const_lv64_0;
    end else begin
        inputPathPortUnreachable_V_dat_din = 'bx;
    end
end

/// inputPathPortUnreachable_V_kee_din assign process. ///
always @ (inputPathState or bufferWord_keep_V or ipHdrWord_keep_V or tmp_keep_V_18_phi_fu_454_p4 or tmp_keep_V_11_phi_fu_487_p4 or ap_sig_bdd_683 or ap_sig_bdd_685 or ap_sig_bdd_159 or ap_sig_bdd_682)
begin
    if (ap_sig_bdd_682) begin
        if ((inputPathState == ap_const_lv4_6)) begin
            inputPathPortUnreachable_V_kee_din = ipHdrWord_keep_V;
        end else if (ap_sig_bdd_159) begin
            inputPathPortUnreachable_V_kee_din = tmp_keep_V_11_phi_fu_487_p4;
        end else if (ap_sig_bdd_685) begin
            inputPathPortUnreachable_V_kee_din = tmp_keep_V_18_phi_fu_454_p4;
        end else if (ap_sig_bdd_683) begin
            inputPathPortUnreachable_V_kee_din = bufferWord_keep_V;
        end else if ((inputPathState == ap_const_lv4_9)) begin
            inputPathPortUnreachable_V_kee_din = ap_const_lv8_0;
        end else begin
            inputPathPortUnreachable_V_kee_din = 'bx;
        end
    end else begin
        inputPathPortUnreachable_V_kee_din = 'bx;
    end
end

/// inputPathPortUnreachable_V_las_din assign process. ///
always @ (inputPathState or ipHdrWord_last_V or bufferWord_last_V or tmp_last_V_18_phi_fu_464_p4 or tmp_last_V_13_phi_fu_508_p4 or ap_sig_bdd_683 or ap_sig_bdd_685 or ap_sig_bdd_159 or ap_sig_bdd_682)
begin
    if (ap_sig_bdd_682) begin
        if ((inputPathState == ap_const_lv4_6)) begin
            inputPathPortUnreachable_V_las_din = ipHdrWord_last_V;
        end else if (ap_sig_bdd_159) begin
            inputPathPortUnreachable_V_las_din = tmp_last_V_13_phi_fu_508_p4;
        end else if (ap_sig_bdd_685) begin
            inputPathPortUnreachable_V_las_din = tmp_last_V_18_phi_fu_464_p4;
        end else if (ap_sig_bdd_683) begin
            inputPathPortUnreachable_V_las_din = bufferWord_last_V;
        end else if ((inputPathState == ap_const_lv4_9)) begin
            inputPathPortUnreachable_V_las_din = ap_const_lv1_1;
        end else begin
            inputPathPortUnreachable_V_las_din = 'bx;
        end
    end else begin
        inputPathPortUnreachable_V_las_din = 'bx;
    end
end

/// portTable2rxEng_assign_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or tmp_8_nbreadreq_fu_390_p3 or tmp_19_nbreadreq_fu_398_p3 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_390_p3) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_398_p3) & ~ap_sig_bdd_265)) begin
        portTable2rxEng_assign_V_read = ap_const_logic_1;
    end else begin
        portTable2rxEng_assign_V_read = ap_const_logic_0;
    end
end

/// rxChecksum2rxEngine_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or tmp_8_nbreadreq_fu_390_p3 or tmp_19_nbreadreq_fu_398_p3 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_390_p3) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_398_p3) & ~ap_sig_bdd_265)) begin
        rxChecksum2rxEngine_V_read = ap_const_logic_1;
    end else begin
        rxChecksum2rxEngine_V_read = ap_const_logic_0;
    end
end

/// rxEng2portTable_check_req_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbreadreq_fu_328_p5 or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265)) begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_0;
    end
end

/// storemerge_phi_fu_476_p4 assign process. ///
always @ (tmp_37_fu_665_p2 or ap_sig_bdd_690)
begin
    if (ap_sig_bdd_690) begin
        if ((ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            storemerge_phi_fu_476_p4 = ap_const_lv4_9;
        end else if (~(ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            storemerge_phi_fu_476_p4 = ap_const_lv4_0;
        end else begin
            storemerge_phi_fu_476_p4 = 'bx;
        end
    end else begin
        storemerge_phi_fu_476_p4 = 'bx;
    end
end

/// strip2inputPath_IP_V_destinati0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbreadreq_fu_328_p5 or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3 or ap_sig_bdd_265)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265)) begin
        strip2inputPath_IP_V_destinati0_update = ap_const_logic_1;
    end else begin
        strip2inputPath_IP_V_destinati0_update = ap_const_logic_0;
    end
end

/// strip2inputPath_IPheader_V_dat0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5 or tmp_s_fu_750_p2 or grp_nbwritereq_fu_350_p5 or grp_nbwritereq_fu_375_p3 or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3 or ap_sig_bdd_265)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_750_p2) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (inputPathState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265))) begin
        strip2inputPath_IPheader_V_dat0_update = ap_const_logic_1;
    end else begin
        strip2inputPath_IPheader_V_dat0_update = ap_const_logic_0;
    end
end

/// strip2inputPath_data_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5 or grp_nbwritereq_fu_350_p5 or grp_nbwritereq_fu_375_p3 or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3 or ap_sig_bdd_265)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~ap_sig_bdd_265) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2) & ~ap_sig_bdd_265))) begin
        strip2inputPath_data_V_data_V0_update = ap_const_logic_1;
    end else begin
        strip2inputPath_data_V_data_V0_update = ap_const_logic_0;
    end
end

/// tmp_44_phi_fu_519_p4 assign process. ///
always @ (rxEngIpHdrWordCount_V or tmp_s_fu_750_p2 or tmp_35_s_fu_756_p3 or ap_sig_bdd_470)
begin
    if (ap_sig_bdd_470) begin
        if (~(ap_const_lv1_0 == tmp_s_fu_750_p2)) begin
            tmp_44_phi_fu_519_p4 = rxEngIpHdrWordCount_V;
        end else if ((ap_const_lv1_0 == tmp_s_fu_750_p2)) begin
            tmp_44_phi_fu_519_p4 = tmp_35_s_fu_756_p3;
        end else begin
            tmp_44_phi_fu_519_p4 = 'bx;
        end
    end else begin
        tmp_44_phi_fu_519_p4 = 'bx;
    end
end

/// tmp_data_V_11_phi_fu_498_p4 assign process. ///
always @ (strip2inputPath_IPheader_V_dat_dout or grp_fu_579_p1 or p_Result_s_fu_710_p5 or ap_sig_bdd_480)
begin
    if (ap_sig_bdd_480) begin
        if (~(ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_data_V_11_phi_fu_498_p4 = p_Result_s_fu_710_p5;
        end else if ((ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_data_V_11_phi_fu_498_p4 = strip2inputPath_IPheader_V_dat_dout;
        end else begin
            tmp_data_V_11_phi_fu_498_p4 = 'bx;
        end
    end else begin
        tmp_data_V_11_phi_fu_498_p4 = 'bx;
    end
end

/// tmp_keep_V_11_phi_fu_487_p4 assign process. ///
always @ (strip2inputPath_IPheader_V_kee_dout or grp_fu_579_p1 or ap_sig_bdd_480)
begin
    if (ap_sig_bdd_480) begin
        if (~(ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_keep_V_11_phi_fu_487_p4 = ap_const_lv8_FF;
        end else if ((ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_keep_V_11_phi_fu_487_p4 = strip2inputPath_IPheader_V_kee_dout;
        end else begin
            tmp_keep_V_11_phi_fu_487_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_11_phi_fu_487_p4 = 'bx;
    end
end

/// tmp_keep_V_18_phi_fu_454_p4 assign process. ///
always @ (bufferWord_keep_V or p_Result_17_fu_675_p5 or tmp_37_fu_665_p2 or ap_sig_bdd_690)
begin
    if (ap_sig_bdd_690) begin
        if ((ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            tmp_keep_V_18_phi_fu_454_p4 = bufferWord_keep_V;
        end else if (~(ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            tmp_keep_V_18_phi_fu_454_p4 = p_Result_17_fu_675_p5;
        end else begin
            tmp_keep_V_18_phi_fu_454_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_18_phi_fu_454_p4 = 'bx;
    end
end

/// tmp_last_V_13_phi_fu_508_p4 assign process. ///
always @ (strip2inputPath_IPheader_V_las_dout or grp_fu_579_p1 or ap_sig_bdd_480)
begin
    if (ap_sig_bdd_480) begin
        if (~(ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_last_V_13_phi_fu_508_p4 = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == grp_fu_579_p1)) begin
            tmp_last_V_13_phi_fu_508_p4 = strip2inputPath_IPheader_V_las_dout;
        end else begin
            tmp_last_V_13_phi_fu_508_p4 = 'bx;
        end
    end else begin
        tmp_last_V_13_phi_fu_508_p4 = 'bx;
    end
end

/// tmp_last_V_18_phi_fu_464_p4 assign process. ///
always @ (tmp_37_fu_665_p2 or ap_sig_bdd_690)
begin
    if (ap_sig_bdd_690) begin
        if ((ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            tmp_last_V_18_phi_fu_464_p4 = ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == tmp_37_fu_665_p2)) begin
            tmp_last_V_18_phi_fu_464_p4 = ap_const_lv1_1;
        end else begin
            tmp_last_V_18_phi_fu_464_p4 = 'bx;
        end
    end else begin
        tmp_last_V_18_phi_fu_464_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_265)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_138 assign process. ///
always @ (inputPathState or grp_nbwritereq_fu_300_p5)
begin
    ap_sig_bdd_138 = ((inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5));
end

/// ap_sig_bdd_155 assign process. ///
always @ (inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5)
begin
    ap_sig_bdd_155 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout));
end

/// ap_sig_bdd_159 assign process. ///
always @ (inputPathState or grp_nbreadreq_fu_278_p5)
begin
    ap_sig_bdd_159 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & (inputPathState == ap_const_lv4_7));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_233 assign process. ///
always @ (inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbreadreq_fu_328_p5 or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3)
begin
    ap_sig_bdd_233 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3));
end

/// ap_sig_bdd_265 assign process. ///
always @ (ap_start or ap_done_reg or inputPathOutputMetadata_V_full_n or inputPathState or strip2inputPath_data_V_last_V_dout or rxEng2portTable_check_req_V_V_full_n or portTable2rxEng_assign_V_empty_n or rxChecksum2rxEngine_V_empty_n or strip2inputPath_IPheader_V_dat0_status or grp_nbreadreq_fu_278_p5 or inputPathPortUnreachable_V_dat1_status or grp_nbwritereq_fu_300_p5 or strip2inputPath_data_V_data_V0_status or grp_nbreadreq_fu_328_p5 or tmp_s_fu_750_p2 or grp_nbwritereq_fu_350_p5 or inputPathOutputData_V_data_V1_status or grp_nbwritereq_fu_375_p3 or tmp_8_nbreadreq_fu_390_p3 or tmp_19_nbreadreq_fu_398_p3 or strip2inputPath_IP_V_destinati0_status or tmp_18_nbreadreq_fu_418_p4 or tmp_33_nbwritereq_fu_428_p3)
begin
    ap_sig_bdd_265 = (((strip2inputPath_IPheader_V_dat0_status == ap_const_logic_0) & (inputPathState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5)) | ((inputPathPortUnreachable_V_dat1_status == ap_const_logic_0) & (inputPathState == ap_const_lv4_9) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5)) | ((inputPathPortUnreachable_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout)) | ((inputPathPortUnreachable_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout)) | ((strip2inputPath_IPheader_V_dat0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & (inputPathPortUnreachable_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7)) | ((inputPathPortUnreachable_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_6)) | ((strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5)) | ((strip2inputPath_IPheader_V_dat0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_750_p2)) | ((strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathOutputData_V_data_V1_status == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & (strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3)) | ((strip2inputPath_IPheader_V_dat0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathOutputData_V_data_V1_status == ap_const_logic_0) & (inputPathState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3)) | ((strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & (inputPathOutputData_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_350_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_375_p3) & (inputPathState == ap_const_lv4_2) & (inputPathOutputMetadata_V_full_n == ap_const_logic_0)) | ((rxChecksum2rxEngine_V_empty_n == ap_const_logic_0) & (inputPathState == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_390_p3) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_398_p3)) | ((inputPathState == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_390_p3) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_398_p3) & (portTable2rxEng_assign_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (strip2inputPath_IP_V_destinati0_status == ap_const_logic_0) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3)) | ((strip2inputPath_IPheader_V_dat0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & (strip2inputPath_data_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv4_0 == inputPathState) & ~(ap_const_lv1_0 == tmp_18_nbreadreq_fu_418_p4) & ~(ap_const_lv1_0 == tmp_33_nbwritereq_fu_428_p3) & (rxEng2portTable_check_req_V_V_full_n == ap_const_logic_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_268 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_265)
begin
    ap_sig_bdd_268 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_265);
end

/// ap_sig_bdd_272 assign process. ///
always @ (inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5 or tmp_37_fu_665_p2)
begin
    ap_sig_bdd_272 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout) & ~(ap_const_lv1_0 == tmp_37_fu_665_p2));
end

/// ap_sig_bdd_470 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_328_p5)
begin
    ap_sig_bdd_470 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (inputPathState == ap_const_lv4_5));
end

/// ap_sig_bdd_480 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or grp_nbreadreq_fu_278_p5 or grp_nbwritereq_fu_300_p5)
begin
    ap_sig_bdd_480 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_7));
end

/// ap_sig_bdd_682 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_300_p5 or ap_sig_bdd_265)
begin
    ap_sig_bdd_682 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & ~ap_sig_bdd_265);
end

/// ap_sig_bdd_683 assign process. ///
always @ (inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbreadreq_fu_328_p5)
begin
    ap_sig_bdd_683 = ((inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & (ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout));
end

/// ap_sig_bdd_685 assign process. ///
always @ (inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbreadreq_fu_328_p5)
begin
    ap_sig_bdd_685 = ((inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout));
end

/// ap_sig_bdd_690 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathState or strip2inputPath_data_V_last_V_dout or grp_nbwritereq_fu_300_p5 or grp_nbreadreq_fu_328_p5)
begin
    ap_sig_bdd_690 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_300_p5) & (inputPathState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_328_p5) & ~(ap_const_lv1_0 == strip2inputPath_data_V_last_V_dout));
end
assign brmerge1_fu_884_p2 = (rxEngNoPayloadFlag_V | checksumResult_not_fu_878_p2);
assign brmerge_demorgan_fu_860_p2 = (portTable2rxEng_assign_V_dout & rxChecksum2rxEngine_V_dout);
assign brmerge_demorgan_not_fu_866_p2 = (brmerge_demorgan_fu_860_p2 ^ ap_const_lv1_1);
assign brmerge_fu_872_p2 = (rxEngNoPayloadFlag_V | brmerge_demorgan_not_fu_866_p2);
assign checksumResult_not_fu_878_p2 = (rxChecksum2rxEngine_V_dout ^ ap_const_lv1_1);
assign grp_fu_526_p2 = (rxEngIpHdrWordCount_V > ap_const_lv4_2? 1'b1: 1'b0);
assign grp_fu_537_p2 = ($signed(rxEngIpHdrWordCount_V) + $signed(ap_const_lv4_E));
assign grp_fu_579_p1 = strip2inputPath_IPheader_V_las_dout;
assign grp_nbreadreq_fu_278_p5 = (strip2inputPath_IPheader_V_dat_empty_n & strip2inputPath_IPheader_V_kee_empty_n & strip2inputPath_IPheader_V_las_empty_n);
assign grp_nbreadreq_fu_328_p5 = (strip2inputPath_data_V_data_V_empty_n & strip2inputPath_data_V_keep_V_empty_n & strip2inputPath_data_V_last_V_empty_n);
assign grp_nbwritereq_fu_300_p5 = (inputPathPortUnreachable_V_dat_full_n & inputPathPortUnreachable_V_kee_full_n & inputPathPortUnreachable_V_las_full_n);
assign grp_nbwritereq_fu_350_p5 = (inputPathOutputData_V_data_V_full_n & inputPathOutputData_V_keep_V_full_n & inputPathOutputData_V_last_V_full_n);
assign grp_nbwritereq_fu_375_p3 = inputPathOutputMetadata_V_full_n;
assign inputPathOutputData_V_data_V1_status = (inputPathOutputData_V_data_V_full_n & inputPathOutputData_V_keep_V_full_n & inputPathOutputData_V_last_V_full_n);
assign inputPathOutputData_V_data_V_din = strip2inputPath_data_V_data_V_dout;
assign inputPathOutputData_V_data_V_write = inputPathOutputData_V_data_V1_update;
assign inputPathOutputData_V_keep_V_din = strip2inputPath_data_V_keep_V_dout;
assign inputPathOutputData_V_keep_V_write = inputPathOutputData_V_data_V1_update;
assign inputPathOutputData_V_last_V_din = strip2inputPath_data_V_last_V_dout;
assign inputPathOutputData_V_last_V_write = inputPathOutputData_V_data_V1_update;
assign inputPathOutputMetadata_V_din = {{{{rxPathMetadata_destinationSock_1}, {rxPathMetadata_destinationSock}}, {rxPathMetadata_sourceSocket_ad}}, {rxPathMetadata_sourceSocket_po}};
assign inputPathPortUnreachable_V_dat1_status = (inputPathPortUnreachable_V_dat_full_n & inputPathPortUnreachable_V_kee_full_n & inputPathPortUnreachable_V_las_full_n);
assign inputPathPortUnreachable_V_dat_write = inputPathPortUnreachable_V_dat1_update;
assign inputPathPortUnreachable_V_kee_write = inputPathPortUnreachable_V_dat1_update;
assign inputPathPortUnreachable_V_las_write = inputPathPortUnreachable_V_dat1_update;
assign not_s_fu_998_p2 = (tmp_i_fu_990_p3 < ap_const_lv16_9? 1'b1: 1'b0);
assign p_Result_16_fu_655_p4 = {{strip2inputPath_data_V_keep_V_dout[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_17_fu_675_p5 = {{tmp_125_fu_671_p1}, {bufferWord_keep_V[32'd3 : 32'd0]}};
assign p_Result_i1_fu_1039_p4 = {{strip2inputPath_data_V_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_i4_fu_1020_p4 = {{strip2inputPath_data_V_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_i9_fu_1010_p4 = {{strip2inputPath_data_V_data_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_i_64_fu_980_p4 = {{strip2inputPath_data_V_data_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_i_fu_970_p4 = {{strip2inputPath_data_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_s_73_fu_627_p4 = {{bufferWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign p_Result_s_fu_710_p5 = {{tmp_122_fu_706_p1}, {strip2inputPath_IPheader_V_dat_dout[32'd31 : 32'd0]}};
assign p_s_fu_890_p3 = ((brmerge1_fu_884_p2[0:0]===1'b1)? ap_const_lv3_5: ap_const_lv3_6);
assign rxEng2portTable_check_req_V_V_din = {{p_Result_i4_fu_1020_p4}, {p_Result_i9_fu_1010_p4}};
assign storemerge1_fu_846_p3 = ((strip2inputPath_data_V_last_V_dout[0:0]===1'b1)? ap_const_lv4_A: ap_const_lv4_3);
assign storemerge4_cast_fu_906_p1 = storemerge4_fu_898_p3;
assign storemerge4_fu_898_p3 = ((brmerge_fu_872_p2[0:0]===1'b1)? p_s_fu_890_p3: ap_const_lv3_2);
assign storemerge5_fu_803_p3 = ((tmp_45_fu_791_p2[0:0]===1'b1)? ap_const_lv4_0: ap_const_lv4_A);
assign storemerge6_fu_777_p3 = ((tmp_47_fu_771_p2[0:0]===1'b1)? ap_const_lv4_0: ap_const_lv4_A);
assign strip2inputPath_IP_V_destinati0_status = (strip2inputPath_IP_V_sourceIP_s_empty_n & strip2inputPath_IP_V_destinati_empty_n);
assign strip2inputPath_IP_V_destinati_read = strip2inputPath_IP_V_destinati0_update;
assign strip2inputPath_IP_V_sourceIP_s_read = strip2inputPath_IP_V_destinati0_update;
assign strip2inputPath_IPheader_V_dat0_status = (strip2inputPath_IPheader_V_dat_empty_n & strip2inputPath_IPheader_V_kee_empty_n & strip2inputPath_IPheader_V_las_empty_n);
assign strip2inputPath_IPheader_V_dat_read = strip2inputPath_IPheader_V_dat0_update;
assign strip2inputPath_IPheader_V_kee_read = strip2inputPath_IPheader_V_dat0_update;
assign strip2inputPath_IPheader_V_las_read = strip2inputPath_IPheader_V_dat0_update;
assign strip2inputPath_data_V_data_V0_status = (strip2inputPath_data_V_data_V_empty_n & strip2inputPath_data_V_keep_V_empty_n & strip2inputPath_data_V_last_V_empty_n);
assign strip2inputPath_data_V_data_V_read = strip2inputPath_data_V_data_V0_update;
assign strip2inputPath_data_V_keep_V_read = strip2inputPath_data_V_data_V0_update;
assign strip2inputPath_data_V_last_V_read = strip2inputPath_data_V_data_V0_update;
assign tmp_121_fu_637_p1 = strip2inputPath_data_V_data_V_dout[31:0];
assign tmp_122_fu_706_p1 = bufferWord_data_V[31:0];
assign tmp_123_fu_942_p1 = strip2inputPath_IPheader_V_dat_dout[3:0];
assign tmp_124_fu_1049_p1 = strip2inputPath_data_V_data_V_dout[7:0];
assign tmp_125_fu_671_p1 = strip2inputPath_data_V_keep_V_dout[3:0];
assign tmp_18_nbreadreq_fu_418_p4 = (strip2inputPath_IP_V_sourceIP_s_empty_n & strip2inputPath_IP_V_destinati_empty_n);
assign tmp_19_nbreadreq_fu_398_p3 = rxChecksum2rxEngine_V_empty_n;
assign tmp_33_nbwritereq_fu_428_p3 = rxEng2portTable_check_req_V_V_full_n;
assign tmp_35_s_fu_756_p3 = ((grp_fu_526_p2[0:0]===1'b1)? grp_fu_537_p2: ap_const_lv4_0);
assign tmp_37_fu_665_p2 = (p_Result_16_fu_655_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_39_fu_946_p2 = ($signed(ap_const_lv4_E) + $signed(tmp_123_fu_942_p1));
assign tmp_45_fu_791_p2 = (rxEngIpHdrWordCount_V < ap_const_lv4_3? 1'b1: 1'b0);
assign tmp_47_fu_771_p2 = (tmp_44_phi_fu_519_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_8_nbreadreq_fu_390_p3 = portTable2rxEng_assign_V_empty_n;
assign tmp_V_fu_1030_p3 = {{p_Result_i4_fu_1020_p4}, {p_Result_i9_fu_1010_p4}};
assign tmp_data_V_18_fu_641_p3 = {{tmp_121_fu_637_p1}, {p_Result_s_73_fu_627_p4}};
assign tmp_i1_fu_1053_p3 = {{tmp_124_fu_1049_p1}, {p_Result_i1_fu_1039_p4}};
assign tmp_i_fu_990_p3 = {{p_Result_i_64_fu_980_p4}, {p_Result_i_fu_970_p4}};
assign tmp_s_fu_750_p2 = (rxEngIpHdrWordCount_V == ap_const_lv4_0? 1'b1: 1'b0);


endmodule //udp_inputPathRxEngine

