Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,64
design__instance__area,671.328
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000014052362530492246
power__switching__total,0.000003855663635476958
power__leakage__total,0.0000017535172673888155
power__total,0.000019661543774418533
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25120156665795884
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.250171890284649
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10071099794730859
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.204685940657024
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100711
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2524150959693463
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2501552369388086
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5922490443477489
timing__setup__ws__corner:nom_slow_1p08V_125C,14.421895197386002
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.592249
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2516595336685689
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.250162814211166
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2846087890364141
timing__setup__ws__corner:nom_typ_1p20V_25C,14.920308966194707
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284609
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25120156665795884
clock__skew__worst_setup,0.2501552369388086
timing__hold__ws,0.10071099794730859
timing__setup__ws,14.421895197386002
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100711
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,64
design__instance__area__stdcell,671.328
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.023196
design__instance__utilization__stdcell,0.023196
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:sequential_cell,3
design__instance__area__class:sequential_cell,141.523
design__instance__count__class:multi_input_combinational_cell,45
design__instance__area__class:multi_input_combinational_cell,375.581
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1208.54
design__violations,0
design__instance__count__class:timing_repair_buffer,11
design__instance__area__class:timing_repair_buffer,116.122
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,85
route__net__special,2
route__drc_errors__iter:0,2
route__wirelength__iter:0,1158
route__drc_errors__iter:1,0
route__wirelength__iter:1,1156
route__drc_errors,0
route__wirelength,1156
route__vias,318
route__vias__singlecut,318
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,112.125
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000178778
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000232815
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,2.49592E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000232815
design_powergrid__voltage__worst,0.00000232815
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000232815
design_powergrid__drop__worst__net:VPWR,0.00000178778
design_powergrid__voltage__worst__net:VGND,0.00000232815
design_powergrid__drop__worst__net:VGND,0.00000232815
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,2.4999999999999998868702795647156467140348468092270195484161376953125E-7
ir__drop__worst,0.000001790000000000000014290326734445191192435231641866266727447509765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
