!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FIELD_DESCRIPTION!C++	name	/aliased names/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C++	M,module	/modules/
!_TAG_KIND_DESCRIPTION!C++	P,partition	/partitions/
!_TAG_KIND_DESCRIPTION!C++	c,class	/classes/
!_TAG_KIND_DESCRIPTION!C++	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C++	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C++	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C++	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C++	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C++	m,member	/class, struct, and union members/
!_TAG_KIND_DESCRIPTION!C++	n,namespace	/namespaces/
!_TAG_KIND_DESCRIPTION!C++	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C++	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C++	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C++	v,variable	/variable definitions/
!_TAG_KIND_DESCRIPTION!Make	I,makefile	/makefiles/
!_TAG_KIND_DESCRIPTION!Make	m,macro	/macros/
!_TAG_KIND_DESCRIPTION!Make	t,target	/targets/
!_TAG_KIND_DESCRIPTION!Verilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!Verilog	c,constant	/constants (parameter, specparam)/
!_TAG_KIND_DESCRIPTION!Verilog	d,define	/text macros/
!_TAG_KIND_DESCRIPTION!Verilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!Verilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Verilog	i,instance	/instances of module/
!_TAG_KIND_DESCRIPTION!Verilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!Verilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!Verilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!Verilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!Verilog	t,task	/tasks/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!C++	1.1	/current.age/
!_TAG_PARSER_VERSION!Make	1.1	/current.age/
!_TAG_PARSER_VERSION!Verilog	1.1	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/furiosa/ysyx-workbench/npc/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.1.0	/e5650e99a/
!_TAG_ROLE_DESCRIPTION!C++!header	exported	/exported with "exported imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C++!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C++!macro	undef	/undefined/
!_TAG_ROLE_DESCRIPTION!C++!module	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!module	partOwner	/used for specifying a partition/
!_TAG_ROLE_DESCRIPTION!C++!partition	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!Make!makefile	included	/included/
!_TAG_ROLE_DESCRIPTION!Make!makefile	optional	/optionally included/
!_TAG_ROLE_DESCRIPTION!Verilog!module	decl	/declaring instances/
ADDR_WIDTH	vsrc/RegisterFile.v	/^module RegisterFile #(parameter ADDR_WIDTH = 5, parameter DATA_WIDTH = 32) ($/;"	c	module:RegisterFile
B_imm	vsrc/ysyx_24080018_imm.v	/^	wire [31:0] B_imm;$/;"	n	module:ysyx_24080018_imm
CPU_state	csrc/dut.h	/^struct CPU_state {$/;"	s
CXX_DEP	Makefile	/^CXX_DEP = $(wildcard $(WORK_DIR)\/csrc\/*.h)$/;"	m
Command	csrc/sdb/sdb.cpp	/^    struct Command {$/;"	s	class:SimpleDebugger	file:
DATA_LEN	vsrc/MuxKey.v	/^module MuxKey #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKey
DATA_LEN	vsrc/MuxKeyInternal.v	/^module MuxKeyInternal #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1, HAS_DEFAULT = 0) (               /;"	c	module:MuxKeyInternal
DATA_LEN	vsrc/MuxKeyWithDefault.v	/^module MuxKeyWithDefault #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKeyWithDefault
DATA_WIDTH	vsrc/RegisterFile.v	/^module RegisterFile #(parameter ADDR_WIDTH = 5, parameter DATA_WIDTH = 32) ($/;"	c	module:RegisterFile
DIFFTEST_H	csrc/dut.h	/^#define DIFFTEST_H$/;"	d
DIFFTEST_TO_DUT	csrc/dut.h	/^#define DIFFTEST_TO_DUT /;"	d
DIFFTEST_TO_REF	csrc/dut.h	/^#define DIFFTEST_TO_REF /;"	d
ELF32_ST_TYPE	csrc/ftrace.cpp	/^#define ELF32_ST_TYPE(/;"	d	file:
ExpressionEvaluator	csrc/sdb/expr.cpp	/^    ExpressionEvaluator() {$/;"	f	class:ExpressionEvaluator	file:
ExpressionEvaluator	csrc/sdb/expr.cpp	/^class ExpressionEvaluator {$/;"	c	file:
FUNC_TYPE	csrc/ftrace.cpp	/^#define FUNC_TYPE /;"	d	file:
HAS_DEFAULT	vsrc/MuxKeyInternal.v	/^module MuxKeyInternal #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1, HAS_DEFAULT = 0) (               /;"	c	module:MuxKeyInternal
I_imm	vsrc/ysyx_24080018_imm.v	/^	wire [31:0] I_imm;$/;"	n	module:ysyx_24080018_imm
JALR_OP	vsrc/ysyx_24080018_pc.v	/^  localparam JALR_OP = 7'b1100111; \/\/ jalr 指令操作码$/;"	c	module:ysyx_24080018_pc
JAL_OP	vsrc/ysyx_24080018_pc.v	/^  localparam JAL_OP  = 7'b1101111; \/\/ jal 指令操作码$/;"	c	module:ysyx_24080018_pc
J_imm	vsrc/ysyx_24080018_imm.v	/^	wire [31:0] J_imm;$/;"	n	module:ysyx_24080018_imm
KEY_LEN	vsrc/MuxKey.v	/^module MuxKey #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKey
KEY_LEN	vsrc/MuxKeyInternal.v	/^module MuxKeyInternal #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1, HAS_DEFAULT = 0) (               /;"	c	module:MuxKeyInternal
KEY_LEN	vsrc/MuxKeyWithDefault.v	/^module MuxKeyWithDefault #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKeyWithDefault
MEMORY_SIZE	csrc/file.cpp	/^const size_t MEMORY_SIZE = 1024 * 1024; \/\/ 1MB$/;"	v	typeref:typename:const size_t
MuxKey	vsrc/MuxKey.v	/^module MuxKey #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	m
MuxKeyInternal	vsrc/MuxKeyInternal.v	/^module MuxKeyInternal #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1, HAS_DEFAULT = 0) (               /;"	m
MuxKeyWithDefault	vsrc/MuxKeyWithDefault.v	/^module MuxKeyWithDefault #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	m
NR_KEY	vsrc/MuxKey.v	/^module MuxKey #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKey
NR_KEY	vsrc/MuxKeyInternal.v	/^module MuxKeyInternal #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1, HAS_DEFAULT = 0) (               /;"	c	module:MuxKeyInternal
NR_KEY	vsrc/MuxKeyWithDefault.v	/^module MuxKeyWithDefault #(NR_KEY = 2, KEY_LEN = 1, DATA_LEN = 1) ($/;"	c	module:MuxKeyWithDefault
OPCODE_JAL	csrc/ftrace.cpp	/^#define OPCODE_JAL /;"	d	file:
OPCODE_JALR	csrc/ftrace.cpp	/^#define OPCODE_JALR /;"	d	file:
PAIR_LEN	vsrc/MuxKeyInternal.v	/^  localparam PAIR_LEN = KEY_LEN + DATA_LEN;$/;"	c	module:MuxKeyInternal
RESET_VAL	vsrc/Reg.v	/^module Reg #(WIDTH = 32, RESET_VAL = 32'h80000000) ($/;"	c	module:Reg
Reg	vsrc/Reg.v	/^module Reg #(WIDTH = 32, RESET_VAL = 32'h80000000) ($/;"	m
RegisterFile	vsrc/RegisterFile.v	/^module RegisterFile #(parameter ADDR_WIDTH = 5, parameter DATA_WIDTH = 32) ($/;"	m
Rule	csrc/sdb/expr.cpp	/^struct Rule {$/;"	s	file:
SIM_MAIN_H	csrc/main.h	/^#define SIM_MAIN_H$/;"	d
S_imm	vsrc/ysyx_24080018_imm.v	/^	wire [31:0] S_imm;$/;"	n	module:ysyx_24080018_imm
SimpleDebugger	csrc/sdb/sdb.cpp	/^    SimpleDebugger() : is_batch_mode(false) {$/;"	f	class:SimpleDebugger	file:
SimpleDebugger	csrc/sdb/sdb.cpp	/^class SimpleDebugger {$/;"	c	file:
TK_AND	csrc/sdb/expr.cpp	/^    TK_AND = 4,$/;"	e	enum:TokenType	file:
TK_DEREF	csrc/sdb/expr.cpp	/^    TK_DEREF = 12,$/;"	e	enum:TokenType	file:
TK_EQ	csrc/sdb/expr.cpp	/^    TK_EQ = 1,$/;"	e	enum:TokenType	file:
TK_GE	csrc/sdb/expr.cpp	/^    TK_GE = 9,$/;"	e	enum:TokenType	file:
TK_GT	csrc/sdb/expr.cpp	/^    TK_GT = 7,$/;"	e	enum:TokenType	file:
TK_LE	csrc/sdb/expr.cpp	/^    TK_LE = 8,$/;"	e	enum:TokenType	file:
TK_LT	csrc/sdb/expr.cpp	/^    TK_LT = 6,$/;"	e	enum:TokenType	file:
TK_NEG	csrc/sdb/expr.cpp	/^    TK_NEG = 11,$/;"	e	enum:TokenType	file:
TK_NEQ	csrc/sdb/expr.cpp	/^    TK_NEQ = 3,$/;"	e	enum:TokenType	file:
TK_NOTYPE	csrc/sdb/expr.cpp	/^    TK_NOTYPE = 256,$/;"	e	enum:TokenType	file:
TK_NUM	csrc/sdb/expr.cpp	/^    TK_NUM = 2,$/;"	e	enum:TokenType	file:
TK_OR	csrc/sdb/expr.cpp	/^    TK_OR = 5,$/;"	e	enum:TokenType	file:
TK_POS	csrc/sdb/expr.cpp	/^    TK_POS = 13,$/;"	e	enum:TokenType	file:
TK_REG	csrc/sdb/expr.cpp	/^    TK_REG = 10,$/;"	e	enum:TokenType	file:
Token	csrc/sdb/expr.cpp	/^struct Token {$/;"	s	file:
TokenType	csrc/sdb/expr.cpp	/^enum TokenType {$/;"	g	file:
U_imm	vsrc/ysyx_24080018_imm.v	/^	wire [31:0] U_imm;$/;"	n	module:ysyx_24080018_imm
VERILATOR	Makefile	/^VERILATOR = $(VERILATOR_ROOT)\/bin\/verilator$/;"	m
VERILATOR	Makefile	/^VERILATOR = verilator$/;"	m
VERILATOR_COVERAGE	Makefile	/^VERILATOR_COVERAGE = $(VERILATOR_ROOT)\/bin\/verilator_coverage$/;"	m
VERILATOR_COVERAGE	Makefile	/^VERILATOR_COVERAGE = verilator_coverage$/;"	m
V_SRC	Makefile	/^V_SRC   = $(wildcard $(WORK_DIR)\/vsrc\/*.v)$/;"	m
WIDTH	vsrc/Reg.v	/^module Reg #(WIDTH = 32, RESET_VAL = 32'h80000000) ($/;"	c	module:Reg
WORK_DIR	Makefile	/^WORK_DIR = \/home\/furiosa\/ysyx-workbench\/npc$/;"	m
a	vsrc/ysyx_24080018_alu.v	/^  input [31:0] a, \/\/ imm$/;"	p	module:ysyx_24080018_alu
alu0	vsrc/ysyx_24080018_alu.v	/^  MuxKey #(5,7,32) alu0($/;"	i	module:ysyx_24080018_alu	typeref:module:MuxKey
alu0	vsrc/ysyx_24080018_cpu.v	/^  ysyx_24080018_alu alu0($/;"	i	module:npctrap.ysyx_24080018_cpu	typeref:module:ysyx_24080018_alu
b	vsrc/ysyx_24080018_alu.v	/^  input [31:0] b, \/\/ rdata$/;"	p	module:ysyx_24080018_alu
check_jal_or_jalr	csrc/ftrace.cpp	/^int check_jal_or_jalr(uint32_t inst) {$/;"	f	typeref:typename:int
check_parentheses	csrc/sdb/expr.cpp	/^    bool check_parentheses(int p, int q) {$/;"	f	class:ExpressionEvaluator	typeref:typename:bool	file:
clk	vsrc/Reg.v	/^  input clk,$/;"	p	module:Reg
clk	vsrc/RegisterFile.v	/^  input clk,$/;"	p	module:RegisterFile
clk	vsrc/ysyx_24080018_cpu.v	/^  input clk,$/;"	p	module:npctrap.ysyx_24080018_cpu
clk	vsrc/ysyx_24080018_gpr.v	/^	input clk,$/;"	p	module:ysyx_24080018_gpr
clk	vsrc/ysyx_24080018_pc.v	/^  input clk,$/;"	p	module:ysyx_24080018_pc
cmd_c	csrc/sdb/sdb.cpp	/^    static int cmd_c(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_d	csrc/sdb/sdb.cpp	/^    static int cmd_d(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_help	csrc/sdb/sdb.cpp	/^    static int cmd_help(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_info	csrc/sdb/sdb.cpp	/^    static int cmd_info(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_p	csrc/sdb/sdb.cpp	/^    static int cmd_p(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_q	csrc/sdb/sdb.cpp	/^    static int cmd_q(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_r	csrc/sdb/sdb.cpp	/^    static int cmd_r(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_si	csrc/sdb/sdb.cpp	/^    static int cmd_si(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_table	csrc/sdb/sdb.cpp	/^		static std::vector<Command> cmd_table;$/;"	m	class:SimpleDebugger	typeref:typename:std::vector<Command>	file:
cmd_table	csrc/sdb/sdb.cpp	/^std::vector<SimpleDebugger::Command> SimpleDebugger::cmd_table = {$/;"	m	class:SimpleDebugger	typeref:typename:std::vector<SimpleDebugger::Command>
cmd_w	csrc/sdb/sdb.cpp	/^    static int cmd_w(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
cmd_x	csrc/sdb/sdb.cpp	/^    static int cmd_x(const std::string& args) {$/;"	f	class:SimpleDebugger	typeref:typename:int	file:
compiled_rules	csrc/sdb/expr.cpp	/^    std::vector<std::regex> compiled_rules;$/;"	m	class:ExpressionEvaluator	typeref:typename:std::vector<std::regex>	file:
contextp	csrc/sim.cpp	/^VerilatedContext* contextp = NULL;$/;"	v	typeref:typename:VerilatedContext *
count1	csrc/sdb/expr.cpp	/^    int32_t count1(int op, int32_t val, bool* success) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int32_t	file:
count2	csrc/sdb/expr.cpp	/^    int32_t count2(int32_t val1, int op, int32_t val2, bool* success) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int32_t	file:
cpu_exec	csrc/sdb/cpu_excu.cpp	/^void cpu_exec(uint64_t n) {$/;"	f	typeref:typename:void
create_disassembler	csrc/sdb/disasm.cpp	/^llvm::MCDisassembler* create_disassembler(const std::string& triple, const std::string& cpu_feat/;"	f	typeref:typename:llvm::MCDisassembler *
create_inst_printer	csrc/sdb/disasm.cpp	/^llvm::MCInstPrinter* create_inst_printer($/;"	f	typeref:typename:llvm::MCInstPrinter *
data_list	vsrc/MuxKeyInternal.v	/^  wire [DATA_LEN-1:0] data_list [NR_KEY-1:0];$/;"	n	module:MuxKeyInternal
default	Makefile	/^default: run$/;"	t
default_out	vsrc/MuxKeyInternal.v	/^  input [DATA_LEN-1:0] default_out,$/;"	p	module:MuxKeyInternal
default_out	vsrc/MuxKeyWithDefault.v	/^  input [DATA_LEN-1:0] default_out,$/;"	p	module:MuxKeyWithDefault
description	csrc/sdb/sdb.cpp	/^        std::string description;$/;"	m	struct:SimpleDebugger::Command	typeref:typename:std::string	file:
difftest_exec	csrc/dut.cpp	/^void difftest_exec(uint64_t n) {$/;"	f	typeref:typename:void
difftest_exec_t	csrc/dut.cpp	/^using difftest_exec_t = void(*)(uint64_t);$/;"	t	file:
difftest_exec_t	csrc/dut.h	/^using difftest_exec_t = void(*)(uint64_t);$/;"	t
difftest_init	csrc/dut.cpp	/^void difftest_init(const char *ref_so_file, int port) {$/;"	f	typeref:typename:void
difftest_init_t	csrc/dut.cpp	/^using difftest_init_t = void(*)(int);$/;"	t	file:
difftest_init_t	csrc/dut.h	/^using difftest_init_t = void(*)(int);$/;"	t
difftest_memcpy	csrc/dut.cpp	/^void difftest_memcpy(uint32_t addr, void *buf, size_t n, bool direction) {$/;"	f	typeref:typename:void
difftest_memcpy_t	csrc/dut.cpp	/^using difftest_memcpy_t = void(*)(uint32_t, void*, size_t, bool);$/;"	t	file:
difftest_memcpy_t	csrc/dut.h	/^using difftest_memcpy_t = void(*)(uint32_t, void*, size_t, bool);$/;"	t
difftest_raise_intr	csrc/dut.cpp	/^void difftest_raise_intr(uint32_t NO) {$/;"	f	typeref:typename:void
difftest_raise_intr_t	csrc/dut.cpp	/^using difftest_raise_intr_t = void(*)(uint32_t);$/;"	t	file:
difftest_raise_intr_t	csrc/dut.h	/^using difftest_raise_intr_t = void(*)(uint32_t);$/;"	t
difftest_regcpy	csrc/dut.cpp	/^void difftest_regcpy(void *dut, bool direction) {$/;"	f	typeref:typename:void
difftest_regcpy_t	csrc/dut.cpp	/^using difftest_regcpy_t = void(*)(void*, bool);$/;"	t	file:
difftest_regcpy_t	csrc/dut.h	/^using difftest_regcpy_t = void(*)(void*, bool);$/;"	t
din	vsrc/Reg.v	/^  input [WIDTH-1:0] din,$/;"	p	module:Reg
disassemble_instruction	csrc/sdb/disasm.cpp	/^std::string disassemble_instruction($/;"	f	typeref:typename:std::string
disassemble_riscv32e	csrc/sdb/disasm.cpp	/^std::vector<std::string> disassemble_riscv32e(const std::vector<uint8_t>& code, uint64_t pc = 0)/;"	f	typeref:typename:std::vector<std::string>
display_regs	csrc/sdb/reg.cpp	/^void display_regs() {$/;"	f	typeref:typename:void
dout	vsrc/Reg.v	/^  output reg [WIDTH-1:0] dout,$/;"	p	module:Reg
dut_cpu	csrc/dut.cpp	/^CPU_state dut_cpu;$/;"	v	typeref:typename:CPU_state
end_ftrace	csrc/ftrace.cpp	/^void end_ftrace() {$/;"	f	typeref:typename:void
eval	csrc/sdb/expr.cpp	/^    int32_t eval(int p, int q, bool* success) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int32_t	file:
evaluate	csrc/sdb/expr.cpp	/^    int32_t evaluate(const std::string& expression, bool* success) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int32_t	file:
execute	csrc/sdb/cpu_excu.cpp	/^void execute(uint64_t n) {$/;"	f	typeref:typename:void
expr	csrc/sdb/expr.cpp	/^int32_t expr(const std::string& expr, bool& success) {$/;"	f	typeref:typename:int32_t
find_major	csrc/sdb/expr.cpp	/^    int find_major(int p, int q) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int	file:
ftrace_elf_file	csrc/ftrace.cpp	/^std::string ftrace_elf_file = "\/home\/furiosa\/ysyx-workbench\/am-kernels\/tests\/cpu-tests\/bu/;"	v	typeref:typename:std::string
ftrace_translate	csrc/ftrace.cpp	/^const char* ftrace_translate(uint32_t addr) {$/;"	f	typeref:typename:const char *
fun1	vsrc/ysyx_24080018_cpu.v	/^  wire [6:0]  fun1;$/;"	n	module:npctrap.ysyx_24080018_cpu
fun1	vsrc/ysyx_24080018_idu.v	/^	input [6:0] fun1,$/;"	p	module:ysyx_24080018_idu
fun1	vsrc/ysyx_24080018_imm.v	/^	output [6:0] fun1$/;"	p	module:ysyx_24080018_imm
g_nr_guest_inst	csrc/sdb/cpu_excu.cpp	/^uint64_t g_nr_guest_inst = 0; \/\/ 已执行的指令数$/;"	v	typeref:typename:uint64_t
g_timer	csrc/sdb/cpu_excu.cpp	/^uint64_t g_timer = 0;         \/\/ 仿真时间（单位：微秒）$/;"	v	typeref:typename:uint64_t
get_rf_value	vsrc/RegisterFile.v	/^	export "DPI-C" function get_rf_value;$/;"	f	module:RegisterFile
get_rf_value	vsrc/RegisterFile.v	/^	function int get_rf_value(int index);$/;"	f	function:RegisterFile.get_rf_value
gpr	csrc/dut.h	/^    uint32_t gpr[32];  \/\/ 通用寄存器$/;"	m	struct:CPU_state	typeref:typename:uint32_t[32]
gpr0	vsrc/ysyx_24080018_cpu.v	/^  ysyx_24080018_gpr gpr0($/;"	i	module:npctrap.ysyx_24080018_cpu	typeref:module:ysyx_24080018_gpr
gpr1	vsrc/ysyx_24080018_gpr.v	/^  RegisterFile #(5, 32) gpr1($/;"	i	module:ysyx_24080018_gpr	typeref:module:RegisterFile
handler	csrc/sdb/sdb.cpp	/^        int (*handler)(const std::string&);$/;"	m	struct:SimpleDebugger::Command	typeref:typename:int (*)(const std::string &)	file:
hit	vsrc/MuxKeyInternal.v	/^  reg hit;$/;"	r	module:MuxKeyInternal
i	vsrc/MuxKeyInternal.v	/^  integer i;$/;"	r	module:MuxKeyInternal
i0	vsrc/MuxKey.v	/^  MuxKeyInternal #(NR_KEY, KEY_LEN, DATA_LEN, 0) i0 (out, key, {DATA_LEN{1'b0}}, lut);$/;"	i	module:MuxKey	typeref:module:MuxKeyInternal
i0	vsrc/MuxKeyWithDefault.v	/^  MuxKeyInternal #(NR_KEY, KEY_LEN, DATA_LEN, 1) i0 (out, key, default_out, lut);$/;"	i	module:MuxKeyWithDefault	typeref:module:MuxKeyInternal
idu0	vsrc/ysyx_24080018_cpu.v	/^  ysyx_24080018_idu idu0($/;"	i	module:npctrap.ysyx_24080018_cpu	typeref:module:ysyx_24080018_idu
idu0	vsrc/ysyx_24080018_idu.v	/^	MuxKeyWithDefault #(5,7,1) idu0(we,fun1,1'b0,{$/;"	i	module:ysyx_24080018_idu	typeref:module:MuxKeyWithDefault
imm	vsrc/ysyx_24080018_cpu.v	/^  wire [31:0] imm;$/;"	n	module:npctrap.ysyx_24080018_cpu
imm	vsrc/ysyx_24080018_imm.v	/^	output [31:0] imm,$/;"	p	module:ysyx_24080018_imm
imm	vsrc/ysyx_24080018_pc.v	/^  input [31:0] imm,$/;"	p	module:ysyx_24080018_pc
imm0	vsrc/ysyx_24080018_cpu.v	/^	ysyx_24080018_imm imm0($/;"	i	module:npctrap.ysyx_24080018_cpu	typeref:module:ysyx_24080018_imm
imm2	vsrc/ysyx_24080018_imm.v	/^	MuxKeyWithDefault #(7, 7, 32) imm2($/;"	i	module:ysyx_24080018_imm	typeref:module:MuxKeyWithDefault
index	vsrc/RegisterFile.v	/^	function int get_rf_value(int index);$/;"	p	function:RegisterFile.get_rf_value.get_rf_value
init_ftrace	csrc/ftrace.cpp	/^void init_ftrace() {$/;"	f	typeref:typename:void
init_regex	csrc/sdb/expr.cpp	/^    void init_regex() {$/;"	f	class:ExpressionEvaluator	typeref:typename:void	file:
init_regex	csrc/sdb/sdb.cpp	/^    void init_regex() {$/;"	f	class:SimpleDebugger	typeref:typename:void	file:
initialize_llvm_targets	csrc/sdb/disasm.cpp	/^void initialize_llvm_targets() {$/;"	f	typeref:typename:void
ins	vsrc/ysyx_24080018_cpu.v	/^  input [31:0] ins,$/;"	p	module:npctrap.ysyx_24080018_cpu
ins	vsrc/ysyx_24080018_imm.v	/^	input [31:0] ins,$/;"	p	module:ysyx_24080018_imm
is_batch_mode	csrc/sdb/sdb.cpp	/^    bool is_batch_mode;$/;"	m	class:SimpleDebugger	typeref:typename:bool	file:
is_special_type	csrc/sdb/expr.cpp	/^    bool is_special_type(int type, const std::vector<int>& types) {$/;"	f	class:ExpressionEvaluator	typeref:typename:bool	file:
isa_exec_once	csrc/sdb/cpu_excu.cpp	/^void isa_exec_once() {$/;"	f	typeref:typename:void
isa_reg_str2val	csrc/sdb/reg.cpp	/^int32_t isa_reg_str2val(const std::string& s, bool* success) {$/;"	f	typeref:typename:int32_t
jal_count	csrc/ftrace.cpp	/^static int jal_count = 0;$/;"	v	typeref:typename:int	file:
jal_or_jalr	csrc/ftrace.cpp	/^int jal_or_jalr(uint32_t inst) {$/;"	f	typeref:typename:int
key	vsrc/MuxKey.v	/^  input [KEY_LEN-1:0] key,$/;"	p	module:MuxKey
key	vsrc/MuxKeyInternal.v	/^  input [KEY_LEN-1:0] key,$/;"	p	module:MuxKeyInternal
key	vsrc/MuxKeyWithDefault.v	/^  input [KEY_LEN-1:0] key,$/;"	p	module:MuxKeyWithDefault
key_list	vsrc/MuxKeyInternal.v	/^  wire [KEY_LEN-1:0] key_list [NR_KEY-1:0];$/;"	n	module:MuxKeyInternal
last_fname	csrc/ftrace.cpp	/^static std::unique_ptr<char[]> last_fname;$/;"	v	typeref:typename:std::unique_ptr<char[]>	file:
loadFileToMemory	csrc/file.cpp	/^bool loadFileToMemory(const std::string& filePath, char* memory, size_t memorySize) {$/;"	f	typeref:typename:bool
logfile	csrc/sdb/cpu_excu.cpp	/^std::ofstream logfile("\/home\/furiosa\/ysyx-workbench\/am-kernels\/tests\/cpu-tests\/execution_/;"	v	typeref:typename:std::ofstream
lut	vsrc/MuxKey.v	/^  input [NR_KEY*(KEY_LEN + DATA_LEN)-1:0] lut                                                   /;"	p	module:MuxKey
lut	vsrc/MuxKeyInternal.v	/^  input [NR_KEY*(KEY_LEN + DATA_LEN)-1:0] lut$/;"	p	module:MuxKeyInternal
lut	vsrc/MuxKeyWithDefault.v	/^  input [NR_KEY*(KEY_LEN + DATA_LEN)-1:0] lut$/;"	p	module:MuxKeyWithDefault
lut_out	vsrc/MuxKeyInternal.v	/^  reg [DATA_LEN-1 : 0] lut_out;$/;"	r	module:MuxKeyInternal
main	csrc/main.cpp	/^int main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
mainloop	csrc/sdb/sdb.cpp	/^    void mainloop() {$/;"	f	class:SimpleDebugger	typeref:typename:void	file:
make_token	csrc/sdb/expr.cpp	/^    bool make_token(const std::string& expression) {$/;"	f	class:ExpressionEvaluator	typeref:typename:bool	file:
memory	csrc/file.cpp	/^char memory[MEMORY_SIZE]; \/\/ 定义内存数组$/;"	v	typeref:typename:char[]
n	vsrc/MuxKeyInternal.v	/^  genvar n;$/;"	r	module:MuxKeyInternal
name	csrc/sdb/sdb.cpp	/^        std::string name;$/;"	m	struct:SimpleDebugger::Command	typeref:typename:std::string	file:
npctrap	csrc/ins.cpp	/^extern "C" void npctrap() {$/;"	f	typeref:typename:void
npctrap	vsrc/ysyx_24080018_cpu.v	/^import "DPI-C" function void npctrap();$/;"	f
obj_dir/Vysyx_24080018_cpu	Makefile	/^obj_dir\/Vysyx_24080018_cpu: $(CXX_SRC) $(V_SRC)$/;"	t
operate	vsrc/ysyx_24080018_alu.v	/^  input [6:0] operate, \/\/ 000(addi)\/I 001(lui)\/U 010(auipc)\/U$/;"	p	module:ysyx_24080018_alu
operate	vsrc/ysyx_24080018_pc.v	/^  input [6:0] operate,$/;"	p	module:ysyx_24080018_pc
out	vsrc/MuxKey.v	/^  output [DATA_LEN-1:0] out,$/;"	p	module:MuxKey
out	vsrc/MuxKeyInternal.v	/^  output reg [DATA_LEN-1:0] out,$/;"	p	module:MuxKeyInternal
out	vsrc/MuxKeyWithDefault.v	/^  output [DATA_LEN-1:0] out,$/;"	p	module:MuxKeyWithDefault
pair_list	vsrc/MuxKeyInternal.v	/^  wire [PAIR_LEN-1:0] pair_list [NR_KEY-1:0];$/;"	n	module:MuxKeyInternal
pc	csrc/dut.h	/^    uint32_t pc;       \/\/ 程序计数器$/;"	m	struct:CPU_state	typeref:typename:uint32_t
pc	vsrc/ysyx_24080018_alu.v	/^  input [31:0] pc,$/;"	p	module:ysyx_24080018_alu
pc	vsrc/ysyx_24080018_cpu.v	/^  output [31:0] pc$/;"	p	module:npctrap.ysyx_24080018_cpu
pc	vsrc/ysyx_24080018_pc.v	/^  output [31:0] pc$/;"	p	module:ysyx_24080018_pc
pc0	vsrc/ysyx_24080018_cpu.v	/^  ysyx_24080018_pc pc0($/;"	i	module:npctrap.ysyx_24080018_cpu	typeref:module:ysyx_24080018_pc
pc_jal	vsrc/ysyx_24080018_pc.v	/^  wire [31:0] pc_jal;$/;"	n	module:ysyx_24080018_pc
pc_jalr	vsrc/ysyx_24080018_pc.v	/^  wire [31:0] pc_jalr;$/;"	n	module:ysyx_24080018_pc
pc_mux	vsrc/ysyx_24080018_pc.v	/^  MuxKeyWithDefault #(2, 7, 32) pc_mux ($/;"	i	module:ysyx_24080018_pc	typeref:module:MuxKeyWithDefault
pc_next	vsrc/ysyx_24080018_pc.v	/^  wire [31:0] pc_next;$/;"	n	module:ysyx_24080018_pc
pc_plus_4	vsrc/ysyx_24080018_pc.v	/^  wire [31:0] pc_plus_4;$/;"	n	module:ysyx_24080018_pc
pc_reg	vsrc/ysyx_24080018_pc.v	/^  Reg #(32, 32'h80000000) pc_reg ($/;"	i	module:ysyx_24080018_pc	typeref:module:Reg
pmem_read	csrc/ins.cpp	/^int32_t pmem_read(int32_t addr) {$/;"	f	typeref:typename:int32_t
print_all_function_names	csrc/ftrace.cpp	/^void print_all_function_names(uint32_t pc, int jal_jalr_flag) {$/;"	f	typeref:typename:void
raddr1	vsrc/RegisterFile.v	/^  input [ADDR_WIDTH-1:0] raddr1, \/\/ 第一个读地址$/;"	p	module:RegisterFile
rd	vsrc/ysyx_24080018_cpu.v	/^  wire [4:0]  rd;$/;"	n	module:npctrap.ysyx_24080018_cpu
rd	vsrc/ysyx_24080018_gpr.v	/^	input [4:0] rd,$/;"	p	module:ysyx_24080018_gpr
rd	vsrc/ysyx_24080018_imm.v	/^	output [4:0] rd,$/;"	p	module:ysyx_24080018_imm
rdata	vsrc/ysyx_24080018_cpu.v	/^  wire [31:0] rdata;$/;"	n	module:npctrap.ysyx_24080018_cpu
rdata	vsrc/ysyx_24080018_gpr.v	/^	output [31:0] rdata$/;"	p	module:ysyx_24080018_gpr
rdata1	vsrc/RegisterFile.v	/^  output [DATA_WIDTH-1:0] rdata1 \/\/ 第一个读数据输出$/;"	p	module:RegisterFile
ref_cpu	csrc/sdb/cpu_excu.cpp	/^CPU_state ref_cpu;$/;"	v	typeref:typename:CPU_state
ref_difftest_exec	csrc/dut.cpp	/^difftest_exec_t ref_difftest_exec = nullptr;$/;"	v	typeref:typename:difftest_exec_t
ref_difftest_memcpy	csrc/dut.cpp	/^difftest_memcpy_t ref_difftest_memcpy = nullptr;$/;"	v	typeref:typename:difftest_memcpy_t
ref_difftest_raise_intr	csrc/dut.cpp	/^difftest_raise_intr_t ref_difftest_raise_intr = nullptr;$/;"	v	typeref:typename:difftest_raise_intr_t
ref_difftest_regcpy	csrc/dut.cpp	/^difftest_regcpy_t ref_difftest_regcpy = nullptr;$/;"	v	typeref:typename:difftest_regcpy_t
regex	csrc/sdb/expr.cpp	/^    std::string regex;$/;"	m	struct:Rule	typeref:typename:std::string	file:
regs	csrc/sdb/reg.cpp	/^const std::vector<std::string> regs = {$/;"	v	typeref:typename:const std::vector<std::string>
reset	vsrc/ysyx_24080018_cpu.v	/^  input reset,$/;"	p	module:npctrap.ysyx_24080018_cpu
reset	vsrc/ysyx_24080018_pc.v	/^  input reset,$/;"	p	module:ysyx_24080018_pc
result	vsrc/ysyx_24080018_alu.v	/^  output [31:0] result$/;"	p	module:ysyx_24080018_alu
result	vsrc/ysyx_24080018_cpu.v	/^	wire [31:0] result;$/;"	n	module:npctrap.ysyx_24080018_cpu
result	vsrc/ysyx_24080018_gpr.v	/^	input [31:0] result,$/;"	p	module:ysyx_24080018_gpr
return_num	csrc/sdb/expr.cpp	/^    int32_t return_num(int i, bool* success) {$/;"	f	class:ExpressionEvaluator	typeref:typename:int32_t	file:
rf	vsrc/RegisterFile.v	/^				return rf[index];$/;"	r	function:RegisterFile.get_rf_value.get_rf_value
rf	vsrc/RegisterFile.v	/^  reg [DATA_WIDTH-1:0] rf [0:2**ADDR_WIDTH-1];$/;"	r	module:RegisterFile
rl_gets	csrc/sdb/sdb.cpp	/^    static std::string rl_gets() {$/;"	f	class:SimpleDebugger	typeref:typename:std::string	file:
rs1	vsrc/ysyx_24080018_cpu.v	/^  wire [4:0]  rs1;$/;"	n	module:npctrap.ysyx_24080018_cpu
rs1	vsrc/ysyx_24080018_gpr.v	/^	input [4:0] rs1,$/;"	p	module:ysyx_24080018_gpr
rs1	vsrc/ysyx_24080018_imm.v	/^	output [4:0] rs1,$/;"	p	module:ysyx_24080018_imm
rs1	vsrc/ysyx_24080018_pc.v	/^  input [31:0] rs1,$/;"	p	module:ysyx_24080018_pc
rst	vsrc/Reg.v	/^  input rst,$/;"	p	module:Reg
rules	csrc/sdb/expr.cpp	/^    std::vector<Rule> rules = {$/;"	m	class:ExpressionEvaluator	typeref:typename:std::vector<Rule>	file:
run	Makefile	/^run: obj_dir\/Vysyx_24080018_cpu$/;"	t
sdb_mode	csrc/sdb/sdb.cpp	/^void sdb_mode() {$/;"	f	typeref:typename:void
set_batch_mode	csrc/sdb/sdb.cpp	/^    void set_batch_mode() {$/;"	f	class:SimpleDebugger	typeref:typename:void	file:
shdrs	csrc/ftrace.cpp	/^Elf32_Shdr *shdrs = nullptr;$/;"	v	typeref:typename:Elf32_Shdr *
sim_exit	csrc/sim.cpp	/^void sim_exit(int n){$/;"	f	typeref:typename:void
sim_init	csrc/sim.cpp	/^void sim_init(){$/;"	f	typeref:typename:void
statistic	csrc/sdb/cpu_excu.cpp	/^void statistic() {$/;"	f	typeref:typename:void
step_and_dump_wave	csrc/sim.cpp	/^void step_and_dump_wave(){$/;"	f	typeref:typename:void
str	csrc/sdb/expr.cpp	/^    std::string str;$/;"	m	struct:Token	typeref:typename:std::string	file:
strtab	csrc/ftrace.cpp	/^char *strtab = nullptr;$/;"	v	typeref:typename:char *
symtab	csrc/ftrace.cpp	/^Elf32_Sym *symtab = nullptr;$/;"	v	typeref:typename:Elf32_Sym *
symtab_size	csrc/ftrace.cpp	/^int symtab_size = 0;$/;"	v	typeref:typename:int
tfp	csrc/sim.cpp	/^VerilatedVcdC* tfp = NULL;$/;"	v	typeref:typename:VerilatedVcdC *
token_type	csrc/sdb/expr.cpp	/^    int token_type;$/;"	m	struct:Rule	typeref:typename:int	file:
tokens	csrc/sdb/expr.cpp	/^    std::vector<Token> tokens;$/;"	m	class:ExpressionEvaluator	typeref:typename:std::vector<Token>	file:
top	csrc/sim.cpp	/^Vysyx_24080018_cpu* top;$/;"	v	typeref:typename:Vysyx_24080018_cpu *
type	csrc/sdb/expr.cpp	/^    int type;$/;"	m	struct:Token	typeref:typename:int	file:
waddr	vsrc/RegisterFile.v	/^  input [ADDR_WIDTH-1:0] waddr,$/;"	p	module:RegisterFile
wdata	vsrc/RegisterFile.v	/^  input [DATA_WIDTH-1:0] wdata,$/;"	p	module:RegisterFile
we	vsrc/ysyx_24080018_cpu.v	/^  wire we;$/;"	n	module:npctrap.ysyx_24080018_cpu
we	vsrc/ysyx_24080018_gpr.v	/^	input we,$/;"	p	module:ysyx_24080018_gpr
we	vsrc/ysyx_24080018_idu.v	/^	output we$/;"	p	module:ysyx_24080018_idu
wen	vsrc/Reg.v	/^  input wen$/;"	p	module:Reg
wen	vsrc/RegisterFile.v	/^  input wen,$/;"	p	module:RegisterFile
ysyx_24080018_alu	vsrc/ysyx_24080018_alu.v	/^module ysyx_24080018_alu($/;"	m
ysyx_24080018_cpu	vsrc/ysyx_24080018_cpu.v	/^module ysyx_24080018_cpu($/;"	m	function:npctrap
ysyx_24080018_gpr	vsrc/ysyx_24080018_gpr.v	/^module ysyx_24080018_gpr($/;"	m
ysyx_24080018_idu	vsrc/ysyx_24080018_idu.v	/^module ysyx_24080018_idu($/;"	m
ysyx_24080018_imm	vsrc/ysyx_24080018_imm.v	/^module ysyx_24080018_imm($/;"	m
ysyx_24080018_pc	vsrc/ysyx_24080018_pc.v	/^module ysyx_24080018_pc($/;"	m
