//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0
// _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory has been demoted

.visible .entry Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0(
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_0,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_1,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_2,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_3,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_4,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_5,
	.param .u64 Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_6
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<45>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<32>;
	// demoted variable
	.shared .align 4 .b8 _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory[16];

	ld.param.u64 	%rd5, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_3];
	ld.param.u64 	%rd10, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_4];
	ld.param.u64 	%rd9, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_5];
	ld.param.u64 	%rd11, [Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0_param_6];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 12288;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_6;
	bra.uni 	BB0_1;

BB0_6:
	setp.gt.s32	%p5, %r2, 3;
	@%p5 bra 	BB0_8;

	shl.b32 	%r22, %r1, 2;
	add.s32 	%r23, %r22, %r2;
	cvta.to.global.u64 	%rd18, %rd5;
	mul.wide.s32 	%rd19, %r23, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f81, [%rd20];
	shl.b32 	%r24, %r2, 2;
	mov.u32 	%r25, _ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory;
	add.s32 	%r26, %r25, %r24;
	st.shared.f32 	[%r26], %f81;

BB0_8:
	bar.sync 	0;
	shl.b32 	%r27, %r1, 12;
	add.s32 	%r28, %r2, %r27;
	cvta.to.global.u64 	%rd21, %rd8;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd23, %rd21, %rd22;
	cvta.to.global.u64 	%rd24, %rd7;
	add.s64 	%rd25, %rd24, %rd22;
	cvta.to.global.u64 	%rd26, %rd6;
	mul.wide.s32 	%rd27, %r28, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.shared.f32 	%f86, [_ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory];
	fma.rn.f32 	%f87, %f86, 0f3A800000, 0f33D6BF95;
	sqrt.rn.f32 	%f88, %f87;
	rcp.rn.f32 	%f89, %f88;
	ld.global.nc.f32 	%f90, [%rd28];
	mul.f32 	%f91, %f90, %f89;
	ld.global.nc.f32 	%f92, [%rd23];
	ld.global.nc.f32 	%f93, [%rd25];
	fma.rn.f32 	%f82, %f91, %f92, %f93;
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f82;}

	// inline asm
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.s32 	%rd30, %r28, 2;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.u16 	[%rd31], %rs41;
	ld.shared.f32 	%f94, [_ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory+4];
	fma.rn.f32 	%f95, %f94, 0f3A800000, 0f33D6BF95;
	sqrt.rn.f32 	%f96, %f95;
	rcp.rn.f32 	%f97, %f96;
	ld.global.nc.f32 	%f98, [%rd28+4096];
	mul.f32 	%f99, %f98, %f97;
	fma.rn.f32 	%f83, %f99, %f92, %f93;
	// inline asm
	{  cvt.rn.f16.f32 %rs42, %f83;}

	// inline asm
	st.global.u16 	[%rd31+2048], %rs42;
	ld.shared.f32 	%f100, [_ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory+8];
	fma.rn.f32 	%f101, %f100, 0f3A800000, 0f33D6BF95;
	sqrt.rn.f32 	%f102, %f101;
	rcp.rn.f32 	%f103, %f102;
	ld.global.nc.f32 	%f104, [%rd28+8192];
	mul.f32 	%f105, %f104, %f103;
	fma.rn.f32 	%f84, %f105, %f92, %f93;
	// inline asm
	{  cvt.rn.f16.f32 %rs43, %f84;}

	// inline asm
	st.global.u16 	[%rd31+4096], %rs43;
	ld.shared.f32 	%f106, [_ZZ92Fused_Mul_Add_Rsqrt_Mul_Mul_Add_Cast_split_Cast_fusion_parallel_10948576427609502072_kernel0E19total_shared_memory+12];
	fma.rn.f32 	%f107, %f106, 0f3A800000, 0f33D6BF95;
	sqrt.rn.f32 	%f108, %f107;
	rcp.rn.f32 	%f109, %f108;
	ld.global.nc.f32 	%f110, [%rd28+12288];
	mul.f32 	%f111, %f110, %f109;
	fma.rn.f32 	%f85, %f111, %f92, %f93;
	// inline asm
	{  cvt.rn.f16.f32 %rs44, %f85;}

	// inline asm
	st.global.u16 	[%rd31+6144], %rs44;
	bar.sync 	0;
	bra.uni 	BB0_9;

BB0_1:
	setp.gt.s32	%p2, %r2, 511;
	@%p2 bra 	BB0_9;

	setp.lt.s32	%p3, %r1, 13302;
	shl.b32 	%r3, %r2, 2;
	shr.s32 	%r5, %r2, 31;
	shr.u32 	%r6, %r5, 23;
	add.s32 	%r7, %r2, %r6;
	and.b32  	%r8, %r7, 1073741312;
	sub.s32 	%r9, %r2, %r8;
	shl.b32 	%r4, %r9, 2;
	@%p3 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_5:
	add.s32 	%r11, %r1, -12288;
	mul.hi.s32 	%r12, %r11, -2128441921;
	add.s32 	%r13, %r12, %r11;
	shr.u32 	%r14, %r13, 31;
	shr.s32 	%r15, %r13, 9;
	add.s32 	%r16, %r15, %r14;
	mul.lo.s32 	%r17, %r16, 1015;
	sub.s32 	%r18, %r11, %r17;
	mad.lo.s32 	%r19, %r1, 10240, %r3;
	add.s32 	%r20, %r19, -125829120;
	mul.wide.s32 	%rd14, %r20, 4;
	add.s64 	%rd15, %rd2, %rd14;
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd15];
	mad.lo.s32 	%r21, %r18, 10240, %r4;
	mul.wide.s32 	%rd16, %r21, 2;
	add.s64 	%rd17, %rd1, %rd16;
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f64;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f63;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f62;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f61;}

	// inline asm
	st.global.v4.u16 	[%rd17], {%rs21, %rs22, %rs23, %rs24};
	ld.global.nc.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd15+8192];
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f68;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f67;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f66;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f65;}

	// inline asm
	st.global.v4.u16 	[%rd17+4096], {%rs25, %rs26, %rs27, %rs28};
	ld.global.nc.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd15+16384];
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f72;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f71;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f70;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f69;}

	// inline asm
	st.global.v4.u16 	[%rd17+8192], {%rs29, %rs30, %rs31, %rs32};
	ld.global.nc.v4.f32 	{%f73, %f74, %f75, %f76}, [%rd15+24576];
	// inline asm
	{  cvt.rn.f16.f32 %rs36, %f76;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs35, %f75;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs34, %f74;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f73;}

	// inline asm
	st.global.v4.u16 	[%rd17+12288], {%rs33, %rs34, %rs35, %rs36};
	ld.global.nc.v4.f32 	{%f77, %f78, %f79, %f80}, [%rd15+32768];
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f80;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f79;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs38, %f78;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs37, %f77;}

	// inline asm
	st.global.v4.u16 	[%rd17+16384], {%rs37, %rs38, %rs39, %rs40};
	bra.uni 	BB0_9;

BB0_3:
	mul.wide.s32 	%rd12, %r3, 4;
	add.s64 	%rd3, %rd2, %rd12;
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd3+41533440];
	add.s32 	%r10, %r4, 10383360;
	mul.wide.s32 	%rd13, %r10, 2;
	add.s64 	%rd4, %rd1, %rd13;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f20;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f19;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f18;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f17;}

	// inline asm
	st.global.v4.u16 	[%rd4], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd3+41541632];
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f22;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f21;}

	// inline asm
	st.global.v4.u16 	[%rd4+4096], {%rs5, %rs6, %rs7, %rs8};
	ld.global.nc.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd3+41549824];
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f28;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f27;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f26;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f25;}

	// inline asm
	st.global.v4.u16 	[%rd4+8192], {%rs9, %rs10, %rs11, %rs12};
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd3+41558016];
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f32;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f30;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f29;}

	// inline asm
	st.global.v4.u16 	[%rd4+12288], {%rs13, %rs14, %rs15, %rs16};
	setp.gt.s32	%p4, %r2, 255;
	@%p4 bra 	BB0_9;

	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd3+41566208];
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd4+16384], {%rs17, %rs18, %rs19, %rs20};

BB0_9:
	ret;
}


