Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 27 13:30:49 2021
| Host         : DESKTOP-5M9BG86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter4_dec7seg_timing_summary_routed.rpt -pb counter4_dec7seg_timing_summary_routed.pb -rpx counter4_dec7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : counter4_dec7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.317        0.000                      0                    4        0.238        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.317        0.000                      0                    4        0.238        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 cnt4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.718ns (43.381%)  route 0.937ns (56.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.628     5.455    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.874 r  cnt4/q_reg[2]/Q
                         net (fo=10, routed)          0.937     6.811    cnt4/Q[2]
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.299     7.110 r  cnt4/q[3]_i_1/O
                         net (fo=1, routed)           0.000     7.110    cnt4/plusOp[3]
    SLICE_X0Y19          FDCE                                         r  cnt4/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    cnt4/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  cnt4/q_reg[3]/C
                         clock pessimism              0.289    15.433    
                         clock uncertainty           -0.035    15.397    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.029    15.426    cnt4/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 cnt4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.580ns (40.916%)  route 0.838ns (59.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631     5.458    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.914 r  cnt4/q_reg[0]/Q
                         net (fo=12, routed)          0.838     6.751    cnt4/Q[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.875 r  cnt4/q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.875    cnt4/plusOp[1]
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/C
                         clock pessimism              0.287    15.431    
                         clock uncertainty           -0.035    15.395    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.029    15.424    cnt4/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 cnt4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.606ns (41.980%)  route 0.838ns (58.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631     5.458    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.914 r  cnt4/q_reg[0]/Q
                         net (fo=12, routed)          0.838     6.751    cnt4/Q[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.150     6.901 r  cnt4/q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.901    cnt4/plusOp[2]
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[2]/C
                         clock pessimism              0.287    15.431    
                         clock uncertainty           -0.035    15.395    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.075    15.470    cnt4/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 cnt4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.065%)  route 0.534ns (47.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631     5.458    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.914 f  cnt4/q_reg[0]/Q
                         net (fo=12, routed)          0.534     6.448    cnt4/Q[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.572 r  cnt4/q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.572    cnt4/q[0]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.514    15.147    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
                         clock pessimism              0.311    15.458    
                         clock uncertainty           -0.035    15.422    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.029    15.451    cnt4/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cnt4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.442%)  route 0.156ns (45.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  cnt4/q_reg[1]/Q
                         net (fo=11, routed)          0.156     1.938    cnt4/Q[1]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  cnt4/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.983    cnt4/plusOp[3]
    SLICE_X0Y19          FDCE                                         r  cnt4/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    cnt4/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  cnt4/q_reg[3]/C
                         clock pessimism             -0.510     1.654    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     1.745    cnt4/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cnt4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (45.993%)  route 0.215ns (54.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  cnt4/q_reg[1]/Q
                         net (fo=11, routed)          0.215     1.997    cnt4/Q[1]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.042     2.039 r  cnt4/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.039    cnt4/plusOp[2]
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[2]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.107     1.748    cnt4/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cnt4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.643    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.784 f  cnt4/q_reg[0]/Q
                         net (fo=12, routed)          0.197     1.981    cnt4/Q[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     2.026 r  cnt4/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    cnt4/q[0]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.860     2.166    cnt4/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  cnt4/q_reg[0]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.734    cnt4/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnt4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt4/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.397%)  route 0.215ns (53.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  cnt4/q_reg[1]/Q
                         net (fo=11, routed)          0.215     1.997    cnt4/Q[1]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.042 r  cnt4/q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.042    cnt4/plusOp[1]
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    cnt4/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  cnt4/q_reg[1]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091     1.732    cnt4/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17     cnt4/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19     cnt4/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19     cnt4/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     cnt4/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     cnt4/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     cnt4/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     cnt4/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     cnt4/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     cnt4/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     cnt4/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     cnt4/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19     cnt4/q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     cnt4/q_reg[3]/C



