$date
	Wed Oct  2 15:25:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegFile_tb $end
$scope module DUT $end
$var wire 1 ! i_clk $end
$var wire 5 " i_r1addr [4:0] $end
$var wire 5 # i_r2addr [4:0] $end
$var wire 5 $ i_waddr [4:0] $end
$var wire 32 % i_wdata [31:0] $end
$var wire 32 & o_r1data [31:0] $end
$var wire 32 ' o_r2data [31:0] $end
$var reg 32 ( r1data [31:0] $end
$var reg 32 ) r2data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
bx &
b11011110101011011011111011101111 %
b10010 $
b10010 #
b10010 "
0!
$end
#1
1!
#2
0!
b10111010101111101100101011111110 %
b10011 $
#3
b11011110101011011011111011101111 '
b11011110101011011011111011101111 )
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
1!
#4
0!
b10011 #
#5
b10111010101111101100101011111110 '
b10111010101111101100101011111110 )
1!
#6
0!
b10111011110000001111111111101110 %
b0 $
#7
1!
#8
0!
b11101111101111101010110111011110 %
b1 $
#9
1!
#10
0!
b1 #
b0 "
#11
b11101111101111101010110111011110 '
b11101111101111101010110111011110 )
b0 &
b0 (
1!
#12
0!
