{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597348095595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597348095596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 13 16:48:15 2020 " "Processing started: Thu Aug 13 16:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597348095596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348095596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348095596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597348095723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597348095723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_tb " "Found entity 1: sigmoid_tb" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597348101784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348101784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597348101784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348101784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigmoid_tb " "Elaborating entity \"sigmoid_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597348101819 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "expected_y sigmoid_tb.v(8) " "Verilog HDL warning at sigmoid_tb.v(8): object expected_y used but never assigned" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1597348101819 "|sigmoid_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 sigmoid_tb.v(34) " "Verilog HDL assignment warning at sigmoid_tb.v(34): truncated value with size 16 to match size of target (1)" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597348101820 "|sigmoid_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sigmoid_tb.v(42) " "Verilog HDL assignment warning at sigmoid_tb.v(42): truncated value with size 32 to match size of target (16)" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597348101820 "|sigmoid_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testVector.data_a 0 sigmoid_tb.v(19) " "Net \"testVector.data_a\" at sigmoid_tb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597348101821 "|sigmoid_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testVector.waddr_a 0 sigmoid_tb.v(19) " "Net \"testVector.waddr_a\" at sigmoid_tb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597348101821 "|sigmoid_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testVector.we_a 0 sigmoid_tb.v(19) " "Net \"testVector.we_a\" at sigmoid_tb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid_tb.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597348101822 "|sigmoid_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid sigmoid:test_circuit " "Elaborating entity \"sigmoid\" for hierarchy \"sigmoid:test_circuit\"" {  } { { "sigmoid_tb.v" "test_circuit" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597348101826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 sigmoid.v(11) " "Verilog HDL assignment warning at sigmoid.v(11): truncated value with size 16 to match size of target (1)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597348101828 "|sigmoid_tb|sigmoid:test_circuit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sigmoid.v(13) " "Verilog HDL assignment warning at sigmoid.v(13): truncated value with size 32 to match size of target (1)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597348101828 "|sigmoid_tb|sigmoid:test_circuit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_temp sigmoid.v(9) " "Verilog HDL Always Construct warning at sigmoid.v(9): inferring latch(es) for variable \"x_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597348101828 "|sigmoid_tb|sigmoid:test_circuit"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1597348102091 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597348102092 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597348102121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 13 16:48:22 2020 " "Processing ended: Thu Aug 13 16:48:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597348102121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597348102121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597348102121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348102121 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597348102210 ""}
