# vsim -onfinish stop -coverage -sv_seed 92 "+UVM_TESTNAME=rkv_i2c_quick_reg_access_test" -l regr_ucdb_2023Aug05-21_26/run_rkv_i2c_quick_reg_access_test_92.log work.rkv_i2c_tb 
# Start time: 21:26:02 on Aug 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(79): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(233): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(342): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(426): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(79): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(233): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(342): (vopt-2252) Missing incrementer in "FOR" statement.
# ** Warning: ../agents/lvc_i2c/lvc_i2c_master_driver_common.sv(426): (vopt-2252) Missing incrementer in "FOR" statement.
# Loading sv_std.std
# Loading work.rkv_i2c_if(fast)
# Loading work.lvc_i2c_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.lvc_i2c_pkg(fast)
# Loading work.lvc_apb_if(fast)
# Loading work.lvc_apb_pkg(fast)
# Loading work.rkv_i2c_pkg(fast)
# Loading work.rkv_i2c_tb(fast)
# Loading work.rkv_DW_apb_i2c(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(27): Variable '/rkv_i2c_tb/apb_if/prdata', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(28): Variable '/rkv_i2c_tb/apb_if/pready', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(29): Variable '/rkv_i2c_tb/apb_if/pslverr', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# Loading D:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# UVM_INFO @ 0: reporter [RNTST] Running test rkv_i2c_quick_reg_access_test...
# UVM_INFO ../env/rkv_i2c_env.sv(51) @ 0: uvm_test_top.env [build_phase] Unable to get ral_block_rkv_i2c from uvm_config_db and create a RGM locally
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(127) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating passive agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../tests/rkv_i2c_quick_reg_access_test.sv(23) @ 0: uvm_test_top [SEQ] sequence starting
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1347        
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b1          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @513         
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b0          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
# UVM_INFO ../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv(12) @ 0: uvm_test_top.env.sqr@@seq [rkv_i2c_quick_reg_access_virt_seq] =====================STARTED=====================
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(203) @ 105000: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(247) @ 105000: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Finishing...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 150011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 154000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_CON: value='h7d : updated value = 'h7d
# UVM_INFO @ 154000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_CON=0x7d
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 162011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 166000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_TAR: value='h333 : updated value = 'h333
# UVM_INFO @ 166000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_TAR=0x333
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 174011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 178000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SCL_HCNT: value='hc8 : updated value = 'hc8
# UVM_INFO @ 178000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SCL_HCNT=0xc8
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 186011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 190000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SCL_LCNT: value='hc8 : updated value = 'hc8
# UVM_INFO @ 190000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SCL_LCNT=0xc8
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 198011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 202000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 202000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 210011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 214000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='hcc : updated value = 'hcc
# UVM_INFO @ 214000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xcc
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 226000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_ENABLE: value='h1
# UVM_INFO @ 226000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_ENABLE=1
# UVM_INFO ../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv(42) @ 226000: uvm_test_top.env.sqr@@seq [rkv_i2c_quick_reg_access_virt_seq] =====================FINISHED=====================
# UVM_INFO ../tests/rkv_i2c_quick_reg_access_test.sv(25) @ 226000: uvm_test_top [SEQ] sequence finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 226000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# Quit count :     0 of    10
# ** Report counts by severity
# UVM_INFO :   90
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [REG_PREDICT]     7
# [RNTST]     1
# [RegModel]     7
# [SEQ]     2
# [TEST_DONE]     1
# [build_phase]    16
# [connect_phase]     4
# [lvc_apb_master_driver]    36
# [reconfigure_via_task]     2
# [rkv_i2c_quick_reg_access_virt_seq]     2
# [run_phase]     9
# ** Note: $finish    : D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 226 ns  Iteration: 62  Instance: /rkv_i2c_tb
# Break in Task uvm_pkg/uvm_root::run_test at D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:26:19 on Aug 05,2023, Elapsed time: 0:00:17
# Errors: 0, Warnings: 11
# simulating rkv_i2c_master_directed_write_packet_test
# 15 +UVM_TESTNAME=rkv_i2c_master_directed_write_packet_test -l regr_ucdb_2023Aug05-21_26/run_rkv_i2c_master_directed_write_packet_test_15.log
