Warning (10268): Verilog HDL information at Lot.v(37): always construct contains both blocking and non-blocking assignments File: C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v Line: 37
