introduction amorphous ingazno a-igzo thin-film transistor tfts attracted much attention switching driving device tft backplanes application flexible transparent large-area display due advantage large-current driving capability low leakage current low-temperature process superior large area manufacturing uniformity a-igzo tfts promising candidate meet high-performance requirement advanced active-matrix organic light-emitting diode amoleds high resolution high frame rate driving low power consumption however various type defect bulk channel interface a-igzo semiconductor cause problem long-term electrical stability tft device many study determined effect defect state a-igzo electrical property reliability a-igzo tft according external stress voltage temperature illumination mechanical force observing change threshold voltage a-igzo tfts various electrical stress positive gate voltage bias negative gate voltage bias gate bias stress illumination hump might occur subthreshold region current–voltage i–v characteristic bias stress-induced hump phenomenon occur due formation parasitic current path creating unintentional parallel transistor local active region a-igzo tfts eventually cause change subthreshold slope on-set voltage i–v characteristic tfts resulting high-pixel defect bad pixel-uniformity oled display panel hump phenomenon reported a-igzo tfts caused several factor back-channel conduction due migration various ionized defect inside igzo semiconductor charge trapping edge region igzo active island impact ionization due high drain current therefore hump occurs tft device important analyze cause present solution phenomenon known deteriorate display image paper investigated time-delayed hump phenomenon occurred positive gate bias condition high voltage long time top gate a-igzo tfts excellent i–v characteristic change hump stress time observed according different channel width length tfts addition cause mechanism hump generation identified various electrical stress measurement spectrometry analysis ion a-igzo film found ion diffused a-igzo film glass substrate could cause hump i–v characteristic improvement method proposed remove hump a-igzo tft method borosilicate glass schott borofloat® 0.7 used substrate fabricate igzo tft device indium tin oxide ito deposited patterned form source drain s/d electrode top glass substrate igzo atomic deposited radio frequency -magnetron sputtering system power source 13.56 mhz employed depositing igzo layer deposition chamber working pressure set 0.67 argon oxygen gas flow rate ratio standard cubic centimeter per minute room temperature igzo film photo-patterned wet etched buffered oxide etchant 200:1 mattech resource gate insulator layer deposited plasma enhanced atomic layer deposition peald using trimethyl aluminum tma metal source reactant plasma power set one cycle atomic layer deposition ald performed following sequence tma source injection 0.5 –argon purge 3.0 injection 1.0 –rf-plasma 0.5 –ar purge thickness layer set s/d contact hole formed dielectric layer photolithography gate electrode sputter-deposited patterned afford igzo tfts top-gate staggered configuration igzo tfts post-annealed meanwhile igzo tft barrier layer glass substrate fabricated comparative tft device depositing ito s/d barrier layer formed substrate using peald deposition condition gate insulator tft process except barrier layer carried way i–v characteristic a-igzo tfts measured gate voltage sweep constant drain voltage using semiconductor device analyzer b1500a agilent room temperature dark air ambient condition time flight-secondary ion mass spectrometry tof–sims iontof gmbh conducted determine amount component ion igzo film cesium primary ion beam used current raster size chemical state oxygen atom stack stack examined x-ray photoelectron spectroscopy k-alpha thermo fisher scientific result discussion electrical characteristic bias stress stability top gate a-igzo tfts figure show i–v characteristic top gate a-igzo tfts different channel width fixed different channel length fixed annealing respectively a-igzo tfts exhibited excellent electrical performance uniformity field effect mobility 7.3 0.92 0.25 0.33 subthreshold slope mvdec above-described range channel width length w/l examine electrical reliability a-igzo tfts change i–v curve observed stressed positive gate bias condition applying gate voltage fixed drain voltage 0.1 10,000 respectively gate voltage tfts increased transfer curve shifted positive direction shown fig could attributed increase charge trapping channel interface igzo semiconductor prolonged positive gate bias meanwhile stress time reached 10,000 positive gate bias stress weak hump appeared subthreshold region i–v curve fig shown fig considering hump significantly increased increasing gate voltage found hump phenomenon generated obviously gate bias stress noted occurrence abnormal hump long-term direct current gate bias stress determine whether hump would appear negative gate field sustained negative gate bias stress a-igzo tft applied condition gate voltage drain voltage 10,000 shown fig little change i–v curve 3,000 although shifted slightly negatively 0.98 10,000 hump occurred shown fig applied tft device hump generated observe hump changed hump gradually decreased continued completely disappeared 10,000 therefore clearly found hump phenomenon a-igzo tfts occurred positive gate bias meanwhile according previous study reliability a-igzo tfts impact ionization strong lateral electric field drain region a-igzo semiconductor cause hump electrical reliability term hump high drain field stress a-igzo tft investigated applying continuous stress drain voltage gate voltage 10,000 shown fig slight increase drain current drain current stress hump phenomenon appeared therefore hump phenomenon a-igzo tfts related lateral electrical field induced high drain voltage instead caused vertical electrical field formed gate voltage figure electrical characteristic top gate a-igzo tfts according different channel width fixed length different channel length fixed width annealing full size image figure i–v characteristic a-igzo tfts positive gate bias stress full size image figure i–v characteristic a-igzo tfts according stress time negative gate bias condition drain voltage initial state pristine tft without stress hump state stress positive gate bias 10,000 full size image figure i–v characteristic a-igzo tfts high drain bias stress gate voltage full size image characterization analysis hump generation top gate a-igzo tfts several study conducted hump due gate bias stress a-igzo tfts hump phenomenon known occur shallow donor specie ionized vacancy metal interstitials hydrogen interstitials a-igzo semiconductor trapped channel interface a-igzo edge region trapped back channel observed change i–v curve applying 10,000 respective tft device various channel width channel length understand generation mechanism hump caused gate bias applied a-igzo tfts figure show initial i–v curve a-igzo tfts channel length fixed different channel width i–v curve 10,000 figure show i–v curve igzo tfts channel width fixed different channel length dashed line initial i–v characteristic a-igzo tfts solid line i–v characteristic 10,000 shown fig size hump irrelevant change channel width tfts hand shown fig channel length obvious effect current level hump increased channel length shortened considering hump phenomenon depended channel length suggested parallel type parasitic transistor created edge region a-igzo active island continuous resulting hump thought would favorable explain gradual hump generation using shallow donor model related charged defect ionized vacancy metal interstitials hydrogen interstitials created a-igzo shallow donor a-igzo semiconductor stable formation energy fermi level moved away conduction band edge negative gate bias word difficult suggest shallow donor could directly affect hump must reduced within igzo bulk addition device characteristic compared varying barrier thickness compare whether sio serf diffusion blocking layer effective layer figure a–c show igzo tfts barrier respectively barrier hump occurred hump occur hand fig a–c show igzo tfts sio barrier respectively sio barrier size hump decreased thickness increased hump still occurred even therefore confirmed al2o3 ald thin film act excellent barrier sio ald thin film difficult use good barrier figure i–v characteristic a-igzo tfts initial state 10,000 different channel width different channel length full size image hand hump phenomenon might caused ionic chemical specie moved glass substrate prevent ionic chemical specie could affect electrical property tft coming across glass substrate barrier layer formed top glass substrate using peald process done condition fabricate a-igzo tft figure show i–v curve a-igzo tfts barrier gate voltage respectively interestingly hump tfts fact barrier solve problem cause hump could diffusion cation specie a-igzo layer glass substrate high temperature post-annealing a-igzo tft figure i–v characteristic a-igzo tfts buffer layer glass substrate according positive gate bias stress full size image tof–sims analysis conducted determine ionic impurity diffused a-igzo layer affected hump respect analysis target proton hydroxyl ion ion ion considered candidate ion specie might affect electrical property tfts diffusion igzo glass substrate figure show tof–sims data a-igzo thin film without barrier fig show data a-igzo thin film barrier comparing two sims data found number proton hydroxyl ion small negligible count thus change igzo according presence absence barrier might insignificant making difficult affect hump a-igzo tft also found ion diffused lot inside a-igzo film barrier ion diffused lot inside igzo film barrier since hump phenomenon found a-igzo tfts without barrier layer diffusion cause hump thus could concluded ion chemical specie caused hump addition xps analysis conducted investigate basic film quality a-igzo glass a-igzo figure show o1s spectrum stack stack binding energy o1s peak bulk layer 531.7 stack a-igzo 531.1 glass a-igzo 531.0 showed similar o1s spectrum igzo bulk film layer however o1s spectrum quite different region close rear interface a-igzo a-igzo 531.0 interface showed relatively higher binding energy igzo 530.7 interface showed chemical bonding environment igzo rear interface might vary considerably due difference inorganic layer sio despite binding energy a-igzo bulk region two stack meanwhile fabricated a-igzo tfts using wafer including sio alkali-free substrate figure show i–v characteristic a-igzotft wafer substrate according time hump occur therefore using wafer alkali-free substrate possible reconfirm substrate cause time-delayed hump i–v curve figure tof–sims data a-igzo film without barrier layer a-igzo film barrier layer full size image figure x-ray photoelectron spectroscopy o1s spectrum stack stack full size image interpretation hump generation mechanism top gate a-igzo tfts examined ion diffused igzo could cause hump figure show 3d-device structure cross-sectional view cross-section passing center gate plan view igzo tfts figure show tfts without barrier barrier respectively especially fig illustrated process creating parasitic transistor edge region a-igzo active island could cause hump understand origin hump characteristic tof–sims analysis data post-annealing compared shown fig although post-annealing obviously increased diffusion ion ion identified within a-igzo glass even post-annealing believed diffused ion detected a-igzo even annealing due heat treatment effect high temperature deposition process gate insulator therefore rather diffusion direct cause hump migration drift due electric field gate bias might cause hump could migrated interface glass a-igzo due vertical electrical field formed figure show energy band diagram explain mechanism hump generation due diffused igzo film gate electric field figure show initial flat-band state a-igzo tft high-temperature annealing due diffused ion glass substrate energy band would slightly bent behind a-igzo layer figure show a-igzo band bending migration back igzo electric field long-term presenting mechanism hump generation accordingly regarding edge region sidewall igzo thin electric field igzo edge region would stronger a-igzo bulk layer ion would quickly trapped conduction band lowering might occur first edge region eventually channel parallel transistor created edge region might open early causing hump word even gate voltage applied a-igzo edge region might reach accumulation state first igzo channel edge region could formed earlier bulk region leading occurrence hump hand shown fig applied trapped ion would de-trapped igzo interface migrated direction front channel therefore electron accumulated edge would depleted hump disappeared figure 3d-device structure cross-sectional view cross-section passing center gate plan view igzo tfts tfts without barrier tfts barrier full size image figure energy band diagram a-igzo tfts initial state high-temperature annealed bulk region long-term condition generation parasitic transistor causing hump edge region long-term condition ion would quickly trapped conduction band lowering might occur first edge region bulk region long-term condition edge region long-term condition trapped ion would de-trapped igzo interface migrated direction front channel. full size image conclusion top gate a-igzo tfts post-annealed high temperature showed good field effect mobility uniform i–v characteristic according different channel width length however hump occurred subthreshold region exposed positive gate bias stress long time stress-induced hump accelerated higher positive gate voltage disappeared negative gate voltage particular current level hump increased channel length shortened independent channel width thought parallel parasitic transistor might created edge region a-igzo active island sustained could caused ionic chemical specie moving glass substrate tof-sims analysis confirmed ion significantly diffused a-igzo glass substrate barrier layer prevent ionic chemical specie could affect electrical property tft coming across glass substrate barrier layer formed a-igzo tft glass substrate leading hump resultant tft mobile ion might migrated edge back side a-igzo active island vertical gate electric field parasitic transistor created edge region might turned earlier generate hump therefore layer formed a-igzo tft hump phenomenon could certainly solved working barrier ion coming cross a-igzo