#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar  1 00:13:25 2024
# Process ID: 7128
# Current directory: D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13852 D:\self_learning\RISC-V-RV32I-CPU\risc_v_cpu2\risc_v_cpu2.xpr
# Log file: D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/vivado.log
# Journal file: D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.xpr
update_compile_order -fileset sources_1
close [ open D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/branch_jump.v w ]
add_files D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/branch_jump.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb2.v w ]
add_files -fileset sim_1 D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb2.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb3.v w ]
add_files -fileset sim_1 D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb3.v
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg
source CPU_tb.tcl
relaunch_sim
relaunch_sim
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
relaunch_sim
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
relaunch_sim
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
relaunch_sim
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/CPU_tb_behav.wcfg}
export_ip_user_files -of_objects  [get_files D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb3.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb3.v
file delete -force D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sim_1/new/CPU_tb3.v
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
