library verilog;
use verilog.vl_types.all;
entity cdb is
    port(
        databus         : out    vl_logic_vector(63 downto 0);
        data            : in     vl_logic_vector(63 downto 0);
        write           : in     vl_logic;
        databus2        : out    vl_logic_vector(63 downto 0);
        data2           : in     vl_logic_vector(63 downto 0);
        write2          : in     vl_logic
    );
end cdb;
