#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f83ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f7dd20 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f48880 .functor NOT 1, L_0x1fbca10, C4<0>, C4<0>, C4<0>;
L_0x1fbbbd0 .functor XOR 8, L_0x1fbc1a0, L_0x1fbc680, C4<00000000>, C4<00000000>;
L_0x1fbc900 .functor XOR 8, L_0x1fbbbd0, L_0x1fbc810, C4<00000000>, C4<00000000>;
v0x1fb8910_0 .net "B3_next_dut", 0 0, v0x1fb7b90_0;  1 drivers
v0x1fb89d0_0 .net "B3_next_ref", 0 0, L_0x1fba030;  1 drivers
v0x1fb8a70_0 .net "Count_next_dut", 0 0, v0x1fb7c70_0;  1 drivers
v0x1fb8b10_0 .net "Count_next_ref", 0 0, L_0x1fbb260;  1 drivers
v0x1fb8bb0_0 .net "S1_next_dut", 0 0, v0x1fb7d30_0;  1 drivers
v0x1fb8ca0_0 .net "S1_next_ref", 0 0, L_0x1fbade0;  1 drivers
v0x1fb8d70_0 .net "S_next_dut", 0 0, v0x1fb7dd0_0;  1 drivers
v0x1fb8e40_0 .net "S_next_ref", 0 0, L_0x1fbab90;  1 drivers
v0x1fb8f10_0 .net "Wait_next_dut", 0 0, v0x1fb7e90_0;  1 drivers
v0x1fb9070_0 .net "Wait_next_ref", 0 0, L_0x1fbb7f0;  1 drivers
v0x1fb9140_0 .net *"_ivl_10", 7 0, L_0x1fbc810;  1 drivers
v0x1fb91e0_0 .net *"_ivl_12", 7 0, L_0x1fbc900;  1 drivers
v0x1fb9280_0 .net *"_ivl_2", 7 0, L_0x1fbc0b0;  1 drivers
v0x1fb9320_0 .net *"_ivl_4", 7 0, L_0x1fbc1a0;  1 drivers
v0x1fb93c0_0 .net *"_ivl_6", 7 0, L_0x1fbc680;  1 drivers
v0x1fb9460_0 .net *"_ivl_8", 7 0, L_0x1fbbbd0;  1 drivers
v0x1fb9520_0 .net "ack", 0 0, v0x1fb6a20_0;  1 drivers
v0x1fb95c0_0 .var "clk", 0 0;
v0x1fb9690_0 .net "counting_dut", 0 0, v0x1fb8090_0;  1 drivers
v0x1fb9760_0 .net "counting_ref", 0 0, L_0x1fbbae0;  1 drivers
v0x1fb9830_0 .net "d", 0 0, v0x1fb6b80_0;  1 drivers
v0x1fb98d0_0 .net "done_counting", 0 0, v0x1fb6c20_0;  1 drivers
v0x1fb9970_0 .net "done_dut", 0 0, v0x1fb8240_0;  1 drivers
v0x1fb9a40_0 .net "done_ref", 0 0, L_0x1fbb9f0;  1 drivers
v0x1fb9b10_0 .net "shift_ena_dut", 0 0, v0x1fb83a0_0;  1 drivers
v0x1fb9be0_0 .net "shift_ena_ref", 0 0, L_0x1fbbef0;  1 drivers
v0x1fb9cb0_0 .net "state", 9 0, v0x1fb6e80_0;  1 drivers
v0x1fb9d50_0 .var/2u "stats1", 607 0;
v0x1fb9df0_0 .var/2u "strobe", 0 0;
v0x1fb9e90_0 .net "tb_match", 0 0, L_0x1fbca10;  1 drivers
v0x1fb9f60_0 .net "tb_mismatch", 0 0, L_0x1f48880;  1 drivers
LS_0x1fbc0b0_0_0 .concat [ 1 1 1 1], L_0x1fbbef0, L_0x1fbbae0, L_0x1fbb9f0, L_0x1fbb7f0;
LS_0x1fbc0b0_0_4 .concat [ 1 1 1 1], L_0x1fbb260, L_0x1fbade0, L_0x1fbab90, L_0x1fba030;
L_0x1fbc0b0 .concat [ 4 4 0 0], LS_0x1fbc0b0_0_0, LS_0x1fbc0b0_0_4;
LS_0x1fbc1a0_0_0 .concat [ 1 1 1 1], L_0x1fbbef0, L_0x1fbbae0, L_0x1fbb9f0, L_0x1fbb7f0;
LS_0x1fbc1a0_0_4 .concat [ 1 1 1 1], L_0x1fbb260, L_0x1fbade0, L_0x1fbab90, L_0x1fba030;
L_0x1fbc1a0 .concat [ 4 4 0 0], LS_0x1fbc1a0_0_0, LS_0x1fbc1a0_0_4;
LS_0x1fbc680_0_0 .concat [ 1 1 1 1], v0x1fb83a0_0, v0x1fb8090_0, v0x1fb8240_0, v0x1fb7e90_0;
LS_0x1fbc680_0_4 .concat [ 1 1 1 1], v0x1fb7c70_0, v0x1fb7d30_0, v0x1fb7dd0_0, v0x1fb7b90_0;
L_0x1fbc680 .concat [ 4 4 0 0], LS_0x1fbc680_0_0, LS_0x1fbc680_0_4;
LS_0x1fbc810_0_0 .concat [ 1 1 1 1], L_0x1fbbef0, L_0x1fbbae0, L_0x1fbb9f0, L_0x1fbb7f0;
LS_0x1fbc810_0_4 .concat [ 1 1 1 1], L_0x1fbb260, L_0x1fbade0, L_0x1fbab90, L_0x1fba030;
L_0x1fbc810 .concat [ 4 4 0 0], LS_0x1fbc810_0_0, LS_0x1fbc810_0_4;
L_0x1fbca10 .cmp/eeq 8, L_0x1fbc0b0, L_0x1fbc900;
S_0x1f5aa80 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f7dd20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f5ac60 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f5aca0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f5ace0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f5ad20 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f5ad60 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f5ada0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f5ade0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f5ae20 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f5ae60 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f5aea0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f61a30 .functor NOT 1, v0x1fb6b80_0, C4<0>, C4<0>, C4<0>;
L_0x1f574d0 .functor AND 1, L_0x1fba120, L_0x1f61a30, C4<1>, C4<1>;
L_0x1f850a0 .functor NOT 1, v0x1fb6b80_0, C4<0>, C4<0>, C4<0>;
L_0x1f85110 .functor AND 1, L_0x1fba280, L_0x1f850a0, C4<1>, C4<1>;
L_0x1fba420 .functor OR 1, L_0x1f574d0, L_0x1f85110, C4<0>, C4<0>;
L_0x1fba600 .functor NOT 1, v0x1fb6b80_0, C4<0>, C4<0>, C4<0>;
L_0x1fba6b0 .functor AND 1, L_0x1fba530, L_0x1fba600, C4<1>, C4<1>;
L_0x1fba7c0 .functor OR 1, L_0x1fba420, L_0x1fba6b0, C4<0>, C4<0>;
L_0x1fbaad0 .functor AND 1, L_0x1fba920, v0x1fb6a20_0, C4<1>, C4<1>;
L_0x1fbab90 .functor OR 1, L_0x1fba7c0, L_0x1fbaad0, C4<0>, C4<0>;
L_0x1fbade0 .functor AND 1, L_0x1fbad00, v0x1fb6b80_0, C4<1>, C4<1>;
L_0x1fbb030 .functor NOT 1, v0x1fb6c20_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb1a0 .functor AND 1, L_0x1fbaf40, L_0x1fbb030, C4<1>, C4<1>;
L_0x1fbb260 .functor OR 1, L_0x1fbaea0, L_0x1fbb1a0, C4<0>, C4<0>;
L_0x1fbb130 .functor AND 1, L_0x1fbb440, v0x1fb6c20_0, C4<1>, C4<1>;
L_0x1fbb630 .functor NOT 1, v0x1fb6a20_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb730 .functor AND 1, L_0x1fbb530, L_0x1fbb630, C4<1>, C4<1>;
L_0x1fbb7f0 .functor OR 1, L_0x1fbb130, L_0x1fbb730, C4<0>, C4<0>;
v0x1f80ab0_0 .net "B3_next", 0 0, L_0x1fba030;  alias, 1 drivers
v0x1f47140_0 .net "Count_next", 0 0, L_0x1fbb260;  alias, 1 drivers
v0x1f47240_0 .net "S1_next", 0 0, L_0x1fbade0;  alias, 1 drivers
v0x1f489d0_0 .net "S_next", 0 0, L_0x1fbab90;  alias, 1 drivers
v0x1f48a70_0 .net "Wait_next", 0 0, L_0x1fbb7f0;  alias, 1 drivers
v0x1f48d60_0 .net *"_ivl_10", 0 0, L_0x1f850a0;  1 drivers
v0x1f852b0_0 .net *"_ivl_12", 0 0, L_0x1f85110;  1 drivers
v0x1fb4c00_0 .net *"_ivl_14", 0 0, L_0x1fba420;  1 drivers
v0x1fb4ce0_0 .net *"_ivl_17", 0 0, L_0x1fba530;  1 drivers
v0x1fb4dc0_0 .net *"_ivl_18", 0 0, L_0x1fba600;  1 drivers
v0x1fb4ea0_0 .net *"_ivl_20", 0 0, L_0x1fba6b0;  1 drivers
v0x1fb4f80_0 .net *"_ivl_22", 0 0, L_0x1fba7c0;  1 drivers
v0x1fb5060_0 .net *"_ivl_25", 0 0, L_0x1fba920;  1 drivers
v0x1fb5140_0 .net *"_ivl_26", 0 0, L_0x1fbaad0;  1 drivers
v0x1fb5220_0 .net *"_ivl_3", 0 0, L_0x1fba120;  1 drivers
v0x1fb5300_0 .net *"_ivl_31", 0 0, L_0x1fbad00;  1 drivers
v0x1fb53e0_0 .net *"_ivl_35", 0 0, L_0x1fbaea0;  1 drivers
v0x1fb54c0_0 .net *"_ivl_37", 0 0, L_0x1fbaf40;  1 drivers
v0x1fb55a0_0 .net *"_ivl_38", 0 0, L_0x1fbb030;  1 drivers
v0x1fb5680_0 .net *"_ivl_4", 0 0, L_0x1f61a30;  1 drivers
v0x1fb5760_0 .net *"_ivl_40", 0 0, L_0x1fbb1a0;  1 drivers
v0x1fb5840_0 .net *"_ivl_45", 0 0, L_0x1fbb440;  1 drivers
v0x1fb5920_0 .net *"_ivl_46", 0 0, L_0x1fbb130;  1 drivers
v0x1fb5a00_0 .net *"_ivl_49", 0 0, L_0x1fbb530;  1 drivers
v0x1fb5ae0_0 .net *"_ivl_50", 0 0, L_0x1fbb630;  1 drivers
v0x1fb5bc0_0 .net *"_ivl_52", 0 0, L_0x1fbb730;  1 drivers
v0x1fb5ca0_0 .net *"_ivl_6", 0 0, L_0x1f574d0;  1 drivers
v0x1fb5d80_0 .net *"_ivl_61", 3 0, L_0x1fbbc40;  1 drivers
v0x1fb5e60_0 .net *"_ivl_9", 0 0, L_0x1fba280;  1 drivers
v0x1fb5f40_0 .net "ack", 0 0, v0x1fb6a20_0;  alias, 1 drivers
v0x1fb6000_0 .net "counting", 0 0, L_0x1fbbae0;  alias, 1 drivers
v0x1fb60c0_0 .net "d", 0 0, v0x1fb6b80_0;  alias, 1 drivers
v0x1fb6180_0 .net "done", 0 0, L_0x1fbb9f0;  alias, 1 drivers
v0x1fb6450_0 .net "done_counting", 0 0, v0x1fb6c20_0;  alias, 1 drivers
v0x1fb6510_0 .net "shift_ena", 0 0, L_0x1fbbef0;  alias, 1 drivers
v0x1fb65d0_0 .net "state", 9 0, v0x1fb6e80_0;  alias, 1 drivers
L_0x1fba030 .part v0x1fb6e80_0, 6, 1;
L_0x1fba120 .part v0x1fb6e80_0, 0, 1;
L_0x1fba280 .part v0x1fb6e80_0, 1, 1;
L_0x1fba530 .part v0x1fb6e80_0, 3, 1;
L_0x1fba920 .part v0x1fb6e80_0, 9, 1;
L_0x1fbad00 .part v0x1fb6e80_0, 0, 1;
L_0x1fbaea0 .part v0x1fb6e80_0, 7, 1;
L_0x1fbaf40 .part v0x1fb6e80_0, 8, 1;
L_0x1fbb440 .part v0x1fb6e80_0, 8, 1;
L_0x1fbb530 .part v0x1fb6e80_0, 9, 1;
L_0x1fbb9f0 .part v0x1fb6e80_0, 9, 1;
L_0x1fbbae0 .part v0x1fb6e80_0, 8, 1;
L_0x1fbbc40 .part v0x1fb6e80_0, 4, 4;
L_0x1fbbef0 .reduce/or L_0x1fbbc40;
S_0x1fb6830 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f7dd20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fb6a20_0 .var "ack", 0 0;
v0x1fb6ae0_0 .net "clk", 0 0, v0x1fb95c0_0;  1 drivers
v0x1fb6b80_0 .var "d", 0 0;
v0x1fb6c20_0 .var "done_counting", 0 0;
v0x1fb6cf0_0 .var/2u "fail_onehot", 0 0;
v0x1fb6de0_0 .var/2u "failed", 0 0;
v0x1fb6e80_0 .var "state", 9 0;
v0x1fb6f20_0 .net "tb_match", 0 0, L_0x1fbca10;  alias, 1 drivers
E_0x1f57490 .event posedge, v0x1fb6ae0_0;
E_0x1f56100/0 .event negedge, v0x1fb6ae0_0;
E_0x1f56100/1 .event posedge, v0x1fb6ae0_0;
E_0x1f56100 .event/or E_0x1f56100/0, E_0x1f56100/1;
S_0x1fb7080 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f7dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1fb7290 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1fb72d0 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1fb7310 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1fb7350 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1fb7390 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1fb73d0 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1fb7410 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1fb7450 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1fb7490 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1fb74d0 .param/l "Wait" 1 4 26, C4<1000000000>;
v0x1fb7b90_0 .var "B3_next", 0 0;
v0x1fb7c70_0 .var "Count_next", 0 0;
v0x1fb7d30_0 .var "S1_next", 0 0;
v0x1fb7dd0_0 .var "S_next", 0 0;
v0x1fb7e90_0 .var "Wait_next", 0 0;
v0x1fb7fa0_0 .net "ack", 0 0, v0x1fb6a20_0;  alias, 1 drivers
v0x1fb8090_0 .var "counting", 0 0;
v0x1fb8150_0 .net "d", 0 0, v0x1fb6b80_0;  alias, 1 drivers
v0x1fb8240_0 .var "done", 0 0;
v0x1fb8300_0 .net "done_counting", 0 0, v0x1fb6c20_0;  alias, 1 drivers
v0x1fb83a0_0 .var "shift_ena", 0 0;
v0x1fb8460_0 .net "state", 9 0, v0x1fb6e80_0;  alias, 1 drivers
E_0x1f55a90 .event anyedge, v0x1fb65d0_0;
E_0x1f98630 .event anyedge, v0x1fb65d0_0, v0x1fb60c0_0, v0x1fb5f40_0, v0x1fb6450_0;
S_0x1fb86f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f7dd20;
 .timescale -12 -12;
E_0x1f98950 .event anyedge, v0x1fb9df0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb9df0_0;
    %nor/r;
    %assign/vec4 v0x1fb9df0_0, 0;
    %wait E_0x1f98950;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb6830;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6cf0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fb6830;
T_2 ;
    %wait E_0x1f56100;
    %load/vec4 v0x1fb6f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb6de0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fb6830;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fb6a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb6c20_0, 0;
    %assign/vec4 v0x1fb6b80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fb6e80_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f56100;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb6a20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb6c20_0, 0, 1;
    %store/vec4 v0x1fb6b80_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fb6e80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f57490;
    %load/vec4 v0x1fb6de0_0;
    %assign/vec4 v0x1fb6cf0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f56100;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb6a20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb6c20_0, 0, 1;
    %store/vec4 v0x1fb6b80_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fb6e80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f57490;
    %load/vec4 v0x1fb6cf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fb6de0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb7080;
T_4 ;
    %wait E_0x1f98630;
    %load/vec4 v0x1fb8460_0;
    %pushi/vec4 64, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1fb7b90_0, 0, 1;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0x1fb8150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 2, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x1fb8150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/1 T_4.1, 8;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 8, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x1fb8150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.1;
    %flag_get/vec4 8;
    %jmp/1 T_4.0, 8;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 512, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x1fb7fa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %or;
T_4.0;
    %store/vec4 v0x1fb7dd0_0, 0, 1;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x1fb8150_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %store/vec4 v0x1fb7d30_0, 0, 1;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/1 T_4.8, 4;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x1fb8300_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %or;
T_4.8;
    %store/vec4 v0x1fb7c70_0, 0, 1;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x1fb8300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 512, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v0x1fb7fa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %or;
T_4.10;
    %store/vec4 v0x1fb7e90_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1fb7080;
T_5 ;
    %wait E_0x1f55a90;
    %load/vec4 v0x1fb8460_0;
    %pushi/vec4 512, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1fb8240_0, 0, 1;
    %load/vec4 v0x1fb8460_0;
    %pushi/vec4 256, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1fb8090_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1fb7080;
T_6 ;
    %wait E_0x1f55a90;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 128, 0, 10;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 64, 0, 10;
    %flag_or 4, 8;
T_6.2;
    %jmp/1 T_6.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb8460_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_6.1;
    %flag_get/vec4 4;
    %jmp/1 T_6.0, 4;
    %load/vec4 v0x1fb8460_0;
    %pushi/vec4 16, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.0;
    %store/vec4 v0x1fb83a0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f7dd20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb9df0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1f7dd20;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb95c0_0;
    %inv;
    %store/vec4 v0x1fb95c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1f7dd20;
T_9 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb6ae0_0, v0x1fb9f60_0, v0x1fb9830_0, v0x1fb98d0_0, v0x1fb9520_0, v0x1fb9cb0_0, v0x1fb89d0_0, v0x1fb8910_0, v0x1fb8e40_0, v0x1fb8d70_0, v0x1fb8ca0_0, v0x1fb8bb0_0, v0x1fb8b10_0, v0x1fb8a70_0, v0x1fb9070_0, v0x1fb8f10_0, v0x1fb9a40_0, v0x1fb9970_0, v0x1fb9760_0, v0x1fb9690_0, v0x1fb9be0_0, v0x1fb9b10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1f7dd20;
T_10 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_10.5 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_10.7 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_10.9 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_10.11 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_10.13 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.15 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1f7dd20;
T_11 ;
    %wait E_0x1f56100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb9d50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
    %load/vec4 v0x1fb9e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb9d50_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1fb89d0_0;
    %load/vec4 v0x1fb89d0_0;
    %load/vec4 v0x1fb8910_0;
    %xor;
    %load/vec4 v0x1fb89d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1fb8e40_0;
    %load/vec4 v0x1fb8e40_0;
    %load/vec4 v0x1fb8d70_0;
    %xor;
    %load/vec4 v0x1fb8e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x1fb8ca0_0;
    %load/vec4 v0x1fb8ca0_0;
    %load/vec4 v0x1fb8bb0_0;
    %xor;
    %load/vec4 v0x1fb8ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.12 ;
    %load/vec4 v0x1fb8b10_0;
    %load/vec4 v0x1fb8b10_0;
    %load/vec4 v0x1fb8a70_0;
    %xor;
    %load/vec4 v0x1fb8b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.16, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.18 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.16 ;
    %load/vec4 v0x1fb9070_0;
    %load/vec4 v0x1fb9070_0;
    %load/vec4 v0x1fb8f10_0;
    %xor;
    %load/vec4 v0x1fb9070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.20, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.22 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.20 ;
    %load/vec4 v0x1fb9a40_0;
    %load/vec4 v0x1fb9a40_0;
    %load/vec4 v0x1fb9970_0;
    %xor;
    %load/vec4 v0x1fb9a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.24, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.26 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.24 ;
    %load/vec4 v0x1fb9760_0;
    %load/vec4 v0x1fb9760_0;
    %load/vec4 v0x1fb9690_0;
    %xor;
    %load/vec4 v0x1fb9760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.28, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.30 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.28 ;
    %load/vec4 v0x1fb9be0_0;
    %load/vec4 v0x1fb9be0_0;
    %load/vec4 v0x1fb9b10_0;
    %xor;
    %load/vec4 v0x1fb9be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.32, 6;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.34 ;
    %load/vec4 v0x1fb9d50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9d50_0, 4, 32;
T_11.32 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/review2015_fsmonehot/iter2/response0/top_module.sv";
