Analysis & Synthesis report for GFIS_SEP_INICIO
Wed Jun 25 18:51:01 2025
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_sistema|dds_button_controlled:U2|state_grueso
 11. State Machine - |top_sistema|dds_button_controlled:U2|state_fino
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |top_sistema
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Source assignments for dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated
 21. Source assignments for dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated
 22. Parameter Settings for User Entity Instance: CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: dds_button_controlled:U2
 24. Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS
 25. Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM
 26. Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0
 29. Parameter Settings for Inferred Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "dds_button_controlled:U2|dds_test_1:DDS"
 32. Port Connectivity Checks: "dds_button_controlled:U2"
 33. Signal Tap Logic Analyzer Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                               ;
+---------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 25 18:51:01 2025                    ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                   ; GFIS_SEP_INICIO                                          ;
; Top-level Entity Name           ; top_sistema                                              ;
; Family                          ; Cyclone V                                                ;
; Logic utilization (in ALMs)     ; N/A                                                      ;
; Total registers                 ; 1653                                                     ;
; Total pins                      ; 239                                                      ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 305,152                                                  ;
; Total DSP Blocks                ; 0                                                        ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 1                                                        ;
; Total DLLs                      ; 0                                                        ;
+---------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_sistema        ; GFIS_SEP_INICIO    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../src/rom_dds_L15_W14.txt                                      ; yes             ; User File                                             ; C:/Users/rrodort/Documents/sid_dds_final/src/rom_dds_L15_W14.txt                                                                      ;             ;
; ../../src/dds_test_1.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv                                                                            ;             ;
; ../../src/dds_button_controlled.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rrodort/Documents/sid_dds_final/src/dds_button_controlled.sv                                                                 ;             ;
; top_sistema.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv                                                     ;             ;
; CLK125mhZ.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ.v                                                        ; CLK125mhZ   ;
; CLK125mhZ/CLK125mhZ_0002.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ/CLK125mhZ_0002.v                                         ; CLK125mhZ   ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_8h84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/altsyncram_8h84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                                        ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_89i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sldd4425e83/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; db/altsyncram_doe1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/altsyncram_doe1.tdf                                             ;             ;
; db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 892                                                                                             ;
;                                             ;                                                                                                 ;
; Combinational ALUT usage for logic          ; 607                                                                                             ;
;     -- 7 input functions                    ; 1                                                                                               ;
;     -- 6 input functions                    ; 99                                                                                              ;
;     -- 5 input functions                    ; 128                                                                                             ;
;     -- 4 input functions                    ; 105                                                                                             ;
;     -- <=3 input functions                  ; 274                                                                                             ;
;                                             ;                                                                                                 ;
; Dedicated logic registers                   ; 1653                                                                                            ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 239                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                               ;
; Total block memory bits                     ; 305152                                                                                          ;
;                                             ;                                                                                                 ;
; Total DSP Blocks                            ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]~_wirecell ;
; Maximum fan-out                             ; 897                                                                                             ;
; Total fan-out                               ; 9799                                                                                            ;
; Average fan-out                             ; 3.41                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_sistema                                                                                                                            ; 607 (3)             ; 1653 (62)                 ; 305152            ; 0          ; 239  ; 0            ; |top_sistema                                                                                                                                                                                                                                                                                                                                            ; top_sistema                       ; work         ;
;    |CLK125mhZ:uRELOJ|                                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|CLK125mhZ:uRELOJ                                                                                                                                                                                                                                                                                                                           ; CLK125mhZ                         ; CLK125mhZ    ;
;       |CLK125mhZ_0002:clk125mhz_inst|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst                                                                                                                                                                                                                                                                                             ; CLK125mhZ_0002                    ; CLK125mhZ    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |dds_button_controlled:U2|                                                                                                           ; 189 (108)           ; 182 (49)                  ; 229376            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2                                                                                                                                                                                                                                                                                                                   ; dds_button_controlled             ; work         ;
;       |dds_test_1:DDS|                                                                                                                  ; 81 (81)             ; 133 (133)                 ; 229376            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS                                                                                                                                                                                                                                                                                                    ; dds_test_1                        ; work         ;
;          |dds_test_rom:ROM_COS|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS                                                                                                                                                                                                                                                                               ; dds_test_rom                      ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_doe1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated                                                                                                                                                                                                                           ; altsyncram_doe1                   ; work         ;
;          |dds_test_rom:ROM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM                                                                                                                                                                                                                                                                                   ; dds_test_rom                      ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_doe1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |top_sistema|dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated                                                                                                                                                                                                                               ; altsyncram_doe1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (59)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 320 (2)             ; 1318 (148)                ; 75776             ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 318 (0)             ; 1170 (0)                  ; 75776             ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 318 (68)            ; 1170 (474)                ; 75776             ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 75776             ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8h84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 75776             ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8h84:auto_generated                                                                                                                                                 ; altsyncram_8h84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 91 (1)              ; 386 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 74 (0)              ; 370 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 222 (222)                 ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 74 (0)              ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 16 (16)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (10)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                             ; cntr_89i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; ROM              ; 8192         ; 14           ; --           ; --           ; 114688 ; db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif ;
; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 8192         ; 14           ; --           ; --           ; 114688 ; db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8h84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 74           ; 1024         ; 74           ; 75776  ; None                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |top_sistema|CLK125mhZ:uRELOJ                                                                                                                                                                                                                                                    ; CLK125mhZ.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sistema|dds_button_controlled:U2|state_grueso                                                                                                                  ;
+-----------------------------+-----------------------+----------------------+-----------------------------+----------------------+-----------------------------+---------------------+
; Name                        ; state_grueso.REPOSO_G ; state_grueso.BAJAR_G ; state_grueso.ESPERA_BAJAR_G ; state_grueso.SUBIR_G ; state_grueso.ESPERA_SUBIR_G ; state_grueso.IDLE_G ;
+-----------------------------+-----------------------+----------------------+-----------------------------+----------------------+-----------------------------+---------------------+
; state_grueso.IDLE_G         ; 0                     ; 0                    ; 0                           ; 0                    ; 0                           ; 0                   ;
; state_grueso.ESPERA_SUBIR_G ; 0                     ; 0                    ; 0                           ; 0                    ; 1                           ; 1                   ;
; state_grueso.SUBIR_G        ; 0                     ; 0                    ; 0                           ; 1                    ; 0                           ; 1                   ;
; state_grueso.ESPERA_BAJAR_G ; 0                     ; 0                    ; 1                           ; 0                    ; 0                           ; 1                   ;
; state_grueso.BAJAR_G        ; 0                     ; 1                    ; 0                           ; 0                    ; 0                           ; 1                   ;
; state_grueso.REPOSO_G       ; 1                     ; 0                    ; 0                           ; 0                    ; 0                           ; 1                   ;
+-----------------------------+-----------------------+----------------------+-----------------------------+----------------------+-----------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sistema|dds_button_controlled:U2|state_fino                                                                                                            ;
+-------------------------+-------------------+-------------------+------------------+-------------------------+------------------+-------------------------+-----------------+
; Name                    ; state_fino.CARGAR ; state_fino.REPOSO ; state_fino.BAJAR ; state_fino.ESPERA_BAJAR ; state_fino.SUBIR ; state_fino.ESPERA_SUBIR ; state_fino.IDLE ;
+-------------------------+-------------------+-------------------+------------------+-------------------------+------------------+-------------------------+-----------------+
; state_fino.IDLE         ; 0                 ; 0                 ; 0                ; 0                       ; 0                ; 0                       ; 0               ;
; state_fino.ESPERA_SUBIR ; 0                 ; 0                 ; 0                ; 0                       ; 0                ; 1                       ; 1               ;
; state_fino.SUBIR        ; 0                 ; 0                 ; 0                ; 0                       ; 1                ; 0                       ; 1               ;
; state_fino.ESPERA_BAJAR ; 0                 ; 0                 ; 0                ; 1                       ; 0                ; 0                       ; 1               ;
; state_fino.BAJAR        ; 0                 ; 0                 ; 1                ; 0                       ; 0                ; 0                       ; 1               ;
; state_fino.REPOSO       ; 0                 ; 1                 ; 0                ; 0                       ; 0                ; 0                       ; 1               ;
; state_fino.CARGAR       ; 1                 ; 0                 ; 0                ; 0                       ; 0                ; 0                       ; 1               ;
+-------------------------+-------------------+-------------------+------------------+-------------------------+------------------+-------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dds_button_controlled:U2|dds_test_1:DDS|b3_log_r[0]                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|dds_test_1:DDS|b2_log_r[0]                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|dds_test_1:DDS|b3_log_cos_r[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|dds_test_1:DDS|b2_log_cos_r[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_grueso~2                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_grueso~3                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_grueso~4                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_fino~2                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_fino~3                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; dds_button_controlled:U2|state_fino~4                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 10                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 35                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dds_button_controlled:U2|dds_test_1:DDS|b3_log_r[0]                                                                                                          ; Lost Fanouts              ; dds_button_controlled:U2|dds_test_1:DDS|b2_log_r[0]                                                                                                           ;
; dds_button_controlled:U2|dds_test_1:DDS|b3_log_cos_r[0]                                                                                                      ; Lost Fanouts              ; dds_button_controlled:U2|dds_test_1:DDS|b2_log_cos_r[0]                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1653  ;
; Number of registers using Synchronous Clear  ; 169   ;
; Number of registers using Synchronous Load   ; 243   ;
; Number of registers using Asynchronous Clear ; 452   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 564   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds_button_controlled:U2|incremento_fino[17]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[18]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[20]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[21]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[22]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[11]                                                                                                                                                                                                                                                                                    ; 2       ;
; dds_button_controlled:U2|incremento_fino[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; dds_button_controlled:U2|incremento_fino[7]                                                                                                                                                                                                                                                                                     ; 2       ;
; dds_button_controlled:U2|incremento_fino[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                 ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                                ; Megafunction                                                           ; Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|b0_rom_r[0..13] ; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|rom_rtl_0 ; RAM  ;
; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|b0_rom_r[0..13]     ; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|rom_rtl_0     ; RAM  ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sistema|dds_button_controlled:U2|incremento_fino[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sistema|dds_button_controlled:U2|COUNT[2]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sistema|dds_button_controlled:U2|COUNT[3]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_sistema|dds_button_controlled:U2|incremento_fino[30]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top_sistema|dds_button_controlled:U2|incremento_fino[8]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_sistema|dds_button_controlled:U2|incremento_fino[22]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_sistema|dds_button_controlled:U2|state_fino                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_sistema|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_sistema|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for Top-level Entity: |top_sistema   ;
+---------------------------+-------+------+--------------+
; Assignment                ; Value ; From ; To           ;
+---------------------------+-------+------+--------------+
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DB[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DB[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; r_DAC_DA[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r_DAC_DA[13] ;
+---------------------------+-------+------+--------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0|altsyncram_doe1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 65.217391 MHz          ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_button_controlled:U2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INC_WIDTH      ; 32    ; Signed Integer                               ;
; OUTPUT_WIDTH   ; 14    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; M              ; 32    ; Signed Integer                                              ;
; L              ; 15    ; Signed Integer                                              ;
; W              ; 14    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                               ;
; DATA_WIDTH     ; 14    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 14    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 74                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 74                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 246                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 74                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                  ;
+------------------------------------+-------------------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                               ;
; WIDTH_A                            ; 14                                                    ; Untyped                               ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                               ;
; NUMWORDS_A                         ; 8192                                                  ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                               ;
; WIDTH_B                            ; 1                                                     ; Untyped                               ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                               ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                               ;
; INIT_FILE                          ; db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_doe1                                       ; Untyped                               ;
+------------------------------------+-------------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                                 ; Type                              ;
+------------------------------------+-------------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                           ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                           ;
; WIDTH_A                            ; 14                                                    ; Untyped                           ;
; WIDTHAD_A                          ; 13                                                    ; Untyped                           ;
; NUMWORDS_A                         ; 8192                                                  ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                           ;
; WIDTH_B                            ; 1                                                     ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                           ;
; INIT_FILE                          ; db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_doe1                                       ; Untyped                           ;
+------------------------------------+-------------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 14                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|altsyncram:rom_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 14                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "dds_button_controlled:U2|dds_test_1:DDS" ;
+-------------+--------+----------+-----------------------------------+
; Port        ; Type   ; Severity ; Details                           ;
+-------------+--------+----------+-----------------------------------+
; ic_val_data ; Input  ; Info     ; Stuck at VCC                      ;
; oc_val_data ; Output ; Info     ; Explicitly unconnected            ;
+-------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_button_controlled:U2"                             ;
+-------------------------------------+--------+----------+------------------------+
; Port                                ; Type   ; Severity ; Details                ;
+-------------------------------------+--------+----------+------------------------+
; i_enable                            ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[0][10..9]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[0][5..3]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[0][31..16]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[0][14..11]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[0][8..6]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[0][2..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[0][15]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[1][15..14]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[1][4..3]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[1][31..16]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[1][13..12]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[1][10..8]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[1][6..5]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[1][2..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[1][11]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[1][7]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][9..8]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][4..2]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][31..17]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[2][15..14]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[2][7..5]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[2][1..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[2][16]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][13]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][12]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[2][11]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[2][10]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[3][16..14]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[3][31..17]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[3][13..9]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[3][7..4]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[3][2..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[3][8]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[3][3]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][7..6]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][31..18]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][12..8]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][5..4]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][17]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][16]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][15]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][14]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][13]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][3]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][2]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[4][1]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[4][0]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][17..13]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[5][11..9]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[5][31..18]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][8..6]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][2..1]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][12]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][5]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[5][4]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[5][3]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[5][0]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[6][16..13]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[6][7..2]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[6][31..19]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[6][12..10]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[6][1..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[6][18]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[6][17]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[6][9]       ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[6][8]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][15..14]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[7][9..6]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[7][4..3]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[7][31..20]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][18..16]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][13..12]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][2..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][19]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[7][11]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[7][10]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[7][5]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][19..18]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[8][11..8]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[8][6..3]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[8][31..20]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][15..14]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][2..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][17]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][16]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[8][13]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[8][12]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[8][7]       ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][17..15]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[9][13..12]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[9][7..4]    ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[9][31..21]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][19..18]  ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][9..8]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][3..0]    ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][20]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[9][14]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][11]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[9][10]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][20..18] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][16..15] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][10..9]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][31..21] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][14..11] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][4..1]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][17]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][8]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][7]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][6]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[10][5]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[10][0]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][19..18] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][11..10] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][6..4]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][2..0]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][31..22] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[11][17..14] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[11][9..7]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[11][21]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][20]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[11][13]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[11][12]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[11][3]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][11..10] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][4..3]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][31..23] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][21..18] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][16..14] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][7..5]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][2..1]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][22]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][17]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][13]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][12]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][9]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[12][8]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[12][0]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][22..21] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][13..12] ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][10..7]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][5..1]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][31..23] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][20..18] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][17]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][16]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][15]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[13][14]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][11]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][6]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[13][0]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][1..0]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][31..24] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][22..21] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][15..12] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][6..4]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][23]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][20]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][19]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][18]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][17]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][16]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][11]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][10]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][9]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][8]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[14][7]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][3]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[14][2]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][12..8]  ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][4..3]   ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][31..26] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][24..20] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][16..13] ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][7..5]   ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][25]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][19]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][18]     ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][17]     ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][2]      ; Input  ; Info     ; Stuck at GND           ;
; i_rom_incremento_grueso[15][1]      ; Input  ; Info     ; Stuck at VCC           ;
; i_rom_incremento_grueso[15][0]      ; Input  ; Info     ; Stuck at GND           ;
; o_incremento                        ; Output ; Info     ; Explicitly unconnected ;
+-------------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 74                  ; 74               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 244                         ;
;     ENA               ; 20                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SCLR SLD      ; 14                          ;
;     SCLR              ; 38                          ;
;     SLD               ; 26                          ;
;     plain             ; 145                         ;
; arriav_io_obuf        ; 25                          ;
; arriav_lcell_comb     ; 196                         ;
;     arith             ; 89                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 25                          ;
;     normal            ; 107                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 239                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.19                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 1318                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 114                                                    ;
;     ENA               ; 71                                                     ;
;     ENA CLR           ; 263                                                    ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 12                                                     ;
;     plain             ; 721                                                    ;
; arriav_lcell_comb     ; 320                                                    ;
;     arith             ; 89                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 84                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 231                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 14                                                     ;
;         4 data inputs ; 20                                                     ;
;         5 data inputs ; 98                                                     ;
;         6 data inputs ; 77                                                     ;
; boundary_port         ; 454                                                    ;
; stratixv_ram_block    ; 74                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.97                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 17                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.38                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                              ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                               ; Details                                                                                  ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; ADC_DA[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[0]                                                                                       ; N/A                                                                                      ;
; ADC_DA[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[0]                                                                                       ; N/A                                                                                      ;
; ADC_DA[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[10]                                                                                      ; N/A                                                                                      ;
; ADC_DA[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[10]                                                                                      ; N/A                                                                                      ;
; ADC_DA[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[11]                                                                                      ; N/A                                                                                      ;
; ADC_DA[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[11]                                                                                      ; N/A                                                                                      ;
; ADC_DA[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[12]                                                                                      ; N/A                                                                                      ;
; ADC_DA[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[12]                                                                                      ; N/A                                                                                      ;
; ADC_DA[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[13]                                                                                      ; N/A                                                                                      ;
; ADC_DA[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[13]                                                                                      ; N/A                                                                                      ;
; ADC_DA[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[1]                                                                                       ; N/A                                                                                      ;
; ADC_DA[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[1]                                                                                       ; N/A                                                                                      ;
; ADC_DA[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[2]                                                                                       ; N/A                                                                                      ;
; ADC_DA[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[2]                                                                                       ; N/A                                                                                      ;
; ADC_DA[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[3]                                                                                       ; N/A                                                                                      ;
; ADC_DA[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[3]                                                                                       ; N/A                                                                                      ;
; ADC_DA[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[4]                                                                                       ; N/A                                                                                      ;
; ADC_DA[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[4]                                                                                       ; N/A                                                                                      ;
; ADC_DA[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[5]                                                                                       ; N/A                                                                                      ;
; ADC_DA[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[5]                                                                                       ; N/A                                                                                      ;
; ADC_DA[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[6]                                                                                       ; N/A                                                                                      ;
; ADC_DA[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[6]                                                                                       ; N/A                                                                                      ;
; ADC_DA[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[7]                                                                                       ; N/A                                                                                      ;
; ADC_DA[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[7]                                                                                       ; N/A                                                                                      ;
; ADC_DA[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[8]                                                                                       ; N/A                                                                                      ;
; ADC_DA[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[8]                                                                                       ; N/A                                                                                      ;
; ADC_DA[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[9]                                                                                       ; N/A                                                                                      ;
; ADC_DA[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DA[9]                                                                                       ; N/A                                                                                      ;
; DAC_CLK_A                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]~_wirecell ; N/A                                                                                      ;
; DAC_DA[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[0]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[0]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[10]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[10]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[11]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[11]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[12]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[12]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[13]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[13]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DA[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[1]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[1]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[2]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[2]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[3]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[3]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[4]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[4]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[5]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[5]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[6]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[6]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[7]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[7]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[8]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[8]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[9]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DA[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DA[9]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[0]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[0]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[10]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[10]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[11]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[11]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[12]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[12]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[13]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[13]~reg0                                                                                 ; N/A                                                                                      ;
; DAC_DB[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[1]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[1]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[2]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[2]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[3]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[3]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[4]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[4]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[5]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[5]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[6]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[6]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[7]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[7]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[8]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[8]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[9]~reg0                                                                                  ; N/A                                                                                      ;
; DAC_DB[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_DB[9]~reg0                                                                                  ; N/A                                                                                      ;
; CORE_IP_DDS:U2|address_mem[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[1] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[2] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[2] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[3] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; CORE_IP_DDS:U2|address_mem[3] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                             ; N/A                                                                                      ;
; r_DAC_DA[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[0]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[0]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[10]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[10]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[11]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[11]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[11]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[11]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[12]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[12]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[13]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[13]                                                                                    ; N/A                                                                                      ;
; r_DAC_DA[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[1]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[1]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[2]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[2]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[3]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[3]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[4]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[4]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[5]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[5]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[6]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[6]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[7]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[7]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[8]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[8]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[9]                                                                                     ; N/A                                                                                      ;
; r_DAC_DA[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DA[9]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[0]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[0]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[10]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[10]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[11]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[11]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[11]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[11]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[12]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[12]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[13]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[13]                                                                                    ; N/A                                                                                      ;
; r_DAC_DB[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[1]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[1]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[2]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[2]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[3]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[3]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[4]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[4]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[5]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[5]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[6]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[6]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[7]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[7]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[8]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[8]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[9]                                                                                     ; N/A                                                                                      ;
; r_DAC_DB[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; r_DAC_DB[9]                                                                                     ; N/A                                                                                      ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Wed Jun 25 18:50:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c GFIS_SEP_INICIO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /users/rrodort/documents/sid_dds_final/src/dds_test_1.sv
    Info (12023): Found entity 1: dds_test_1 File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 1
    Info (12023): Found entity 2: dds_test_rom File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 171
Info (12021): Found 1 design units, including 1 entities, in source file /users/rrodort/documents/sid_dds_final/src/dds_button_controlled.sv
    Info (12023): Found entity 1: dds_button_controlled File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_button_controlled.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_sistema.sv
    Info (12023): Found entity 1: top_sistema File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file clk125mhz.v
    Info (12023): Found entity 1: CLK125mhZ File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk125mhz/clk125mhz_0002.v
    Info (12023): Found entity 1: CLK125mhZ_0002 File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ/CLK125mhZ_0002.v Line: 2
Info (12127): Elaborating entity "top_sistema" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_sistema.sv(280): object "r_DAC_DA" assigned a value but never read File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 280
Warning (10036): Verilog HDL or VHDL warning at top_sistema.sv(280): object "r_DAC_DB" assigned a value but never read File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 280
Warning (10034): Output port "DRAM_ADDR" at top_sistema.sv(66) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
Warning (10034): Output port "DRAM_BA" at top_sistema.sv(67) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 67
Warning (10034): Output port "HEX0" at top_sistema.sv(89) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
Warning (10034): Output port "HEX1" at top_sistema.sv(92) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
Warning (10034): Output port "HEX2" at top_sistema.sv(95) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
Warning (10034): Output port "HEX3" at top_sistema.sv(98) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
Warning (10034): Output port "HEX4" at top_sistema.sv(101) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
Warning (10034): Output port "HEX5" at top_sistema.sv(104) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
Warning (10034): Output port "LEDR[3..0]" at top_sistema.sv(170) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 170
Warning (10034): Output port "VGA_B" at top_sistema.sv(203) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
Warning (10034): Output port "VGA_G" at top_sistema.sv(206) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
Warning (10034): Output port "VGA_R" at top_sistema.sv(208) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
Warning (10034): Output port "ADC_DIN" at top_sistema.sv(41) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 41
Warning (10034): Output port "ADC_SCLK" at top_sistema.sv(43) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 43
Warning (10034): Output port "AUD_DACDAT" at top_sistema.sv(49) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 49
Warning (10034): Output port "AUD_XCK" at top_sistema.sv(51) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 51
Warning (10034): Output port "DRAM_CAS_N" at top_sistema.sv(68) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 68
Warning (10034): Output port "DRAM_CKE" at top_sistema.sv(69) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 69
Warning (10034): Output port "DRAM_CLK" at top_sistema.sv(70) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 70
Warning (10034): Output port "DRAM_CS_N" at top_sistema.sv(71) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 71
Warning (10034): Output port "DRAM_LDQM" at top_sistema.sv(73) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 73
Warning (10034): Output port "DRAM_RAS_N" at top_sistema.sv(74) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 74
Warning (10034): Output port "DRAM_UDQM" at top_sistema.sv(75) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 75
Warning (10034): Output port "DRAM_WE_N" at top_sistema.sv(76) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 76
Warning (10034): Output port "FAN_CTRL" at top_sistema.sv(79) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at top_sistema.sv(82) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 82
Warning (10034): Output port "IRDA_TXD" at top_sistema.sv(164) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 164
Warning (10034): Output port "TD_RESET_N" at top_sistema.sv(185) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 185
Warning (10034): Output port "VGA_BLANK_N" at top_sistema.sv(204) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 204
Warning (10034): Output port "VGA_CLK" at top_sistema.sv(205) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 205
Warning (10034): Output port "VGA_HS" at top_sistema.sv(207) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 207
Warning (10034): Output port "VGA_SYNC_N" at top_sistema.sv(209) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 209
Warning (10034): Output port "VGA_VS" at top_sistema.sv(210) has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 210
Info (12128): Elaborating entity "CLK125mhZ" for hierarchy "CLK125mhZ:uRELOJ" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 335
Info (12128): Elaborating entity "CLK125mhZ_0002" for hierarchy "CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ/CLK125mhZ_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ/CLK125mhZ_0002.v Line: 88
Info (12133): Instantiated megafunction "CLK125mhZ:uRELOJ|CLK125mhZ_0002:clk125mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/CLK125mhZ/CLK125mhZ_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "65.217391 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "dds_button_controlled" for hierarchy "dds_button_controlled:U2" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 374
Info (12128): Elaborating entity "dds_test_1" for hierarchy "dds_button_controlled:U2|dds_test_1:DDS" File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_button_controlled.sv Line: 232
Warning (10230): Verilog HDL assignment warning at dds_test_1.sv(77): truncated value with size 32 to match size of target (15) File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 77
Info (12128): Elaborating entity "dds_test_rom" for hierarchy "dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM" File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 109
Warning (10030): Net "rom.data_a" at dds_test_1.sv(181) has no driver or initial value, using a default initial value '0' File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 181
Warning (10030): Net "rom.waddr_a" at dds_test_1.sv(181) has no driver or initial value, using a default initial value '0' File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 181
Warning (10030): Net "rom.we_a" at dds_test_1.sv(181) has no driver or initial value, using a default initial value '0' File: C:/Users/rrodort/Documents/sid_dds_final/src/dds_test_1.sv Line: 181
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h84.tdf
    Info (12023): Found entity 1: altsyncram_8h84 File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/altsyncram_8h84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/mux_blc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_89i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_q1j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_u8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.25.18:50:54 Progress: Loading sldd4425e83/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd4425e83/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/ip/sldd4425e83/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif
Info (12130): Elaborated megafunction instantiation "dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "dds_button_controlled:U2|dds_test_1:DDS|dds_test_rom:ROM_COS|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/GFIS_SEP_INICIO.ram0_dds_test_rom_b7bcc1ac.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_doe1.tdf
    Info (12023): Found entity 1: altsyncram_doe1 File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/db/altsyncram_doe1.tdf Line: 27
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 40
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 50
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 72
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 83
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 173
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 174
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 175
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 176
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 41
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 43
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 51
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 66
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 67
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 67
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 68
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 69
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 70
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 71
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 73
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 74
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 75
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 76
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 82
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 89
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 92
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 95
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 98
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 101
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 104
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 164
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 170
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 170
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 170
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 170
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 185
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 203
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 204
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 205
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 206
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 207
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 208
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 209
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 210
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 217
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 218
    Warning (13410): Pin "DAC_MODE" is stuck at VCC File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 225
    Warning (13410): Pin "POWER_ON" is stuck at VCC File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 229
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "DE1_SOC_ADA" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 173 of its 181 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 27 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 42
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 46
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 54
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 57
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 60
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 163
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 179
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 182
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 183
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 184
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 186
    Warning (15610): No output dependent on input pin "ADC_DB[0]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[1]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[2]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[3]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[4]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[5]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[6]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[7]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[8]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[9]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[10]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[11]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[12]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_DB[13]" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 216
    Warning (15610): No output dependent on input pin "ADC_OTR_A" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 219
    Warning (15610): No output dependent on input pin "ADC_OTR_B" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 220
    Warning (15610): No output dependent on input pin "OSC_SMA_ADC4" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 228
    Warning (15610): No output dependent on input pin "SMA_DAC4" File: C:/Users/rrodort/Documents/sid_dds_final/quartus/objetivo1_quartus/top_sistema.sv Line: 232
Info (21057): Implemented 2248 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 151 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 1900 logic cells
    Info (21064): Implemented 102 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 248 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Wed Jun 25 18:51:01 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


