{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 15:44:48 2018 " "Info: Processing started: Mon Jun 18 15:44:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conv_code -c Conv_code " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Conv_code -c Conv_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conv_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_code " "Info: Found entity 1: Conv_code" {  } { { "Conv_code.v" "" { Text "F:/ConvCode/Conv_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_series.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m_series.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_series " "Info: Found entity 1: M_series" {  } { { "M_series.v" "" { Text "F:/ConvCode/M_series.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_series_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m_series_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_series_tb " "Info: Found entity 1: M_series_tb" {  } { { "M_series_tb.v" "" { Text "F:/ConvCode/M_series_tb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Info: Found entity 1: encode" {  } { { "encode.v" "" { Text "F:/ConvCode/encode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_tb " "Info: Found entity 1: encode_tb" {  } { { "encode_tb.v" "" { Text "F:/ConvCode/encode_tb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/vi_interface.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file viterbi-library/vi_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vi_interface (viterbi) " "Info: Found design unit 1: vi_interface (viterbi)" {  } { { "viterbi-library/vi_interface.vhd" "" { Text "F:/ConvCode/viterbi-library/vi_interface.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vi_interface-body " "Info: Found design unit 2: vi_interface-body" {  } { { "viterbi-library/vi_interface.vhd" "" { Text "F:/ConvCode/viterbi-library/vi_interface.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/vi_functions.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file viterbi-library/vi_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vi_functions (viterbi) " "Info: Found design unit 1: vi_functions (viterbi)" {  } { { "viterbi-library/vi_functions.vhd" "" { Text "F:/ConvCode/viterbi-library/vi_functions.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vi_functions-body " "Info: Found design unit 2: vi_functions-body" {  } { { "viterbi-library/vi_functions.vhd" "" { Text "F:/ConvCode/viterbi-library/vi_functions.vhd" 160 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_dspip_avalon_str_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file viterbi-library/auk_dspip_avalon_str_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_str_ctrl-rtl " "Info: Found design unit 1: auk_dspip_avalon_str_ctrl-rtl" {  } { { "viterbi-library/auk_dspip_avalon_str_ctrl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_dspip_avalon_str_ctrl.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_str_ctrl " "Info: Found entity 1: auk_dspip_avalon_str_ctrl" {  } { { "viterbi-library/auk_dspip_avalon_str_ctrl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_dspip_avalon_str_ctrl.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_var_enc_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_var_enc_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_var_enc " "Info: Found entity 1: auk_vit_var_enc" {  } { { "viterbi-library/auk_vit_var_enc_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_var_enc_ent.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_var_enc_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_var_enc_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_var_enc-rtl " "Info: Found design unit 1: auk_vit_var_enc-rtl" {  } { { "viterbi-library/auk_vit_var_enc_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_var_enc_arc_rtl.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_add_tre_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_add_tre_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_add_tre " "Info: Found entity 1: auk_vit_add_tre" {  } { { "viterbi-library/auk_vit_add_tre_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_add_tre_ent.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_add_tre_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_add_tre_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_add_tre-rtl " "Info: Found design unit 1: auk_vit_add_tre-rtl" {  } { { "viterbi-library/auk_vit_add_tre_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_add_tre_arc_rtl.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_sel_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_sel_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_sel " "Info: Found entity 1: auk_vit_sel" {  } { { "viterbi-library/auk_vit_sel_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_sel_ent.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_sel_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_sel_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_sel-rtl " "Info: Found design unit 1: auk_vit_sel-rtl" {  } { { "viterbi-library/auk_vit_sel_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_sel_arc_rtl.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_met_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_met_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_met_atl " "Info: Found entity 1: auk_vit_hyb_met_atl" {  } { { "viterbi-library/auk_vit_hyb_met_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_met_atl_ent.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_met_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_met_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_met_atl_arc_rtl.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_sur_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_sur_atl " "Info: Found entity 1: auk_vit_hyb_sur_atl" {  } { { "viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_sur_atl_ent.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_sur_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_sur_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_sur_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_acs_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_acs_atl " "Info: Found entity 1: auk_vit_hyb_acs_atl" {  } { { "viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_acs_atl_ent.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_acs_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_acs_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_acs_atl_arc_rtl.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_ber_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_ber_atl " "Info: Found entity 1: auk_vit_hyb_ber_atl" {  } { { "viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_ber_atl_ent.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_ber_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_ber_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_ber_atl_arc_rtl.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_bmp_atl " "Info: Found entity 1: auk_vit_hyb_bmp_atl" {  } { { "viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_bmp_atl_ent.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_bmp_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_bmp_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_bmp_atl_arc_rtl.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_trb_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_trb_atl " "Info: Found entity 1: auk_vit_hyb_trb_atl" {  } { { "viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_trb_atl_ent.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_trb_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_trb_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_trb_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_top_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_hyb_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_hyb_top_atl " "Info: Found entity 1: auk_vit_hyb_top_atl" {  } { { "viterbi-library/auk_vit_hyb_top_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_top_atl_ent.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_hyb_top_atl-rtl " "Info: Found design unit 1: auk_vit_hyb_top_atl-rtl" {  } { { "viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_hyb_top_atl_arc_rtl.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_ber_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_ber_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_ber_atl " "Info: Found entity 1: auk_vit_par_ber_atl" {  } { { "viterbi-library/auk_vit_par_ber_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_ber_atl_ent.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_bmp_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_bmp_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_bmp_atl " "Info: Found entity 1: auk_vit_par_bmp_atl" {  } { { "viterbi-library/auk_vit_par_bmp_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_bmp_atl_ent.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_trb_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_trb_atl " "Info: Found entity 1: auk_vit_par_trb_atl" {  } { { "viterbi-library/auk_vit_par_trb_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_trb_atl_ent.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_ber_atl-rtl " "Info: Found design unit 1: auk_vit_par_ber_atl-rtl" {  } { { "viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_ber_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_mem " "Info: Found design unit 1: auk_vit_par_trb_atl-rtl_mem" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_mem.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_cnt " "Info: Found design unit 1: auk_vit_par_trb_atl-rtl_cnt" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_cnt_rtl.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_trb_atl-rtl_blk " "Info: Found design unit 1: auk_vit_par_trb_atl-rtl_blk" {  } { { "viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_trb_atl_arc_blk_rtl.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_bmp_atl-rtl " "Info: Found design unit 1: auk_vit_par_bmp_atl-rtl" {  } { { "viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_bmp_atl_arc_rtl.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_top_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi-library/auk_vit_par_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_vit_par_top_atl " "Info: Found entity 1: auk_vit_par_top_atl" {  } { { "viterbi-library/auk_vit_par_top_atl_ent.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_top_atl_ent.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_vit_par_top_atl-rtl " "Info: Found design unit 1: auk_vit_par_top_atl-rtl" {  } { { "viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" "" { Text "F:/ConvCode/viterbi-library/auk_vit_par_top_atl_arc_rtl.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi " "Info: Found entity 1: Viterbi" {  } { { "Viterbi.v" "" { Text "F:/ConvCode/Viterbi.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(40) " "Warning (10268): Verilog HDL information at decode.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/ConvCode/decode.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(68) " "Warning (10268): Verilog HDL information at decode.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/ConvCode/decode.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(96) " "Warning (10268): Verilog HDL information at decode.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/ConvCode/decode.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(124) " "Warning (10268): Verilog HDL information at decode.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/ConvCode/decode.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "F:/ConvCode/decode.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Info: Found entity 1: decode_tb" {  } { { "decode_tb.v" "" { Text "F:/ConvCode/decode_tb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_code_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conv_code_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_code_tb " "Info: Found entity 1: Conv_code_tb" {  } { { "Conv_code_tb.v" "" { Text "F:/ConvCode/Conv_code_tb.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Conv_code " "Info: Elaborating entity \"Conv_code\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode_1 " "Info: Elaborating entity \"encode\" for hierarchy \"encode:encode_1\"" {  } { { "Conv_code.v" "encode_1" { Text "F:/ConvCode/Conv_code.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_series M_series:M_series_1 " "Info: Elaborating entity \"M_series\" for hierarchy \"M_series:M_series_1\"" {  } { { "Conv_code.v" "M_series_1" { Text "F:/ConvCode/Conv_code.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 M_series.v(15) " "Warning (10230): Verilog HDL assignment warning at M_series.v(15): truncated value with size 32 to match size of target (15)" {  } { { "M_series.v" "" { Text "F:/ConvCode/M_series.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_1 " "Info: Elaborating entity \"decode\" for hierarchy \"decode:decode_1\"" {  } { { "Conv_code.v" "decode_1" { Text "F:/ConvCode/Conv_code.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE" "" "Warning: OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Warning: Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "\"Viterbi\" (6AF7_0037) " "Warning: \"\"Viterbi\" (6AF7_0037)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1} { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "\"Viterbi\" (6AF7_0038) " "Warning: \"\"Viterbi\" (6AF7_0038)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ConvCode/output_files/Conv_code.map.smsg " "Info: Generated suppressed messages file F:/ConvCode/output_files/Conv_code.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Info: Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "806 " "Info: Implemented 806 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 15:45:01 2018 " "Info: Processing ended: Mon Jun 18 15:45:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
