TimeQuest Timing Analyzer report for newServo
Fri Jan 24 18:17:22 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'contador_3seg:inst6|Q[2]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 14. Slow 1200mV 85C Model Setup: 'CLK'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 16. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 19. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 20. Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 21. Slow 1200mV 85C Model Hold: 'contador_3seg:inst6|Q[2]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 23. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 24. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 25. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 26. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 27. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 28. Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 29. Slow 1200mV 85C Model Hold: 'CLK'
 30. Slow 1200mV 85C Model Metastability Summary
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'contador_3seg:inst6|Q[2]'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 39. Slow 1200mV 0C Model Setup: 'CLK'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 41. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 42. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 43. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 44. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 46. Slow 1200mV 0C Model Hold: 'contador_3seg:inst6|Q[2]'
 47. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 48. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 51. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 52. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 53. Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 54. Slow 1200mV 0C Model Hold: 'CLK'
 55. Slow 1200mV 0C Model Metastability Summary
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'contador_3seg:inst6|Q[2]'
 62. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 63. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 64. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 65. Fast 1200mV 0C Model Setup: 'CLK'
 66. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 67. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 68. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 69. Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 70. Fast 1200mV 0C Model Hold: 'contador_3seg:inst6|Q[2]'
 71. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'
 72. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'
 73. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'
 74. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'
 75. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'
 76. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'
 77. Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'
 78. Fast 1200mV 0C Model Hold: 'CLK'
 79. Fast 1200mV 0C Model Metastability Summary
 80. Multicorner Timing Analysis Summary
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths Summary
 91. Clock Status Summary
 92. Unconstrained Input Ports
 93. Unconstrained Output Ports
 94. Unconstrained Input Ports
 95. Unconstrained Output Ports
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; newServo                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; CLK                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                 ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|CLOCK_1Hz }        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_1Khz_int }   ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_1Mhz_int }   ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_10hz_int }   ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_10Khz_int }  ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_100hz_int }  ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_DIV_50:inst3|clock_100Khz_int } ;
; contador_3seg:inst6|Q[2]            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contador_3seg:inst6|Q[2] }            ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 292.4 MHz  ; 292.4 MHz       ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ;                                                               ;
; 377.64 MHz ; 377.64 MHz      ; contador_3seg:inst6|Q[2]            ;                                                               ;
; 405.68 MHz ; 250.0 MHz       ; CLK                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 461.89 MHz ; 461.89 MHz      ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ;                                                               ;
; 467.95 MHz ; 467.95 MHz      ; CLOCK_DIV_50:inst3|clock_100Khz_int ;                                                               ;
; 478.47 MHz ; 478.47 MHz      ; CLOCK_DIV_50:inst3|clock_1Khz_int   ;                                                               ;
; 479.85 MHz ; 479.85 MHz      ; CLOCK_DIV_50:inst3|clock_100hz_int  ;                                                               ;
; 485.2 MHz  ; 485.2 MHz       ; CLOCK_DIV_50:inst3|clock_10Khz_int  ;                                                               ;
; 729.39 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_10hz_int   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; contador_3seg:inst6|Q[2]            ; -5.722 ; -5.722        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -2.420 ; -14.864       ;
; CLK                                 ; -1.465 ; -26.104       ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.165 ; -1.509        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.137 ; -1.264        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.090 ; -1.188        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.084 ; -1.288        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.061 ; -1.125        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; -0.371 ; -0.476        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; contador_3seg:inst6|Q[2]            ; 0.325 ; 0.000         ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 0.357 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 0.357 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.358 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; 0.358 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 0.358 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; 0.358 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 0.358 ; 0.000         ;
; CLK                                 ; 0.375 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK                                 ; -3.000 ; -30.000       ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -1.000 ; -10.000       ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.000 ; -4.000        ;
; contador_3seg:inst6|Q[2]            ; 0.387  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'contador_3seg:inst6|Q[2]'                                                                                              ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; -5.722 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.714     ; 4.147      ;
; -5.720 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.322     ; 4.537      ;
; -5.688 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.504      ;
; -5.684 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.322     ; 4.501      ;
; -5.676 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.714     ; 4.101      ;
; -5.671 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.714     ; 4.096      ;
; -5.669 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.322     ; 4.486      ;
; -5.665 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.481      ;
; -5.658 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.474      ;
; -5.638 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.454      ;
; -5.638 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.454      ;
; -5.611 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.322     ; 4.428      ;
; -5.605 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.714     ; 4.030      ;
; -5.581 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.397      ;
; -5.523 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.339      ;
; -5.520 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.336      ;
; -5.508 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.324      ;
; -5.482 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.323     ; 4.298      ;
; -5.428 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.322     ; 4.245      ;
; -4.333 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.520     ; 2.962      ;
; -4.162 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.520     ; 2.791      ;
; -2.424 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.725     ; 1.848      ;
; -0.824 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.500        ; 0.866      ; 1.548      ;
; -0.271 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 1.000        ; 0.866      ; 1.495      ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.420 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.352      ;
; -2.381 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.313      ;
; -2.381 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.313      ;
; -2.302 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.876     ; 2.421      ;
; -2.261 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.193      ;
; -2.222 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.154      ;
; -2.222 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 3.154      ;
; -2.143 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.876     ; 2.262      ;
; -2.074 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.062     ; 3.007      ;
; -2.024 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.062     ; 2.957      ;
; -2.024 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.062     ; 2.957      ;
; -1.988 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.510      ; 4.202      ;
; -1.937 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.875     ; 2.057      ;
; -1.599 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.682      ; 3.276      ;
; -1.560 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.682      ; 3.237      ;
; -1.560 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.682      ; 3.237      ;
; -1.511 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.510      ; 4.225      ;
; -1.509 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 2.077      ;
; -1.426 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 1.994      ;
; -1.388 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.038     ; 2.345      ;
; -1.308 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 1.876      ;
; -1.267 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 1.835      ;
; -1.049 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.064     ; 1.980      ;
; -1.039 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.971      ;
; -0.959 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.891      ;
; -0.949 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 1.517      ;
; -0.935 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.064     ; 1.866      ;
; -0.899 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.273      ; 3.876      ;
; -0.866 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.427     ; 1.434      ;
; -0.792 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.273      ; 3.769      ;
; -0.780 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.712      ;
; -0.753 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.273      ; 3.730      ;
; -0.655 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.272      ; 3.631      ;
; -0.481 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.077     ; 1.399      ;
; -0.364 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.296      ;
; -0.311 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.681      ; 1.987      ;
; -0.247 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.179      ;
; -0.242 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.273      ; 3.719      ;
; -0.218 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.273      ; 3.695      ;
; -0.168 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.273      ; 3.645      ;
; -0.084 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.077     ; 1.002      ;
; -0.083 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 1.015      ;
; -0.063 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.077     ; 0.981      ;
; -0.056 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 0.988      ;
; 0.011  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.272      ; 3.465      ;
; 0.295  ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.063     ; 0.637      ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                 ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.465 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.397      ;
; -1.370 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.302      ;
; -1.355 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.287      ;
; -1.349 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.281      ;
; -1.327 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.635      ;
; -1.327 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.259      ;
; -1.254 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.186      ;
; -1.239 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.171      ;
; -1.233 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.165      ;
; -1.224 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.156      ;
; -1.211 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.519      ;
; -1.211 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.143      ;
; -1.205 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.513      ;
; -1.198 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.130      ;
; -1.196 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.504      ;
; -1.138 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.070      ;
; -1.137 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.069      ;
; -1.122 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.055      ;
; -1.116 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.049      ;
; -1.110 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.418      ;
; -1.108 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.040      ;
; -1.095 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.403      ;
; -1.095 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.027      ;
; -1.091 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.023      ;
; -1.089 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.021      ;
; -1.082 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.014      ;
; -1.080 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.388      ;
; -1.067 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.375      ;
; -1.061 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.369      ;
; -1.038 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[0]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.971      ;
; -1.021 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.953      ;
; -1.021 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.954      ;
; -1.020 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.454     ; 1.561      ;
; -1.012 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.944      ;
; -1.006 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.939      ;
; -1.000 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.933      ;
; -0.991 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.924      ;
; -0.978 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.911      ;
; -0.977 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.909      ;
; -0.975 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.907      ;
; -0.973 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.905      ;
; -0.966 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.898      ;
; -0.964 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.272      ;
; -0.963 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.896      ;
; -0.963 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.896      ;
; -0.963 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.896      ;
; -0.963 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.896      ;
; -0.963 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.896      ;
; -0.960 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.892      ;
; -0.954 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.886      ;
; -0.951 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.884      ;
; -0.951 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.884      ;
; -0.951 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.884      ;
; -0.951 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.884      ;
; -0.951 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.884      ;
; -0.949 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.257      ;
; -0.945 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.253      ;
; -0.938 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.246      ;
; -0.932 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.240      ;
; -0.905 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.837      ;
; -0.905 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.838      ;
; -0.896 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.828      ;
; -0.895 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.428     ; 1.462      ;
; -0.895 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.428     ; 1.462      ;
; -0.895 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.428     ; 1.462      ;
; -0.895 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.428     ; 1.462      ;
; -0.895 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.428     ; 1.462      ;
; -0.890 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[4]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.823      ;
; -0.884 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.817      ;
; -0.877 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.185      ;
; -0.875 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.807      ;
; -0.875 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.808      ;
; -0.862 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.795      ;
; -0.861 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.793      ;
; -0.859 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.791      ;
; -0.856 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.789      ;
; -0.853 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.785      ;
; -0.849 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.781      ;
; -0.849 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.782      ;
; -0.844 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.776      ;
; -0.838 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.770      ;
; -0.837 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.770      ;
; -0.833 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.141      ;
; -0.831 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.139      ;
; -0.829 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.137      ;
; -0.825 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.133      ;
; -0.821 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.129      ;
; -0.816 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.313      ; 2.124      ;
; -0.789 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.722      ;
; -0.788 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.721      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.715      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.715      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.715      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.715      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.715      ;
; -0.780 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.712      ;
; -0.774 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[2]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.707      ;
; -0.768 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[3]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.701      ;
; -0.765 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; -0.078     ; 1.682      ;
; -0.760 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; -0.078     ; 1.677      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.165 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 2.097      ;
; -1.007 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 1.939      ;
; -0.920 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.500        ; 2.316      ; 3.930      ;
; -0.881 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 1.813      ;
; -0.264 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; 2.316      ; 3.774      ;
; -0.199 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 1.131      ;
; -0.089 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 1.021      ;
; -0.056 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.988      ;
; 0.047  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.885      ;
; 0.095  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.837      ;
; 0.273  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.063     ; 0.659      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.137 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 2.070      ;
; -0.865 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 1.798      ;
; -0.794 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.500        ; 2.184      ; 3.672      ;
; -0.738 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 1.671      ;
; -0.103 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; 2.184      ; 3.481      ;
; -0.069 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 1.002      ;
; -0.058 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.991      ;
; 0.210  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.723      ;
; 0.224  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.709      ;
; 0.225  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.708      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.062     ; 0.659      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                   ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.090 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 2.023      ;
; -0.937 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 1.870      ;
; -0.881 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.500        ; 2.166      ; 3.741      ;
; -0.806 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 1.739      ;
; -0.244 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; 2.166      ; 3.604      ;
; -0.055 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.988      ;
; -0.043 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.976      ;
; 0.082  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.851      ;
; 0.083  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.850      ;
; 0.227  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.706      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.062     ; 0.659      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.084 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 2.017      ;
; -0.938 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 1.871      ;
; -0.887 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.500        ; 2.174      ; 3.755      ;
; -0.827 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 1.760      ;
; -0.291 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; 2.174      ; 3.659      ;
; -0.148 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 1.081      ;
; -0.056 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.989      ;
; 0.086  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.847      ;
; 0.086  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.847      ;
; 0.094  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.839      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.062     ; 0.659      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.061 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 1.994      ;
; -0.916 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 1.849      ;
; -0.782 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 1.715      ;
; -0.764 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.500        ; 2.037      ; 3.495      ;
; -0.101 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; 2.037      ; 3.332      ;
; -0.047 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.980      ;
; -0.017 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.950      ;
; 0.081  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.852      ;
; 0.084  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.849      ;
; 0.096  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.837      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.062     ; 0.659      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.371 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 1.304      ;
; -0.360 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 1.293      ;
; -0.222 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 1.155      ;
; -0.086 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 1.019      ;
; -0.059 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.992      ;
; -0.046 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.979      ;
; 0.222  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.711      ;
; 0.223  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.710      ;
; 0.224  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.709      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.062     ; 0.659      ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'contador_3seg:inst6|Q[2]'                                                                                              ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; 0.325 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.000        ; 0.902      ; 1.426      ;
; 0.878 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; -0.500       ; 0.902      ; 1.479      ;
; 1.859 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.608     ; 1.261      ;
; 2.870 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.371     ; 1.509      ;
; 3.325 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.202     ; 2.143      ;
; 3.352 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.371     ; 1.991      ;
; 3.448 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.202     ; 2.266      ;
; 3.739 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.202     ; 2.557      ;
; 4.005 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.202     ; 2.823      ;
; 4.102 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.578     ; 2.544      ;
; 4.138 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.202     ; 2.956      ;
; 4.162 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 2.979      ;
; 4.184 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.001      ;
; 4.275 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.578     ; 2.717      ;
; 4.398 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.215      ;
; 4.411 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.578     ; 2.853      ;
; 4.420 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.237      ;
; 4.502 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.319      ;
; 4.549 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.578     ; 2.991      ;
; 4.579 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.396      ;
; 4.593 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.410      ;
; 4.650 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.467      ;
; 4.680 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.497      ;
; 4.706 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.203     ; 3.523      ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.357 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.580      ;
; 0.555 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.077      ; 0.789      ;
; 0.562 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.385      ; 3.313      ;
; 0.574 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.794      ;
; 0.576 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.875      ; 1.608      ;
; 0.576 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.077      ; 0.810      ;
; 0.580 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.800      ;
; 0.610 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.830      ;
; 0.623 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.038      ; 0.818      ;
; 0.629 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 0.849      ;
; 0.659 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.386      ; 3.411      ;
; 0.744 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.064      ; 0.965      ;
; 0.746 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.064      ; 0.967      ;
; 0.750 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.386      ; 3.502      ;
; 0.758 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.591      ; 2.715      ;
; 0.827 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.386      ; 3.579      ;
; 0.843 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.077      ; 1.077      ;
; 0.884 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 1.104      ;
; 1.031 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 1.251      ;
; 1.032 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 1.252      ;
; 1.033 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 1.253      ;
; 1.154 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 1.374      ;
; 1.193 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.063      ;
; 1.208 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.386      ; 3.460      ;
; 1.209 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.079      ;
; 1.219 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.385      ; 3.470      ;
; 1.286 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.062      ; 1.505      ;
; 1.292 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.681     ; 0.768      ;
; 1.319 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.591      ; 2.776      ;
; 1.380 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.386      ; 3.632      ;
; 1.380 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.386      ; 3.632      ;
; 1.417 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.062      ; 1.636      ;
; 1.596 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.466      ;
; 1.612 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.482      ;
; 1.615 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.485      ;
; 1.646 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.287     ; 1.516      ;
; 1.739 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.682     ; 1.214      ;
; 1.871 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.876      ; 2.904      ;
; 1.888 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.682     ; 1.363      ;
; 2.043 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.876      ; 3.076      ;
; 2.043 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.876      ; 3.076      ;
; 2.470 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.064      ; 2.691      ;
; 2.625 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.063      ; 2.845      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.357 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.580      ;
; 0.523 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.743      ;
; 0.558 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.778      ;
; 0.577 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.797      ;
; 0.579 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.799      ;
; 0.717 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 2.430      ; 3.523      ;
; 0.747 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 0.967      ;
; 1.366 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; -0.500       ; 2.430      ; 3.672      ;
; 1.424 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 1.644      ;
; 1.523 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 1.743      ;
; 1.639 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.063      ; 1.859      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.358 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.580      ;
; 0.384 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.603      ;
; 0.389 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.608      ;
; 0.398 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.617      ;
; 0.580 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.799      ;
; 0.601 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 2.293      ; 3.270      ;
; 0.644 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 0.863      ;
; 1.258 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; -0.500       ; 2.293      ; 3.427      ;
; 1.307 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 1.526      ;
; 1.403 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 1.622      ;
; 1.673 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.062      ; 1.892      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.358 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.580      ;
; 0.524 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.743      ;
; 0.532 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.751      ;
; 0.532 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.751      ;
; 0.580 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.799      ;
; 0.710 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 0.929      ;
; 0.801 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 2.282      ; 3.459      ;
; 1.370 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; -0.500       ; 2.282      ; 3.528      ;
; 1.404 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 1.623      ;
; 1.499 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 1.718      ;
; 1.616 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.062      ; 1.835      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.358 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.580      ;
; 0.518 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 2.140      ; 3.034      ;
; 0.524 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.743      ;
; 0.532 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.751      ;
; 0.535 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.754      ;
; 0.570 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 0.789      ;
; 1.158 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; -0.500       ; 2.140      ; 3.174      ;
; 1.261 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 1.480      ;
; 1.373 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 1.592      ;
; 1.481 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.062      ; 1.700      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.358 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.580      ;
; 0.385 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.604      ;
; 0.389 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.608      ;
; 0.569 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.788      ;
; 0.643 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.862      ;
; 0.681 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 0.900      ;
; 0.790 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 1.009      ;
; 0.898 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 1.117      ;
; 0.910 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.062      ; 1.129      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                   ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.358 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.580      ;
; 0.386 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.605      ;
; 0.532 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.751      ;
; 0.533 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.752      ;
; 0.566 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.785      ;
; 0.615 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 2.274      ; 3.265      ;
; 0.643 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 0.862      ;
; 1.258 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; -0.500       ; 2.274      ; 3.408      ;
; 1.259 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 1.478      ;
; 1.360 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 1.579      ;
; 1.480 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.062      ; 1.699      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                       ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.375 ; PWM:inst4|PWM_Count[18]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 0.610      ;
; 0.492 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.103      ;
; 0.494 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.105      ;
; 0.496 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.107      ;
; 0.501 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.428      ; 1.086      ;
; 0.530 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|CLOCK_1Hz      ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLK         ; 0.000        ; 0.027      ; 0.744      ;
; 0.557 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.776      ;
; 0.559 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 0.794      ;
; 0.567 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.077      ; 0.801      ;
; 0.578 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.798      ;
; 0.581 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[0]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.801      ;
; 0.585 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.804      ;
; 0.588 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.200      ;
; 0.590 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 0.825      ;
; 0.591 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.810      ;
; 0.596 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.815      ;
; 0.597 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.816      ;
; 0.597 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.428      ; 1.182      ;
; 0.598 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.209      ;
; 0.604 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.823      ;
; 0.604 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.823      ;
; 0.604 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.215      ;
; 0.606 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.217      ;
; 0.606 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.217      ;
; 0.607 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[2]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.826      ;
; 0.615 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.834      ;
; 0.615 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.428      ; 1.200      ;
; 0.688 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.428      ; 1.273      ;
; 0.693 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.304      ;
; 0.701 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.312      ;
; 0.703 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.314      ;
; 0.706 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.428      ; 1.291      ;
; 0.709 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.319      ;
; 0.710 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.321      ;
; 0.712 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 0.947      ;
; 0.712 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.323      ;
; 0.716 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.327      ;
; 0.740 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.959      ;
; 0.747 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 0.966      ;
; 0.799 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.018      ;
; 0.801 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.020      ;
; 0.805 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.416      ;
; 0.806 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.416      ;
; 0.807 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.418      ;
; 0.813 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.424      ;
; 0.818 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.428      ;
; 0.821 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.431      ;
; 0.822 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.433      ;
; 0.823 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.433      ;
; 0.832 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.051      ;
; 0.846 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 1.081      ;
; 0.848 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.067      ;
; 0.850 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.069      ;
; 0.853 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.072      ;
; 0.863 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.082      ;
; 0.869 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.088      ;
; 0.871 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.090      ;
; 0.871 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.090      ;
; 0.872 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.091      ;
; 0.873 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.092      ;
; 0.875 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.094      ;
; 0.877 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.061      ; 1.095      ;
; 0.878 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.097      ;
; 0.878 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.061      ; 1.097      ;
; 0.880 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.099      ;
; 0.881 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.100      ;
; 0.883 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; -0.289     ; 0.751      ;
; 0.886 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.105      ;
; 0.892 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.111      ;
; 0.894 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.113      ;
; 0.902 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.121      ;
; 0.904 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.123      ;
; 0.917 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.454      ; 1.528      ;
; 0.918 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.528      ;
; 0.920 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.530      ;
; 0.928 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.147      ;
; 0.930 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.540      ;
; 0.932 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.542      ;
; 0.933 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.543      ;
; 0.933 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.543      ;
; 0.942 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.161      ;
; 0.944 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.163      ;
; 0.949 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.453      ; 1.559      ;
; 0.960 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.181      ;
; 0.973 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 1.209      ;
; 0.974 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.061      ; 1.192      ;
; 0.975 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.062      ; 1.194      ;
; 0.976 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.078      ; 1.211      ;
; 0.976 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.061      ; 1.194      ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 326.05 MHz ; 326.05 MHz      ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ;                                                               ;
; 412.88 MHz ; 412.88 MHz      ; contador_3seg:inst6|Q[2]            ;                                                               ;
; 464.25 MHz ; 250.0 MHz       ; CLK                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 519.21 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 520.56 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 532.2 MHz  ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 539.67 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 547.35 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 812.35 MHz ; 500.0 MHz       ; CLOCK_DIV_50:inst3|clock_10hz_int   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; contador_3seg:inst6|Q[2]            ; -5.108 ; -5.108        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -2.067 ; -12.254       ;
; CLK                                 ; -1.154 ; -20.075       ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -0.926 ; -0.984        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -0.921 ; -0.921        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -0.879 ; -0.891        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -0.853 ; -0.853        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -0.827 ; -0.827        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; -0.231 ; -0.231        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; contador_3seg:inst6|Q[2]            ; 0.302 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.311 ; 0.000         ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 0.312 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; 0.312 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 0.312 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; 0.312 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 0.312 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 0.312 ; 0.000         ;
; CLK                                 ; 0.334 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK                                 ; -3.000 ; -30.000       ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -1.000 ; -10.000       ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.000 ; -4.000        ;
; contador_3seg:inst6|Q[2]            ; 0.404  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'contador_3seg:inst6|Q[2]'                                                                                               ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; -5.108 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.553     ; 3.776      ;
; -5.082 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.103      ;
; -5.042 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.553     ; 3.710      ;
; -5.028 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.049      ;
; -5.025 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.046      ;
; -5.018 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.039      ;
; -5.017 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.038      ;
; -5.011 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.032      ;
; -5.007 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.028      ;
; -4.997 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 4.018      ;
; -4.991 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.553     ; 3.659      ;
; -4.962 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.553     ; 3.630      ;
; -4.955 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.976      ;
; -4.938 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.959      ;
; -4.900 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.921      ;
; -4.881 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.902      ;
; -4.881 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.902      ;
; -4.870 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.891      ;
; -4.808 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.200     ; 3.829      ;
; -3.797 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.358     ; 2.670      ;
; -3.661 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -1.358     ; 2.534      ;
; -2.110 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.691     ; 1.650      ;
; -0.711 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.500        ; 0.780      ; 1.412      ;
; -0.178 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 1.000        ; 0.780      ; 1.379      ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.067 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 3.007      ;
; -2.045 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 2.984      ;
; -2.045 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 2.984      ;
; -1.945 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 2.885      ;
; -1.924 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.741     ; 2.178      ;
; -1.905 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 2.844      ;
; -1.905 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 2.844      ;
; -1.795 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.054     ; 2.736      ;
; -1.780 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.741     ; 2.034      ;
; -1.755 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 2.695      ;
; -1.755 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 2.695      ;
; -1.660 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.397      ; 3.742      ;
; -1.604 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.740     ; 1.859      ;
; -1.413 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.566      ; 2.974      ;
; -1.373 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.565      ; 2.933      ;
; -1.373 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.565      ; 2.933      ;
; -1.270 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.397      ; 3.852      ;
; -1.251 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.865      ;
; -1.180 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.794      ;
; -1.149 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.034     ; 2.110      ;
; -1.049 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.663      ;
; -1.011 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.625      ;
; -0.833 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 1.773      ;
; -0.821 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 1.760      ;
; -0.764 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 1.704      ;
; -0.735 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.036      ; 3.456      ;
; -0.733 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.347      ;
; -0.716 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.056     ; 1.655      ;
; -0.662 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.381     ; 1.276      ;
; -0.652 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.037      ; 3.374      ;
; -0.630 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.036      ; 3.351      ;
; -0.586 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 1.526      ;
; -0.510 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 2.036      ; 3.231      ;
; -0.319 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.068     ; 1.246      ;
; -0.228 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 1.168      ;
; -0.205 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.565      ; 1.765      ;
; -0.192 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.036      ; 3.413      ;
; -0.159 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.037      ; 3.381      ;
; -0.141 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 1.081      ;
; -0.119 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.036      ; 3.340      ;
; 0.034  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 2.036      ; 3.187      ;
; 0.039  ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.068     ; 0.888      ;
; 0.042  ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 0.898      ;
; 0.048  ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.068     ; 0.879      ;
; 0.060  ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 0.880      ;
; 0.378  ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.055     ; 0.562      ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                  ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.154 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.094      ;
; -1.089 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.029      ;
; -1.072 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.012      ;
; -1.054 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.994      ;
; -1.048 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.988      ;
; -1.033 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.312      ;
; -0.989 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.929      ;
; -0.975 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.915      ;
; -0.972 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.912      ;
; -0.954 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.894      ;
; -0.948 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.888      ;
; -0.937 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.877      ;
; -0.936 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.215      ;
; -0.933 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.212      ;
; -0.915 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.194      ;
; -0.889 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.829      ;
; -0.885 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.825      ;
; -0.875 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.815      ;
; -0.872 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.812      ;
; -0.854 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.794      ;
; -0.850 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.129      ;
; -0.848 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.788      ;
; -0.844 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.784      ;
; -0.842 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[0]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.782      ;
; -0.837 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.777      ;
; -0.836 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.115      ;
; -0.833 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.112      ;
; -0.830 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.770      ;
; -0.809 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.088      ;
; -0.798 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.408     ; 1.385      ;
; -0.791 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.070      ;
; -0.789 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.729      ;
; -0.785 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.725      ;
; -0.780 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.720      ;
; -0.775 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.715      ;
; -0.772 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.772 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.772 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.772 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.772 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.772 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.712      ;
; -0.761 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.701      ;
; -0.761 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.701      ;
; -0.761 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.701      ;
; -0.761 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.701      ;
; -0.761 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.701      ;
; -0.754 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.694      ;
; -0.748 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.688      ;
; -0.746 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.686      ;
; -0.744 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.684      ;
; -0.737 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.677      ;
; -0.736 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 2.015      ;
; -0.730 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.670      ;
; -0.726 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.666      ;
; -0.719 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.659      ;
; -0.713 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.383     ; 1.325      ;
; -0.713 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.383     ; 1.325      ;
; -0.713 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.383     ; 1.325      ;
; -0.713 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.383     ; 1.325      ;
; -0.713 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.383     ; 1.325      ;
; -0.707 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.986      ;
; -0.698 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.977      ;
; -0.691 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.970      ;
; -0.689 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.629      ;
; -0.685 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.625      ;
; -0.680 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.620      ;
; -0.680 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.959      ;
; -0.675 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.615      ;
; -0.672 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[4]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.612      ;
; -0.661 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.601      ;
; -0.654 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.594      ;
; -0.648 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.588      ;
; -0.646 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.586      ;
; -0.646 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.925      ;
; -0.644 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.584      ;
; -0.637 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.577      ;
; -0.636 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.576      ;
; -0.630 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.570      ;
; -0.626 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.566      ;
; -0.626 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.566      ;
; -0.625 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.565      ;
; -0.619 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.619 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.619 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.619 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.619 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.619 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.559      ;
; -0.607 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.886      ;
; -0.605 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.884      ;
; -0.597 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.876      ;
; -0.591 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.870      ;
; -0.589 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.529      ;
; -0.587 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.866      ;
; -0.585 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.525      ;
; -0.580 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.520      ;
; -0.580 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.284      ; 1.859      ;
; -0.575 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[4]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.515      ;
; -0.572 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[2]           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.512      ;
; -0.566 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 1.492      ;
; -0.561 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.501      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.926 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 1.866      ;
; -0.790 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 1.730      ;
; -0.769 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.500        ; 2.074      ; 3.518      ;
; -0.696 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 1.636      ;
; -0.195 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; 2.074      ; 3.444      ;
; -0.058 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.998      ;
; 0.033  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.907      ;
; 0.065  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.875      ;
; 0.149  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.791      ;
; 0.191  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.749      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.055     ; 0.583      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.921 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 1.860      ;
; -0.677 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 1.616      ;
; -0.641 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.500        ; 1.958      ; 3.274      ;
; -0.590 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 1.529      ;
; -0.066 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; 1.958      ; 3.199      ;
; 0.050  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.889      ;
; 0.055  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.884      ;
; 0.289  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.650      ;
; 0.303  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.636      ;
; 0.310  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.629      ;
; 0.356  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.056     ; 0.583      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.879 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 1.819      ;
; -0.755 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.500        ; 1.945      ; 3.375      ;
; -0.748 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 1.688      ;
; -0.667 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 1.607      ;
; -0.245 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; 1.945      ; 3.365      ;
; -0.012 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.952      ;
; 0.064  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.876      ;
; 0.181  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.759      ;
; 0.181  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.759      ;
; 0.191  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.749      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.055     ; 0.583      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.853 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 1.793      ;
; -0.738 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.500        ; 1.940      ; 3.353      ;
; -0.722 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 1.662      ;
; -0.600 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 1.540      ;
; -0.150 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; 1.940      ; 3.265      ;
; 0.058  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.882      ;
; 0.076  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.864      ;
; 0.181  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.759      ;
; 0.182  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.758      ;
; 0.314  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.626      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.055     ; 0.583      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.827 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 1.767      ;
; -0.703 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 1.643      ;
; -0.598 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 1.538      ;
; -0.585 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.500        ; 1.814      ; 3.074      ;
; -0.041 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; 1.814      ; 3.030      ;
; 0.071  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.869      ;
; 0.100  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.840      ;
; 0.179  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.761      ;
; 0.182  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.758      ;
; 0.191  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.749      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.055     ; 0.583      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                               ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.231 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 1.171      ;
; -0.209 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 1.149      ;
; -0.091 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 1.031      ;
; 0.023  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.917      ;
; 0.053  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.887      ;
; 0.072  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.868      ;
; 0.303  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.637      ;
; 0.303  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.637      ;
; 0.309  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.631      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.055     ; 0.583      ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'contador_3seg:inst6|Q[2]'                                                                                               ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; 0.302 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.000        ; 0.813      ; 1.295      ;
; 0.828 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; -0.500       ; 0.813      ; 1.321      ;
; 1.718 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.584     ; 1.144      ;
; 2.579 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.223     ; 1.366      ;
; 3.028 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.224     ; 1.814      ;
; 3.033 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 1.960      ;
; 3.144 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.071      ;
; 3.411 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.338      ;
; 3.607 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.534      ;
; 3.724 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.432     ; 2.312      ;
; 3.770 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.697      ;
; 3.777 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.704      ;
; 3.819 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.746      ;
; 3.862 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.432     ; 2.450      ;
; 3.979 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.432     ; 2.567      ;
; 3.992 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.919      ;
; 4.027 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.954      ;
; 4.069 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 2.996      ;
; 4.110 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.432     ; 2.698      ;
; 4.140 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 3.067      ;
; 4.183 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 3.110      ;
; 4.210 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 3.137      ;
; 4.214 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 3.141      ;
; 4.285 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -1.093     ; 3.212      ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.311 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.519      ;
; 0.341 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.541      ;
; 0.352 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.552      ;
; 0.354 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.554      ;
; 0.520 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.720      ;
; 0.573 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 0.773      ;
; 0.605 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 2.056      ; 3.005      ;
; 1.151 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; -0.500       ; 2.056      ; 3.051      ;
; 1.159 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 1.359      ;
; 1.243 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 1.443      ;
; 1.521 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.056      ; 1.721      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.312 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.519      ;
; 0.499 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.068      ; 0.711      ;
; 0.514 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.713      ;
; 0.517 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.068      ; 0.729      ;
; 0.522 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.721      ;
; 0.549 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 0.749      ;
; 0.559 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.034      ; 0.737      ;
; 0.560 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.740      ; 1.444      ;
; 0.560 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 0.759      ;
; 0.575 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.137      ; 3.046      ;
; 0.658 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.138      ; 3.130      ;
; 0.671 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.471      ; 2.476      ;
; 0.678 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 0.878      ;
; 0.680 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 0.880      ;
; 0.741 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.138      ; 3.213      ;
; 0.750 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.068      ; 0.962      ;
; 0.792 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 0.992      ;
; 0.806 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 2.138      ; 3.278      ;
; 0.923 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 1.122      ;
; 0.929 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 1.128      ;
; 0.936 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 1.135      ;
; 1.029 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 1.228      ;
; 1.070 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 0.956      ;
; 1.083 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 0.969      ;
; 1.112 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.137      ; 3.083      ;
; 1.114 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.565     ; 0.693      ;
; 1.127 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.138      ; 3.099      ;
; 1.161 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.054      ; 1.359      ;
; 1.182 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.471      ; 2.487      ;
; 1.266 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.055      ; 1.465      ;
; 1.275 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.138      ; 3.247      ;
; 1.290 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 2.138      ; 3.262      ;
; 1.425 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 1.311      ;
; 1.438 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 1.324      ;
; 1.455 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 1.341      ;
; 1.479 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.258     ; 1.365      ;
; 1.502 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.565     ; 1.081      ;
; 1.646 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.566     ; 1.224      ;
; 1.738 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.741      ; 2.623      ;
; 1.901 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.741      ; 2.786      ;
; 1.901 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.741      ; 2.786      ;
; 2.248 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 2.448      ;
; 2.361 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.056      ; 2.561      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.312 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.519      ;
; 0.473 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.672      ;
; 0.489 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.688      ;
; 0.489 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.688      ;
; 0.522 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.721      ;
; 0.647 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 0.846      ;
; 0.796 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 2.041      ; 3.181      ;
; 1.251 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 1.450      ;
; 1.281 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; -0.500       ; 2.041      ; 3.166      ;
; 1.335 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 1.534      ;
; 1.459 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.055      ; 1.658      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.312 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.519      ;
; 0.481 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.680      ;
; 0.483 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.682      ;
; 0.511 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 0.710      ;
; 0.541 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 1.905      ; 2.790      ;
; 1.041 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; -0.500       ; 1.905      ; 2.790      ;
; 1.118 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 1.317      ;
; 1.215 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 1.414      ;
; 1.338 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.055      ; 1.537      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                               ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.312 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.519      ;
; 0.342 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.541      ;
; 0.351 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.550      ;
; 0.512 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.711      ;
; 0.574 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.773      ;
; 0.609 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.808      ;
; 0.704 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 0.903      ;
; 0.812 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 1.011      ;
; 0.817 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.055      ; 1.016      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.312 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.519      ;
; 0.349 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.548      ;
; 0.481 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.680      ;
; 0.509 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.708      ;
; 0.572 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 0.771      ;
; 0.612 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 2.037      ; 2.993      ;
; 1.144 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 1.343      ;
; 1.178 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; -0.500       ; 2.037      ; 3.059      ;
; 1.231 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 1.430      ;
; 1.345 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.055      ; 1.544      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.312 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.519      ;
; 0.481 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.680      ;
; 0.505 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.704      ;
; 0.519 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.720      ;
; 0.681 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 0.880      ;
; 0.724 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 2.176      ; 3.244      ;
; 1.271 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; -0.500       ; 2.176      ; 3.291      ;
; 1.288 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 1.487      ;
; 1.374 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 1.573      ;
; 1.499 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.055      ; 1.698      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.334 ; PWM:inst4|PWM_Count[18]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 0.547      ;
; 0.432 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 0.984      ;
; 0.433 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 0.985      ;
; 0.440 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 0.992      ;
; 0.442 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.383      ; 0.969      ;
; 0.461 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|CLOCK_1Hz      ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLK         ; 0.000        ; 0.044      ; 0.679      ;
; 0.500 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.699      ;
; 0.503 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 0.716      ;
; 0.510 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.068      ; 0.722      ;
; 0.517 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.069      ;
; 0.519 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[0]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.383      ; 1.051      ;
; 0.524 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.076      ;
; 0.528 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.080      ;
; 0.529 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.081      ;
; 0.529 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 0.742      ;
; 0.530 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.731      ;
; 0.535 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.087      ;
; 0.536 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.735      ;
; 0.537 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.736      ;
; 0.538 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.737      ;
; 0.539 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.383      ; 1.066      ;
; 0.542 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.741      ;
; 0.542 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.741      ;
; 0.543 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[2]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.742      ;
; 0.552 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.751      ;
; 0.601 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.383      ; 1.128      ;
; 0.606 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.158      ;
; 0.613 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.165      ;
; 0.616 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.168      ;
; 0.617 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.383      ; 1.144      ;
; 0.620 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.172      ;
; 0.620 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.172      ;
; 0.624 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.176      ;
; 0.627 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.179      ;
; 0.650 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 0.863      ;
; 0.675 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.874      ;
; 0.677 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.876      ;
; 0.702 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.254      ;
; 0.703 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.255      ;
; 0.708 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.260      ;
; 0.709 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.261      ;
; 0.709 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.261      ;
; 0.712 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.264      ;
; 0.716 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.268      ;
; 0.719 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.271      ;
; 0.731 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.056      ; 0.931      ;
; 0.734 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.056      ; 0.934      ;
; 0.744 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.943      ;
; 0.752 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 0.965      ;
; 0.753 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.952      ;
; 0.760 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.763 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.962      ;
; 0.771 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.970      ;
; 0.773 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.973      ;
; 0.775 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.974      ;
; 0.777 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.977      ;
; 0.780 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.979      ;
; 0.781 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.980      ;
; 0.781 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.980      ;
; 0.783 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.982      ;
; 0.784 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.983      ;
; 0.787 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.986      ;
; 0.788 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.987      ;
; 0.788 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.987      ;
; 0.791 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.990      ;
; 0.792 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.991      ;
; 0.798 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.350      ;
; 0.798 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 0.997      ;
; 0.799 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.351      ;
; 0.801 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.000      ;
; 0.804 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.356      ;
; 0.806 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.358      ;
; 0.807 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; -0.259     ; 0.692      ;
; 0.808 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.007      ;
; 0.808 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.360      ;
; 0.811 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.363      ;
; 0.811 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.363      ;
; 0.822 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.408      ; 1.374      ;
; 0.833 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.032      ;
; 0.840 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.039      ;
; 0.849 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.048      ;
; 0.851 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.056      ; 1.051      ;
; 0.856 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.055      ;
; 0.863 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 1.076      ;
; 0.863 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.063      ;
; 0.869 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.068      ;
; 0.870 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.069      ; 1.083      ;
; 0.870 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.055      ; 1.069      ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; contador_3seg:inst6|Q[2]            ; -2.792 ; -2.792        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -1.124 ; -5.092        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -0.453 ; -0.453        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -0.420 ; -0.420        ;
; CLK                                 ; -0.412 ; -4.053        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -0.373 ; -0.373        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -0.334 ; -0.334        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -0.259 ; -0.259        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; 0.242  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; contador_3seg:inst6|Q[2]            ; 0.161 ; 0.000         ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 0.186 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.187 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; 0.187 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 0.187 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 0.187 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 0.188 ; 0.000         ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; 0.188 ; 0.000         ;
; CLK                                 ; 0.196 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; CLK                                 ; -3.000 ; -31.595       ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -1.000 ; -10.000       ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.000 ; -4.000        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.000 ; -4.000        ;
; contador_3seg:inst6|Q[2]            ; 0.434  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'contador_3seg:inst6|Q[2]'                                                                                               ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; -2.792 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.979     ; 2.326      ;
; -2.786 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.770     ; 2.529      ;
; -2.775 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.979     ; 2.309      ;
; -2.766 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.770     ; 2.509      ;
; -2.759 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.501      ;
; -2.754 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.770     ; 2.497      ;
; -2.753 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.495      ;
; -2.747 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.489      ;
; -2.742 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.979     ; 2.276      ;
; -2.729 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.770     ; 2.472      ;
; -2.719 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.461      ;
; -2.716 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.458      ;
; -2.712 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.979     ; 2.246      ;
; -2.705 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.447      ;
; -2.689 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.431      ;
; -2.685 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.427      ;
; -2.667 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.409      ;
; -2.614 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.770     ; 2.357      ;
; -2.607 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.771     ; 2.349      ;
; -2.070 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.925     ; 1.668      ;
; -1.968 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.925     ; 1.566      ;
; -0.908 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 1.000        ; -0.397     ; 1.034      ;
; -0.256 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.500        ; 0.469      ; 0.863      ;
; 0.286  ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 1.000        ; 0.469      ; 0.821      ;
+--------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.124 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 0.821      ; 2.547      ;
; -1.006 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.957      ;
; -0.945 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.037     ; 1.895      ;
; -0.927 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.573     ; 1.341      ;
; -0.915 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.866      ;
; -0.854 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.037     ; 1.804      ;
; -0.854 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.037     ; 1.804      ;
; -0.836 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.573     ; 1.250      ;
; -0.788 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.035     ; 1.740      ;
; -0.727 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.678      ;
; -0.727 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.678      ;
; -0.714 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.572     ; 1.129      ;
; -0.464 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.821      ; 2.387      ;
; -0.456 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.463      ; 1.906      ;
; -0.435 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.328      ; 2.365      ;
; -0.402 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 1.156      ;
; -0.395 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.462      ; 1.844      ;
; -0.395 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.462      ; 1.844      ;
; -0.354 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 1.108      ;
; -0.326 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.329      ; 2.257      ;
; -0.325 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.022     ; 1.290      ;
; -0.295 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 1.049      ;
; -0.294 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.327      ; 2.223      ;
; -0.275 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 1.029      ;
; -0.265 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.500        ; 1.328      ; 2.195      ;
; -0.163 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.038     ; 1.112      ;
; -0.142 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.093      ;
; -0.103 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.038     ; 1.052      ;
; -0.098 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 1.049      ;
; -0.081 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 0.835      ;
; -0.033 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.233     ; 0.787      ;
; 0.021  ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 0.930      ;
; 0.187  ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.044     ; 0.756      ;
; 0.244  ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 0.707      ;
; 0.298  ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 0.653      ;
; 0.321  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.328      ; 2.109      ;
; 0.334  ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 0.461      ; 1.114      ;
; 0.391  ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 0.560      ;
; 0.392  ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.044     ; 0.551      ;
; 0.401  ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.044     ; 0.542      ;
; 0.410  ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.329      ; 2.021      ;
; 0.434  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.328      ; 1.996      ;
; 0.443  ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; 1.327      ; 1.986      ;
; 0.600  ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 1.000        ; -0.037     ; 0.350      ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.453 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.500        ; 1.355      ; 2.400      ;
; -0.248 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 1.199      ;
; -0.155 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 1.106      ;
; -0.089 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 1.040      ;
; 0.264  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; 1.355      ; 2.183      ;
; 0.320  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.631      ;
; 0.392  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.559      ;
; 0.408  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.543      ;
; 0.459  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.492      ;
; 0.494  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.457      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 1.000        ; -0.036     ; 0.359      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.420 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.500        ; 1.257      ; 2.269      ;
; -0.187 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 1.138      ;
; -0.099 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 1.050      ;
; -0.031 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.982      ;
; 0.301  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; 1.257      ; 2.048      ;
; 0.407  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.544      ;
; 0.413  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.538      ;
; 0.484  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.467      ;
; 0.484  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.467      ;
; 0.566  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.385      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 1.000        ; -0.036     ; 0.359      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                  ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.412 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.362      ;
; -0.345 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.295      ;
; -0.344 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.494      ;
; -0.344 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.294      ;
; -0.340 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.290      ;
; -0.319 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.269      ;
; -0.280 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.430      ;
; -0.277 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.227      ;
; -0.276 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.426      ;
; -0.276 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.226      ;
; -0.272 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.251 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.201      ;
; -0.243 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.393      ;
; -0.242 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.192      ;
; -0.239 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.189      ;
; -0.213 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.363      ;
; -0.209 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.159      ;
; -0.208 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.358      ;
; -0.208 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.158      ;
; -0.207 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.157      ;
; -0.204 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.154      ;
; -0.191 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.341      ;
; -0.187 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.137      ;
; -0.187 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.337      ;
; -0.183 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.181 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.131      ;
; -0.175 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.325      ;
; -0.174 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.124      ;
; -0.171 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.141 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.090      ;
; -0.139 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.089      ;
; -0.136 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.086      ;
; -0.133 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.083      ;
; -0.123 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.273      ;
; -0.119 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[0]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.069      ;
; -0.119 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.245     ; 0.861      ;
; -0.119 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.069      ;
; -0.115 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.065      ;
; -0.114 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.264      ;
; -0.113 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.063      ;
; -0.110 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.060      ;
; -0.110 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.260      ;
; -0.109 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.259      ;
; -0.107 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.257      ;
; -0.106 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.056      ;
; -0.105 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.055      ;
; -0.103 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.053      ;
; -0.101 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.051      ;
; -0.075 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.225      ;
; -0.073 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.023      ;
; -0.072 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.022      ;
; -0.071 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.021      ;
; -0.070 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.020      ;
; -0.068 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[4]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.065 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.015      ;
; -0.055 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.005      ;
; -0.055 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[14]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.205      ;
; -0.053 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.203      ;
; -0.051 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[8]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.001      ;
; -0.049 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.999      ;
; -0.049 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.199      ;
; -0.047 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[7]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.997      ;
; -0.046 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.196      ;
; -0.045 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.995      ;
; -0.042 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.992      ;
; -0.041 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.191      ;
; -0.038 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.988      ;
; -0.037 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.187      ;
; -0.037 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[10]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.987      ;
; -0.035 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[6]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.985      ;
; -0.033 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[12]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.983      ;
; -0.033 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.983      ;
; -0.031 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[15]          ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.982      ;
; -0.026 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLK          ; CLK         ; 1.000        ; -0.234     ; 0.779      ;
; -0.026 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLK          ; CLK         ; 1.000        ; -0.234     ; 0.779      ;
; -0.026 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLK          ; CLK         ; 1.000        ; -0.234     ; 0.779      ;
; -0.026 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLK          ; CLK         ; 1.000        ; -0.234     ; 0.779      ;
; -0.026 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLK          ; CLK         ; 1.000        ; -0.234     ; 0.779      ;
; -0.005 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[5]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.955      ;
; -0.004 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[3]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.954      ;
; -0.003 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[9]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.953      ;
; -0.001 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.151      ;
; 0.000  ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[2]           ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.950      ;
; 0.003  ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[11]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.947      ;
; 0.004  ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; -0.045     ; 0.938      ;
; 0.008  ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; -0.045     ; 0.934      ;
; 0.009  ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[18]          ; CLK          ; CLK         ; 1.000        ; -0.045     ; 0.933      ;
; 0.013  ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[13]          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.937      ;
; 0.013  ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[17]          ; CLK          ; CLK         ; 1.000        ; -0.045     ; 0.929      ;
; 0.015  ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[16]          ; CLK          ; CLK         ; 1.000        ; 0.163      ; 1.135      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.373 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.500        ; 1.266      ; 2.231      ;
; -0.166 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 1.117      ;
; -0.082 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 1.033      ;
; -0.015 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.966      ;
; 0.326  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; 1.266      ; 2.032      ;
; 0.354  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.597      ;
; 0.408  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.543      ;
; 0.484  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.467      ;
; 0.484  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.467      ;
; 0.494  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.457      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 1.000        ; -0.036     ; 0.359      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.334 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.500        ; 1.267      ; 2.193      ;
; -0.221 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 1.172      ;
; -0.057 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 1.008      ;
; 0.012  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.939      ;
; 0.376  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; 1.267      ; 1.983      ;
; 0.401  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.550      ;
; 0.405  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.546      ;
; 0.557  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.394      ;
; 0.565  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.386      ;
; 0.568  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.383      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1.000        ; -0.036     ; 0.359      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.259 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.500        ; 1.196      ; 2.047      ;
; -0.162 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 1.114      ;
; -0.076 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 1.028      ;
; -0.003 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.955      ;
; 0.407  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; 1.196      ; 1.881      ;
; 0.412  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.540      ;
; 0.429  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.523      ;
; 0.484  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.468      ;
; 0.486  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.466      ;
; 0.495  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.457      ;
; 0.593  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.359      ;
; 0.593  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.359      ;
; 0.593  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 1.000        ; -0.035     ; 0.359      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.242 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.710      ;
; 0.243 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.709      ;
; 0.323 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.629      ;
; 0.395 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.557      ;
; 0.407 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.545      ;
; 0.413 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.539      ;
; 0.567 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.385      ;
; 0.567 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.385      ;
; 0.567 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.385      ;
; 0.593 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 1.000        ; -0.035     ; 0.359      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'contador_3seg:inst6|Q[2]'                                                                                               ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node       ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+
; 0.161 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; 0.000        ; 0.488      ; 0.754      ;
; 0.705 ; contador_3seg:inst6|Q[2] ; PWM:inst4|PWM ; contador_3seg:inst6|Q[2]     ; contador_3seg:inst6|Q[2] ; -0.500       ; 0.488      ; 0.798      ;
; 1.004 ; contador_3seg:inst6|Q[3] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.333     ; 0.681      ;
; 1.645 ; contador_3seg:inst6|Q[1] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.840     ; 0.815      ;
; 1.836 ; PWM:inst4|PWM_Count[13]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.155      ;
; 1.892 ; contador_3seg:inst6|Q[0] ; PWM:inst4|PWM ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.841     ; 1.061      ;
; 1.902 ; PWM:inst4|PWM_Count[15]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.221      ;
; 2.047 ; PWM:inst4|PWM_Count[12]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.366      ;
; 2.184 ; PWM:inst4|PWM_Count[10]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.503      ;
; 2.245 ; PWM:inst4|PWM_Count[14]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.901     ; 1.364      ;
; 2.245 ; PWM:inst4|PWM_Count[11]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.564      ;
; 2.266 ; PWM:inst4|PWM_Count[9]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.585      ;
; 2.284 ; PWM:inst4|PWM_Count[4]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.603      ;
; 2.362 ; PWM:inst4|PWM_Count[16]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.901     ; 1.481      ;
; 2.398 ; PWM:inst4|PWM_Count[8]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.717      ;
; 2.415 ; PWM:inst4|PWM_Count[6]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.734      ;
; 2.440 ; PWM:inst4|PWM_Count[18]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.901     ; 1.559      ;
; 2.479 ; PWM:inst4|PWM_Count[7]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.798      ;
; 2.488 ; PWM:inst4|PWM_Count[5]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.807      ;
; 2.511 ; PWM:inst4|PWM_Count[3]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.830      ;
; 2.523 ; PWM:inst4|PWM_Count[17]  ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.901     ; 1.642      ;
; 2.558 ; PWM:inst4|PWM_Count[1]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.877      ;
; 2.570 ; PWM:inst4|PWM_Count[2]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.889      ;
; 2.606 ; PWM:inst4|PWM_Count[0]   ; PWM:inst4|PWM ; CLK                          ; contador_3seg:inst6|Q[2] ; 0.000        ; -0.701     ; 1.925      ;
+-------+--------------------------+---------------+------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|CLOCK_1Hz'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.186 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.314      ;
; 0.229 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.572      ; 0.885      ;
; 0.271 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.394      ; 1.864      ;
; 0.297 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.044      ; 0.425      ;
; 0.303 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.393      ; 1.895      ;
; 0.308 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[0] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.044      ; 0.437      ;
; 0.312 ; contador24seg:inst|cnt_tmp[3] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.432      ;
; 0.332 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.037      ; 0.453      ;
; 0.336 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.022      ; 0.442      ;
; 0.337 ; contador24seg:inst|cnt_tmp[4] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.457      ;
; 0.366 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.394      ; 1.959      ;
; 0.366 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 1.394      ; 1.959      ;
; 0.392 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.038      ; 0.514      ;
; 0.393 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.038      ; 0.515      ;
; 0.408 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.866      ; 1.473      ;
; 0.456 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[1] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.044      ; 0.584      ;
; 0.480 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.037      ; 0.601      ;
; 0.553 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.673      ;
; 0.554 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.674      ;
; 0.556 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.676      ;
; 0.618 ; contador24seg:inst|cnt_tmp[2] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.738      ;
; 0.643 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.574      ;
; 0.656 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[2] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.587      ;
; 0.712 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.035      ; 0.831      ;
; 0.783 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.461     ; 0.406      ;
; 0.786 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|RETORNO   ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.036      ; 0.906      ;
; 0.858 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.789      ;
; 0.863 ; contador24seg:inst|cnt_tmp[1] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.794      ;
; 0.871 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[3] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.802      ;
; 0.878 ; contador24seg:inst|cnt_tmp[0] ; contador24seg:inst|cnt_tmp[4] ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.153     ; 0.809      ;
; 0.979 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.573      ; 1.636      ;
; 0.985 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.394      ; 2.078      ;
; 1.035 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.393      ; 2.127      ;
; 1.038 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 0.866      ; 1.603      ;
; 1.042 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.462     ; 0.664      ;
; 1.042 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.394      ; 2.135      ;
; 1.042 ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]      ; contador_3seg:inst6|Q[2]     ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; -0.500       ; 1.394      ; 2.135      ;
; 1.074 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[1]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.573      ; 1.731      ;
; 1.074 ; contador_3seg:inst6|Q[3]      ; contador_3seg:inst6|Q[2]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.573      ; 1.731      ;
; 1.118 ; contador_3seg:inst6|Q[0]      ; contador_3seg:inst6|Q[3]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; -0.463     ; 0.739      ;
; 1.335 ; contador_3seg:inst6|RETORNO   ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.038      ; 1.457      ;
; 1.509 ; contador_3seg:inst6|Q[1]      ; contador_3seg:inst6|Q[0]      ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; CLOCK_DIV_50:inst3|CLOCK_1Hz ; 0.000        ; 0.037      ; 1.630      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100Khz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.187 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.323      ;
; 0.212 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.332      ;
; 0.277 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 1.331      ; 1.817      ;
; 0.311 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.431      ;
; 0.342 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.462      ;
; 0.684 ; CLOCK_DIV_50:inst3|count_10Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.804      ;
; 0.741 ; CLOCK_DIV_50:inst3|count_10Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 0.861      ;
; 0.882 ; CLOCK_DIV_50:inst3|count_10Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 0.000        ; 0.036      ; 1.002      ;
; 0.992 ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; -0.500       ; 1.331      ; 2.032      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_100hz_int'                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.187 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.314      ;
; 0.275 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.396      ;
; 0.309 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.429      ;
; 0.341 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 1.329      ; 1.879      ;
; 0.373 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.493      ;
; 0.728 ; CLOCK_DIV_50:inst3|count_10hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.848      ;
; 0.783 ; CLOCK_DIV_50:inst3|count_10hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.903      ;
; 0.846 ; CLOCK_DIV_50:inst3|count_10hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; 0.000        ; 0.036      ; 0.966      ;
; 1.043 ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int ; -0.500       ; 1.329      ; 2.081      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Khz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.187 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.322      ;
; 0.276 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.397      ;
; 0.293 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 1.321      ; 1.823      ;
; 0.304 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.424      ;
; 0.340 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.460      ;
; 0.672 ; CLOCK_DIV_50:inst3|count_100hz[1]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.792      ;
; 0.727 ; CLOCK_DIV_50:inst3|count_100hz[2]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.847      ;
; 0.796 ; CLOCK_DIV_50:inst3|count_100hz[0]  ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; 0.000        ; 0.036      ; 0.916      ;
; 1.018 ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_100hz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; -0.500       ; 1.321      ; 2.048      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_1Mhz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.187 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.314      ;
; 0.275 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.395      ;
; 0.297 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.417      ;
; 0.308 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.429      ;
; 0.362 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 1.421      ; 1.992      ;
; 0.400 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.520      ;
; 0.768 ; CLOCK_DIV_50:inst3|count_100Khz[1]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.888      ;
; 0.822 ; CLOCK_DIV_50:inst3|count_100Khz[2]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 0.942      ;
; 0.891 ; CLOCK_DIV_50:inst3|count_100Khz[0]  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; 0.000        ; 0.036      ; 1.011      ;
; 1.083 ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; -0.500       ; 1.421      ; 2.213      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10Khz_int'                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.188 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.314      ;
; 0.206 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 1.257      ; 1.672      ;
; 0.276 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.395      ;
; 0.277 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.396      ;
; 0.278 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.397      ;
; 0.306 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.425      ;
; 0.655 ; CLOCK_DIV_50:inst3|count_1Khz[1]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.774      ;
; 0.718 ; CLOCK_DIV_50:inst3|count_1Khz[2]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.837      ;
; 0.782 ; CLOCK_DIV_50:inst3|count_1Khz[0]  ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; CLOCK_DIV_50:inst3|clock_10Khz_int ; 0.000        ; 0.035      ; 0.901      ;
; 0.878 ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int ; CLOCK_DIV_50:inst3|clock_1Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int ; -0.500       ; 1.257      ; 1.844      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_DIV_50:inst3|clock_10hz_int'                                                                                                                               ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.188 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.314      ;
; 0.203 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.323      ;
; 0.305 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.424      ;
; 0.343 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.462      ;
; 0.356 ; CLOCK_DIV_50:inst3|count_1hz[0]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.475      ;
; 0.417 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.536      ;
; 0.478 ; CLOCK_DIV_50:inst3|count_1hz[1]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.597      ;
; 0.488 ; CLOCK_DIV_50:inst3|count_1hz[2]  ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLOCK_DIV_50:inst3|clock_10hz_int ; 0.000        ; 0.035      ; 0.607      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.196 ; PWM:inst4|PWM_Count[18]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.325      ;
; 0.271 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.234      ; 0.589      ;
; 0.271 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.600      ;
; 0.272 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.601      ;
; 0.275 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.604      ;
; 0.291 ; CLOCK_DIV_50:inst3|clock_1hz_int ; CLOCK_DIV_50:inst3|CLOCK_1Hz      ; CLOCK_DIV_50:inst3|clock_10hz_int ; CLK         ; 0.000        ; -0.013     ; 0.392      ;
; 0.297 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.427      ;
; 0.302 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.431      ;
; 0.308 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[0]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.447      ;
; 0.320 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.234      ; 0.641      ;
; 0.324 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.653      ;
; 0.325 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[2]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.447      ;
; 0.330 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.451      ;
; 0.333 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.662      ;
; 0.337 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.666      ;
; 0.338 ; PWM:inst4|PWM_Count[15]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.667      ;
; 0.338 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.234      ; 0.656      ;
; 0.340 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.669      ;
; 0.378 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.507      ;
; 0.378 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.234      ; 0.696      ;
; 0.386 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.715      ;
; 0.390 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.719      ;
; 0.392 ; PWM:inst4|PWM_Count[1]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.513      ;
; 0.392 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[5]  ; CLK                               ; CLK         ; 0.000        ; 0.234      ; 0.710      ;
; 0.393 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.722      ;
; 0.397 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.726      ;
; 0.398 ; PWM:inst4|PWM_Count[0]           ; PWM:inst4|PWM_Count[1]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.519      ;
; 0.399 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.728      ;
; 0.402 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.731      ;
; 0.403 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.732      ;
; 0.409 ; CLOCK_DIV_50:inst3|count_1Mhz[4] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.530      ;
; 0.422 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.543      ;
; 0.446 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.567      ;
; 0.452 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.781      ;
; 0.452 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.781      ;
; 0.455 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.784      ;
; 0.456 ; PWM:inst4|PWM_Count[17]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.785      ;
; 0.457 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[1]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; CLOCK_DIV_50:inst3|count_1Mhz[3] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[2]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.790      ;
; 0.462 ; CLOCK_DIV_50:inst3|count_1Mhz[5] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; -0.152     ; 0.394      ;
; 0.463 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.792      ;
; 0.465 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.794      ;
; 0.466 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.795      ;
; 0.469 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; PWM:inst4|PWM_Count[12]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[8]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; PWM:inst4|PWM_Count[2]           ; PWM:inst4|PWM_Count[3]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[9]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; PWM:inst4|PWM_Count[11]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.599      ;
; 0.483 ; PWM:inst4|PWM_Count[13]          ; PWM:inst4|PWM_Count[15]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.605      ;
; 0.487 ; PWM:inst4|PWM_Count[5]           ; PWM:inst4|PWM_Count[7]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.608      ;
; 0.488 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[4]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; CLOCK_DIV_50:inst3|count_1Mhz[2] ; CLOCK_DIV_50:inst3|clock_1Mhz_int ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.610      ;
; 0.491 ; PWM:inst4|PWM_Count[3]           ; PWM:inst4|PWM_Count[5]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.612      ;
; 0.509 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.630      ;
; 0.512 ; CLOCK_DIV_50:inst3|count_1Mhz[1] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.633      ;
; 0.518 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.847      ;
; 0.518 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.847      ;
; 0.521 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.850      ;
; 0.523 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[3]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; PWM:inst4|PWM_Count[6]           ; PWM:inst4|PWM_Count[14]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.855      ;
; 0.526 ; CLOCK_DIV_50:inst3|count_1Mhz[0] ; CLOCK_DIV_50:inst3|count_1Mhz[4]  ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; PWM:inst4|PWM_Count[16]          ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.656      ;
; 0.527 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.856      ;
; 0.529 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[10]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[12]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; PWM:inst4|PWM_Count[9]           ; PWM:inst4|PWM_Count[18]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.858      ;
; 0.530 ; PWM:inst4|PWM_Count[14]          ; PWM:inst4|PWM_Count[16]           ; CLK                               ; CLK         ; 0.000        ; 0.045      ; 0.659      ;
; 0.530 ; PWM:inst4|PWM_Count[7]           ; PWM:inst4|PWM_Count[17]           ; CLK                               ; CLK         ; 0.000        ; 0.245      ; 0.859      ;
; 0.532 ; PWM:inst4|PWM_Count[8]           ; PWM:inst4|PWM_Count[11]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; PWM:inst4|PWM_Count[10]          ; PWM:inst4|PWM_Count[13]           ; CLK                               ; CLK         ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; PWM:inst4|PWM_Count[4]           ; PWM:inst4|PWM_Count[6]            ; CLK                               ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
+-------+----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -5.722  ; 0.161 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                 ; -1.465  ; 0.196 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -2.420  ; 0.186 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.137  ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.084  ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.061  ; 0.188 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_10hz_int   ; -0.371  ; 0.188 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.090  ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.165  ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  contador_3seg:inst6|Q[2]            ; -5.722  ; 0.161 ; N/A      ; N/A     ; 0.387               ;
; Design-wide TNS                      ; -53.54  ; 0.0   ; 0.0      ; 0.0     ; -65.595             ;
;  CLK                                 ; -26.104 ; 0.000 ; N/A      ; N/A     ; -31.595             ;
;  CLOCK_DIV_50:inst3|CLOCK_1Hz        ; -14.864 ; 0.000 ; N/A      ; N/A     ; -10.000             ;
;  CLOCK_DIV_50:inst3|clock_100Khz_int ; -1.264  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_DIV_50:inst3|clock_100hz_int  ; -1.288  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_DIV_50:inst3|clock_10Khz_int  ; -1.125  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_DIV_50:inst3|clock_10hz_int   ; -0.476  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_DIV_50:inst3|clock_1Khz_int   ; -1.188  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_DIV_50:inst3|clock_1Mhz_int   ; -1.509  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  contador_3seg:inst6|Q[2]            ; -5.722  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SAL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; alta          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; baja          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; normal        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RS                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; alta          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; baja          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; normal        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; alta          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; baja          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; normal        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SAL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; alta          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; baja          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; normal        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK                                 ; CLK                                 ; 251      ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLK                                 ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 74       ; 0        ; 0        ; 0        ;
; contador_3seg:inst6|Q[2]            ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 7        ; 7        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLOCK_DIV_50:inst3|clock_10hz_int   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLOCK_DIV_50:inst3|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; CLK                                 ; contador_3seg:inst6|Q[2]            ; 236      ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; contador_3seg:inst6|Q[2]            ; 11       ; 0        ; 0        ; 0        ;
; contador_3seg:inst6|Q[2]            ; contador_3seg:inst6|Q[2]            ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK                                 ; CLK                                 ; 251      ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLK                                 ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 74       ; 0        ; 0        ; 0        ;
; contador_3seg:inst6|Q[2]            ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; 7        ; 7        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLOCK_DIV_50:inst3|clock_10hz_int   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLOCK_DIV_50:inst3|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; CLK                                 ; contador_3seg:inst6|Q[2]            ; 236      ; 0        ; 0        ; 0        ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; contador_3seg:inst6|Q[2]            ; 11       ; 0        ; 0        ; 0        ;
; contador_3seg:inst6|Q[2]            ; contador_3seg:inst6|Q[2]            ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+-------------------------------------+-------------------------------------+------+-------------+
; Target                              ; Clock                               ; Type ; Status      ;
+-------------------------------------+-------------------------------------+------+-------------+
; CLK                                 ; CLK                                 ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; CLOCK_DIV_50:inst3|CLOCK_1Hz        ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_1Khz_int   ; CLOCK_DIV_50:inst3|clock_1Khz_int   ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; CLOCK_DIV_50:inst3|clock_1Mhz_int   ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_10Khz_int  ; CLOCK_DIV_50:inst3|clock_10Khz_int  ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_10hz_int   ; CLOCK_DIV_50:inst3|clock_10hz_int   ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_100Khz_int ; CLOCK_DIV_50:inst3|clock_100Khz_int ; Base ; Constrained ;
; CLOCK_DIV_50:inst3|clock_100hz_int  ; CLOCK_DIV_50:inst3|clock_100hz_int  ; Base ; Constrained ;
; contador_3seg:inst6|Q[2]            ; contador_3seg:inst6|Q[2]            ; Base ; Constrained ;
+-------------------------------------+-------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RS         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SAL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; alta        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; baja        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; normal      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RS         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SAL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; alta        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; baja        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; normal      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Fri Jan 24 18:17:19 2020
Info: Command: quartus_sta newServo -c newServo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'newServo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|CLOCK_1Hz CLOCK_DIV_50:inst3|CLOCK_1Hz
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_10hz_int CLOCK_DIV_50:inst3|clock_10hz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_100hz_int CLOCK_DIV_50:inst3|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_1Khz_int CLOCK_DIV_50:inst3|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_10Khz_int CLOCK_DIV_50:inst3|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_100Khz_int CLOCK_DIV_50:inst3|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_DIV_50:inst3|clock_1Mhz_int CLOCK_DIV_50:inst3|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name contador_3seg:inst6|Q[2] contador_3seg:inst6|Q[2]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.722              -5.722 contador_3seg:inst6|Q[2] 
    Info (332119):    -2.420             -14.864 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -1.465             -26.104 CLK 
    Info (332119):    -1.165              -1.509 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):    -1.137              -1.264 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -1.090              -1.188 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -1.084              -1.288 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -1.061              -1.125 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):    -0.371              -0.476 CLOCK_DIV_50:inst3|clock_10hz_int 
Info (332146): Worst-case hold slack is 0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.325               0.000 contador_3seg:inst6|Q[2] 
    Info (332119):     0.357               0.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):     0.357               0.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.358               0.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):     0.358               0.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):     0.358               0.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):     0.358               0.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):     0.358               0.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):     0.375               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLK 
    Info (332119):    -1.000             -10.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.387               0.000 contador_3seg:inst6|Q[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.108              -5.108 contador_3seg:inst6|Q[2] 
    Info (332119):    -2.067             -12.254 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -1.154             -20.075 CLK 
    Info (332119):    -0.926              -0.984 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):    -0.921              -0.921 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -0.879              -0.891 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -0.853              -0.853 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -0.827              -0.827 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):    -0.231              -0.231 CLOCK_DIV_50:inst3|clock_10hz_int 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 contador_3seg:inst6|Q[2] 
    Info (332119):     0.311               0.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):     0.312               0.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.334               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLK 
    Info (332119):    -1.000             -10.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.404               0.000 contador_3seg:inst6|Q[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.792              -2.792 contador_3seg:inst6|Q[2] 
    Info (332119):    -1.124              -5.092 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -0.453              -0.453 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):    -0.420              -0.420 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -0.412              -4.053 CLK 
    Info (332119):    -0.373              -0.373 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -0.334              -0.334 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -0.259              -0.259 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):     0.242               0.000 CLOCK_DIV_50:inst3|clock_10hz_int 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 contador_3seg:inst6|Q[2] 
    Info (332119):     0.186               0.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):     0.187               0.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):     0.187               0.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):     0.187               0.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):     0.187               0.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.188               0.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):     0.188               0.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):     0.196               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.595 CLK 
    Info (332119):    -1.000             -10.000 CLOCK_DIV_50:inst3|CLOCK_1Hz 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_100hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_10hz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Khz_int 
    Info (332119):    -1.000              -4.000 CLOCK_DIV_50:inst3|clock_1Mhz_int 
    Info (332119):     0.434               0.000 contador_3seg:inst6|Q[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4804 megabytes
    Info: Processing ended: Fri Jan 24 18:17:22 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


