{"connectivity":[{"name":"AUXCLKIN","displayName":"AUXCLKIN","Min":10,"Max":60,"source":{"instName":"AUXCLK","pinName":"AUXCLKIN"},"targets":[{"instName":"MCANABCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANBBCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANCBCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANDBCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANEBCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANFBCLKSEL","pinName":"AUXCLKIN"}]},{"name":"CPU1_CPUCLK","displayName":"CPU1_CPUCLK","Min":2,"Max":200,"source":{"instName":"CPU1","pinName":"CPU1_CPUCLK"},"targets":[{"instName":"CPU1_CPUCLK_domain","pinName":"in"}]},{"name":"CPU2_CPUCLK","displayName":"CPU2_CPUCLK","Min":2,"Max":200,"source":{"instName":"CPU2","pinName":"CPU2_CPUCLK"},"targets":[{"instName":"CPU2_CPUCLK_domain","pinName":"in"}]},{"name":"CPU3_CPUCLK","displayName":"CPU3_CPUCLK","Min":2,"Max":200,"source":{"instName":"CPU3","pinName":"CPU3_CPUCLK"},"targets":[{"instName":"CPU3_CPUCLK_domain","pinName":"in"}]},{"name":"ECATDIV_out","source":{"instName":"ECATDIV","pinName":"out"},"targets":[{"instName":"EtherCAT_domain","pinName":"in"},{"instName":"PHYCLKEN","pinName":"in"}]},{"name":"EMIF1CLKDIV_out","source":{"instName":"EMIF1CLKDIV","pinName":"out"},"targets":[{"instName":"EMIF1_Clock_domain","pinName":"in"}]},{"name":"EPWMCLK","displayName":"EPWMCLK","Min":60,"Max":200,"source":{"instName":"EPWMCLKDIV","pinName":"EPWMCLK"},"targets":[{"instName":"EPWM_Clock_domain","pinName":"in"}]},{"name":"ETHERCATPHYCLK","displayName":"ETHERCATPHYCLK","source":{"instName":"DIV_BY_4","pinName":"ETHERCATPHYCLK"},"targets":[{"instName":"ECATPHYCLK","pinName":"in"}]},{"name":"External_Clock","displayName":"External_Clock","Min":10,"Max":25,"source":{"instName":"XTAL_OR_X1","pinName":"External_Clock"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"X1_XTAL"},{"instName":"TMR2CLKSRCSEL","pinName":"X1_XTAL"}]},{"name":"HSMCLKDIV_out","source":{"instName":"HSMCLKDIV","pinName":"out"},"targets":[{"instName":"HSM_CLOCK_domain","pinName":"in"}]},{"name":"INTCLK","displayName":"INTCLK","Min":10,"Max":25,"source":{"instName":"PLL_REFDIV","pinName":"INTCLK"},"targets":[{"instName":"PLL_IMULT","pinName":"in"}]},{"name":"INTOSC1_out","source":{"instName":"INTOSC1","pinName":"out"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"INTOSC1"},{"instName":"TMR2CLKSRCSEL","pinName":"INTOSC1"},{"instName":"Watchdog_domain","pinName":"in"}]},{"name":"INTOSC2_out","source":{"instName":"INTOSC2","pinName":"out"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"INTOSC2"},{"instName":"TMR2CLKSRCSEL","pinName":"INTOSC2"}]},{"name":"LINACLK","displayName":"LINACLK","Min":2,"Max":150,"source":{"instName":"LINACLKDIV","pinName":"LINACLK"},"targets":[{"instName":"LINCLKA_domain","pinName":"in"}]},{"name":"LINBCLK","displayName":"LINBCLK","Min":2,"Max":150,"source":{"instName":"LINBCLKDIV","pinName":"LINBCLK"},"targets":[{"instName":"LINCLKB_domain","pinName":"in"}]},{"name":"MCANABCLKSEL_out","source":{"instName":"MCANABCLKSEL","pinName":"out"},"targets":[{"instName":"MCANACLKDIV","pinName":"in"}]},{"name":"MCANABITCLK","displayName":"MCANABITCLK","Min":2,"Max":200,"source":{"instName":"MCANACLKDIV","pinName":"MCANABITCLK"},"targets":[{"instName":"MCANA_CLOCK_domain","pinName":"in"}]},{"name":"MCANBBCLKSEL_out","source":{"instName":"MCANBBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANBCLKDIV","pinName":"in"}]},{"name":"MCANBBITCLK","displayName":"MCANBBITCLK","Min":2,"Max":200,"source":{"instName":"MCANBCLKDIV","pinName":"MCANBBITCLK"},"targets":[{"instName":"MCANB_CLOCK_domain","pinName":"in"}]},{"name":"MCANCBCLKSEL_out","source":{"instName":"MCANCBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANCCLKDIV","pinName":"in"}]},{"name":"MCANCBITCLK","displayName":"MCANCBITCLK","Min":2,"Max":200,"source":{"instName":"MCANCCLKDIV","pinName":"MCANCBITCLK"},"targets":[{"instName":"MCANC_CLOCK_domain","pinName":"in"}]},{"name":"MCANDBCLKSEL_out","source":{"instName":"MCANDBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANDCLKDIV","pinName":"in"}]},{"name":"MCANDBITCLK","displayName":"MCANDBITCLK","Min":2,"Max":200,"source":{"instName":"MCANDCLKDIV","pinName":"MCANDBITCLK"},"targets":[{"instName":"MCAND_CLOCK_domain","pinName":"in"}]},{"name":"MCANEBCLKSEL_out","source":{"instName":"MCANEBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANECLKDIV","pinName":"in"}]},{"name":"MCANEBITCLK","displayName":"MCANEBITCLK","Min":2,"Max":200,"source":{"instName":"MCANECLKDIV","pinName":"MCANEBITCLK"},"targets":[{"instName":"MCANE_CLOCK_domain","pinName":"in"}]},{"name":"MCANFBCLKSEL_out","source":{"instName":"MCANFBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANFCLKDIV","pinName":"in"}]},{"name":"MCANFBITCLK","displayName":"MCANFBITCLK","Min":2,"Max":200,"source":{"instName":"MCANFCLKDIV","pinName":"MCANFBITCLK"},"targets":[{"instName":"MCANF_CLOCK_domain","pinName":"in"}]},{"name":"OSCCLK","displayName":"OSCCLK","Min":10,"Max":25,"source":{"instName":"OSCCLKSRCSEL","pinName":"OSCCLK"},"targets":[{"instName":"PLL_REFDIV","pinName":"in"},{"instName":"SYSPLLCTL1","pinName":"OSCCLK"}]},{"name":"PERx_CPU_PLLSYSCLK_GATE_out","source":{"instName":"PERx_CPU_PLLSYSCLK_GATE","pinName":"out"},"targets":[{"instName":"EPWMCLKDIV","pinName":"in"},{"instName":"MCANABCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANBBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANCBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANDBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANEBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANFBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"PERx_SYSCLK_domain","pinName":"in"}]},{"name":"PHYCLKEN_out","source":{"instName":"PHYCLKEN","pinName":"out"},"targets":[{"instName":"DIV_BY_4","pinName":"in"}]},{"name":"PLLCLK","displayName":"PLLCLK","source":{"instName":"SYSPLLCTL1","pinName":"PLLCLK"},"targets":[{"instName":"ECATDIV","pinName":"in"},{"instName":"MCANABCLKSEL","pinName":"PLLCLK"},{"instName":"MCANBBCLKSEL","pinName":"PLLCLK"},{"instName":"MCANCBCLKSEL","pinName":"PLLCLK"},{"instName":"MCANDBCLKSEL","pinName":"PLLCLK"},{"instName":"MCANEBCLKSEL","pinName":"PLLCLK"},{"instName":"MCANFBCLKSEL","pinName":"PLLCLK"},{"instName":"SYSCLKDIVSEL","pinName":"in"}]},{"name":"PLLRAWCLK","displayName":"PLLRAWCLK","Min":6,"Max":400,"source":{"instName":"PLL_ODIV","pinName":"PLLRAWCLK"},"targets":[{"instName":"SYSPLLCTL1","pinName":"PLLRAWCLK"}]},{"name":"PLLSYSCLK","displayName":"PLLSYSCLK","Min":2,"Max":200,"source":{"instName":"SYSCLKDIVSEL","pinName":"PLLSYSCLK"},"targets":[{"instName":"CPU1","pinName":"PLLSYSCLK"},{"instName":"CPU2","pinName":"PLLSYSCLK"},{"instName":"CPU3","pinName":"PLLSYSCLK"},{"instName":"EMIF1CLKDIV","pinName":"in"},{"instName":"HSMCLKDIV","pinName":"in"},{"instName":"LINACLKDIV","pinName":"in"},{"instName":"LINBCLKDIV","pinName":"in"},{"instName":"PERx_CPU_PLLSYSCLK_GATE","pinName":"in"},{"instName":"PLLSYSCLK_domain","pinName":"in"},{"instName":"TMR2CLKSRCSEL","pinName":"PLLSYSCLK"}]},{"name":"TIMER2CLK","displayName":"TIMER2CLK","Min":2,"Max":200,"source":{"instName":"TMR2CLKPRESCALE","pinName":"TIMER2CLK"},"targets":[{"instName":"TIMER2_domain","pinName":"in"}]},{"name":"TMR2CLKSRCSEL_out","source":{"instName":"TMR2CLKSRCSEL","pinName":"out"},"targets":[{"instName":"TMR2CLKPRESCALE","pinName":"in"}]},{"name":"VCOCLK","displayName":"VCOCLK","Min":220,"Max":600,"source":{"instName":"PLL_IMULT","pinName":"VCOCLK"},"targets":[{"instName":"PLL_ODIV","pinName":"in"}]},{"name":"X1_out","source":{"instName":"X1","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"X1"}]},{"name":"XTAL_out","source":{"instName":"XTAL","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"XTAL"}]}],"ipInstances":[{"description":"Auxillary Clock","name":"AUXCLK","type":"PinFunction","inPins":[],"outPins":[{"name":"AUXCLKIN","displayName":""}],"outputValue":20,"resetValue":[],"rangeValue":[],"Min":10,"Max":60,"modulePins":[],"shape":"PinFunction"},{"description":"CPU1 Block","name":"CPU1","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPU1_CPUCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"shape":"LargeSquare","modulePins":[{"name":"PLLSYSCLK"}]},{"description":"CPU1_CPUCLK domain","name":"CPU1_CPUCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"CPU2 Block","name":"CPU2","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPU2_CPUCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"shape":"LargeSquare","modulePins":[{"name":"PLLSYSCLK"}]},{"description":"CPU2_CPUCLK domain","name":"CPU2_CPUCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"CPU3 Block","name":"CPU3","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPU3_CPUCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"shape":"LargeSquare","modulePins":[{"name":"PLLSYSCLK"}]},{"description":"CPU3_CPUCLK domain","name":"CPU3_CPUCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"Divide ETHERCAT Clock by 4","name":"DIV_BY_4","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"ETHERCATPHYCLK"}],"outputValue":[],"resetValue":4,"divideValues":[4],"Min":[],"Max":[],"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"ETHERCAT Divider","name":"ECATDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"out"}],"outputValue":[],"resetValue":8,"divideValues":[1,2,3,4,5,6,7,8],"Min":[],"Max":[],"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EtherCAT PHY Clock","name":"ECATPHYCLK","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"SmallSquare","modulePins":[{"name":"in","displayName":""}]},{"description":"EMIF1 Clock Divider","name":"EMIF1CLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"out"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,4],"Min":0,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EMIF1 Clock Domain","name":"EMIF1_Clock_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EMIF1"}]},{"description":"EPWM Divider","name":"EPWMCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"EPWMCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2],"Min":60,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EPWM Clock Domain","name":"EPWM_Clock_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EPWM"}]},{"description":"EtherCAT Domain","name":"EtherCAT_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EtherCAT"}]},{"description":"HSM Clock Divider","name":"HSMCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"out"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"HSM Clock Domain","name":"HSM_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"FLC0"},{"name":"HSM"}]},{"description":"Internal Oscillator 1","name":"INTOSC1","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[],"shape":"Oscillator"},{"description":"Internal Oscillator 2","name":"INTOSC2","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[],"shape":"Oscillator"},{"description":"LINA Clock Divider","name":"LINACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LINACLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,4],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"LINB Clock Divider","name":"LINBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LINBCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,4],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"LINA Clock Domain","name":"LINCLKA_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"LIN"}]},{"description":"LINB Clock Domain","name":"LINCLKB_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"LIN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANABCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCANA Clock Divider","name":"MCANACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANABITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANA Clock Domain","name":"MCANA_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANBBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCANB Clock Divider","name":"MCANBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANBBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANB Clock Domain","name":"MCANB_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANCBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCANC Clock Divider","name":"MCANCCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANCBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANC Clock Domain","name":"MCANC_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANDBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCAND Clock Divider","name":"MCANDCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANDBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCAND Clock Domain","name":"MCAND_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANEBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCANE Clock Divider","name":"MCANECLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANEBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANE Clock Domain","name":"MCANE_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANFBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"PLLCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLCLK"}],"shape":"Mux"},{"description":"MCANF Clock Divider","name":"MCANFCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANFBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANF Clock Domain","name":"MCANF_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select INTOSC1 (or) INTOSC2 (or) XTAL","name":"OSCCLKSRCSEL","type":"Mux","inPins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"outPins":[{"name":"OSCCLK","displayName":""}],"outputValue":[],"resetValue":"X1_XTAL","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"X1_XTAL"},{"name":"INTOSC2"},{"name":"INTOSC1"}],"shape":"Mux"},{"description":"CPU Peripheral Clock Gate","name":"PERx_CPU_PLLSYSCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral Clock Domain","name":"PERx_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"ECAP"},{"name":"EQEP"},{"name":"EPG"},{"name":"SDFM"},{"name":"SENT"},{"name":"WADI"},{"name":"CLB"},{"name":"CMPSS"},{"name":"ADC"},{"name":"DAC"},{"name":"SPI"},{"name":"PMBUS"},{"name":"UART"},{"name":"FSI"},{"name":"I2C"}],"shape":"NamedConnection"},{"description":"Enable / Disable ETHERCAT PHY CLK","name":"PHYCLKEN","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"PLLSYSCLK domain","name":"PLLSYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"GPIOs"},{"name":"IPC"},{"name":"ESM"},{"name":"XBAR"},{"name":"RTDMAx"},{"name":"FRIx"},{"name":"LCM"},{"name":"PeripheralBridges"},{"name":"LPxRAMs"},{"name":"M0RAM"},{"name":"LDxRAMs"},{"name":"CPxRAMs"},{"name":"CDxRAMs"},{"name":"SystemControl"},{"name":"PIPEx"},{"name":"SSU"},{"name":"HRCAL"},{"name":"HRPWM"},{"name":"CPUTIMERx"},{"name":"DLT"},{"name":"FLC1"},{"name":"FLC2"},{"name":"ERAD"},{"name":"XINT"}],"shape":"NamedConnection"},{"description":"SYSPLL Integer Multiplier","name":"PLL_IMULT","type":"Multiplier","inPins":[{"name":"in"}],"outPins":[{"name":"VCOCLK"}],"outputValue":[],"resetValue":32,"multiplyValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255],"Min":220,"Max":600,"modulePins":[{"name":"in"}],"shape":"Multiplier"},{"description":"SYSPLL Output Clock Divider","name":"PLL_ODIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLRAWCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":6,"Max":400,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"SYSPLL Reference Clock Divide","name":"PLL_REFDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"INTCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":10,"Max":25,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select System Clock Divider","name":"SYSCLKDIVSEL","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLSYSCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select PLLRAWCLK (or) OSCCLK","name":"SYSPLLCTL1","type":"Mux","inPins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"outPins":[{"name":"PLLCLK","displayName":""}],"outputValue":[],"resetValue":"PLLRAWCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"shape":"Mux"},{"description":"CPU Timer 2 Clock Domain","name":"TIMER2_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"CPUTIMER2"}]},{"description":"CPU Timer 2 Clock Divider","name":"TMR2CLKPRESCALE","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"TIMER2CLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4,8,16],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select PLLSYSCLK (or) INTOSC1 (or) INTOSC2 (or) XTAL","name":"TMR2CLKSRCSEL","type":"Mux","inPins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"PLLSYSCLK"},{"name":"X1_XTAL"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PLLSYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"PLLSYSCLK"},{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"shape":"Mux"},{"description":"Watchdog domain","name":"Watchdog_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"WDCLK"}]},{"description":"External Oscillator","name":"X1","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":25,"resetValue":[],"rangeValue":[],"Min":10,"Max":25,"modulePins":[],"shape":"PinFunction"},{"description":"External Crystal (or) Resonator","name":"XTAL","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":10,"Max":20,"modulePins":[],"shape":"PinFunction"},{"description":"XTAL (or) X1","name":"XTAL_OR_X1","type":"Mux","inPins":[{"name":"X1"},{"name":"XTAL"}],"outPins":[{"name":"External_Clock","displayName":""}],"outputValue":[],"resetValue":"X1","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"XTAL"},{"name":"X1"}],"shape":"Mux"}],"groups":[{"name":"PLL_Group","displayName":"SYSPLL","ipInstances":["INTCLK","PLL_IMULT","PLL_ODIV","PLL_REFDIV","VCOCLK"],"groups":[]}]}
