{"vcs1":{"timestamp_begin":1753696006.572614399, "rt":9.18, "ut":9.64, "st":0.55}}
{"vcselab":{"timestamp_begin":1753696015.937471933, "rt":0.37, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1753696016.423394071, "rt":0.74, "ut":0.45, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753696004.744146489}
{"VCS_COMP_START_TIME": 1753696004.744146489}
{"VCS_COMP_END_TIME": 1753696017.474882138}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 481892}}
{"vcselab": {"peak_mem": 182868}}
