

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'
================================================================
* Date:           Sat Apr 12 12:19:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.746 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       42|       42|  0.420 us|  0.420 us|   41|   41|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2  |       40|       40|         2|          1|          1|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U458  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_165_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln46_1_fu_237_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln46_fu_243_p2       |         +|   0|  0|  13|           6|           6|
    |i_27_fu_177_p2           |         +|   0|  0|  12|           4|           1|
    |j_1_fu_253_p2            |         +|   0|  0|  10|           3|           1|
    |icmp_ln44_fu_159_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln45_fu_183_p2      |      icmp|   0|  0|  12|           3|           4|
    |select_ln44_1_fu_197_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln44_fu_189_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  95|          37|          32|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_fu_68                               |   9|          2|    4|          8|
    |indvar_flatten_fu_72                  |   9|          2|    6|         12|
    |j_fu_64                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln46_reg_346         |  6|   0|    6|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_68                  |  4|   0|    4|          0|
    |indvar_flatten_fu_72     |  6|   0|    6|          0|
    |j_fu_64                  |  3|   0|    3|          0|
    |trunc_ln45_reg_351       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|w_l_plus1_0_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_0_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_0_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_1_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_1_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_1_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_2_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_2_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_2_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_3_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_3_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_3_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_T_address0  |  out|    6|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_we0       |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_d0        |  out|   25|   ap_memory|                                                  w_l_plus1_T|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../layer.h:45->../layer.h:184]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:44->../layer.h:184]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 0, i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 9 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln45 = store i3 0, i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 10 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln44 = icmp_eq  i6 %indvar_flatten_load, i6 40" [../layer.h:44->../layer.h:184]   --->   Operation 13 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln44 = add i6 %indvar_flatten_load, i6 1" [../layer.h:44->../layer.h:184]   --->   Operation 14 'add' 'add_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc8.i, void %_Z9transposeILm10ELm4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub" [../layer.h:44->../layer.h:184]   --->   Operation 15 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_27 = add i4 %i_load, i4 1" [../layer.h:44->../layer.h:184]   --->   Operation 18 'add' 'i_27' <Predicate = (!icmp_ln44)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.74ns)   --->   "%icmp_ln45 = icmp_eq  i3 %j_load, i3 4" [../layer.h:45->../layer.h:184]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i3 0, i3 %j_load" [../layer.h:44->../layer.h:184]   --->   Operation 20 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i4 %i_27, i4 %i_load" [../layer.h:44->../layer.h:184]   --->   Operation 21 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %select_ln44_1" [../layer.h:44->../layer.h:184]   --->   Operation 22 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i4 %select_ln44_1" [../layer.h:44->../layer.h:184]   --->   Operation 23 'zext' 'select_ln44_1_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_l_plus1_0_addr = getelementptr i25 %w_l_plus1_0, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 24 'getelementptr' 'w_l_plus1_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_l_plus1_1_addr = getelementptr i25 %w_l_plus1_1, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 25 'getelementptr' 'w_l_plus1_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_l_plus1_2_addr = getelementptr i25 %w_l_plus1_2, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 26 'getelementptr' 'w_l_plus1_2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_l_plus1_3_addr = getelementptr i25 %w_l_plus1_3, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 27 'getelementptr' 'w_l_plus1_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i4 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 28 'load' 'w_l_plus1_0_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i4 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 29 'load' 'w_l_plus1_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 30 [2/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i4 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 30 'load' 'w_l_plus1_2_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 31 [2/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i4 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 31 'load' 'w_l_plus1_3_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln44, i3 0" [../layer.h:46->../layer.h:184]   --->   Operation 32 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln44, i1 0" [../layer.h:46->../layer.h:184]   --->   Operation 33 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %tmp_10" [../layer.h:46->../layer.h:184]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_1 = add i6 %tmp_9, i6 %zext_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 35 'add' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln46 = add i6 %add_ln46_1, i6 %select_ln44_1_cast" [../layer.h:46->../layer.h:184]   --->   Operation 36 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i3 %select_ln44" [../layer.h:45->../layer.h:184]   --->   Operation 37 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.74ns)   --->   "%j_1 = add i3 %select_ln44, i3 1" [../layer.h:45->../layer.h:184]   --->   Operation 38 'add' 'j_1' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 %add_ln44, i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 39 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 %select_ln44_1, i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 40 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln45 = store i3 %j_1, i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 41 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i4 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 44 'load' 'w_l_plus1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i4 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 45 'load' 'w_l_plus1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i4 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 46 'load' 'w_l_plus1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i4 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 47 'load' 'w_l_plus1_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %add_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 48 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln46_1" [../layer.h:46->../layer.h:184]   --->   Operation 49 'getelementptr' 'w_l_plus1_T_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:45->../layer.h:184]   --->   Operation 50 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.60ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %w_l_plus1_0_load, i2 1, i25 %w_l_plus1_1_load, i2 2, i25 %w_l_plus1_2_load, i2 3, i25 %w_l_plus1_3_load, i25 0, i2 %trunc_ln45" [../layer.h:46->../layer.h:184]   --->   Operation 51 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln46 = store i25 %tmp, i6 %w_l_plus1_T_addr" [../layer.h:46->../layer.h:184]   --->   Operation 52 'store' 'store_ln46' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i" [../layer.h:45->../layer.h:184]   --->   Operation 53 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_T]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln44            (store            ) [ 000]
store_ln45            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln44             (icmp             ) [ 010]
add_ln44              (add              ) [ 000]
br_ln44               (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
i_27                  (add              ) [ 000]
icmp_ln45             (icmp             ) [ 000]
select_ln44           (select           ) [ 000]
select_ln44_1         (select           ) [ 000]
zext_ln44             (zext             ) [ 000]
select_ln44_1_cast    (zext             ) [ 000]
w_l_plus1_0_addr      (getelementptr    ) [ 011]
w_l_plus1_1_addr      (getelementptr    ) [ 011]
w_l_plus1_2_addr      (getelementptr    ) [ 011]
w_l_plus1_3_addr      (getelementptr    ) [ 011]
tmp_9                 (bitconcatenate   ) [ 000]
tmp_10                (bitconcatenate   ) [ 000]
zext_ln46             (zext             ) [ 000]
add_ln46_1            (add              ) [ 000]
add_ln46              (add              ) [ 011]
trunc_ln45            (trunc            ) [ 011]
j_1                   (add              ) [ 000]
store_ln44            (store            ) [ 000]
store_ln44            (store            ) [ 000]
store_ln45            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
w_l_plus1_0_load      (load             ) [ 000]
w_l_plus1_1_load      (load             ) [ 000]
w_l_plus1_2_load      (load             ) [ 000]
w_l_plus1_3_load      (load             ) [ 000]
zext_ln46_1           (zext             ) [ 000]
w_l_plus1_T_addr      (getelementptr    ) [ 000]
specpipeline_ln45     (specpipeline     ) [ 000]
tmp                   (sparsemux        ) [ 000]
store_ln46            (store            ) [ 000]
br_ln45               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_l_plus1_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_l_plus1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_l_plus1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_l_plus1_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_l_plus1_T">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_1_VITIS_LOOP_45_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="w_l_plus1_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="25" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_0_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="w_l_plus1_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="25" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w_l_plus1_2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="25" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_2_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="w_l_plus1_3_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="25" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_3_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_0_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_1_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_2_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_3_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w_l_plus1_T_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="25" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln46_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="25" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln44_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln45_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln44_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln44_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_27_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln45_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln44_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln44_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln44_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln44_1_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_1_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_10_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln46_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln46_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln46_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln45_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln44_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln44_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln45_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln46_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="25" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="0" index="2" bw="25" slack="0"/>
<pin id="282" dir="0" index="3" bw="2" slack="0"/>
<pin id="283" dir="0" index="4" bw="25" slack="0"/>
<pin id="284" dir="0" index="5" bw="2" slack="0"/>
<pin id="285" dir="0" index="6" bw="25" slack="0"/>
<pin id="286" dir="0" index="7" bw="2" slack="0"/>
<pin id="287" dir="0" index="8" bw="25" slack="0"/>
<pin id="288" dir="0" index="9" bw="25" slack="0"/>
<pin id="289" dir="0" index="10" bw="2" slack="1"/>
<pin id="290" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="326" class="1005" name="w_l_plus1_0_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_0_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="w_l_plus1_1_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_1_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_l_plus1_2_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_2_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="w_l_plus1_3_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_3_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln46_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln45_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="76" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="90" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="97" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="171" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="171" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="183" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="177" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="174" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="216"><net_src comp="197" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="189" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="189" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="217" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="213" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="189" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="189" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="165" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="197" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="253" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="293"><net_src comp="104" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="295"><net_src comp="110" pin="3"/><net_sink comp="278" pin=4"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="297"><net_src comp="116" pin="3"/><net_sink comp="278" pin=6"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="278" pin=7"/></net>

<net id="299"><net_src comp="122" pin="3"/><net_sink comp="278" pin=8"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="278" pin=9"/></net>

<net id="301"><net_src comp="278" pin="11"/><net_sink comp="135" pin=1"/></net>

<net id="305"><net_src comp="64" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="312"><net_src comp="68" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="319"><net_src comp="72" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="329"><net_src comp="76" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="334"><net_src comp="83" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="339"><net_src comp="90" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="344"><net_src comp="97" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="349"><net_src comp="243" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="354"><net_src comp="249" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="278" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_l_plus1_0 | {}
	Port: w_l_plus1_1 | {}
	Port: w_l_plus1_2 | {}
	Port: w_l_plus1_3 | {}
	Port: w_l_plus1_T | {2 }
 - Input state : 
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_0 | {1 2 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_1 | {1 2 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_2 | {1 2 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 : w_l_plus1_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln44 : 1
		store_ln45 : 1
		indvar_flatten_load : 1
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		j_load : 1
		i_load : 1
		i_27 : 2
		icmp_ln45 : 2
		select_ln44 : 3
		select_ln44_1 : 3
		zext_ln44 : 4
		select_ln44_1_cast : 4
		w_l_plus1_0_addr : 5
		w_l_plus1_1_addr : 5
		w_l_plus1_2_addr : 5
		w_l_plus1_3_addr : 5
		w_l_plus1_0_load : 6
		w_l_plus1_1_load : 6
		w_l_plus1_2_load : 6
		w_l_plus1_3_load : 6
		tmp_9 : 4
		tmp_10 : 4
		zext_ln46 : 5
		add_ln46_1 : 6
		add_ln46 : 7
		trunc_ln45 : 4
		j_1 : 4
		store_ln44 : 3
		store_ln44 : 4
		store_ln45 : 5
	State 2
		w_l_plus1_T_addr : 1
		tmp : 1
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln44_fu_165      |    0    |    13   |
|          |        i_27_fu_177        |    0    |    12   |
|    add   |     add_ln46_1_fu_237     |    0    |    13   |
|          |      add_ln46_fu_243      |    0    |    13   |
|          |         j_1_fu_253        |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln44_fu_159     |    0    |    13   |
|          |      icmp_ln45_fu_183     |    0    |    10   |
|----------|---------------------------|---------|---------|
| sparsemux|         tmp_fu_278        |    0    |    20   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln44_fu_189    |    0    |    3    |
|          |    select_ln44_1_fu_197   |    0    |    4    |
|----------|---------------------------|---------|---------|
|          |      zext_ln44_fu_205     |    0    |    0    |
|   zext   | select_ln44_1_cast_fu_213 |    0    |    0    |
|          |      zext_ln46_fu_233     |    0    |    0    |
|          |     zext_ln46_1_fu_274    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_9_fu_217       |    0    |    0    |
|          |       tmp_10_fu_225       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln45_fu_249     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   111   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln46_reg_346    |    6   |
|        i_reg_309       |    4   |
| indvar_flatten_reg_316 |    6   |
|        j_reg_302       |    3   |
|   trunc_ln45_reg_351   |    2   |
|w_l_plus1_0_addr_reg_326|    4   |
|w_l_plus1_1_addr_reg_331|    4   |
|w_l_plus1_2_addr_reg_336|    4   |
|w_l_plus1_3_addr_reg_341|    4   |
+------------------------+--------+
|          Total         |   37   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_110 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   32   ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   37   |   147  |
+-----------+--------+--------+--------+
