INFO-FLOW: Workspace D:/Vivado/FFT_sol/FFT_sol_2/solution1 opened at Wed Jun 25 08:08:35 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z030-sbv485-1 
Execute       create_platform xc7z030-sbv485-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z030-sbv485-1'
Command       create_platform done; 0.722 sec.
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.97 sec.
Execute   set_part xc7z030sbv485-1 
INFO: [HLS 200-1510] Running: set_part xc7z030sbv485-1 
Execute     create_platform xc7z030sbv485-1 -board  
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.123 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./FFT_sol_2/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FFT_sol_2/solution1/directives.tcl
Execute     set_directive_top -name fft32 fft32 
INFO: [HLS 200-1510] Running: set_directive_top -name fft32 fft32 
Execute     set_directive_inline cmul 
INFO: [HLS 200-1510] Running: set_directive_inline cmul 
Execute     set_directive_inline radix4_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline radix4_bfly 
Execute     set_directive_inline radix2_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline radix2_bfly 
Execute     set_directive_inline bit_reverse 
INFO: [HLS 200-1510] Running: set_directive_inline bit_reverse 
Execute     set_directive_interface -mode ap_ctrl_none fft32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none fft32 
Execute     set_directive_interface -mode axis -register_mode both -register fft32 in_stream 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 in_stream 
Execute     set_directive_interface -mode axis -register_mode both -register fft32 out_stream 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 out_stream 
Execute     set_directive_array_partition -type complete -dim 1 fft32 data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 data 
Execute     set_directive_array_partition -type complete -dim 1 fft32 stage0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage0 
Execute     set_directive_array_partition -type complete -dim 1 fft32 stage1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage1 
Execute     set_directive_array_partition -type complete fft32 stage2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete fft32 stage2 
Execute     set_directive_unroll fft32/bit_rev_assign_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/bit_rev_assign_loop 
Execute     set_directive_unroll fft32/stage1_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage1_loop 
Execute     set_directive_unroll fft32/stage2_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage2_loop 
Execute     set_directive_array_partition -type complete -dim 1 fft32/stage2_loop w 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32/stage2_loop w 
Execute     set_directive_unroll fft32/twiddle_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/twiddle_loop 
Execute     set_directive_unroll fft32/stage3_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage3_loop 
Execute     set_directive_pipeline -II 1 fft32/output_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 fft32/output_loop 
Execute     set_directive_pipeline -II 1 fft32/input_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 fft32/input_loop 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 108.129 MB.
Execute       set_directive_top fft32 -name=fft32 
Execute       source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'FFT32_check.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FFT32_check.cpp as C++
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang FFT32_check.cpp -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vivado/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.cpp.clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/all.directive.json -fix-errors D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.127 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.723 sec.
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.bc {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.378 seconds; current allocated memory: 113.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.g.bc"  
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/FFT32_check.g.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Vivado/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.492 sec.
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft32 -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft32 -reflow-float-conversion -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.681 sec.
Execute       run_link_or_opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vivado/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft32 
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fft32 -mllvm -hls-db-dir -mllvm D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Vivado/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_530.000000_DSP_400.000000_FF_157200.000000_LUT_78600.000000_SLICE_19650.000000_URAM_0.000000 -device-name-info=xc7z030sbv485-1 > D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'cmul(complex_t const&, complex_t const&)' into 'radix2_bfly(complex_t&, complex_t&, complex_t const&)' (FFT32_check.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'radix2_bfly(complex_t&, complex_t&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:151:9)
INFO: [HLS 214-131] Inlining function 'bit_reverse(unsigned int, int)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:86:26)
INFO: [HLS 214-131] Inlining function 'radix4_bfly(complex_t&, complex_t&, complex_t&, complex_t&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:133:9)
INFO: [HLS 214-131] Inlining function 'cmul(complex_t const&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:132:23)
INFO: [HLS 214-131] Inlining function 'radix4_bfly(complex_t&, complex_t&, complex_t&, complex_t&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:97:9)
INFO: [HLS 214-131] Inlining function 'cmul(complex_t const&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:131:23)
INFO: [HLS 214-131] Inlining function 'cmul(complex_t const&, complex_t const&)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:130:23)
INFO: [HLS 214-186] Unrolling loop 'stage3_loop' (FFT32_check.cpp:145:5) in function 'fft32' completely with a factor of 16 (FFT32_check.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'stage2_loop' (FFT32_check.cpp:110:5) in function 'fft32' completely with a factor of 8 (FFT32_check.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'twiddle_loop' (FFT32_check.cpp:122:9) in function 'fft32' completely with a factor of 3 (FFT32_check.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'stage1_loop' (FFT32_check.cpp:94:5) in function 'fft32' completely with a factor of 8 (FFT32_check.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'bit_rev_assign_loop' (FFT32_check.cpp:84:5) in function 'fft32' completely with a factor of 32 (FFT32_check.cpp:63:0)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:117:19)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:68:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:81:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:90:15)
WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:106:15)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'axis_data::axis_data()' (./FFT32.h:50:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::circ_range_redux<16, 4, 17>(ap_ufixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>&, ap_ufixed<17, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.55)' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::cordic_circ_apfixed<18, 3, 0>(ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<16, 4>(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((16) - (4)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.55)' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.106)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'axis_data::axis_data()' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'complex_t::complex_t(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'fft32(hls::stream<axis_data, 0>&, hls::stream<axis_data, 0>&)' (FFT32_check.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to 'data.real': Complete partitioning on dimension 1. (FFT32_check.cpp:68:15)
INFO: [HLS 214-248] Applying array_partition to 'data.imag': Complete partitioning on dimension 1. (FFT32_check.cpp:68:15)
INFO: [HLS 214-248] Applying array_partition to 'stage2.real': Complete partitioning on dimension 1. (FFT32_check.cpp:106:15)
INFO: [HLS 214-248] Applying array_partition to 'stage2.imag': Complete partitioning on dimension 1. (FFT32_check.cpp:106:15)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.637 seconds; current allocated memory: 114.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.984 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft32 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.0.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 123.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.1.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::cos<16, 4>' into 'fft32' (FFT32_check.cpp:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<16, 4>' into 'fft32' (FFT32_check.cpp:125) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 127.793 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.g.1.bc to D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.1.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::cos<16, 4>' into 'fft32' (FFT32_check.cpp:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<16, 4>' into 'fft32' (FFT32_check.cpp:125) automatically.
Command         transform done; 0.228 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:88:9) to (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::generic_sincos<16, 4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::generic_sincos<16, 4>'... converting 4 basic blocks.
Command         transform done; 0.109 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 153.594 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.2.bc -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.261 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 189.379 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.835 sec.
Command     elaborate done; 33.881 sec.
Execute     ap_eval exec zip -j D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft32' ...
Execute       ap_set_top_model fft32 
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1' to 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<16, 4>' to 'generic_sincos_16_4_s'.
Execute       get_model_list fft32 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft32 
Execute       preproc_iomode -model fft32_Pipeline_output_loop 
Execute       preproc_iomode -model generic_sincos<16, 4> 
Execute       preproc_iomode -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       preproc_iomode -model fft32_Pipeline_input_loop 
Execute       get_model_list fft32 -filter all-wo-channel 
INFO-FLOW: Model list for configure: fft32_Pipeline_input_loop {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Configuring Module : fft32_Pipeline_input_loop ...
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_input_loop 
INFO-FLOW: Configuring Module : generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       apply_spec_resource_limit generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : generic_sincos<16, 4> ...
Execute       set_default_model generic_sincos<16, 4> 
Execute       apply_spec_resource_limit generic_sincos<16, 4> 
INFO-FLOW: Configuring Module : fft32_Pipeline_output_loop ...
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       apply_spec_resource_limit fft32_Pipeline_output_loop 
INFO-FLOW: Configuring Module : fft32 ...
Execute       set_default_model fft32 
Execute       apply_spec_resource_limit fft32 
INFO-FLOW: Model list for preprocess: fft32_Pipeline_input_loop {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Preprocessing Module: fft32_Pipeline_input_loop ...
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_input_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_input_loop 
INFO-FLOW: Preprocessing Module: generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 ...
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       cdfg_preprocess -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: generic_sincos<16, 4> ...
Execute       set_default_model generic_sincos<16, 4> 
Execute       cdfg_preprocess -model generic_sincos<16, 4> 
Execute       rtl_gen_preprocess generic_sincos<16, 4> 
INFO-FLOW: Preprocessing Module: fft32_Pipeline_output_loop ...
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       cdfg_preprocess -model fft32_Pipeline_output_loop 
Execute       rtl_gen_preprocess fft32_Pipeline_output_loop 
INFO-FLOW: Preprocessing Module: fft32 ...
Execute       set_default_model fft32 
Execute       cdfg_preprocess -model fft32 
Execute       rtl_gen_preprocess fft32 
INFO-FLOW: Model list for synthesis: fft32_Pipeline_input_loop {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       schedule -model fft32_Pipeline_input_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'input_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 196.363 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_input_loop.
Execute       set_default_model fft32_Pipeline_input_loop 
Execute       bind -model fft32_Pipeline_input_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 197.555 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_input_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       schedule -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 198.035 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1.
Execute       set_default_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       bind -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 198.297 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_sincos<16, 4> 
Execute       schedule -model generic_sincos<16, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 198.742 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_sincos<16, 4>.
Execute       set_default_model generic_sincos<16, 4> 
Execute       bind -model generic_sincos<16, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 198.805 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.bind.adb -f 
INFO-FLOW: Finish binding generic_sincos<16, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32_Pipeline_output_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       schedule -model fft32_Pipeline_output_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 199.293 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft32_Pipeline_output_loop.
Execute       set_default_model fft32_Pipeline_output_loop 
Execute       bind -model fft32_Pipeline_output_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 199.492 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.bind.adb -f 
INFO-FLOW: Finish binding fft32_Pipeline_output_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft32 
Execute       schedule -model fft32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln11_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln10_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.598 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.649 seconds; current allocated memory: 210.062 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.verbose.sched.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.sched.adb -f 
Command       db_write done; 0.114 sec.
INFO-FLOW: Finish scheduling fft32.
Execute       set_default_model fft32 
Execute       bind -model fft32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.317 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 210.121 MB.
Execute       syn_report -verbosereport -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.verbose.bind.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.bind.adb -f 
Command       db_write done; 0.141 sec.
INFO-FLOW: Finish binding fft32.
Execute       get_model_list fft32 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fft32_Pipeline_input_loop 
Execute       rtl_gen_preprocess generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 
Execute       rtl_gen_preprocess generic_sincos<16, 4> 
Execute       rtl_gen_preprocess fft32_Pipeline_output_loop 
Execute       rtl_gen_preprocess fft32 
INFO-FLOW: Model list for RTL generation: fft32_Pipeline_input_loop {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_input_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_input_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 211.633 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_input_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/vhdl/fft32_fft32_Pipeline_input_loop 
Execute       gen_rtl fft32_Pipeline_input_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/verilog/fft32_fft32_Pipeline_input_loop 
Execute       syn_report -csynth -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_Pipeline_input_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_Pipeline_input_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_input_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_input_loop -f -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.adb 
Execute       db_write -model fft32_Pipeline_input_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_input_loop -p D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R' to 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'.
INFO: [RTMG 210-279] Implementing memory 'fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 216.184 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/vhdl/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
Execute       gen_rtl generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
Execute       syn_report -csynth -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -f -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.adb 
Execute       db_write -model generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -bindview -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1 -p D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_sincos<16, 4> -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_16ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_22ns_35_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_16_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 217.535 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_sincos<16, 4> -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/vhdl/fft32_generic_sincos_16_4_s 
Execute       gen_rtl generic_sincos<16, 4> -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/verilog/fft32_generic_sincos_16_4_s 
Execute       syn_report -csynth -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/generic_sincos_16_4_s_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/generic_sincos_16_4_s_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model generic_sincos<16, 4> -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model generic_sincos<16, 4> -f -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.adb 
Execute       db_write -model generic_sincos<16, 4> -bindview -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_sincos<16, 4> -p D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32_Pipeline_output_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32_Pipeline_output_loop -top_prefix fft32_ -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft32_Pipeline_output_loop' pipeline 'output_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32_Pipeline_output_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 219.316 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32_Pipeline_output_loop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/vhdl/fft32_fft32_Pipeline_output_loop 
Execute       gen_rtl fft32_Pipeline_output_loop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/verilog/fft32_fft32_Pipeline_output_loop 
Execute       syn_report -csynth -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_Pipeline_output_loop_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_Pipeline_output_loop_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32_Pipeline_output_loop -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       db_write -model fft32_Pipeline_output_loop -f -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.adb 
Execute       db_write -model fft32_Pipeline_output_loop -bindview -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32_Pipeline_output_loop -p D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft32 -top_prefix  -sub_prefix fft32_ -mg_file D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft32/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft32/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft32' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14s_28s_28_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_14s_28s_28_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft32'.
Command       create_rtl_model done; 0.265 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 231.883 MB.
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft32 -istop -style xilinx -f -lang vhdl -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/vhdl/fft32 
Execute       gen_rtl fft32 -istop -style xilinx -f -lang vlog -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/verilog/fft32 
Execute       syn_report -csynth -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_csynth.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -rtlxml -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/fft32_csynth.xml 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -verbosereport -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.verbose.rpt 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Command       syn_report done; 0.217 sec.
Execute       db_write -model fft32 -f -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.adb 
Command       db_write done; 0.212 sec.
Execute       db_write -model fft32 -bindview -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft32 -p D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32 
Execute       export_constraint_db -f -tool general -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.constraint.tcl 
Execute       syn_report -designview -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.design.xml 
Command       syn_report done; 0.131 sec.
Execute       syn_report -csynthDesign -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/csynth.rpt -MHOut D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z030-sbv485-1 
Execute           ap_family_info -name xc7z030-sbv485-1 -data names 
Execute           ap_part_info -quiet -name xc7z030-sbv485-1 -data family 
Execute       syn_report -wcfg -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fft32 -o D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.protoinst 
Execute       sc_get_clocks fft32 
Execute       sc_get_portdomain fft32 
INFO-FLOW: Model list for RTL component generation: fft32_Pipeline_input_loop {generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1} {generic_sincos<16, 4>} fft32_Pipeline_output_loop fft32
INFO-FLOW: Handling components in module [fft32_Pipeline_input_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.
INFO-FLOW: Append model fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_sincos_16_4_s] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
INFO-FLOW: Found component fft32_mul_14ns_22ns_35_1_1.
INFO-FLOW: Append model fft32_mul_14ns_22ns_35_1_1
INFO-FLOW: Found component fft32_mac_muladd_2ns_16ns_18ns_18_4_1.
INFO-FLOW: Append model fft32_mac_muladd_2ns_16ns_18ns_18_4_1
INFO-FLOW: Handling components in module [fft32_Pipeline_output_loop] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
INFO-FLOW: Found component fft32_mux_32_5_16_1_1.
INFO-FLOW: Append model fft32_mux_32_5_16_1_1
INFO-FLOW: Found component fft32_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft32] ... 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.compgen.tcl 
INFO-FLOW: Found component fft32_mul_16s_14s_28_1_1.
INFO-FLOW: Append model fft32_mul_16s_14s_28_1_1
INFO-FLOW: Found component fft32_mac_mulsub_16s_14s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO-FLOW: Found component fft32_mac_muladd_16s_14s_28s_28_4_1.
INFO-FLOW: Append model fft32_mac_muladd_16s_14s_28s_28_4_1
INFO-FLOW: Found component fft32_regslice_both.
INFO-FLOW: Append model fft32_regslice_both
INFO-FLOW: Found component fft32_regslice_both.
INFO-FLOW: Append model fft32_regslice_both
INFO-FLOW: Append model fft32_Pipeline_input_loop
INFO-FLOW: Append model generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: Append model generic_sincos_16_4_s
INFO-FLOW: Append model fft32_Pipeline_output_loop
INFO-FLOW: Append model fft32
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft32_flow_control_loop_pipe_sequential_init fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb fft32_flow_control_loop_pipe_sequential_init fft32_mul_14ns_22ns_35_1_1 fft32_mac_muladd_2ns_16ns_18ns_18_4_1 fft32_mux_32_5_16_1_1 fft32_flow_control_loop_pipe_sequential_init fft32_mul_16s_14s_28_1_1 fft32_mac_mulsub_16s_14s_28s_28_4_1 fft32_mac_muladd_16s_14s_28s_28_4_1 fft32_regslice_both fft32_regslice_both fft32_Pipeline_input_loop generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 generic_sincos_16_4_s fft32_Pipeline_output_loop fft32
INFO-FLOW: Generating D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_mul_14ns_22ns_35_1_1
INFO-FLOW: To file: write model fft32_mac_muladd_2ns_16ns_18ns_18_4_1
INFO-FLOW: To file: write model fft32_mux_32_5_16_1_1
INFO-FLOW: To file: write model fft32_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft32_mul_16s_14s_28_1_1
INFO-FLOW: To file: write model fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO-FLOW: To file: write model fft32_mac_muladd_16s_14s_28s_28_4_1
INFO-FLOW: To file: write model fft32_regslice_both
INFO-FLOW: To file: write model fft32_regslice_both
INFO-FLOW: To file: write model fft32_Pipeline_input_loop
INFO-FLOW: To file: write model generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: To file: write model generic_sincos_16_4_s
INFO-FLOW: To file: write model fft32_Pipeline_output_loop
INFO-FLOW: To file: write model fft32
INFO-FLOW: Generating D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/vlog' tclDir='D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db' modelList='fft32_flow_control_loop_pipe_sequential_init
fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_14ns_22ns_35_1_1
fft32_mac_muladd_2ns_16ns_18ns_18_4_1
fft32_mux_32_5_16_1_1
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_16s_14s_28_1_1
fft32_mac_mulsub_16s_14s_28s_28_4_1
fft32_mac_muladd_16s_14s_28s_28_4_1
fft32_regslice_both
fft32_regslice_both
fft32_Pipeline_input_loop
generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
generic_sincos_16_4_s
fft32_Pipeline_output_loop
fft32
' expOnly='0'
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute       ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.compgen.tcl 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.compgen.tcl 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.compgen.tcl 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
Execute         ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute         ap_part_info -name xc7z030-sbv485-1 -data info 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.812 seconds; current allocated memory: 249.777 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fft32_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Vivado/FFT_sol/FFT_sol_2/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fft32_flow_control_loop_pipe_sequential_init
fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_14ns_22ns_35_1_1
fft32_mac_muladd_2ns_16ns_18ns_18_4_1
fft32_mux_32_5_16_1_1
fft32_flow_control_loop_pipe_sequential_init
fft32_mul_16s_14s_28_1_1
fft32_mac_mulsub_16s_14s_28s_28_4_1
fft32_mac_muladd_16s_14s_28s_28_4_1
fft32_regslice_both
fft32_regslice_both
fft32_Pipeline_input_loop
generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
generic_sincos_16_4_s
fft32_Pipeline_output_loop
fft32
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.compgen.dataonly.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_input_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/generic_sincos_16_4_s.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32_Pipeline_output_loop.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute       ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.constraint.tcl 
Execute       sc_get_clocks fft32 
Execute       source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fft32 MODULE2INSTS {fft32 fft32 fft32_Pipeline_input_loop grp_fft32_Pipeline_input_loop_fu_332 generic_sincos_16_4_s {grp_generic_sincos_16_4_s_fu_402 grp_generic_sincos_16_4_s_fu_410 grp_generic_sincos_16_4_s_fu_418 grp_generic_sincos_16_4_s_fu_426 grp_generic_sincos_16_4_s_fu_434 grp_generic_sincos_16_4_s_fu_447 grp_generic_sincos_16_4_s_fu_455 grp_generic_sincos_16_4_s_fu_463 grp_generic_sincos_16_4_s_fu_471 grp_generic_sincos_16_4_s_fu_479 grp_generic_sincos_16_4_s_fu_487} generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 {grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} fft32_Pipeline_output_loop grp_fft32_Pipeline_output_loop_fu_495} INST2MODULE {fft32 fft32 grp_fft32_Pipeline_input_loop_fu_332 fft32_Pipeline_input_loop grp_generic_sincos_16_4_s_fu_402 generic_sincos_16_4_s grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 grp_generic_sincos_16_4_s_fu_410 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_418 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_426 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_434 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_447 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_455 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_463 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_471 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_479 generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_487 generic_sincos_16_4_s grp_fft32_Pipeline_output_loop_fu_495 fft32_Pipeline_output_loop} INSTDATA {fft32 {DEPTH 1 CHILDREN {grp_fft32_Pipeline_input_loop_fu_332 grp_generic_sincos_16_4_s_fu_402 grp_generic_sincos_16_4_s_fu_410 grp_generic_sincos_16_4_s_fu_418 grp_generic_sincos_16_4_s_fu_426 grp_generic_sincos_16_4_s_fu_434 grp_generic_sincos_16_4_s_fu_447 grp_generic_sincos_16_4_s_fu_455 grp_generic_sincos_16_4_s_fu_463 grp_generic_sincos_16_4_s_fu_471 grp_generic_sincos_16_4_s_fu_479 grp_generic_sincos_16_4_s_fu_487 grp_fft32_Pipeline_output_loop_fu_495}} grp_fft32_Pipeline_input_loop_fu_332 {DEPTH 2 CHILDREN {}} grp_generic_sincos_16_4_s_fu_402 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73 {DEPTH 3 CHILDREN {}} grp_generic_sincos_16_4_s_fu_410 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_418 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_426 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_434 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_447 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_455 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_463 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_471 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_479 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_generic_sincos_16_4_s_fu_487 {DEPTH 2 CHILDREN grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_73} grp_fft32_Pipeline_output_loop_fu_495 {DEPTH 2 CHILDREN {}}} MODULEDATA {fft32_Pipeline_input_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1282_p2 SOURCE FFT32_check.cpp:73 VARIABLE add_ln73 LOOP input_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_134_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_205_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_fu_211_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_217_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_223_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_229_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_fu_235_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109 VARIABLE sub_ln109 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_apfixed_circ_table_arctan_128_U SOURCE {} VARIABLE cordic_apfixed_circ_table_arctan_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} generic_sincos_16_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME inabs_fu_82_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237 VARIABLE inabs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14ns_22ns_35_1_1_U70 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64 VARIABLE mul_ln64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_16ns_18ns_18_4_1_U71 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE mul_ln68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_16ns_18ns_18_4_1_U71 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE add_ln68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln254_fu_139_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254 VARIABLE sub_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln280_fu_183_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280 VARIABLE sub_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln292_fu_210_p2 SOURCE D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292 VARIABLE sub_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 4 URAM 0}} fft32_Pipeline_output_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_579_p2 SOURCE FFT32_check.cpp:157 VARIABLE add_ln157 LOOP output_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_fu_1709_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_fu_1715_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_fu_1721_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_fu_1727_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_fu_1733_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_fu_1739_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_fu_1745_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_fu_1751_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_1_fu_1757_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_1_fu_1763_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_1_fu_1769_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_1_fu_1775_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_1_fu_1781_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_1_fu_1787_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_1_fu_1793_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_1_fu_1799_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_2_fu_1805_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_2_fu_1811_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_2_fu_1817_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_2_fu_1823_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_2_fu_1829_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_2_fu_1835_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_2_fu_1841_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_2_fu_1847_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_3_fu_1853_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_3_fu_1859_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_3_fu_1865_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_3_fu_1871_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_3_fu_1877_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_3_fu_1883_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_3_fu_1889_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_3_fu_1895_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_4_fu_701_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_4_fu_707_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_4_fu_713_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_4_fu_719_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_4_fu_725_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_4_fu_731_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_4_fu_737_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_4_fu_743_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_5_fu_749_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_5_fu_755_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_5_fu_761_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_5_fu_767_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_5_fu_773_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_5_fu_779_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_5_fu_785_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_5_fu_791_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_6_fu_797_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_6_fu_803_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_6_fu_809_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_6_fu_815_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_6_fu_821_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_6_fu_827_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_6_fu_833_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_6_fu_839_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_7_fu_845_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_7_fu_851_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_7_fu_857_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_7_fu_863_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_7_fu_869_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_7_fu_875_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_7_fu_881_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_7_fu_887_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_16_fu_1901_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_16_fu_1907_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_1913_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_1919_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_fu_1925_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_1931_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_fu_1937_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1943_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_18_fu_1949_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_18_fu_1955_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_1961_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_1967_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_2_fu_1973_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_3_fu_1979_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_1_fu_1985_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_1991_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_20_fu_1997_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_20_fu_2003_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_2009_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_2015_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_4_fu_2021_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_5_fu_2027_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_2_fu_2033_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_2039_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_22_fu_2045_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_22_fu_2051_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_3_fu_2057_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_3_fu_2063_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_6_fu_2069_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_7_fu_2075_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_3_fu_2081_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_3_fu_2087_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_24_fu_893_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_24_fu_899_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_4_fu_905_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_4_fu_911_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_8_fu_917_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_9_fu_923_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_4_fu_929_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_4_fu_935_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_25_fu_941_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_25_fu_947_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_5_fu_953_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_5_fu_959_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_10_fu_965_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_11_fu_971_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_5_fu_977_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_5_fu_983_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_26_fu_989_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_26_fu_995_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_6_fu_1001_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_6_fu_1007_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_12_fu_1013_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_13_fu_1019_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_6_fu_1025_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_6_fu_1031_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_27_fu_1037_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_27_fu_1043_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_7_fu_1049_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_7_fu_1055_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_14_fu_1061_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_15_fu_1067_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_7_fu_1073_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_7_fu_1079_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U173 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U247 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U247 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U174 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U248 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U248 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U175 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U249 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U249 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U176 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U250 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U250 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U177 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U251 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U251 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U178 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U252 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U252 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_8_fu_3015_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_8_fu_3020_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_8_fu_3025_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_8_fu_3030_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_8_fu_3035_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_8_fu_3041_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_8_fu_3047_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_8_fu_3053_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_17_fu_3059_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_17_fu_3065_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_48_fu_3071_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_real_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_48_fu_3077_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_imag_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_49_fu_3083_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_real_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_49_fu_3089_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_imag_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_50_fu_3095_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_real_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_50_fu_3101_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_imag_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U179 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U253 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U253 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U180 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U254 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U254 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U181 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U255 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U255 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U182 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U256 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U256 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U183 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U257 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U257 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U184 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U258 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U258 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_9_fu_3161_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_9_fu_3166_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_9_fu_3171_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_9_fu_3176_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_9_fu_3181_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_9_fu_3187_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_9_fu_3193_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_9_fu_3199_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_19_fu_3205_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_19_fu_3211_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_51_fu_3217_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_real_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_51_fu_3223_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_imag_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_52_fu_3229_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_real_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_52_fu_3235_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_imag_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_53_fu_3241_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_real_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_53_fu_3247_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_imag_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U185 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U259 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U259 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U186 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U260 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U260 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U187 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U261 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U261 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U188 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U262 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U262 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U189 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U263 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U263 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U190 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U264 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U264 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_10_fu_3307_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_10_fu_3312_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_10_fu_3317_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_10_fu_3322_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_10_fu_3327_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_10_fu_3333_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_10_fu_3339_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_10_fu_3345_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_21_fu_3351_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_21_fu_3357_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_54_fu_3363_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_real_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_54_fu_3369_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_imag_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_55_fu_3375_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_real_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_55_fu_3381_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_imag_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_56_fu_3387_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_real_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_56_fu_3393_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_imag_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U191 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U265 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U265 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U192 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U266 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U266 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U193 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U267 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U267 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U194 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U268 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U268 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U195 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U269 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U269 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U196 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U270 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U270 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_11_fu_3453_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_11_fu_3458_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_11_fu_3463_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_11_fu_3468_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_11_fu_3473_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_11_fu_3479_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_11_fu_3485_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_11_fu_3491_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_23_fu_3497_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_23_fu_3503_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_57_fu_3509_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_real_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_57_fu_3515_p2 SOURCE FFT32_check.cpp:35 VARIABLE stage2_imag_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_58_fu_3521_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_real_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_58_fu_3527_p2 SOURCE FFT32_check.cpp:36 VARIABLE stage2_imag_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_59_fu_3533_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_real_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_59_fu_3539_p2 SOURCE FFT32_check.cpp:37 VARIABLE stage2_imag_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U143 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U223 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U223 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U144 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U224 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U224 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U145 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U225 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U225 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U146 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U226 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U226 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U147 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U227 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U227 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U148 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U228 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U228 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_12_fu_2157_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_12_fu_2161_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_12_fu_2165_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_12_fu_2169_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_12_fu_2173_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_12_fu_2177_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_12_fu_2181_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_12_fu_2185_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_fu_2189_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_fu_2195_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_12_fu_2201_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_12_fu_2207_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_24_fu_2213_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_25_fu_2219_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_12_fu_2225_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_12_fu_2231_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U149 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U229 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U229 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U150 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U230 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U230 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U151 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U231 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U231 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U152 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U232 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U232 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U153 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U233 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U233 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U154 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U234 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U234 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_13_fu_1437_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_13_fu_2237_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_13_fu_1442_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_13_fu_2241_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_13_fu_1447_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_13_fu_2245_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_13_fu_1453_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_13_fu_2249_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_11_fu_1459_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_11_fu_2253_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_13_fu_2259_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_13_fu_2264_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_26_fu_1465_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_27_fu_2269_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_13_fu_2275_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_13_fu_2280_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U155 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U235 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U235 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U156 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U236 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U236 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U157 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U237 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U237 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U158 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U238 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U238 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U159 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U239 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U239 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U160 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U240 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U240 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_14_fu_1525_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_14_fu_2285_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_14_fu_1530_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_14_fu_2289_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_14_fu_2293_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_14_fu_1535_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_14_fu_2297_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_14_fu_1541_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_13_fu_2301_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_13_fu_2306_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_14_fu_1547_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_14_fu_2311_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_28_fu_2317_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_29_fu_2322_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_14_fu_1553_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_14_fu_2327_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U161 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U241 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U241 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U162 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U242 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U242 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U163 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U243 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U243 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U164 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U244 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U244 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U165 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U245 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U245 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U166 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U246 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U246 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ar0_15_fu_2333_p2 SOURCE FFT32_check.cpp:24 VARIABLE ar0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ai0_15_fu_2337_p2 SOURCE FFT32_check.cpp:25 VARIABLE ai0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ar1_15_fu_2341_p2 SOURCE FFT32_check.cpp:26 VARIABLE ar1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ai1_15_fu_2345_p2 SOURCE FFT32_check.cpp:27 VARIABLE ai1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cr0_15_fu_2349_p2 SOURCE FFT32_check.cpp:28 VARIABLE cr0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ci0_15_fu_2353_p2 SOURCE FFT32_check.cpp:29 VARIABLE ci0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cr1_15_fu_2357_p2 SOURCE FFT32_check.cpp:30 VARIABLE cr1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ci1_15_fu_2361_p2 SOURCE FFT32_check.cpp:31 VARIABLE ci1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_real_15_fu_2365_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_real_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a_imag_15_fu_2371_p2 SOURCE FFT32_check.cpp:34 VARIABLE a_imag_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_15_fu_2377_p2 SOURCE FFT32_check.cpp:35 VARIABLE add_ln35_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_15_fu_2383_p2 SOURCE FFT32_check.cpp:35 VARIABLE sub_ln35_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_30_fu_2389_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_31_fu_2395_p2 SOURCE FFT32_check.cpp:36 VARIABLE sub_ln36_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_15_fu_2401_p2 SOURCE FFT32_check.cpp:37 VARIABLE sub_ln37_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_15_fu_2407_p2 SOURCE FFT32_check.cpp:37 VARIABLE add_ln37_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U197 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U271 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U271 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U198 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U272 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U272 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_fu_3833_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_fu_3838_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_17_fu_3843_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_17_fu_3848_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U199 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U273 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U273 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U200 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U274 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U274 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_18_fu_3853_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_18_fu_3858_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_19_fu_3863_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_19_fu_3868_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U201 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U275 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U275 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U202 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U276 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U276 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_20_fu_3873_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_20_fu_3878_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_21_fu_3883_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_21_fu_3888_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U203 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U277 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U277 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U204 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U278 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U278 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_22_fu_3893_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_22_fu_3898_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_23_fu_3903_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_23_fu_3908_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U167 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U279 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U279 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U168 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U280 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U280 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_24_fu_3913_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_24_fu_3918_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_25_fu_3923_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_25_fu_3928_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U205 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U281 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U281 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U206 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U282 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U282 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_26_fu_3933_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_26_fu_3938_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_27_fu_3943_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_27_fu_3948_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U169 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U283 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U283 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U170 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U284 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U284 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_28_fu_3953_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_28_fu_3958_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_29_fu_3963_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_29_fu_3968_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U207 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U285 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U285 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U208 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U286 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U286 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_30_fu_3973_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_30_fu_3978_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_31_fu_3983_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_31_fu_3988_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U209 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U287 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U287 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U210 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U288 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U288 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_32_fu_3993_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_32_fu_3998_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_33_fu_4003_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_33_fu_4008_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U171 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U289 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U289 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U172 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U290 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U290 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_34_fu_4013_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_34_fu_4018_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_35_fu_4023_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_35_fu_4028_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U211 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U291 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U291 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U212 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U292 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U292 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_36_fu_4033_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_36_fu_4038_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_37_fu_4043_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_37_fu_4048_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U213 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U293 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U293 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U214 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U294 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U294 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_38_fu_4053_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_38_fu_4058_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_39_fu_4063_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_39_fu_4068_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U215 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U295 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U295 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U216 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U296 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U296 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_40_fu_4073_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_40_fu_4078_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_41_fu_4083_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_41_fu_4088_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U217 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U297 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U297 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U218 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U298 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U298 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_42_fu_4093_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_42_fu_4098_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_43_fu_4103_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_43_fu_4108_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U219 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U299 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U299 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U220 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U300 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U300 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_44_fu_4113_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_44_fu_4118_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_45_fu_4123_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_45_fu_4128_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U221 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U301 SOURCE FFT32_check.cpp:10 VARIABLE mul_ln10_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_14s_28s_28_4_1_U301 SOURCE FFT32_check.cpp:10 VARIABLE sub_ln10_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14s_28_1_1_U222 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U302 SOURCE FFT32_check.cpp:11 VARIABLE mul_ln11_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14s_28s_28_4_1_U302 SOURCE FFT32_check.cpp:11 VARIABLE add_ln11_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_real_46_fu_4133_p2 SOURCE FFT32_check.cpp:45 VARIABLE stage2_real_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stage2_imag_46_fu_4138_p2 SOURCE FFT32_check.cpp:46 VARIABLE stage2_imag_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_real_47_fu_4143_p2 SOURCE FFT32_check.cpp:47 VARIABLE stage2_real_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME stage2_imag_47_fu_4148_p2 SOURCE FFT32_check.cpp:48 VARIABLE stage2_imag_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 182 BRAM 44 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 263.543 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft32.
INFO: [VLOG 209-307] Generating Verilog RTL for fft32.
Execute       syn_report -model fft32 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.20 MHz
Command     autosyn done; 9.977 sec.
Command   csynth_design done; 44.051 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 44.051 seconds; current allocated memory: 155.918 MB.
Command ap_source done; 45.226 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Vivado/FFT_sol/FFT_sol_2/solution1 opened at Wed Jun 25 08:09:36 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z030sbv485-1 
Execute       create_platform xc7z030sbv485-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z030-sbv485-1'
Command       create_platform done; 0.858 sec.
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.122 sec.
Execute       ap_part_info -name xc7z030-sbv485-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.991 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.104 sec.
Execute   set_part xc7z030sbv485-1 
INFO: [HLS 200-1510] Running: set_part xc7z030sbv485-1 
Execute     create_platform xc7z030sbv485-1 -board  
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.115 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./FFT_sol_2/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FFT_sol_2/solution1/directives.tcl
Execute     set_directive_top -name fft32 fft32 
INFO: [HLS 200-1510] Running: set_directive_top -name fft32 fft32 
Execute     set_directive_inline cmul 
INFO: [HLS 200-1510] Running: set_directive_inline cmul 
Execute     set_directive_inline radix4_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline radix4_bfly 
Execute     set_directive_inline radix2_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline radix2_bfly 
Execute     set_directive_inline bit_reverse 
INFO: [HLS 200-1510] Running: set_directive_inline bit_reverse 
Execute     set_directive_interface -mode ap_ctrl_none fft32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none fft32 
Execute     set_directive_interface -mode axis -register_mode both -register fft32 in_stream 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 in_stream 
Execute     set_directive_interface -mode axis -register_mode both -register fft32 out_stream 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 out_stream 
Execute     set_directive_array_partition -type complete -dim 1 fft32 data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 data 
Execute     set_directive_array_partition -type complete -dim 1 fft32 stage0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage0 
Execute     set_directive_array_partition -type complete -dim 1 fft32 stage1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage1 
Execute     set_directive_array_partition -type complete fft32 stage2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete fft32 stage2 
Execute     set_directive_unroll fft32/bit_rev_assign_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/bit_rev_assign_loop 
Execute     set_directive_unroll fft32/stage1_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage1_loop 
Execute     set_directive_unroll fft32/stage2_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage2_loop 
Execute     set_directive_array_partition -type complete -dim 1 fft32/stage2_loop w 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32/stage2_loop w 
Execute     set_directive_unroll fft32/twiddle_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/twiddle_loop 
Execute     set_directive_unroll fft32/stage3_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage3_loop 
Execute     set_directive_pipeline -II 1 fft32/output_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 fft32/output_loop 
Execute     set_directive_pipeline -II 1 fft32/input_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 fft32/input_loop 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z030-sbv485-1 -data names -quiet 
Execute     ap_part_info -name xc7z030-sbv485-1 -data info -quiet 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: TB processing: D:/Vivado/FFT_sol/testbench.cpp D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.899 sec.
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
INFO-FLOW: TB processing: D:/Vivado/FFT_sol/FFT32_check.cpp D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/FFT32_check.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/FFT32_check.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Vivado/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Vivado/FFT_sol/FFT_sol_2/solution1/./sim/autowrap/testbench/FFT32_check.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 4.63 sec.
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     ap_part_info -name xc7z030-sbv485-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.395 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.DependenceCheck.tcl 
Execute     source D:/Vivado/FFT_sol/FFT_sol_2/solution1/.autopilot/db/fft32.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 13.518 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 49.554 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 49.554 seconds; current allocated memory: 14.105 MB.
Command ap_source done; 50.844 sec.
Execute cleanup_all 
