<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PAR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PAR_EL1, Physical Address Register</h1><p>The PAR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.</p>
      <h2>Configuration</h2><p>AArch64 System register PAR_EL1 bits [63:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-par.html">PAR[63:0]
            </a>.
          </p><h2>Attributes</h2>
            <p>PAR_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The PAR_EL1 bit assignments are:</p><h3>When PAR_EL1.F == 0b0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#WhenPAR_EL1.F0b0_ATTR_63">ATTR</a></td><td class="lr" colspan="4"><a href="#WhenPAR_EL1.F0b0_0_55">RES0</a></td><td class="lr" colspan="4"><a href="#WhenPAR_EL1.F0b0_PA51:48_51">PA[51:48]</a></td><td class="lr" colspan="16"><a href="#WhenPAR_EL1.F0b0_PA47:12_47">PA[47:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#WhenPAR_EL1.F0b0_PA47:12_47">PA[47:12]</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b0_1_11">RES1</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b0_IMPLEMENTATIONDEFINED_10">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b0_NS_9">NS</a></td><td class="lr" colspan="2"><a href="#WhenPAR_EL1.F0b0_SH_8">SH</a></td><td class="lr" colspan="6"><a href="#WhenPAR_EL1.F0b0_0_6">RES0</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b0_F_0">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  <p>This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
<p>On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:</p>
<ul>
<li>The PAR_EL1.{ATTR, SH} fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors.
</li><li>See the PAR_EL1.NS bit description for constraints on the value it returns.
</li></ul>

    </div><h4 id="WhenPAR_EL1.F0b0_ATTR_63">ATTR, bits [63:56]
                  </h4>
          
  <p>Memory attributes for the returned output address. This field uses the same encoding as the Attr&lt;n&gt; fields in <a href="AArch64-mair_el1.html">MAIR_EL1</a>, <a href="AArch64-mair_el2.html">MAIR_EL2</a>, and <a href="AArch64-mair_el3.html">MAIR_EL3</a>.</p>
<p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_0_55">
                Bits [55:52]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b0_PA51:48_51">PA[51:48], bits [51:48]
                  <div style="font-size:smaller;"><br />When ARMv8.2-LPA is implemented:
                </div></h4>
          
  <p>Extension to PA[47:12]. See PA[47:12] for more details.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_0_51"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b0_PA47:12_47">PA[47:12], bits [47:12]
                  </h4>
          
  <p>Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12].</p>
<p>When <span class="xref">ARMv8.2-LPA</span> is implemented, and 52-bit addresses and a 64KB translation granule are in use, the PA[51:48] bits form the upper part of the address value. Otherwise the PA[51:48] bits are <span class="arm-defined-word">RES0</span>.</p>
<p>For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are <span class="arm-defined-word">RES0</span>.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_1_11">
                Bit [11]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="WhenPAR_EL1.F0b0_IMPLEMENTATIONDEFINED_10">IMPLEMENTATION DEFINED, bit [10]
              </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_NS_9">NS, bit [9]
              </h4>
          
  <p>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</p>
<p>For a result from a Secure translation regime, when <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2 is 1, this bit reflects the Security state of the intermediate physical address space of the translation for the instructions:</p>
<ul>
<li>In AArch64 state: <a href="AArch64-at-s1e1r.html">AT S1E1R</a>, <a href="AArch64-at-s1e1w.html">AT S1E1W</a>, <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a>, <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a>, <a href="AArch64-at-s1e0r.html">AT S1E0R</a>, and <a href="AArch64-at-s1e0w.html">AT S1E0W</a>.
</li><li>In AArch32 state: <a href="AArch32-ats1cpr.html">ATS1CPR</a>, <a href="AArch32-ats1cpw.html">ATS1CPW</a>, <a href="AArch32-ats1cprp.html">ATS1CPRP</a>, <a href="AArch32-ats1cpwp.html">ATS1CPWP</a>, <a href="AArch32-ats1cur.html">ATS1CUR</a>, and <a href="AArch32-ats1cuw.html">ATS1CUW</a>.
</li></ul>
<p>Otherwise, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</p>
<p>For a result from a Non-secure translation regime, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_SH_8">SH, bits [8:7]
                  </h4>
          
  <p>Shareability attribute, for the returned output address. Permitted values are:</p>

          <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Non-shareable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Outer Shareable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Inner Shareable.</p>
</td></tr></table>
            
  <p>The value <span class="binarynumber">0b01</span> is reserved.</p>
<div class="note"><span class="note-header">Note</span><p>This field returns the value <span class="binarynumber">0b10</span> for:</p><ul><li>Any type of Device memory.</li><li>Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.</li></ul></div><p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b0_0_6">
                Bits [6:1]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b0_F_0">F, bit [0]
              </h4>
          
  <p>Indicates whether the instruction performed a successful address translation.</p>

          <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Address translation completed successfully.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h3>When PAR_EL1.F == 0b1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="4"><a href="#WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_55">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="4"><a href="#WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_51">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="16"><a href="#WhenPAR_EL1.F0b1_0_47">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#WhenPAR_EL1.F0b1_0_47">RES0</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_1_11">RES1</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_0_10">RES0</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_S_9">S</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_PTW_8">PTW</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_0_7">RES0</a></td><td class="lr" colspan="6"><a href="#WhenPAR_EL1.F0b1_FST_6">FST</a></td><td class="lr" colspan="1"><a href="#WhenPAR_EL1.F0b1_F_0">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  <p>This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>

    </div><h4 id="WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:56]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_55">IMPLEMENTATION DEFINED, bits [55:52]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_IMPLEMENTATIONDEFINED_51">IMPLEMENTATION DEFINED, bits [51:48]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_0_47">
                Bits [47:12]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b1_1_11">
                Bit [11]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="WhenPAR_EL1.F0b1_0_10">
                Bit [10]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b1_S_9">S, bit [9]
              </h4>
          
  <p>Indicates the translation stage at which the translation aborted:</p>

          <table class="valuetable"><tr><th>S</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Translation aborted because of a fault in the stage 1 translation.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Translation aborted because of a fault in the stage 2 translation.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_PTW_8">PTW, bit [8]
              </h4>
          
  <p>If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_0_7">
                Bit [7]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenPAR_EL1.F0b1_FST_6">FST, bits [6:1]
                  </h4>
          
  <p>Fault status code, as shown in the Data Abort ESR encoding.</p>

          <table class="valuetable"><tr><th>FST</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b000000</td><td>
  <p>Address size fault, level 0 of translation or translation table base register.</p>
</td></tr><tr><td class="bitfield">0b000001</td><td>
  <p>Address size fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b000010</td><td>
  <p>Address size fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b000011</td><td>
  <p>Address size fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b000100</td><td>
  <p>Translation fault, level 0.</p>
</td></tr><tr><td class="bitfield">0b000101</td><td>
  <p>Translation fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b000110</td><td>
  <p>Translation fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b000111</td><td>
  <p>Translation fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b001001</td><td>
  <p>Access flag fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b001010</td><td>
  <p>Access flag fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b001011</td><td>
  <p>Access flag fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b001101</td><td>
  <p>Permission fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b001110</td><td>
  <p>Permission fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b001111</td><td>
  <p>Permission fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b010000</td><td>
  <p>Synchronous External abort, not on translation table walk or hardware update of translation table.</p>
</td></tr><tr><td class="bitfield">0b010001</td><td>
  <p>Synchronous Tag Check Fault.</p>
</td><td>When ARMv8.5-MemTag is implemented</td></tr><tr><td class="bitfield">0b010100</td><td>
  <p>Synchronous External abort, on translation table walk or hardware update of translation table, level 0.</p>
</td></tr><tr><td class="bitfield">0b010101</td><td>
  <p>Synchronous External abort, on translation table walk or hardware update of translation table, level 1.</p>
</td></tr><tr><td class="bitfield">0b010110</td><td>
  <p>Synchronous External abort, on translation table walk or hardware update of translation table, level 2.</p>
</td></tr><tr><td class="bitfield">0b010111</td><td>
  <p>Synchronous External abort, on translation table walk or hardware update of translation table, level 3.</p>
</td></tr><tr><td class="bitfield">0b011000</td><td>
  <p>Synchronous parity or ECC error on memory access, not on translation table walk.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011100</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 0.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011101</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 1.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011110</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 2.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011111</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 3.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b100001</td><td>
  <p>Alignment fault.</p>
</td></tr><tr><td class="bitfield">0b110000</td><td>
  <p>TLB conflict abort.</p>
</td></tr><tr><td class="bitfield">0b110001</td><td>
  <p>Unsupported atomic hardware update fault.</p>
</td><td>When ARMv8.1-TTHM is implemented</td></tr><tr><td class="bitfield">0b111101</td><td>
  <p>Section Domain fault, from an AArch32 stage 1 EL1&amp;0 translation regime using Short-descriptor translation table format.</p>
</td><td>When AArch32 is supported at any Exception level and EL1 is capable of using AArch32</td></tr><tr><td class="bitfield">0b111110</td><td>
  <p>Page Domain fault, from an AArch32 stage 1 EL1&amp;0 translation regime using Short-descriptor translation table format.</p>
</td><td>When AArch32 is supported at any Exception level and EL1 is capable of using AArch32</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenPAR_EL1.F0b1_F_0">F, bit [0]
              </h4>
          
  <p>Indicates whether the instruction performed a successful address translation.</p>

          <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0b1</td><td>
  <p>Address translation aborted.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the PAR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, PAR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0111</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return PAR_EL1;
elsif PSTATE.EL == EL2 then
    return PAR_EL1;
elsif PSTATE.EL == EL3 then
    return PAR_EL1;
              </p><h4 class="assembler">MSR PAR_EL1, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0111</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        PAR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    PAR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    PAR_EL1 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
