lbl_80381418:
/* 80381418  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8038141C  7C 08 02 A6 */	mflr r0
/* 80381420  90 01 00 34 */	stw r0, 0x34(r1)
/* 80381424  39 61 00 30 */	addi r11, r1, 0x30
/* 80381428  4B D1 9A AD */	bl func_8009AED4
/* 8038142C  80 03 1C 08 */	lwz r0, 0x1c08(r3)
/* 80381430  3B A3 1B 94 */	addi r29, r3, 0x1b94
/* 80381434  81 03 1B 94 */	lwz r8, 0x1b94(r3)
/* 80381438  7C 9F 23 78 */	mr r31, r4
/* 8038143C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80381440  3B C3 1B CC */	addi r30, r3, 0x1bcc
/* 80381444  80 E3 1B 98 */	lwz r7, 0x1b98(r3)
/* 80381448  80 C3 1B 9C */	lwz r6, 0x1b9c(r3)
/* 8038144C  80 A3 1C 0C */	lwz r5, 0x1c0c(r3)
/* 80381450  80 03 1C 10 */	lwz r0, 0x1c10(r3)
/* 80381454  7F A3 EB 78 */	mr r3, r29
/* 80381458  91 01 00 08 */	stw r8, 8(r1)
/* 8038145C  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 80381460  90 E1 00 0C */	stw r7, 0xc(r1)
/* 80381464  90 C1 00 10 */	stw r6, 0x10(r1)
/* 80381468  90 A1 00 18 */	stw r5, 0x18(r1)
/* 8038146C  90 01 00 1C */	stw r0, 0x1c(r1)
/* 80381470  48 03 99 89 */	bl inter_float
/* 80381474  C0 21 00 18 */	lfs f1, 0x18(r1)
/* 80381478  7F E4 FB 78 */	mr r4, r31
/* 8038147C  38 7D 00 04 */	addi r3, r29, 4
/* 80381480  48 03 99 79 */	bl inter_float
/* 80381484  C0 21 00 1C */	lfs f1, 0x1c(r1)
/* 80381488  7F E4 FB 78 */	mr r4, r31
/* 8038148C  38 7D 00 08 */	addi r3, r29, 8
/* 80381490  48 03 99 69 */	bl inter_float
/* 80381494  C0 5D 00 00 */	lfs f2, 0(r29)
/* 80381498  C0 01 00 08 */	lfs f0, 8(r1)
/* 8038149C  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 803814A0  EC 42 00 28 */	fsubs f2, f2, f0
/* 803814A4  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 803814A8  D0 5E 00 00 */	stfs f2, 0(r30)
/* 803814AC  C0 5D 00 04 */	lfs f2, 4(r29)
/* 803814B0  EC 22 08 28 */	fsubs f1, f2, f1
/* 803814B4  D0 3E 00 04 */	stfs f1, 4(r30)
/* 803814B8  C0 3D 00 08 */	lfs f1, 8(r29)
/* 803814BC  EC 01 00 28 */	fsubs f0, f1, f0
/* 803814C0  D0 1E 00 08 */	stfs f0, 8(r30)
/* 803814C4  39 61 00 30 */	addi r11, r1, 0x30
/* 803814C8  4B D1 9A 59 */	bl func_8009AF20
/* 803814CC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 803814D0  7C 08 03 A6 */	mtlr r0
/* 803814D4  38 21 00 30 */	addi r1, r1, 0x30
/* 803814D8  4E 80 00 20 */	blr 
