// Seed: 1838947856
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    output tri0 id_10,
    input supply1 id_11
);
  tri0 id_13;
  assign id_13 = id_0;
endmodule
module module_1 (
    input supply0 void id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6
    , id_13,
    output tri0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 void id_10,
    output wire id_11
);
  wire id_14;
  module_0(
      id_8, id_9, id_6, id_9, id_5, id_8, id_6, id_5, id_4, id_3, id_11, id_2
  );
  wire id_15;
endmodule
