#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 11 18:59:05 2023
# Process ID: 12176
# Current directory: C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2032 C:\Users\aa409t\Desktop\FPGA intern\N-bit_multiplier\N-bit_multiplier.xpr
# Log file: C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/vivado.log
# Journal file: C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.xpr}
SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.371 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 19:10:36 2023...
rn/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
set_property SOURCE_SET sources_1 [get_filesets sim_4]
file mkdir C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new
file mkdir {C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new}
close [ open {C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new/multiplier_hardcoded_tb.vhd} w ]
add_files -fileset sim_4 {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sim_4/new/multiplier_hardcoded_tb.vhd}}
set_property is_enabled false [get_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/new/multiplier_hardcoded.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/bd/design_1/design_1.bd}}]
close [ open {C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd} w ]
add_files {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd}}
set_property is_enabled true [get_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/new/multiplier_hardcoded.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.srcs/sources_1/new/multiplier_hardcoded.vhd}}]
close_project
create_project multiply {C:/Users/aa409t/Desktop/FPGA intern/multiply} -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new
file mkdir {C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new}
close [ open {C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd} w ]
add_files {{C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new
file mkdir {C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new}
close [ open {C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new/multiplier_nbits_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new/multiplier_nbits_tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_project {C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/N-bit_multiplier.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
current_project multiply
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd:111]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sim_1/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim'
"xelab -wto 260bba034e114d12a011a6f676998bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260bba034e114d12a011a6f676998bd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.srcs/sources_1/new/multiplier_nbits.vhd:102]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aa409t/Desktop/FPGA intern/multiply/multiply.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project N-bit_multiplier
close_project
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/aa409t/Desktop/FPGA intern/N-bit_multiplier/vivado_pid12176.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 19:31:48 2023...
