---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  repeat 2, &v4, false, 1, 0"
      - "    add &v5, v3, v4"
      - "    store &v3, v5"
      - "  store &v6, 0"
      - "  repeat 2, &v7, true, 1, 0"
      - "    add &v8, v6, v7"
      - "    store &v6, v8"
      - "  eq &v9, v3, 1"
      - "  eq &v10, v6, 1"
      - "  and &v11, v9, v10"
      - "  and &v12, v11, v2"
      - "  retn v12"
      - ""
    output:
      - input_file: inputs/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 25a4941aa71b6e901fd41ad05c96ccfa5a2f1a2cb62b840c68a86bb478b9ed2c
    imports_resolved_ast: aaa95e8ca5a421890c799d172877e799c5d0d77e606fac77f4161be9e50a7cf2
    canonicalized_ast: 7266a4c59b34bddc0f8db90271a130b905e12eaf50ad02212f6339d89239eb42
    type_inferenced_ast: e082b4b3186c0650129e984b88b324943929d7f47a9bcd7a30bf0af1c018a57b
