<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VecCore: VecCore/Backend/UMESimdCommon.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VecCore<span id="projectnumber">&#160;0.8.1</span>
   </div>
   <div id="projectbrief">C++ Library for Portable SIMD Vectorization</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('UMESimdCommon_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">UMESimdCommon.h</div></div>
</div><!--header-->
<div class="contents">
<a href="UMESimdCommon_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// internal header; common parts to multiple UMESIMD backends</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#ifndef VECCORE_UMESIMDCOMMON_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#define VECCORE_UMESIMDCOMMON_H</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacevecCore.html">vecCore</a> {</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// type traits for UME::SIMD</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html">   10</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1TypeTraits.html">TypeTraits</a>&lt;UME::SIMD::SIMDVecMask&lt;N&gt;&gt; {</div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ae7622d66570bb2a5efb8abc820b3e9fb">   11</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ae7622d66570bb2a5efb8abc820b3e9fb">MaskType</a>   = <span class="keyword">typename</span> UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#adf9fb822dcbf5ad34c61f54ee38b20e5">   12</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#adf9fb822dcbf5ad34c61f54ee38b20e5">IndexType</a>  = int;</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4f47b0e22838b6a61545767c54fb0909">   13</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4f47b0e22838b6a61545767c54fb0909">ScalarType</a> = bool;</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a35eb1143333222de4272f23ba69a9ac5">   14</a></span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structvecCore_1_1TypeTraits.html#aea0219b39bcfe4f7ec24c6530e248eb8">Size</a> = N;</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>};</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html">   18</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1TypeTraits.html">TypeTraits</a>&lt;UME::SIMD::SIMDVec_f&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a44a5cc389bba5c7614de8bcd672dfa43">   19</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a44a5cc389bba5c7614de8bcd672dfa43">ScalarType</a> = T;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ab4396a2f06b79622c557b51b1b301423">   20</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ab4396a2f06b79622c557b51b1b301423">MaskType</a>   = <span class="keyword">typename</span> UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a4df26682d8a6e105972a9fade12f9a71">   21</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a4df26682d8a6e105972a9fade12f9a71">IndexType</a>  = <span class="keyword">typename</span> UME::SIMD::SIMDVec_u&lt;uint32_t, N&gt;;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a6f019088511a06fbe2a06aa7e1ab8e04">   22</a></span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structvecCore_1_1TypeTraits.html#aea0219b39bcfe4f7ec24c6530e248eb8">Size</a> = N;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>};</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html">   26</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1TypeTraits.html">TypeTraits</a>&lt;UME::SIMD::SIMDVec_i&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a5cdb4cda48bea13f0418a746d9c52e6c">   27</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a5cdb4cda48bea13f0418a746d9c52e6c">ScalarType</a> = T;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a18bd2f3a63c0aec372da0250d3bb8c0f">   28</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a18bd2f3a63c0aec372da0250d3bb8c0f">MaskType</a>   = <span class="keyword">typename</span> UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a90d7b229da46b9cc8b0b87b0888a7e57">   29</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a90d7b229da46b9cc8b0b87b0888a7e57">IndexType</a>  = <span class="keyword">typename</span> UME::SIMD::SIMDVec_u&lt;uint32_t, N&gt;;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a4382ab824da1e24cc1e62afcb6edb319">   30</a></span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structvecCore_1_1TypeTraits.html#aea0219b39bcfe4f7ec24c6530e248eb8">Size</a> = N;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>};</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html">   34</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1TypeTraits.html">TypeTraits</a>&lt;UME::SIMD::SIMDVec_u&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a89cb83889789c56598645c1e9c7b1dfe">   35</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a89cb83889789c56598645c1e9c7b1dfe">ScalarType</a> = T;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a5bc025693b3d00e016e335f9fcb39832">   36</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a5bc025693b3d00e016e335f9fcb39832">MaskType</a>   = <span class="keyword">typename</span> UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a48ba0b8ef4171ee48ef67c9641f9836c">   37</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a48ba0b8ef4171ee48ef67c9641f9836c">IndexType</a>  = <span class="keyword">typename</span> UME::SIMD::SIMDVec_u&lt;uint32_t, N&gt;;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#afacea0f6451166cd78177a940a6307b1">   38</a></span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structvecCore_1_1TypeTraits.html#aea0219b39bcfe4f7ec24c6530e248eb8">Size</a> = N;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>};</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// backend functions for UME::SIMD</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacevecCore.html#a1e69209ec57e19e1f5ea5d58745b9087">   45</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacevecCore.html#a4a739052a81f3a56cdcf64b88480e0c2">MaskFull</a>(<span class="keyword">const</span> UME::SIMD::SIMDVecMask&lt;N&gt; &amp;cond)</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keywordflow">return</span> cond.hland();</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>}</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacevecCore.html#a6dc95760b33cb65836453e8cae0e9a19">   52</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacevecCore.html#a045d76341de9a761a3693f0f7a87ab72">MaskEmpty</a>(<span class="keyword">const</span> UME::SIMD::SIMDVecMask&lt;N&gt; &amp;cond)</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>{</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">return</span> !cond.hlor();</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>}</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html">   58</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1IndexingImplementation.html">IndexingImplementation</a>&lt;UME::SIMD::SIMDVecMask&lt;N&gt;&gt; {</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a78debe61922b5948b58d86c32ef7c6f9">   59</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a78debe61922b5948b58d86c32ef7c6f9">M</a> = UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4ee9e3c4587ceaa82eb6aabf22d3cc02">   61</a></span>  <a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a> <a class="code hl_define" href="CUDA_8h.html#a8bc5ee1f4b4a590897de987635236183">VECCORE_ATT_HOST_DEVICE</a> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4ee9e3c4587ceaa82eb6aabf22d3cc02">Get</a>(<span class="keyword">const</span> <a class="code hl_typedef" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a78debe61922b5948b58d86c32ef7c6f9">M</a> &amp;mask, <span class="keywordtype">int</span> i) { <span class="keywordflow">return</span> mask[i]; }</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a44345a4824137e3b52e9ed0221abc0b3">   63</a></span>  <a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a> <a class="code hl_define" href="CUDA_8h.html#a8bc5ee1f4b4a590897de987635236183">VECCORE_ATT_HOST_DEVICE</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a44345a4824137e3b52e9ed0221abc0b3">Set</a>(<a class="code hl_typedef" href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a78debe61922b5948b58d86c32ef7c6f9">M</a> &amp;mask, <span class="keywordtype">int</span> i, <span class="keyword">const</span> <span class="keywordtype">bool</span> val)</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  {</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    mask.insert(i, val);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  }</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>};</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html">   70</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1LoadStoreImplementation.html">LoadStoreImplementation</a>&lt;UME::SIMD::SIMDVec_f&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a06327b468d66961996f9b0462b7c8553">   71</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a06327b468d66961996f9b0462b7c8553">V</a> = UME::SIMD::SIMDVec_f&lt;T, N&gt;;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a1c573da14c5fdf1f2a1131104edfea4a">   74</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a1c573da14c5fdf1f2a1131104edfea4a">Load</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a06327b468d66961996f9b0462b7c8553">V</a> &amp;v, S <span class="keyword">const</span> *ptr)</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    v.load(ptr);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  }</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a8f2f4d394d8afcc53be957ce043036fd">   80</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a8f2f4d394d8afcc53be957ce043036fd">Store</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a06327b468d66961996f9b0462b7c8553">V</a> <span class="keyword">const</span> &amp;v, S *ptr)</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    v.store(ptr);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  }</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>};</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html">   87</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1LoadStoreImplementation.html">LoadStoreImplementation</a>&lt;UME::SIMD::SIMDVec_i&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a9208bbebd9dbdf414518bfa7b0e88f5c">   88</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a9208bbebd9dbdf414518bfa7b0e88f5c">V</a> = UME::SIMD::SIMDVec_i&lt;T, N&gt;;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#addba557d9674653dc40cfad220d730d5">   91</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#addba557d9674653dc40cfad220d730d5">Load</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a9208bbebd9dbdf414518bfa7b0e88f5c">V</a> &amp;v, S <span class="keyword">const</span> *ptr)</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    v.load(ptr);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#adace0ec69db6efa82e23d571ed2d490c">   97</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#adace0ec69db6efa82e23d571ed2d490c">Store</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a9208bbebd9dbdf414518bfa7b0e88f5c">V</a> <span class="keyword">const</span> &amp;v, S *ptr)</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    v.store(ptr);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  }</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>};</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html">  104</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1LoadStoreImplementation.html">LoadStoreImplementation</a>&lt;UME::SIMD::SIMDVec_u&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a239e5b1b877ad60a0adbc0b95f8e744d">  105</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a239e5b1b877ad60a0adbc0b95f8e744d">V</a> = UME::SIMD::SIMDVec_u&lt;T, N&gt;;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ade741c044cb8333af6a46ab27ffb652e">  108</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ade741c044cb8333af6a46ab27ffb652e">Load</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a239e5b1b877ad60a0adbc0b95f8e744d">V</a> &amp;v, S <span class="keyword">const</span> *ptr)</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    v.load(ptr);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;V&gt;&gt;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a59d80ee3d5edd398475cb150d33c382d">  114</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a59d80ee3d5edd398475cb150d33c382d">Store</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a239e5b1b877ad60a0adbc0b95f8e744d">V</a> <span class="keyword">const</span> &amp;v, S *ptr)</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    v.store(ptr);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  }</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>};</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html">  121</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1LoadStoreImplementation.html">LoadStoreImplementation</a>&lt;UME::SIMD::SIMDVecMask&lt;N&gt;&gt; {</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a37978c1454d91ae6f3d7c9a61c6cfdc1">  122</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a37978c1454d91ae6f3d7c9a61c6cfdc1">M</a> = UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;M&gt;&gt;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#aceebffa4e5ba62106666a2c315c98fde">  125</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#aceebffa4e5ba62106666a2c315c98fde">Load</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a37978c1454d91ae6f3d7c9a61c6cfdc1">M</a> &amp;mask, S <span class="keyword">const</span> *ptr)</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    mask.load(ptr);</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  }</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> S = Scalar&lt;M&gt;&gt;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ad1665ac5974ca2d5b95af9f9a463b71c">  131</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ad1665ac5974ca2d5b95af9f9a463b71c">Store</a>(<a class="code hl_typedef" href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a37978c1454d91ae6f3d7c9a61c6cfdc1">M</a> <span class="keyword">const</span> &amp;mask, S *ptr)</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    mask.store(ptr);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  }</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>};</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html">  138</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1MaskingImplementation.html">MaskingImplementation</a>&lt;UME::SIMD::SIMDVec_f&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">  139</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> = UME::SIMD::SIMDVec_f&lt;T, N&gt;;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a9680a779c969b136ac04d89d7a2fe886">  140</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a9680a779c969b136ac04d89d7a2fe886">M</a> = UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#aa8eabe72e141279c47253910084c23fd">  142</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#aa8eabe72e141279c47253910084c23fd">Assign</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a9680a779c969b136ac04d89d7a2fe886">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> <span class="keyword">const</span> &amp;src) { dst.assign(mask, src); }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ad3eac31a37771384e8b6709c8e961446">  144</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ad3eac31a37771384e8b6709c8e961446">Blend</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a9680a779c969b136ac04d89d7a2fe886">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> <span class="keyword">const</span> &amp;src1, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">V</a> <span class="keyword">const</span> &amp;src2) { dst = src2.blend(mask, src1); }</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>};</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html">  148</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1MaskingImplementation.html">MaskingImplementation</a>&lt;UME::SIMD::SIMDVec_i&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">  149</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> = UME::SIMD::SIMDVec_i&lt;T, N&gt;;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#af1746f3a29ba9b6b96042f6c77f6c0cb">  150</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#af1746f3a29ba9b6b96042f6c77f6c0cb">M</a> = UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a677cbc196362e780e21d1f21b86b8680">  152</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a677cbc196362e780e21d1f21b86b8680">Assign</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#af1746f3a29ba9b6b96042f6c77f6c0cb">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> <span class="keyword">const</span> &amp;src) { dst.assign(mask, src); }</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#aabb42e66d84f623119c2f8a6779efa22">  154</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#aabb42e66d84f623119c2f8a6779efa22">Blend</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#af1746f3a29ba9b6b96042f6c77f6c0cb">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> <span class="keyword">const</span> &amp;src1, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">V</a> <span class="keyword">const</span> &amp;src2) { dst = src2.blend(mask, src1); }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>};</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html">  158</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structvecCore_1_1MaskingImplementation.html">MaskingImplementation</a>&lt;UME::SIMD::SIMDVec_u&lt;T, N&gt;&gt; {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">  159</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> = UME::SIMD::SIMDVec_u&lt;T, N&gt;;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#af8e050df56acd516a4d1ca42180b6872">  160</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#af8e050df56acd516a4d1ca42180b6872">M</a> = UME::SIMD::SIMDVecMask&lt;N&gt;;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a33dc56ec931478c5ae3ff5f8fd21d8f2">  162</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a33dc56ec931478c5ae3ff5f8fd21d8f2">Assign</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#af8e050df56acd516a4d1ca42180b6872">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> <span class="keyword">const</span> &amp;src) { dst.assign(mask, src); }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#aa96f0370f8f6b677475baa0c7a9ce210">  164</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#aa96f0370f8f6b677475baa0c7a9ce210">Blend</a>(<a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> &amp;dst, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#af8e050df56acd516a4d1ca42180b6872">M</a> <span class="keyword">const</span> &amp;mask, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> <span class="keyword">const</span> &amp;src1, <a class="code hl_typedef" href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">V</a> <span class="keyword">const</span> &amp;src2) { dst = src2.blend(mask, src1); }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>};</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="namespacevecCore_1_1math.html">  167</a></span><span class="keyword">inline</span> <span class="keyword">namespace </span>math {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="namespacevecCore_1_1math.html#a7f425a090bc0ef0c3d5e925570f13c57">  171</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacevecCore_1_1math.html#a7f425a090bc0ef0c3d5e925570f13c57">SinCos</a>(<span class="keyword">const</span> UME::SIMD::SIMDVec_f&lt;T, N&gt; &amp;x, UME::SIMD::SIMDVec_f&lt;T, N&gt; *s, UME::SIMD::SIMDVec_f&lt;T, N&gt; *c)</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  *s = x.sin();</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  *c = x.cos();</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>}</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="UMESimdCommon_8h.html#aaa1b804d418e99cfecc2b7d471ef77c0">  177</a></span><span class="preprocessor">#define UMESIMD_MATH_UNARY_FUNCTION(F, f) \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">template &lt;typename T, uint32_t N&gt;         \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">VECCORE_FORCE_INLINE                      \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">typename UME::SIMD::SIMDVec_f&lt;T, N&gt;       \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">F(const UME::SIMD::SIMDVec_f&lt;T, N&gt; &amp;x)    \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">{ return x.f(); }</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Abs, abs)  // Generic implementation is faster</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Sin, sin) // broken</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Cos, cos) // broken</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><a class="code hl_define" href="UMESimdCommon_8h.html#aaa1b804d418e99cfecc2b7d471ef77c0">UMESIMD_MATH_UNARY_FUNCTION</a>(<a class="code hl_function" href="namespacevecCore_1_1math.html#aebf340ffd049f0fca08aad9e2250cffe">Tan</a>, tan)</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><a class="code hl_define" href="UMESimdCommon_8h.html#aaa1b804d418e99cfecc2b7d471ef77c0">UMESIMD_MATH_UNARY_FUNCTION</a>(ATan, atan)</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Exp, exp) // broken</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Log, log) // broken</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Sqrt, sqrt) // slower than std::sqrt()</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Rsqrt, rsqrt) // slower than std::sqrt(1/x)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><a class="code hl_define" href="UMESimdCommon_8h.html#aaa1b804d418e99cfecc2b7d471ef77c0">UMESIMD_MATH_UNARY_FUNCTION</a>(Round, round)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Floor, floor) // slower than std::floor()</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// UMESIMD_MATH_UNARY_FUNCTION(Ceil, ceil) // slower than std::ceil()</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#undef UMESIMD_MATH_UNARY_FUNCTION</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t N&gt;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><a class="code hl_define" href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacevecCore_1_1math.html#aae02f65b0a735262b1e0702eecbc8494">  204</a></span>UME::SIMD::SIMDVecMask&lt;N&gt; <a class="code hl_function" href="namespacevecCore_1_1math.html#aae02f65b0a735262b1e0702eecbc8494">IsInf</a>(<span class="keyword">const</span> UME::SIMD::SIMDVec_f&lt;T, N&gt; &amp;x)</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>{</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordflow">return</span> x.isinf();</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>}</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>} <span class="comment">// end namespace math</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>} <span class="comment">// end namespace vecCore</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aCUDA_8h_html_a8bc5ee1f4b4a590897de987635236183"><div class="ttname"><a href="CUDA_8h.html#a8bc5ee1f4b4a590897de987635236183">VECCORE_ATT_HOST_DEVICE</a></div><div class="ttdeci">#define VECCORE_ATT_HOST_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="CUDA_8h_source.html#l00010">CUDA.h:10</a></div></div>
<div class="ttc" id="aCommon_8h_html_a38a8ca1b1582ffb2190d0ae981c1ebf9"><div class="ttname"><a href="Common_8h.html#a38a8ca1b1582ffb2190d0ae981c1ebf9">VECCORE_FORCE_INLINE</a></div><div class="ttdeci">#define VECCORE_FORCE_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="Common_8h_source.html#l00032">Common.h:32</a></div></div>
<div class="ttc" id="aUMESimdCommon_8h_html_aaa1b804d418e99cfecc2b7d471ef77c0"><div class="ttname"><a href="UMESimdCommon_8h.html#aaa1b804d418e99cfecc2b7d471ef77c0">UMESIMD_MATH_UNARY_FUNCTION</a></div><div class="ttdeci">#define UMESIMD_MATH_UNARY_FUNCTION(F, f)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00177">UMESimdCommon.h:177</a></div></div>
<div class="ttc" id="anamespacevecCore_1_1math_html_a7f425a090bc0ef0c3d5e925570f13c57"><div class="ttname"><a href="namespacevecCore_1_1math.html#a7f425a090bc0ef0c3d5e925570f13c57">vecCore::math::SinCos</a></div><div class="ttdeci">VECCORE_FORCE_INLINE void SinCos(const UME::SIMD::SIMDVec_f&lt; T, N &gt; &amp;x, UME::SIMD::SIMDVec_f&lt; T, N &gt; *s, UME::SIMD::SIMDVec_f&lt; T, N &gt; *c)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00171">UMESimdCommon.h:171</a></div></div>
<div class="ttc" id="anamespacevecCore_1_1math_html_aae02f65b0a735262b1e0702eecbc8494"><div class="ttname"><a href="namespacevecCore_1_1math.html#aae02f65b0a735262b1e0702eecbc8494">vecCore::math::IsInf</a></div><div class="ttdeci">VECCORE_FORCE_INLINE UME::SIMD::SIMDVecMask&lt; N &gt; IsInf(const UME::SIMD::SIMDVec_f&lt; T, N &gt; &amp;x)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00204">UMESimdCommon.h:204</a></div></div>
<div class="ttc" id="anamespacevecCore_1_1math_html_aebf340ffd049f0fca08aad9e2250cffe"><div class="ttname"><a href="namespacevecCore_1_1math.html#aebf340ffd049f0fca08aad9e2250cffe">vecCore::math::Tan</a></div><div class="ttdeci">VECCORE_FORCE_INLINE Vc::SimdArray&lt; T, N &gt; Tan(const Vc::SimdArray&lt; T, N &gt; &amp;x)</div><div class="ttdef"><b>Definition:</b> <a href="VcSimdArray_8h_source.html#l00148">VcSimdArray.h:148</a></div></div>
<div class="ttc" id="anamespacevecCore_html"><div class="ttname"><a href="namespacevecCore.html">vecCore</a></div><div class="ttdef"><b>Definition:</b> <a href="Deprecated_8h_source.html#l00012">Deprecated.h:12</a></div></div>
<div class="ttc" id="anamespacevecCore_html_a045d76341de9a761a3693f0f7a87ab72"><div class="ttname"><a href="namespacevecCore.html#a045d76341de9a761a3693f0f7a87ab72">vecCore::MaskEmpty</a></div><div class="ttdeci">VECCORE_ATT_HOST_DEVICE bool MaskEmpty(const M &amp;mask)</div><div class="ttdef"><b>Definition:</b> <a href="Implementation_8h_source.html#l00222">Implementation.h:222</a></div></div>
<div class="ttc" id="anamespacevecCore_html_a4a739052a81f3a56cdcf64b88480e0c2"><div class="ttname"><a href="namespacevecCore.html#a4a739052a81f3a56cdcf64b88480e0c2">vecCore::MaskFull</a></div><div class="ttdeci">VECCORE_ATT_HOST_DEVICE bool MaskFull(const M &amp;mask)</div><div class="ttdef"><b>Definition:</b> <a href="Implementation_8h_source.html#l00213">Implementation.h:213</a></div></div>
<div class="ttc" id="astructvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_a44345a4824137e3b52e9ed0221abc0b3"><div class="ttname"><a href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a44345a4824137e3b52e9ed0221abc0b3">vecCore::IndexingImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::Set</a></div><div class="ttdeci">VECCORE_FORCE_INLINE static VECCORE_ATT_HOST_DEVICE void Set(M &amp;mask, int i, const bool val)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00063">UMESimdCommon.h:63</a></div></div>
<div class="ttc" id="astructvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_a4ee9e3c4587ceaa82eb6aabf22d3cc02"><div class="ttname"><a href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4ee9e3c4587ceaa82eb6aabf22d3cc02">vecCore::IndexingImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::Get</a></div><div class="ttdeci">VECCORE_FORCE_INLINE static VECCORE_ATT_HOST_DEVICE bool Get(const M &amp;mask, int i)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00061">UMESimdCommon.h:61</a></div></div>
<div class="ttc" id="astructvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_a78debe61922b5948b58d86c32ef7c6f9"><div class="ttname"><a href="structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a78debe61922b5948b58d86c32ef7c6f9">vecCore::IndexingImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::M</a></div><div class="ttdeci">UME::SIMD::SIMDVecMask&lt; N &gt; M</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00059">UMESimdCommon.h:59</a></div></div>
<div class="ttc" id="astructvecCore_1_1IndexingImplementation_html"><div class="ttname"><a href="structvecCore_1_1IndexingImplementation.html">vecCore::IndexingImplementation</a></div><div class="ttdef"><b>Definition:</b> <a href="Implementation_8h_source.html#l00094">Implementation.h:94</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_a37978c1454d91ae6f3d7c9a61c6cfdc1"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a37978c1454d91ae6f3d7c9a61c6cfdc1">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::M</a></div><div class="ttdeci">UME::SIMD::SIMDVecMask&lt; N &gt; M</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00122">UMESimdCommon.h:122</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_aceebffa4e5ba62106666a2c315c98fde"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#aceebffa4e5ba62106666a2c315c98fde">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::Load</a></div><div class="ttdeci">static void Load(M &amp;mask, S const *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00125">UMESimdCommon.h:125</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_ad1665ac5974ca2d5b95af9f9a463b71c"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ad1665ac5974ca2d5b95af9f9a463b71c">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::Store</a></div><div class="ttdeci">static void Store(M const &amp;mask, S *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00131">UMESimdCommon.h:131</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a06327b468d66961996f9b0462b7c8553"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a06327b468d66961996f9b0462b7c8553">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_f&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00071">UMESimdCommon.h:71</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a1c573da14c5fdf1f2a1131104edfea4a"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a1c573da14c5fdf1f2a1131104edfea4a">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::Load</a></div><div class="ttdeci">static void Load(V &amp;v, S const *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00074">UMESimdCommon.h:74</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a8f2f4d394d8afcc53be957ce043036fd"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a8f2f4d394d8afcc53be957ce043036fd">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::Store</a></div><div class="ttdeci">static void Store(V const &amp;v, S *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00080">UMESimdCommon.h:80</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a9208bbebd9dbdf414518bfa7b0e88f5c"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a9208bbebd9dbdf414518bfa7b0e88f5c">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_i&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00088">UMESimdCommon.h:88</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_adace0ec69db6efa82e23d571ed2d490c"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#adace0ec69db6efa82e23d571ed2d490c">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::Store</a></div><div class="ttdeci">static void Store(V const &amp;v, S *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00097">UMESimdCommon.h:97</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_addba557d9674653dc40cfad220d730d5"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#addba557d9674653dc40cfad220d730d5">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::Load</a></div><div class="ttdeci">static void Load(V &amp;v, S const *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00091">UMESimdCommon.h:91</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a239e5b1b877ad60a0adbc0b95f8e744d"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a239e5b1b877ad60a0adbc0b95f8e744d">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_u&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00105">UMESimdCommon.h:105</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a59d80ee3d5edd398475cb150d33c382d"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a59d80ee3d5edd398475cb150d33c382d">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::Store</a></div><div class="ttdeci">static void Store(V const &amp;v, S *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00114">UMESimdCommon.h:114</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_ade741c044cb8333af6a46ab27ffb652e"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ade741c044cb8333af6a46ab27ffb652e">vecCore::LoadStoreImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::Load</a></div><div class="ttdeci">static void Load(V &amp;v, S const *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00108">UMESimdCommon.h:108</a></div></div>
<div class="ttc" id="astructvecCore_1_1LoadStoreImplementation_html"><div class="ttname"><a href="structvecCore_1_1LoadStoreImplementation.html">vecCore::LoadStoreImplementation</a></div><div class="ttdef"><b>Definition:</b> <a href="Implementation_8h_source.html#l00122">Implementation.h:122</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a88313bb6818139e481027950ccdd7596"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a88313bb6818139e481027950ccdd7596">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_f&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00139">UMESimdCommon.h:139</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a9680a779c969b136ac04d89d7a2fe886"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a9680a779c969b136ac04d89d7a2fe886">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::M</a></div><div class="ttdeci">UME::SIMD::SIMDVecMask&lt; N &gt; M</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00140">UMESimdCommon.h:140</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_aa8eabe72e141279c47253910084c23fd"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#aa8eabe72e141279c47253910084c23fd">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::Assign</a></div><div class="ttdeci">static void Assign(V &amp;dst, M const &amp;mask, V const &amp;src)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00142">UMESimdCommon.h:142</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_ad3eac31a37771384e8b6709c8e961446"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ad3eac31a37771384e8b6709c8e961446">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::Blend</a></div><div class="ttdeci">static void Blend(V &amp;dst, M const &amp;mask, V const &amp;src1, V const &amp;src2)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00144">UMESimdCommon.h:144</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a677cbc196362e780e21d1f21b86b8680"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a677cbc196362e780e21d1f21b86b8680">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::Assign</a></div><div class="ttdeci">static void Assign(V &amp;dst, M const &amp;mask, V const &amp;src)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00152">UMESimdCommon.h:152</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a73ea5c23a9ccb9abd75d7a61d317feed"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a73ea5c23a9ccb9abd75d7a61d317feed">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_i&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00149">UMESimdCommon.h:149</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_aabb42e66d84f623119c2f8a6779efa22"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#aabb42e66d84f623119c2f8a6779efa22">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::Blend</a></div><div class="ttdeci">static void Blend(V &amp;dst, M const &amp;mask, V const &amp;src1, V const &amp;src2)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00154">UMESimdCommon.h:154</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_af1746f3a29ba9b6b96042f6c77f6c0cb"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#af1746f3a29ba9b6b96042f6c77f6c0cb">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::M</a></div><div class="ttdeci">UME::SIMD::SIMDVecMask&lt; N &gt; M</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00150">UMESimdCommon.h:150</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a33dc56ec931478c5ae3ff5f8fd21d8f2"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a33dc56ec931478c5ae3ff5f8fd21d8f2">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::Assign</a></div><div class="ttdeci">static void Assign(V &amp;dst, M const &amp;mask, V const &amp;src)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00162">UMESimdCommon.h:162</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_aa96f0370f8f6b677475baa0c7a9ce210"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#aa96f0370f8f6b677475baa0c7a9ce210">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::Blend</a></div><div class="ttdeci">static void Blend(V &amp;dst, M const &amp;mask, V const &amp;src1, V const &amp;src2)</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00164">UMESimdCommon.h:164</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_ab4509574320ef77812a2caaa2fbc5e98"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#ab4509574320ef77812a2caaa2fbc5e98">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::V</a></div><div class="ttdeci">UME::SIMD::SIMDVec_u&lt; T, N &gt; V</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00159">UMESimdCommon.h:159</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_af8e050df56acd516a4d1ca42180b6872"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#af8e050df56acd516a4d1ca42180b6872">vecCore::MaskingImplementation&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::M</a></div><div class="ttdeci">UME::SIMD::SIMDVecMask&lt; N &gt; M</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00160">UMESimdCommon.h:160</a></div></div>
<div class="ttc" id="astructvecCore_1_1MaskingImplementation_html"><div class="ttname"><a href="structvecCore_1_1MaskingImplementation.html">vecCore::MaskingImplementation</a></div><div class="ttdef"><b>Definition:</b> <a href="Implementation_8h_source.html#l00265">Implementation.h:265</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_a4f47b0e22838b6a61545767c54fb0909"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#a4f47b0e22838b6a61545767c54fb0909">vecCore::TypeTraits&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::ScalarType</a></div><div class="ttdeci">bool ScalarType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00013">UMESimdCommon.h:13</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_adf9fb822dcbf5ad34c61f54ee38b20e5"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#adf9fb822dcbf5ad34c61f54ee38b20e5">vecCore::TypeTraits&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::IndexType</a></div><div class="ttdeci">int IndexType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00012">UMESimdCommon.h:12</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_html_ae7622d66570bb2a5efb8abc820b3e9fb"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html#ae7622d66570bb2a5efb8abc820b3e9fb">vecCore::TypeTraits&lt; UME::SIMD::SIMDVecMask&lt; N &gt; &gt;::MaskType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVecMask&lt; N &gt; MaskType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00011">UMESimdCommon.h:11</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a44a5cc389bba5c7614de8bcd672dfa43"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a44a5cc389bba5c7614de8bcd672dfa43">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::ScalarType</a></div><div class="ttdeci">T ScalarType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00019">UMESimdCommon.h:19</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_a4df26682d8a6e105972a9fade12f9a71"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#a4df26682d8a6e105972a9fade12f9a71">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::IndexType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVec_u&lt; uint32_t, N &gt; IndexType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00021">UMESimdCommon.h:21</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_html_ab4396a2f06b79622c557b51b1b301423"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html#ab4396a2f06b79622c557b51b1b301423">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_f&lt; T, N &gt; &gt;::MaskType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVecMask&lt; N &gt; MaskType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00020">UMESimdCommon.h:20</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a18bd2f3a63c0aec372da0250d3bb8c0f"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a18bd2f3a63c0aec372da0250d3bb8c0f">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::MaskType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVecMask&lt; N &gt; MaskType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00028">UMESimdCommon.h:28</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a5cdb4cda48bea13f0418a746d9c52e6c"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a5cdb4cda48bea13f0418a746d9c52e6c">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::ScalarType</a></div><div class="ttdeci">T ScalarType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00027">UMESimdCommon.h:27</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_html_a90d7b229da46b9cc8b0b87b0888a7e57"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html#a90d7b229da46b9cc8b0b87b0888a7e57">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_i&lt; T, N &gt; &gt;::IndexType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVec_u&lt; uint32_t, N &gt; IndexType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00029">UMESimdCommon.h:29</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a48ba0b8ef4171ee48ef67c9641f9836c"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a48ba0b8ef4171ee48ef67c9641f9836c">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::IndexType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVec_u&lt; uint32_t, N &gt; IndexType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00037">UMESimdCommon.h:37</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a5bc025693b3d00e016e335f9fcb39832"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a5bc025693b3d00e016e335f9fcb39832">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::MaskType</a></div><div class="ttdeci">typename UME::SIMD::SIMDVecMask&lt; N &gt; MaskType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00036">UMESimdCommon.h:36</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_html_a89cb83889789c56598645c1e9c7b1dfe"><div class="ttname"><a href="structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html#a89cb83889789c56598645c1e9c7b1dfe">vecCore::TypeTraits&lt; UME::SIMD::SIMDVec_u&lt; T, N &gt; &gt;::ScalarType</a></div><div class="ttdeci">T ScalarType</div><div class="ttdef"><b>Definition:</b> <a href="UMESimdCommon_8h_source.html#l00035">UMESimdCommon.h:35</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_html"><div class="ttname"><a href="structvecCore_1_1TypeTraits.html">vecCore::TypeTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="Scalar_8h_source.html#l00010">Scalar.h:10</a></div></div>
<div class="ttc" id="astructvecCore_1_1TypeTraits_html_aea0219b39bcfe4f7ec24c6530e248eb8"><div class="ttname"><a href="structvecCore_1_1TypeTraits.html#aea0219b39bcfe4f7ec24c6530e248eb8">vecCore::TypeTraits::Size</a></div><div class="ttdeci">static constexpr size_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Scalar_8h_source.html#l00014">Scalar.h:14</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_73ba77f810b49f864a81822899563e25.html">VecCore</a></li><li class="navelem"><a class="el" href="dir_9be0665b787e6c907a1a4043a1506dc3.html">Backend</a></li><li class="navelem"><a class="el" href="UMESimdCommon_8h.html">UMESimdCommon.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
