// Seed: 4074567080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  ;
  logic id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_3[-1] = -1 - 1;
  wire id_4;
  wire [1 'h0 : id_1] id_5;
  logic id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6
  );
endmodule
