{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 01:33:48 2017 " "Info: Processing started: Tue May 23 01:33:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cfpga -c cfpga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cfpga -c cfpga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[8\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[8\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[9\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[9\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[10\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[10\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[11\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[11\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[12\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[12\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[13\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[13\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[14\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[14\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[15\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[15\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[0\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[0\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[1\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[1\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[2\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[2\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[3\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[3\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[4\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[4\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[5\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[5\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[6\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[6\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[7\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[7\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK100M_FPGAC " "Info: Assuming node \"CLOCK100M_FPGAC\" is an undefined clock" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK100M_FPGAC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LADDR\[22\] " "Info: Assuming node \"LADDR\[22\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LNGCS5 " "Info: Assuming node \"LNGCS5\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 58 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LADDR\[21\] " "Info: Assuming node \"LADDR\[21\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LNOE " "Info: Assuming node \"LNOE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 57 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cpu_ahb:uut_ahb\|LDATA~80 " "Info: Detected gated clock \"cpu_ahb:uut_ahb\|LDATA~80\" as buffer" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_ahb:uut_ahb\|LDATA~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK100M_FPGAC register cpu_ahb:uut_ahb\|efpga_regH\[1\] register cpu_ahb:uut_ahb\|read_reg\[1\] 214.64 MHz 4.659 ns Internal " "Info: Clock \"CLOCK100M_FPGAC\" has Internal fmax of 214.64 MHz between source register \"cpu_ahb:uut_ahb\|efpga_regH\[1\]\" and destination register \"cpu_ahb:uut_ahb\|read_reg\[1\]\" (period= 4.659 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.392 ns + Longest register register " "Info: + Longest register to register delay is 4.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_ahb:uut_ahb\|efpga_regH\[1\] 1 REG LCFF_X44_Y23_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N3; Fanout = 2; REG Node = 'cpu_ahb:uut_ahb\|efpga_regH\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_ahb:uut_ahb|efpga_regH[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 0.639 ns cpu_ahb:uut_ahb\|read_reg~46 2 COMB LCCOMB_X44_Y23_N14 1 " "Info: 2: + IC(0.433 ns) + CELL(0.206 ns) = 0.639 ns; Loc. = LCCOMB_X44_Y23_N14; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~46'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { cpu_ahb:uut_ahb|efpga_regH[1] cpu_ahb:uut_ahb|read_reg~46 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.206 ns) 1.426 ns cpu_ahb:uut_ahb\|read_reg~47 3 COMB LCCOMB_X45_Y23_N28 1 " "Info: 3: + IC(0.581 ns) + CELL(0.206 ns) = 1.426 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~47'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { cpu_ahb:uut_ahb|read_reg~46 cpu_ahb:uut_ahb|read_reg~47 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.206 ns) 2.650 ns cpu_ahb:uut_ahb\|read_reg~48 4 COMB LCCOMB_X47_Y23_N14 1 " "Info: 4: + IC(1.018 ns) + CELL(0.206 ns) = 2.650 ns; Loc. = LCCOMB_X47_Y23_N14; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~48'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { cpu_ahb:uut_ahb|read_reg~47 cpu_ahb:uut_ahb|read_reg~48 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.206 ns) 4.284 ns cpu_ahb:uut_ahb\|read_reg~49 5 COMB LCCOMB_X45_Y22_N8 1 " "Info: 5: + IC(1.428 ns) + CELL(0.206 ns) = 4.284 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~49'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { cpu_ahb:uut_ahb|read_reg~48 cpu_ahb:uut_ahb|read_reg~49 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.392 ns cpu_ahb:uut_ahb\|read_reg\[1\] 6 REG LCFF_X45_Y22_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.392 ns; Loc. = LCFF_X45_Y22_N9; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|read_reg\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpu_ahb:uut_ahb|read_reg~49 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.932 ns ( 21.22 % ) " "Info: Total cell delay = 0.932 ns ( 21.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 78.78 % ) " "Info: Total interconnect delay = 3.460 ns ( 78.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { cpu_ahb:uut_ahb|efpga_regH[1] cpu_ahb:uut_ahb|read_reg~46 cpu_ahb:uut_ahb|read_reg~47 cpu_ahb:uut_ahb|read_reg~48 cpu_ahb:uut_ahb|read_reg~49 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { cpu_ahb:uut_ahb|efpga_regH[1] {} cpu_ahb:uut_ahb|read_reg~46 {} cpu_ahb:uut_ahb|read_reg~47 {} cpu_ahb:uut_ahb|read_reg~48 {} cpu_ahb:uut_ahb|read_reg~49 {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.433ns 0.581ns 1.018ns 1.428ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC destination 3.354 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK100M_FPGAC\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLOCK100M_FPGAC 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G2 129 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns cpu_ahb:uut_ahb\|read_reg\[1\] 3 REG LCFF_X45_Y22_N9 1 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X45_Y22_N9; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|read_reg\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC source 3.357 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK100M_FPGAC\" to source register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLOCK100M_FPGAC 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G2 129 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.666 ns) 3.357 ns cpu_ahb:uut_ahb\|efpga_regH\[1\] 3 REG LCFF_X44_Y23_N3 2 " "Info: 3: + IC(1.456 ns) + CELL(0.666 ns) = 3.357 ns; Loc. = LCFF_X44_Y23_N3; Fanout = 2; REG Node = 'cpu_ahb:uut_ahb\|efpga_regH\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.61 % ) " "Info: Total cell delay = 1.766 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.591 ns ( 47.39 % ) " "Info: Total interconnect delay = 1.591 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|efpga_regH[1] {} } { 0.000ns 0.000ns 0.135ns 1.456ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|efpga_regH[1] {} } { 0.000ns 0.000ns 0.135ns 1.456ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { cpu_ahb:uut_ahb|efpga_regH[1] cpu_ahb:uut_ahb|read_reg~46 cpu_ahb:uut_ahb|read_reg~47 cpu_ahb:uut_ahb|read_reg~48 cpu_ahb:uut_ahb|read_reg~49 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { cpu_ahb:uut_ahb|efpga_regH[1] {} cpu_ahb:uut_ahb|read_reg~46 {} cpu_ahb:uut_ahb|read_reg~47 {} cpu_ahb:uut_ahb|read_reg~48 {} cpu_ahb:uut_ahb|read_reg~49 {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.433ns 0.581ns 1.018ns 1.428ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|efpga_regH[1] {} } { 0.000ns 0.000ns 0.135ns 1.456ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu_ahb:uut_ahb\|memin_Hdate\[4\] LNGCS5 CLOCK100M_FPGAC 11.690 ns register " "Info: tsu for register \"cpu_ahb:uut_ahb\|memin_Hdate\[4\]\" (data pin = \"LNGCS5\", clock pin = \"CLOCK100M_FPGAC\") is 11.690 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.084 ns + Longest pin register " "Info: + Longest pin to register delay is 15.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns LNGCS5 1 CLK PIN_H24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_H24; Fanout = 4; CLK Node = 'LNGCS5'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LNGCS5 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.262 ns) + CELL(0.202 ns) 9.389 ns cpu_ahb:uut_ahb\|process_1~2 2 COMB LCCOMB_X48_Y24_N2 18 " "Info: 2: + IC(8.262 ns) + CELL(0.202 ns) = 9.389 ns; Loc. = LCCOMB_X48_Y24_N2; Fanout = 18; COMB Node = 'cpu_ahb:uut_ahb\|process_1~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.464 ns" { LNGCS5 cpu_ahb:uut_ahb|process_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.616 ns) 11.446 ns cpu_ahb:uut_ahb\|cpu_cmdreg\[0\]~3 3 COMB LCCOMB_X44_Y22_N6 4 " "Info: 3: + IC(1.441 ns) + CELL(0.616 ns) = 11.446 ns; Loc. = LCCOMB_X44_Y22_N6; Fanout = 4; COMB Node = 'cpu_ahb:uut_ahb\|cpu_cmdreg\[0\]~3'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { cpu_ahb:uut_ahb|process_1~2 cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 12.047 ns cpu_ahb:uut_ahb\|memin_Hdate\[0\]~0 4 COMB LCCOMB_X44_Y22_N26 16 " "Info: 4: + IC(0.395 ns) + CELL(0.206 ns) = 12.047 ns; Loc. = LCCOMB_X44_Y22_N26; Fanout = 16; COMB Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[0\]~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 cpu_ahb:uut_ahb|memin_Hdate[0]~0 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(0.855 ns) 15.084 ns cpu_ahb:uut_ahb\|memin_Hdate\[4\] 5 REG LCFF_X45_Y22_N5 1 " "Info: 5: + IC(2.182 ns) + CELL(0.855 ns) = 15.084 ns; Loc. = LCFF_X45_Y22_N5; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.804 ns ( 18.59 % ) " "Info: Total cell delay = 2.804 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.280 ns ( 81.41 % ) " "Info: Total interconnect delay = 12.280 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.084 ns" { LNGCS5 cpu_ahb:uut_ahb|process_1~2 cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "15.084 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|process_1~2 {} cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 {} cpu_ahb:uut_ahb|memin_Hdate[0]~0 {} cpu_ahb:uut_ahb|memin_Hdate[4] {} } { 0.000ns 0.000ns 8.262ns 1.441ns 0.395ns 2.182ns } { 0.000ns 0.925ns 0.202ns 0.616ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC destination 3.354 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK100M_FPGAC\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLOCK100M_FPGAC 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G2 129 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns cpu_ahb:uut_ahb\|memin_Hdate\[4\] 3 REG LCFF_X45_Y22_N5 1 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X45_Y22_N5; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[4] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.084 ns" { LNGCS5 cpu_ahb:uut_ahb|process_1~2 cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "15.084 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|process_1~2 {} cpu_ahb:uut_ahb|cpu_cmdreg[0]~3 {} cpu_ahb:uut_ahb|memin_Hdate[0]~0 {} cpu_ahb:uut_ahb|memin_Hdate[4] {} } { 0.000ns 0.000ns 8.262ns 1.441ns 0.395ns 2.182ns } { 0.000ns 0.925ns 0.202ns 0.616ns 0.206ns 0.855ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[4] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK100M_FPGAC CE_REG_DATA\[28\] cpu_ahb:uut_ahb\|efpga_regH\[12\] 14.947 ns register " "Info: tco from clock \"CLOCK100M_FPGAC\" to destination pin \"CE_REG_DATA\[28\]\" through register \"cpu_ahb:uut_ahb\|efpga_regH\[12\]\" is 14.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC source 3.328 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK100M_FPGAC\" to source register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLOCK100M_FPGAC 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G2 129 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 3.328 ns cpu_ahb:uut_ahb\|efpga_regH\[12\] 3 REG LCFF_X51_Y23_N3 2 " "Info: 3: + IC(1.427 ns) + CELL(0.666 ns) = 3.328 ns; Loc. = LCFF_X51_Y23_N3; Fanout = 2; REG Node = 'cpu_ahb:uut_ahb\|efpga_regH\[12\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[12] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.06 % ) " "Info: Total cell delay = 1.766 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.562 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[12] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|efpga_regH[12] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.315 ns + Longest register pin " "Info: + Longest register to pin delay is 11.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_ahb:uut_ahb\|efpga_regH\[12\] 1 REG LCFF_X51_Y23_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N3; Fanout = 2; REG Node = 'cpu_ahb:uut_ahb\|efpga_regH\[12\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_ahb:uut_ahb|efpga_regH[12] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.249 ns) + CELL(3.066 ns) 11.315 ns CE_REG_DATA\[28\] 2 PIN PIN_C2 0 " "Info: 2: + IC(8.249 ns) + CELL(3.066 ns) = 11.315 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'CE_REG_DATA\[28\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.315 ns" { cpu_ahb:uut_ahb|efpga_regH[12] CE_REG_DATA[28] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 27.10 % ) " "Info: Total cell delay = 3.066 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.249 ns ( 72.90 % ) " "Info: Total interconnect delay = 8.249 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.315 ns" { cpu_ahb:uut_ahb|efpga_regH[12] CE_REG_DATA[28] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.315 ns" { cpu_ahb:uut_ahb|efpga_regH[12] {} CE_REG_DATA[28] {} } { 0.000ns 8.249ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|efpga_regH[12] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|efpga_regH[12] {} } { 0.000ns 0.000ns 0.135ns 1.427ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.315 ns" { cpu_ahb:uut_ahb|efpga_regH[12] CE_REG_DATA[28] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.315 ns" { cpu_ahb:uut_ahb|efpga_regH[12] {} CE_REG_DATA[28] {} } { 0.000ns 8.249ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CE_REG_DATA\[6\] LDATA\[6\] 20.501 ns Longest " "Info: Longest tpd from source pin \"CE_REG_DATA\[6\]\" to destination pin \"LDATA\[6\]\" is 20.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CE_REG_DATA\[6\] 1 PIN PIN_K5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K5; Fanout = 1; PIN Node = 'CE_REG_DATA\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CE_REG_DATA[6] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns CE_REG_DATA\[6\]~25 2 COMB IOC_X0_Y43_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = IOC_X0_Y43_N4; Fanout = 1; COMB Node = 'CE_REG_DATA\[6\]~25'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { CE_REG_DATA[6] CE_REG_DATA[6]~25 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.946 ns) + CELL(0.651 ns) 10.502 ns cpu_ahb:uut_ahb\|LDATA\[6\]~154 3 COMB LCCOMB_X48_Y22_N26 1 " "Info: 3: + IC(8.946 ns) + CELL(0.651 ns) = 10.502 ns; Loc. = LCCOMB_X48_Y22_N26; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|LDATA\[6\]~154'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.597 ns" { CE_REG_DATA[6]~25 cpu_ahb:uut_ahb|LDATA[6]~154 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.943 ns) + CELL(3.056 ns) 20.501 ns LDATA\[6\] 4 PIN PIN_AA25 0 " "Info: 4: + IC(6.943 ns) + CELL(3.056 ns) = 20.501 ns; Loc. = PIN_AA25; Fanout = 0; PIN Node = 'LDATA\[6\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.999 ns" { cpu_ahb:uut_ahb|LDATA[6]~154 LDATA[6] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.612 ns ( 22.50 % ) " "Info: Total cell delay = 4.612 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.889 ns ( 77.50 % ) " "Info: Total interconnect delay = 15.889 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.501 ns" { CE_REG_DATA[6] CE_REG_DATA[6]~25 cpu_ahb:uut_ahb|LDATA[6]~154 LDATA[6] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "20.501 ns" { CE_REG_DATA[6] {} CE_REG_DATA[6]~25 {} cpu_ahb:uut_ahb|LDATA[6]~154 {} LDATA[6] {} } { 0.000ns 0.000ns 8.946ns 6.943ns } { 0.000ns 0.905ns 0.651ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu_ahb:uut_ahb\|efpga_dageH\[1\] CE_REG_DATA\[17\] LNOE 0.805 ns register " "Info: th for register \"cpu_ahb:uut_ahb\|efpga_dageH\[1\]\" (data pin = \"CE_REG_DATA\[17\]\", clock pin = \"LNOE\") is 0.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LNOE destination 9.968 ns + Longest register " "Info: + Longest clock path from clock \"LNOE\" to destination register is 9.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns LNOE 1 CLK PIN_H23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_H23; Fanout = 6; CLK Node = 'LNOE'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LNOE } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.668 ns) + CELL(0.534 ns) 5.127 ns cpu_ahb:uut_ahb\|LDATA~80 2 COMB LCCOMB_X48_Y24_N14 18 " "Info: 2: + IC(3.668 ns) + CELL(0.534 ns) = 5.127 ns; Loc. = LCCOMB_X48_Y24_N14; Fanout = 18; COMB Node = 'cpu_ahb:uut_ahb\|LDATA~80'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.202 ns" { LNOE cpu_ahb:uut_ahb|LDATA~80 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(0.000 ns) 7.771 ns cpu_ahb:uut_ahb\|LDATA~80clkctrl 3 COMB CLKCTRL_G15 16 " "Info: 3: + IC(2.644 ns) + CELL(0.000 ns) = 7.771 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'cpu_ahb:uut_ahb\|LDATA~80clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.991 ns) + CELL(0.206 ns) 9.968 ns cpu_ahb:uut_ahb\|efpga_dageH\[1\] 4 REG LCCOMB_X44_Y23_N20 1 " "Info: 4: + IC(1.991 ns) + CELL(0.206 ns) = 9.968 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|efpga_dageH\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns ( 16.70 % ) " "Info: Total cell delay = 1.665 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.303 ns ( 83.30 % ) " "Info: Total interconnect delay = 8.303 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { LNOE cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { LNOE {} LNOE~combout {} cpu_ahb:uut_ahb|LDATA~80 {} cpu_ahb:uut_ahb|LDATA~80clkctrl {} cpu_ahb:uut_ahb|efpga_dageH[1] {} } { 0.000ns 0.000ns 3.668ns 2.644ns 1.991ns } { 0.000ns 0.925ns 0.534ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.163 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CE_REG_DATA\[17\] 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'CE_REG_DATA\[17\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CE_REG_DATA[17] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CE_REG_DATA\[17\]~14 2 COMB IOC_X0_Y39_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y39_N3; Fanout = 1; COMB Node = 'CE_REG_DATA\[17\]~14'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { CE_REG_DATA[17] CE_REG_DATA[17]~14 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.584 ns) + CELL(0.624 ns) 9.163 ns cpu_ahb:uut_ahb\|efpga_dageH\[1\] 3 REG LCCOMB_X44_Y23_N20 1 " "Info: 3: + IC(7.584 ns) + CELL(0.624 ns) = 9.163 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|efpga_dageH\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.208 ns" { CE_REG_DATA[17]~14 cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 17.23 % ) " "Info: Total cell delay = 1.579 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.584 ns ( 82.77 % ) " "Info: Total interconnect delay = 7.584 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.163 ns" { CE_REG_DATA[17] CE_REG_DATA[17]~14 cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.163 ns" { CE_REG_DATA[17] {} CE_REG_DATA[17]~14 {} cpu_ahb:uut_ahb|efpga_dageH[1] {} } { 0.000ns 0.000ns 7.584ns } { 0.000ns 0.955ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.968 ns" { LNOE cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.968 ns" { LNOE {} LNOE~combout {} cpu_ahb:uut_ahb|LDATA~80 {} cpu_ahb:uut_ahb|LDATA~80clkctrl {} cpu_ahb:uut_ahb|efpga_dageH[1] {} } { 0.000ns 0.000ns 3.668ns 2.644ns 1.991ns } { 0.000ns 0.925ns 0.534ns 0.000ns 0.206ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.163 ns" { CE_REG_DATA[17] CE_REG_DATA[17]~14 cpu_ahb:uut_ahb|efpga_dageH[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.163 ns" { CE_REG_DATA[17] {} CE_REG_DATA[17]~14 {} cpu_ahb:uut_ahb|efpga_dageH[1] {} } { 0.000ns 0.000ns 7.584ns } { 0.000ns 0.955ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 01:33:48 2017 " "Info: Processing ended: Tue May 23 01:33:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
