{
  "module_name": "r8a7792-cpg-mssr.h",
  "hash_id": "5e56670e77bbb415bedcd7417cb7821a8053307741e0f6d5e0f99f209d1577d1",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r8a7792-cpg-mssr.h",
  "human_readable_source": " \n\n#ifndef __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__\n#define __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__\n\n#include <dt-bindings/clock/renesas-cpg-mssr.h>\n\n \n#define R8A7792_CLK_Z\t\t\t0\n#define R8A7792_CLK_ZG\t\t\t1\n#define R8A7792_CLK_ZTR\t\t\t2\n#define R8A7792_CLK_ZTRD2\t\t3\n#define R8A7792_CLK_ZT\t\t\t4\n#define R8A7792_CLK_ZX\t\t\t5\n#define R8A7792_CLK_ZS\t\t\t6\n#define R8A7792_CLK_HP\t\t\t7\n#define R8A7792_CLK_I\t\t\t8\n#define R8A7792_CLK_B\t\t\t9\n#define R8A7792_CLK_LB\t\t\t10\n#define R8A7792_CLK_P\t\t\t11\n#define R8A7792_CLK_CL\t\t\t12\n#define R8A7792_CLK_M2\t\t\t13\n#define R8A7792_CLK_IMP\t\t\t14\n#define R8A7792_CLK_ZB3\t\t\t15\n#define R8A7792_CLK_ZB3D2\t\t16\n#define R8A7792_CLK_DDR\t\t\t17\n#define R8A7792_CLK_SD\t\t\t18\n#define R8A7792_CLK_MP\t\t\t19\n#define R8A7792_CLK_QSPI\t\t20\n#define R8A7792_CLK_CP\t\t\t21\n#define R8A7792_CLK_CPEX\t\t22\n#define R8A7792_CLK_RCAN\t\t23\n#define R8A7792_CLK_R\t\t\t24\n#define R8A7792_CLK_OSC\t\t\t25\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}