//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Sat Feb 08 01:13:58 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               28      180      15.56%
Global Buffers                    2       4        50.00%
LUTs                              0       1536      0.00%
CLB Slices                        0       768       0.00%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        1       8        12.50%
---------------------------------------------------------------

**********************************************

Library: work    Cell: fifo    View: INTERFACE

**********************************************

  Cell         Library  References     Total Area

 BUFGP         xcv           2 x
 IBUF          xcv          18 x
 OBUF          xcv           8 x
 ram_dq_8_0    OPERATORS     1 x      1      1 Block RAMs

 Number of ports :                      28
 Number of nets :                       56
 Number of instances :                  29
 Number of references to this view :     0

Total accumulated area : 
 Number of Block RAMs :                  1
 Number of gates :                       0
 Number of accumulated instances :      31


*****************************
 IO Register Mapping Report
*****************************
Design: work.fifo.INTERFACE

+----------------+-----------+----------+----------+----------+
| Port           | Direction |   INFF   |  OUTFF   |  TRIFF   |
+----------------+-----------+----------+----------+----------+
| i_clk          | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| o_clk          | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rd_ptr(4)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rd_ptr(3)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rd_ptr(2)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rd_ptr(1)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rd_ptr(0)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| wr_ptr(4)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| wr_ptr(3)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| wr_ptr(2)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| wr_ptr(1)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| wr_ptr(0)      | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(7)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(6)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(5)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(4)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(3)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(2)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(1)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(0)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(7)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(6)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(5)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(4)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(3)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(2)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(1)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(0)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
Total registers mapped: 0
