LeonardoSpectrum Level 3 - 2020a.2 (Release Production Release, compiled Apr 27 2020 at 09:07:52)
Copyright Siemens 1990-2020.  All rights reserved.
Portions copyright 1991-2020 Compuware Corporation

Session history will be logged to file 'C:/MGC/LeoSpec/LS2020a_2/demo/leospec.his'
--
-- Welcome to LeonardoSpectrum Level 3
-- Run By Luis@DESKTOP-TCBBMVE
-- Run Started On Sat Jun 22 00:50:05 Hora oficial do Brasil 2024
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
-- Compiling root module 'Mux21'
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v", line 6: Error, syntax error near: mux21(r<-
Error(s) found in Verilog source.
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v", line 6: Error, syntax error near: mux21(r<-
Error(s) found in Verilog source.
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v", line 4: Error, symbol 'SIZE' was not defined.
Error(s) found in Verilog source.
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
-- Loading module 'Mux41'
-- Compiling root module 'Mux41'
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v",line 3: Warning, module 'Mux41' has no contents.
-- Boundary optimization.
-- can not view a black box: .work.Mux41.INTERFACE



                        Critical Path Report

There are no paths that violate user specified options or constraints
-- can not view a black box: .work.Mux41.INTERFACE
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
-- Loading module 'Mux41'
Warning, replacing Mux41 in HDL library work.
-- Compiling root module 'Mux41'
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v",line 3: Warning, module 'Mux41' has no contents.
-- Info, replacing Mux41(INTERFACE)
-- Boundary optimization.

*******************************************************

Cell: Mux41    View: INTERFACE    Library: work

*******************************************************


 Number of ports :                      42
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     0

Total accumulated area : 
 Black Box Mux41 :                       1
 Number of accumulated instances :       0
Reading library file `C:\MGC\LeoSpec\LS2020a_2\\lib\scl05u.syn`...
Library version = Sample
Delays assume: Process=typical Temp= 25.0 C  Voltage=3.30 V  
Info: setting encoding to auto
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
-- Loading module 'Mux41'
Warning, replacing Mux41 in HDL library work.
-- Compiling root module 'Mux41'
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v",line 3: Warning, module 'Mux41' has no contents.
-- Info, replacing Mux41(INTERFACE)
-- Boundary optimization.
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/src/mux41.v'...
-- Loading module 'Mux41'
Warning, replacing Mux41 in HDL library work.
-- Compiling root module 'Mux41'
-- Compiling module Mux21_8 as black box
-- Info, replacing Mux41(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.Mux41.INTERFACE
-- Start pre-optimization for design .work.Mux41.INTERFACE
