MacroModel pin core_t_ctr_reg_reg[4]/CLK  12.80ps 12.80ps 12.80ps 12.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  28.30ps 28.30ps 28.30ps 28.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  25.90ps 25.90ps 25.90ps 25.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  25.70ps 25.70ps 25.70ps 25.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  23.90ps 23.90ps 23.90ps 23.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  25.50ps 25.50ps 25.50ps 25.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  25.40ps 25.40ps 25.40ps 25.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  25.40ps 25.40ps 25.40ps 25.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  24.60ps 24.60ps 24.60ps 24.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  24.30ps 24.30ps 24.30ps 24.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  23.50ps 23.50ps 23.50ps 23.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  20.20ps 20.20ps 20.20ps 20.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  18.90ps 18.90ps 18.90ps 18.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  22.30ps 22.30ps 22.30ps 22.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  21.20ps 21.20ps 21.20ps 21.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  20.80ps 20.80ps 20.80ps 20.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  20.70ps 20.70ps 20.70ps 20.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  20.30ps 20.30ps 20.30ps 20.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  19.50ps 19.50ps 19.50ps 19.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  19.30ps 19.30ps 19.30ps 19.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  19.00ps 19.00ps 19.00ps 19.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  18.90ps 18.90ps 18.90ps 18.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  17.90ps 17.90ps 17.90ps 17.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  17.40ps 17.40ps 17.40ps 17.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  17.30ps 17.30ps 17.30ps 17.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  12.80ps 12.80ps 12.80ps 12.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  11.90ps 11.90ps 11.90ps 11.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  11.70ps 11.70ps 11.70ps 11.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  11.50ps 11.50ps 11.50ps 11.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  11.00ps 11.00ps 11.00ps 11.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
