{
	"author": ["Sujan Pandey", "Manfred Glesner"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2006",
	"dblpkey": "conf/dac/PandeyG06",
	"ee": "http://doi.acm.org/10.1145/1146909.1147078",
	"pages": "663-668",
	"title": "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint",
	"type": "inproceedings",
	"url": "db/conf/dac/dac2006.html#PandeyG06",
	"year": "2006"
}
