<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p436" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_436{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_436{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_436{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_436{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_436{left:417px;bottom:998px;letter-spacing:-0.1px;}
#t6_436{left:417px;bottom:976px;letter-spacing:-0.11px;}
#t7_436{left:417px;bottom:955px;letter-spacing:-0.11px;}
#t8_436{left:417px;bottom:935px;letter-spacing:-0.11px;}
#t9_436{left:189px;bottom:910px;letter-spacing:-0.12px;}
#ta_436{left:417px;bottom:910px;letter-spacing:-0.1px;}
#tb_436{left:417px;bottom:889px;letter-spacing:-0.11px;}
#tc_436{left:417px;bottom:868px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#td_436{left:417px;bottom:848px;letter-spacing:-0.12px;}
#te_436{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tf_436{left:417px;bottom:823px;letter-spacing:-0.12px;}
#tg_436{left:81px;bottom:799px;letter-spacing:-0.16px;}
#th_436{left:142px;bottom:799px;letter-spacing:-0.17px;}
#ti_436{left:189px;bottom:799px;letter-spacing:-0.15px;}
#tj_436{left:417px;bottom:799px;letter-spacing:-0.11px;}
#tk_436{left:417px;bottom:782px;letter-spacing:-0.11px;}
#tl_436{left:417px;bottom:765px;letter-spacing:-0.11px;}
#tm_436{left:417px;bottom:749px;letter-spacing:-0.11px;}
#tn_436{left:189px;bottom:724px;}
#to_436{left:417px;bottom:724px;letter-spacing:-0.12px;}
#tp_436{left:189px;bottom:700px;}
#tq_436{left:417px;bottom:700px;letter-spacing:-0.11px;}
#tr_436{left:189px;bottom:675px;}
#ts_436{left:417px;bottom:675px;letter-spacing:-0.12px;}
#tt_436{left:189px;bottom:651px;}
#tu_436{left:417px;bottom:651px;letter-spacing:-0.12px;}
#tv_436{left:189px;bottom:626px;}
#tw_436{left:417px;bottom:626px;letter-spacing:-0.12px;}
#tx_436{left:189px;bottom:602px;}
#ty_436{left:417px;bottom:602px;letter-spacing:-0.12px;}
#tz_436{left:189px;bottom:577px;}
#t10_436{left:417px;bottom:577px;letter-spacing:-0.12px;}
#t11_436{left:189px;bottom:553px;letter-spacing:-0.14px;}
#t12_436{left:417px;bottom:553px;letter-spacing:-0.12px;}
#t13_436{left:81px;bottom:529px;letter-spacing:-0.16px;}
#t14_436{left:142px;bottom:529px;letter-spacing:-0.17px;}
#t15_436{left:189px;bottom:529px;letter-spacing:-0.15px;}
#t16_436{left:417px;bottom:529px;letter-spacing:-0.11px;}
#t17_436{left:417px;bottom:512px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t18_436{left:417px;bottom:495px;letter-spacing:-0.12px;}
#t19_436{left:81px;bottom:470px;letter-spacing:-0.17px;}
#t1a_436{left:142px;bottom:470px;letter-spacing:-0.17px;}
#t1b_436{left:189px;bottom:470px;letter-spacing:-0.14px;}
#t1c_436{left:417px;bottom:470px;letter-spacing:-0.11px;}
#t1d_436{left:417px;bottom:454px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1e_436{left:417px;bottom:437px;letter-spacing:-0.12px;}
#t1f_436{left:80px;bottom:412px;letter-spacing:-0.15px;}
#t1g_436{left:142px;bottom:412px;letter-spacing:-0.18px;}
#t1h_436{left:189px;bottom:412px;letter-spacing:-0.14px;}
#t1i_436{left:417px;bottom:412px;letter-spacing:-0.11px;}
#t1j_436{left:81px;bottom:388px;letter-spacing:-0.18px;}
#t1k_436{left:142px;bottom:388px;letter-spacing:-0.17px;}
#t1l_436{left:189px;bottom:388px;letter-spacing:-0.14px;}
#t1m_436{left:417px;bottom:388px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_436{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t1o_436{left:142px;bottom:364px;letter-spacing:-0.15px;}
#t1p_436{left:189px;bottom:364px;letter-spacing:-0.15px;}
#t1q_436{left:417px;bottom:364px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_436{left:81px;bottom:339px;letter-spacing:-0.17px;}
#t1s_436{left:142px;bottom:339px;letter-spacing:-0.15px;}
#t1t_436{left:189px;bottom:339px;letter-spacing:-0.15px;}
#t1u_436{left:417px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_436{left:81px;bottom:315px;letter-spacing:-0.17px;}
#t1w_436{left:142px;bottom:315px;letter-spacing:-0.15px;}
#t1x_436{left:189px;bottom:315px;letter-spacing:-0.15px;}
#t1y_436{left:417px;bottom:315px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_436{left:81px;bottom:290px;letter-spacing:-0.17px;}
#t20_436{left:142px;bottom:290px;letter-spacing:-0.15px;}
#t21_436{left:189px;bottom:290px;letter-spacing:-0.15px;}
#t22_436{left:417px;bottom:290px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_436{left:81px;bottom:266px;letter-spacing:-0.17px;}
#t24_436{left:142px;bottom:266px;letter-spacing:-0.15px;}
#t25_436{left:189px;bottom:266px;letter-spacing:-0.15px;}
#t26_436{left:417px;bottom:266px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_436{left:81px;bottom:241px;letter-spacing:-0.17px;}
#t28_436{left:142px;bottom:241px;letter-spacing:-0.15px;}
#t29_436{left:189px;bottom:241px;letter-spacing:-0.15px;}
#t2a_436{left:417px;bottom:241px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_436{left:81px;bottom:217px;letter-spacing:-0.17px;}
#t2c_436{left:142px;bottom:217px;letter-spacing:-0.15px;}
#t2d_436{left:189px;bottom:217px;letter-spacing:-0.15px;}
#t2e_436{left:417px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_436{left:81px;bottom:192px;letter-spacing:-0.17px;}
#t2g_436{left:142px;bottom:192px;letter-spacing:-0.15px;}
#t2h_436{left:189px;bottom:192px;letter-spacing:-0.15px;}
#t2i_436{left:417px;bottom:192px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_436{left:81px;bottom:168px;letter-spacing:-0.17px;}
#t2k_436{left:142px;bottom:168px;letter-spacing:-0.15px;}
#t2l_436{left:189px;bottom:168px;letter-spacing:-0.15px;}
#t2m_436{left:417px;bottom:168px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_436{left:81px;bottom:144px;letter-spacing:-0.17px;}
#t2o_436{left:142px;bottom:144px;letter-spacing:-0.15px;}
#t2p_436{left:189px;bottom:144px;letter-spacing:-0.15px;}
#t2q_436{left:417px;bottom:144px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_436{left:81px;bottom:119px;letter-spacing:-0.18px;}
#t2s_436{left:142px;bottom:119px;letter-spacing:-0.15px;}
#t2t_436{left:189px;bottom:119px;letter-spacing:-0.15px;}
#t2u_436{left:417px;bottom:119px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_436{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_436{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2x_436{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2y_436{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_436{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t30_436{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t31_436{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t32_436{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t33_436{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_436{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_436{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_436{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_436{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_436{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts436" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg436Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg436" style="-webkit-user-select: none;"><object width="935" height="1210" data="436/436.svg" type="image/svg+xml" id="pdf436" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_436" class="t s1_436">2-420 </span><span id="t2_436" class="t s1_436">Vol. 4 </span>
<span id="t3_436" class="t s2_436">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_436" class="t s3_436">20 </span><span id="t5_436" class="t s3_436">INT </span>
<span id="t6_436" class="t s3_436">Enables the signaling of counter overflow via input to APIC. </span>
<span id="t7_436" class="t s3_436">1 = Enable </span>
<span id="t8_436" class="t s3_436">0 = Disable </span>
<span id="t9_436" class="t s3_436">23 </span><span id="ta_436" class="t s3_436">INV </span>
<span id="tb_436" class="t s3_436">Inverts the result of the CMASK condition. </span>
<span id="tc_436" class="t s3_436">1 = Inverted </span>
<span id="td_436" class="t s3_436">0 = Non-Inverted </span>
<span id="te_436" class="t s3_436">31:24 </span><span id="tf_436" class="t s3_436">CMASK (Counter Mask) </span>
<span id="tg_436" class="t s3_436">1D9H </span><span id="th_436" class="t s3_436">473 </span><span id="ti_436" class="t s3_436">DEBUGCTLMSR </span><span id="tj_436" class="t s3_436">Enables last branch, interrupt, and exception recording; taken branch </span>
<span id="tk_436" class="t s3_436">breakpoints; the breakpoint reporting pins; and trace messages. This </span>
<span id="tl_436" class="t s3_436">register can be written to using the WRMSR instruction, when operating </span>
<span id="tm_436" class="t s3_436">at privilege level 0 or when in real-address mode. </span>
<span id="tn_436" class="t s3_436">0 </span><span id="to_436" class="t s3_436">Enable/Disable Last Branch Records </span>
<span id="tp_436" class="t s3_436">1 </span><span id="tq_436" class="t s3_436">Branch Trap Flag </span>
<span id="tr_436" class="t s3_436">2 </span><span id="ts_436" class="t s3_436">Performance Monitoring/Break Point Pins </span>
<span id="tt_436" class="t s3_436">3 </span><span id="tu_436" class="t s3_436">Performance Monitoring/Break Point Pins </span>
<span id="tv_436" class="t s3_436">4 </span><span id="tw_436" class="t s3_436">Performance Monitoring/Break Point Pins </span>
<span id="tx_436" class="t s3_436">5 </span><span id="ty_436" class="t s3_436">Performance Monitoring/Break Point Pins </span>
<span id="tz_436" class="t s3_436">6 </span><span id="t10_436" class="t s3_436">Enable/Disable Execution Trace Messages </span>
<span id="t11_436" class="t s3_436">31:7 </span><span id="t12_436" class="t s3_436">Reserved </span>
<span id="t13_436" class="t s3_436">1DBH </span><span id="t14_436" class="t s3_436">475 </span><span id="t15_436" class="t s3_436">LASTBRANCHFROMIP </span><span id="t16_436" class="t s3_436">32-bit register for recording the instruction pointers for the last branch, </span>
<span id="t17_436" class="t s3_436">interrupt, or exception that the processor took prior to a debug exception </span>
<span id="t18_436" class="t s3_436">being generated. </span>
<span id="t19_436" class="t s3_436">1DCH </span><span id="t1a_436" class="t s3_436">476 </span><span id="t1b_436" class="t s3_436">LASTBRANCHTOIP </span><span id="t1c_436" class="t s3_436">32-bit register for recording the instruction pointers for the last branch, </span>
<span id="t1d_436" class="t s3_436">interrupt, or exception that the processor took prior to a debug exception </span>
<span id="t1e_436" class="t s3_436">being generated. </span>
<span id="t1f_436" class="t s3_436">1DDH </span><span id="t1g_436" class="t s3_436">477 </span><span id="t1h_436" class="t s3_436">LASTINTFROMIP </span><span id="t1i_436" class="t s3_436">Last INT from IP </span>
<span id="t1j_436" class="t s3_436">1DEH </span><span id="t1k_436" class="t s3_436">478 </span><span id="t1l_436" class="t s3_436">LASTINTTOIP </span><span id="t1m_436" class="t s3_436">Last INT to IP </span>
<span id="t1n_436" class="t s3_436">200H </span><span id="t1o_436" class="t s3_436">512 </span><span id="t1p_436" class="t s3_436">MTRRphysBase0 </span><span id="t1q_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t1r_436" class="t s3_436">201H </span><span id="t1s_436" class="t s3_436">513 </span><span id="t1t_436" class="t s3_436">MTRRphysMask0 </span><span id="t1u_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t1v_436" class="t s3_436">202H </span><span id="t1w_436" class="t s3_436">514 </span><span id="t1x_436" class="t s3_436">MTRRphysBase1 </span><span id="t1y_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t1z_436" class="t s3_436">203H </span><span id="t20_436" class="t s3_436">515 </span><span id="t21_436" class="t s3_436">MTRRphysMask1 </span><span id="t22_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t23_436" class="t s3_436">204H </span><span id="t24_436" class="t s3_436">516 </span><span id="t25_436" class="t s3_436">MTRRphysBase2 </span><span id="t26_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t27_436" class="t s3_436">205H </span><span id="t28_436" class="t s3_436">517 </span><span id="t29_436" class="t s3_436">MTRRphysMask2 </span><span id="t2a_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2b_436" class="t s3_436">206H </span><span id="t2c_436" class="t s3_436">518 </span><span id="t2d_436" class="t s3_436">MTRRphysBase3 </span><span id="t2e_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2f_436" class="t s3_436">207H </span><span id="t2g_436" class="t s3_436">519 </span><span id="t2h_436" class="t s3_436">MTRRphysMask3 </span><span id="t2i_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2j_436" class="t s3_436">208H </span><span id="t2k_436" class="t s3_436">520 </span><span id="t2l_436" class="t s3_436">MTRRphysBase4 </span><span id="t2m_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2n_436" class="t s3_436">209H </span><span id="t2o_436" class="t s3_436">521 </span><span id="t2p_436" class="t s3_436">MTRRphysMask4 </span><span id="t2q_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2r_436" class="t s3_436">20AH </span><span id="t2s_436" class="t s3_436">522 </span><span id="t2t_436" class="t s3_436">MTRRphysBase5 </span><span id="t2u_436" class="t s3_436">Memory Type Range Registers </span>
<span id="t2v_436" class="t s4_436">Table 2-60. </span><span id="t2w_436" class="t s4_436">MSRs in the P6 Family Processors </span><span id="t2x_436" class="t s4_436">(Contd.) </span>
<span id="t2y_436" class="t s5_436">Register </span>
<span id="t2z_436" class="t s5_436">Address </span><span id="t30_436" class="t s5_436">Register Name / Bit Fields </span><span id="t31_436" class="t s5_436">Bit Description </span>
<span id="t32_436" class="t s5_436">Hex </span><span id="t33_436" class="t s5_436">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
