architecture          	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	total_power	routing_power_perc	clock_power_perc	tile_power_perc	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	fa807fd-dirty	0                    	0                        	741                	847                  	383                 	247                   	8           	8            	41     	99    	106        	1           	0       	2156             	3.15817   	-682.934        	-3.15817        	38   	3547                   	41                           	3.8429   	-800.153       	-3.8429        	3.92691e+06           	2.75765e+06          	209048.                 	3266.37                    	3150                       	20                               	4.17192      	-810.637           	-4.17192           	3.92691e+06               	2.75765e+06              	265318.                     	4145.59                        	           	                  	                	               	0.463302 	1.14837   	2.40699         	0.229255            	51388      	5992        	27600      
