{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465157398879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465157398879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 13:09:58 2016 " "Processing started: Sun Jun 05 13:09:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465157398879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157398879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157398879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465157399768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465157408764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/program_control/program_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/program_control/program_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Control " "Found entity 1: Program_Control" {  } { { "../Program_Control/Program_Control.v" "" { Text "C:/git/EE469/Lab5/verilog/Program_Control/Program_Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/instruction_memory/decoder_7bit/decoder_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/instruction_memory/decoder_7bit/decoder_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7bit " "Found entity 1: decoder_7bit" {  } { { "../Instruction_Memory/decoder_7bit/decoder_7bit.v" "" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/decoder_7bit/decoder_7bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../Instruction_Memory/instruction_memory.v" "" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_addr WRITE_ADDR file_register.v(49) " "Verilog HDL Declaration information at file_register.v(49): object \"write_addr\" differs only in case from object \"WRITE_ADDR\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data WRITE_DATA file_register.v(48) " "Verilog HDL Declaration information at file_register.v(48): object \"write_data\" differs only in case from object \"WRITE_DATA\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/file_register/file_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP control_signals.v(16) " "Verilog HDL Declaration information at control_signals.v(16): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/control_signals/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/control_signals/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signals " "Found entity 1: control_signals" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/computer_integration/computer_integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/computer_integration/computer_integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration " "Found entity 1: computer_integration" {  } { { "../computer_integration/computer_integration.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "computer_integration_HW_test.sv(145) " "Verilog HDL information at computer_integration_HW_test.sv(145): always construct contains both blocking and non-blocking assignments" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_integration_hw_test.sv 3 3 " "Found 3 design units, including 3 entities, in source file computer_integration_hw_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration_HW_test " "Found entity 1: computer_integration_HW_test" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""} { "Info" "ISGN_ENTITY_NAME" "2 computer_integration_HW_SM " "Found entity 2: computer_integration_HW_SM" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch_register_32bit " "Found entity 1: synch_register_32bit" {  } { { "../shared_modules/synch_register_32bit/synch_register_32bit.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/dataforwarding/dataforwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/dataforwarding/dataforwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataForwarding " "Found entity 1: dataForwarding" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/mem_wb_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/mem_wb_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_buffer " "Found entity 1: mem_wb_buffer" {  } { { "../buffers/mem_wb_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/mem_wb_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/if_id_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/if_id_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_buffer " "Found entity 1: if_id_buffer" {  } { { "../buffers/if_id_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/if_id_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/id_ex_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/id_ex_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_buffer " "Found entity 1: id_ex_buffer" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab5/verilog/buffers/ex_mem_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab5/verilog/buffers/ex_mem_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_buffer " "Found entity 1: ex_mem_buffer" {  } { { "../buffers/ex_mem_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/ex_mem_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157408804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157408804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_integration_HW_test " "Elaborating entity \"computer_integration_HW_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465157408864 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "computer_integration_HW_test.sv(64) " "Verilog HDL or VHDL warning at the computer_integration_HW_test.sv(64): index expression is not wide enough to address all of the elements in the array" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1465157408864 "|computer_integration_HW_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "computer_integration_HW_test.sv" "clock_divider" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157408884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_integration computer_integration:Computer " "Elaborating entity \"computer_integration\" for hierarchy \"computer_integration:Computer\"" {  } { { "computer_integration_HW_test.sv" "Computer" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157408894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Control computer_integration:Computer\|Program_Control:PC_InstrMem " "Elaborating entity \"Program_Control\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\"" {  } { { "../computer_integration/computer_integration.v" "PC_InstrMem" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157408924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\"" {  } { { "../Program_Control/Program_Control.v" "inst_mem" { Text "C:/git/EE469/Lab5/verilog/Program_Control/Program_Control.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157408934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|mux_2to1:WRITE\[0\].mux\"" {  } { { "../Instruction_Memory/instruction_memory.v" "WRITE\[0\].mux" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157409034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7bit computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|decoder_7bit:write_decoder " "Elaborating entity \"decoder_7bit\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|decoder_7bit:write_decoder\"" {  } { { "../Instruction_Memory/instruction_memory.v" "write_decoder" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157409114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch_register_32bit computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"synch_register_32bit\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../Instruction_Memory/instruction_memory.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/git/EE469/Lab5/verilog/Instruction_Memory/instruction_memory.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157409724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"computer_integration:Computer\|Program_Control:PC_InstrMem\|instruction_memory:inst_mem\|synch_register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../shared_modules/synch_register_32bit/synch_register_32bit.v" "REGISTER\[0\].FF" { Text "C:/git/EE469/Lab5/verilog/shared_modules/synch_register_32bit/synch_register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157409754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_buffer computer_integration:Computer\|if_id_buffer:IFID " "Elaborating entity \"if_id_buffer\" for hierarchy \"computer_integration:Computer\|if_id_buffer:IFID\"" {  } { { "../computer_integration/computer_integration.v" "IFID" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157415201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals computer_integration:Computer\|control_signals:Control " "Elaborating entity \"control_signals\" for hierarchy \"computer_integration:Computer\|control_signals:Control\"" {  } { { "../computer_integration/computer_integration.v" "Control" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157415211 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_dst control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"reg_dst\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_reg control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"jump_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_to_reg control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"mem_to_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src control_signals.v(60) " "Verilog HDL Always Construct warning at control_signals.v(60): inferring latch(es) for variable \"alu_src\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src control_signals.v(60) " "Inferred latch for \"alu_src\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_signals.v(60) " "Inferred latch for \"alu_op\[0\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_signals.v(60) " "Inferred latch for \"alu_op\[1\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] control_signals.v(60) " "Inferred latch for \"alu_op\[2\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] control_signals.v(60) " "Inferred latch for \"alu_op\[3\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[4\] control_signals.v(60) " "Inferred latch for \"alu_op\[4\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[5\] control_signals.v(60) " "Inferred latch for \"alu_op\[5\]\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_to_reg control_signals.v(60) " "Inferred latch for \"mem_to_reg\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_reg control_signals.v(60) " "Inferred latch for \"jump_reg\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dst control_signals.v(60) " "Inferred latch for \"reg_dst\" at control_signals.v(60)" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/git/EE469/Lab5/verilog/Control_Signals/control_signals.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157415221 "|computer_integration_HW_test|computer_integration:Computer|control_signals:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register computer_integration:Computer\|file_register:General_Registers " "Elaborating entity \"file_register\" for hierarchy \"computer_integration:Computer\|file_register:General_Registers\"" {  } { { "../computer_integration/computer_integration.v" "General_Registers" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157415231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit computer_integration:Computer\|file_register:General_Registers\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"computer_integration:Computer\|file_register:General_Registers\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/git/EE469/Lab5/verilog/file_register/file_register.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157415271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_buffer computer_integration:Computer\|id_ex_buffer:IDEX " "Elaborating entity \"id_ex_buffer\" for hierarchy \"computer_integration:Computer\|id_ex_buffer:IDEX\"" {  } { { "../computer_integration/computer_integration.v" "IDEX" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157416850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer_integration:Computer\|alu:Arithmetic " "Elaborating entity \"alu\" for hierarchy \"computer_integration:Computer\|alu:Arithmetic\"" {  } { { "../computer_integration/computer_integration.v" "Arithmetic" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157416860 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(63) " "Verilog HDL Case Statement warning at alu.v(63): incomplete case statement has no default case item" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1465157416860 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "V alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"V\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "twos_comp_op1 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"twos_comp_op1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_manip alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result_manip\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op0_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"op0_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"op1_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_msb alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"result_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu.v(63) " "Inferred latch for \"N\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.v(63) " "Inferred latch for \"C\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V alu.v(63) " "Inferred latch for \"V\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.v(63) " "Inferred latch for \"Z\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(63) " "Inferred latch for \"result\[0\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(63) " "Inferred latch for \"result\[1\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(63) " "Inferred latch for \"result\[2\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(63) " "Inferred latch for \"result\[3\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(63) " "Inferred latch for \"result\[4\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(63) " "Inferred latch for \"result\[5\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(63) " "Inferred latch for \"result\[6\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(63) " "Inferred latch for \"result\[7\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(63) " "Inferred latch for \"result\[8\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(63) " "Inferred latch for \"result\[9\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(63) " "Inferred latch for \"result\[10\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(63) " "Inferred latch for \"result\[11\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(63) " "Inferred latch for \"result\[12\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(63) " "Inferred latch for \"result\[13\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(63) " "Inferred latch for \"result\[14\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(63) " "Inferred latch for \"result\[15\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(63) " "Inferred latch for \"result\[16\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(63) " "Inferred latch for \"result\[17\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(63) " "Inferred latch for \"result\[18\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(63) " "Inferred latch for \"result\[19\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(63) " "Inferred latch for \"result\[20\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(63) " "Inferred latch for \"result\[21\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(63) " "Inferred latch for \"result\[22\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(63) " "Inferred latch for \"result\[23\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(63) " "Inferred latch for \"result\[24\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(63) " "Inferred latch for \"result\[25\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(63) " "Inferred latch for \"result\[26\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(63) " "Inferred latch for \"result\[27\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(63) " "Inferred latch for \"result\[28\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(63) " "Inferred latch for \"result\[29\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(63) " "Inferred latch for \"result\[30\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(63) " "Inferred latch for \"result\[31\]\" at alu.v(63)" {  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157416870 "|computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_buffer computer_integration:Computer\|ex_mem_buffer:EXMEM " "Elaborating entity \"ex_mem_buffer\" for hierarchy \"computer_integration:Computer\|ex_mem_buffer:EXMEM\"" {  } { { "../computer_integration/computer_integration.v" "EXMEM" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157416890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram computer_integration:Computer\|sram:Memory " "Elaborating entity \"sram\" for hierarchy \"computer_integration:Computer\|sram:Memory\"" {  } { { "../computer_integration/computer_integration.v" "Memory" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157416900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_buffer computer_integration:Computer\|mem_wb_buffer:MEMWB " "Elaborating entity \"mem_wb_buffer\" for hierarchy \"computer_integration:Computer\|mem_wb_buffer:MEMWB\"" {  } { { "../computer_integration/computer_integration.v" "MEMWB" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157417290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataForwarding computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL " "Elaborating entity \"dataForwarding\" for hierarchy \"computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\"" {  } { { "../computer_integration/computer_integration.v" "DF_HAZ_CONTROL" { Text "C:/git/EE469/Lab5/verilog/computer_integration/computer_integration.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_IFID_is_alui_rd dataForwarding.v(125) " "Verilog HDL or VHDL warning at dataForwarding.v(125): object \"op_IFID_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_EXMEM_is_alui_rd dataForwarding.v(127) " "Verilog HDL or VHDL warning at dataForwarding.v(127): object \"op_EXMEM_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_MEMWB_is_alui_rd dataForwarding.v(128) " "Verilog HDL or VHDL warning at dataForwarding.v(128): object \"op_MEMWB_is_alui_rd\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_IFID_is_alui_wr dataForwarding.v(130) " "Verilog HDL or VHDL warning at dataForwarding.v(130): object \"op_IFID_is_alui_wr\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IFID_is_alur dataForwarding.v(136) " "Verilog HDL or VHDL warning at dataForwarding.v(136): object \"IFID_is_alur\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_EXMEM dataForwarding.v(147) " "Verilog HDL or VHDL warning at dataForwarding.v(147): object \"rs_EXMEM\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_MEMWB dataForwarding.v(148) " "Verilog HDL or VHDL warning at dataForwarding.v(148): object \"rs_MEMWB\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_IFID dataForwarding.v(153) " "Verilog HDL or VHDL warning at dataForwarding.v(153): object \"rd_IFID\" assigned a value but never read" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluD1 dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"aluD1\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exmem dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"exmem\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exmemD dataForwarding.v(300) " "Verilog HDL Always Construct warning at dataForwarding.v(300): inferring latch(es) for variable \"exmemD\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 300 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157417310 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[0\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[0\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[1\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[1\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[2\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[2\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[3\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[3\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[4\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[4\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[5\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[5\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[6\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[6\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[7\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[7\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[8\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[8\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[9\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[9\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[10\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[10\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[11\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[11\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[12\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[12\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[13\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[13\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[14\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[14\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[15\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[15\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[16\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[16\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[17\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[17\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[18\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[18\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[19\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[19\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[20\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[20\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[21\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[21\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[22\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[22\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[23\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[23\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[24\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[24\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[25\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[25\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[26\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[26\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[27\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[27\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[28\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[28\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[29\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[29\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[30\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[30\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmemD\[31\] dataForwarding.v(458) " "Inferred latch for \"exmemD\[31\]\" at dataForwarding.v(458)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 458 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exmem dataForwarding.v(442) " "Inferred latch for \"exmem\" at dataForwarding.v(442)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 442 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[0\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[0\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[1\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[1\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[2\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[2\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[3\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[3\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[4\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[4\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[5\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[5\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[6\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[6\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[7\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[7\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[8\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[8\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[9\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[9\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[10\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[10\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[11\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[11\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[12\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[12\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[13\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[13\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[14\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[14\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[15\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[15\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[16\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[16\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[17\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[17\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[18\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[18\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[19\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[19\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[20\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[20\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[21\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[21\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[22\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[22\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[23\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[23\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[24\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[24\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[25\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[25\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[26\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[26\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[27\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[27\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[28\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[28\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[29\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[29\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[30\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[30\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluD1\[31\] dataForwarding.v(330) " "Inferred latch for \"aluD1\[31\]\" at dataForwarding.v(330)" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417320 "|computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_integration_HW_SM computer_integration_HW_SM:Computer_Control_SM " "Elaborating entity \"computer_integration_HW_SM\" for hierarchy \"computer_integration_HW_SM:Computer_Control_SM\"" {  } { { "computer_integration_HW_test.sv" "Computer_Control_SM" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157417340 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "computer_integration_HW_test.sv(210) " "Verilog HDL Case Statement warning at computer_integration_HW_test.sv(210): incomplete case statement has no default case item" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1465157417350 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_to_write computer_integration_HW_test.sv(210) " "Verilog HDL Always Construct warning at computer_integration_HW_test.sv(210): inferring latch(es) for variable \"instr_to_write\", which holds its previous value in one or more paths through the always construct" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157417350 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num_of_instr computer_integration_HW_test.sv(210) " "Verilog HDL Always Construct warning at computer_integration_HW_test.sv(210): inferring latch(es) for variable \"num_of_instr\", which holds its previous value in one or more paths through the always construct" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465157417350 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[0\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[0\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[1\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[1\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[2\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[2\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[3\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[3\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[4\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[4\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[5\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[5\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[6\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[6\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[7\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[7\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[8\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[8\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[9\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[9\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[10\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[10\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[11\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[11\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[12\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[12\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[13\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[13\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[14\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[14\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[15\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[15\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[16\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[16\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[17\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[17\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[18\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[18\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[19\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[19\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[20\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[20\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[21\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[21\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[22\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[22\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[23\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[23\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[24\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[24\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[25\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[25\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[26\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[26\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[27\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[27\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[28\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[28\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[29\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[29\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[30\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[30\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_of_instr\[31\] computer_integration_HW_test.sv(210) " "Inferred latch for \"num_of_instr\[31\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[0\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[0\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[1\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[1\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[2\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[2\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[3\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[3\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[4\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[4\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[5\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[5\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[6\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[6\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[7\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[7\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[8\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[8\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[9\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[9\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[10\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[10\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[11\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[11\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[12\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[12\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[13\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[13\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[14\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[14\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[15\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[15\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[16\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[16\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[17\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[17\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[18\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[18\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[19\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[19\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[20\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[20\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[21\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[21\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[22\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[22\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[23\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[23\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[24\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[24\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[25\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[25\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[26\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[26\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[27\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[27\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[28\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[28\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[29\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[29\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[30\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[30\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_to_write\[31\] computer_integration_HW_test.sv(210) " "Inferred latch for \"instr_to_write\[31\]\" at computer_integration_HW_test.sv(210)" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157417360 "|computer_integration_HW_test|computer_integration_HW_SM:Computer_Control_SM"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n884 " "Found entity 1: altsyncram_n884" {  } { { "db/altsyncram_n884.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/altsyncram_n884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157422787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157422787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cci " "Found entity 1: cntr_cci" {  } { { "db/cntr_cci.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_cci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157423817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157423817 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157424787 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465157424966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.05.13:10:28 Progress: Loading sldfdbd6f1e/alt_sld_fab_wrapper_hw.tcl " "2016.06.05.13:10:28 Progress: Loading sldfdbd6f1e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157428795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157431024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157431193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157432552 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465157433241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbd6f1e/alt_sld_fab.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433531 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/db/ip/sldfdbd6f1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465157433561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157433561 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465157438469 "|computer_integration_HW_test|sys_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465157438469 "|computer_integration_HW_test|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1465157438469 "|computer_integration_HW_test|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1465157438469 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1465157438509 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1465157438509 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[0\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[1\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[2\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[3\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[4\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[5\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[6\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[7\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[8\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[9\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[10\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[11\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[12\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[13\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[14\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[15\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[16\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[16\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[17\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[17\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[18\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[18\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[19\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[19\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[20\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[20\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[21\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[21\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[22\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[22\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[23\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[23\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[24\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[24\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[25\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[25\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[26\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[26\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[27\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[27\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[28\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[28\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[29\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[29\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[30\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[30\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "computer_integration:Computer\|sram:Memory\|read_data\[31\] " "Converted tri-state buffer \"computer_integration:Computer\|sram:Memory\|read_data\[31\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab5/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465157445406 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1465157445406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[0\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[4\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453682 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[10\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453682 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[11\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453682 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[12\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453682 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[13\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453682 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[14\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453692 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[15\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453702 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[16\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453712 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[17\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453722 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[18\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453722 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[19\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453732 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[1\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453742 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[20\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453752 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[21\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453762 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[22\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453772 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[23\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453782 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[24\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453782 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[25\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453792 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[26\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453802 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[27\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453812 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[28\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453822 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[29\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453832 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[2\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453842 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[30\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453842 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[31\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|id_ex_buffer:IDEX\|ex_ctrl_out\[2\]~synth" {  } { { "../buffers/id_ex_buffer.v" "" { Text "C:/git/EE469/Lab5/verilog/buffers/id_ex_buffer.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453852 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[3\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453862 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[4\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453872 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[5\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453882 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[6\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453892 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[7\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453902 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[8\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453912 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration:Computer\|alu:Arithmetic\|result\[9\] " "Latch computer_integration:Computer\|alu:Arithmetic\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth " "Ports D and ENA on the latch are fed by the same signal computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|stall_idex~synth" {  } { { "../dataForwarding/dataForwarding.v" "" { Text "C:/git/EE469/Lab5/verilog/dataForwarding/dataForwarding.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1465157453912 ""}  } { { "../alu/alu.v" "" { Text "C:/git/EE469/Lab5/verilog/alu/alu.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1465157453912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[25\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454221 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[26\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454221 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[22\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454221 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[23\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454221 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[24\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454221 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[20\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454231 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[21\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454241 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[18\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454241 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[19\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1465157454251 ""}  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1465157454251 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[10\] computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[8\] " "Duplicate LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[10\]\" merged with LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|instr_to_write\[8\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1465157454481 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 2 1465157454481 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[2\] computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] " "Duplicate LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[2\]\" merged with LATCH primitive \"computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 210 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1465157454521 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1465157454521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465157455921 "|computer_integration_HW_test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1465157455921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157456500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465157465176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg " "Generated suppressed messages file C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157465716 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1465 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1465 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1465157469724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465157470264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465157470264 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465157472193 "|computer_integration_HW_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465157472193 "|computer_integration_HW_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465157472193 "|computer_integration_HW_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465157472193 "|computer_integration_HW_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465157472193 "|computer_integration_HW_test|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1465157472193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22357 " "Implemented 22357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465157472243 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465157472243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21569 " "Implemented 21569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465157472243 ""} { "Info" "ICUT_CUT_TM_RAMS" "716 " "Implemented 716 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1465157472243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465157472243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1262 " "Peak virtual memory: 1262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465157472433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 13:11:12 2016 " "Processing ended: Sun Jun 05 13:11:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465157472433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465157472433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465157472433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465157472433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1465157486036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465157486036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 13:11:16 2016 " "Processing started: Sun Jun 05 13:11:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465157486036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465157486036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465157486036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465157486136 ""}
{ "Info" "0" "" "Project  = Computer_Integration_HW_test" {  } {  } 0 0 "Project  = Computer_Integration_HW_test" 0 0 "Fitter" 0 0 1465157486136 ""}
{ "Info" "0" "" "Revision = Computer_Integration_HW_test" {  } {  } 0 0 "Revision = Computer_Integration_HW_test" 0 0 "Fitter" 0 0 1465157486136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465157486616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Computer_Integration_HW_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Computer_Integration_HW_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465157486906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465157486986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465157486986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465157487666 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465157488575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465157489115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1465157500889 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk~CLKENA0 7388 global CLKCTRL_G2 " "sys_clk~CLKENA0 with 7388 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1465157501709 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1465157501709 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\]~CLKENA0 6566 global CLKCTRL_G3 " "div_clock:clock_divider\|div_clks\[17\]~CLKENA0 with 6566 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1465157501709 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1465157501709 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3864 global CLKCTRL_G0 " "altera_internal_jtag~TCKUTAPCLKENA0 with 3864 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1465157501709 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1465157501709 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "computer_integration_HW_SM:Computer_Control_SM\|comp_rst~CLKENA0 5289 global CLKCTRL_G1 " "computer_integration_HW_SM:Computer_Control_SM\|comp_rst~CLKENA0 with 5289 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1465157501709 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1465157501709 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 30 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1465157501709 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1465157501709 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157501729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465157501899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465157501949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465157502059 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465157502139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465157502139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465157502179 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "142 " "TimeQuest Timing Analyzer is analyzing 142 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1465157503658 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157503708 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157503708 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157503708 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465157503708 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1465157503708 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_Integration_HW_test.sdc " "Reading SDC File: 'Computer_Integration_HW_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 10 CLOCK2_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 11 CLOCK3_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 12 CLOCK4_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 14 TD_CLK27 port " "Ignored filter at Computer_Integration_HW_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 15 DRAM_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 20 VGA_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 DRAM_DQ* port " "Ignored filter at Computer_Integration_HW_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 clk_dram clock " "Ignored filter at Computer_Integration_HW_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 TD_DATA* port " "Ignored filter at Computer_Integration_HW_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 tv_27m clock " "Ignored filter at Computer_Integration_HW_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 58 TD_HS port " "Ignored filter at Computer_Integration_HW_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 60 TD_VS port " "Ignored filter at Computer_Integration_HW_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 70 DRAM_ADDR* port " "Ignored filter at Computer_Integration_HW_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 72 DRAM_*DQM port " "Ignored filter at Computer_Integration_HW_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 74 DRAM_BA* port " "Ignored filter at Computer_Integration_HW_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 76 DRAM_RAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 78 DRAM_CAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 80 DRAM_WE_N port " "Ignored filter at Computer_Integration_HW_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503848 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 82 DRAM_CKE port " "Ignored filter at Computer_Integration_HW_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 84 DRAM_CS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 VGA_R* port " "Ignored filter at Computer_Integration_HW_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 clk_vga clock " "Ignored filter at Computer_Integration_HW_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 89 VGA_G* port " "Ignored filter at Computer_Integration_HW_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 91 VGA_B* port " "Ignored filter at Computer_Integration_HW_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 93 VGA_BLANK port " "Ignored filter at Computer_Integration_HW_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157503858 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465157503858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157503928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465157503928 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|ex_mem_buffer:EXMEM\|instruction_out\[16\] " "Node: computer_integration:Computer\|ex_mem_buffer:EXMEM\|instruction_out\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|control_signals:Control\|jump_reg computer_integration:Computer\|ex_mem_buffer:EXMEM\|instruction_out\[16\] " "Latch computer_integration:Computer\|control_signals:Control\|jump_reg is being clocked by computer_integration:Computer\|ex_mem_buffer:EXMEM\|instruction_out\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157503928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465157503928 "|computer_integration_HW_test|computer_integration:Computer|ex_mem_buffer:EXMEM|instruction_out[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[2\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[2\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157503928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465157503928 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\] " "Node: div_clock:clock_divider\|div_clks\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[18\] div_clock:clock_divider\|div_clks\[17\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[18\] is being clocked by div_clock:clock_divider\|div_clks\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157503928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465157503928 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465157504108 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465157504138 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465157504138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465157504138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465157504138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465157504138 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465157504138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465157505477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1465157505517 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465157505517 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1465157506197 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1465157506197 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157506197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465157512954 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1465157515792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:36 " "Fitter placement preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157548713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465157574999 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465157598243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157598243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465157601912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.7% " "3e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1465157618927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/git/EE469/Lab5/verilog/computer_integration_HW/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1465157622066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465157622066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1465157644978 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465157644978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157644986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.68 " "Total time spent on timing analysis during the Fitter is 28.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1465157667014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465157667324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465157674673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465157674793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465157681722 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:41 " "Fitter post-fit operations ending: elapsed time is 00:00:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465157708207 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465157709547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.fit.smsg " "Generated suppressed messages file C:/git/EE469/Lab5/verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465157711557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 298 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3024 " "Peak virtual memory: 3024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465157717896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 13:15:17 2016 " "Processing ended: Sun Jun 05 13:15:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465157717896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:01 " "Elapsed time: 00:04:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465157717896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:11 " "Total CPU time (on all processors): 00:10:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465157717896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465157717896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465157722495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465157722495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 13:15:22 2016 " "Processing started: Sun Jun 05 13:15:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465157722495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465157722495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465157722495 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465157747281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465157750370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 13:15:50 2016 " "Processing ended: Sun Jun 05 13:15:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465157750370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465157750370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465157750370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465157750370 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465157751360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465157754870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465157754870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 13:15:54 2016 " "Processing started: Sun Jun 05 13:15:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465157754870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157754870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_sta Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157754870 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157755000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157759669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157759749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157759749 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "142 " "TimeQuest Timing Analyzer is analyzing 142 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761049 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157761599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157761599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465157761599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465157761599 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761599 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_Integration_HW_test.sdc " "Reading SDC File: 'Computer_Integration_HW_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 10 CLOCK2_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 11 CLOCK3_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 12 CLOCK4_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 14 TD_CLK27 port " "Ignored filter at Computer_Integration_HW_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 15 DRAM_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 20 VGA_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 DRAM_DQ* port " "Ignored filter at Computer_Integration_HW_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 clk_dram clock " "Ignored filter at Computer_Integration_HW_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 TD_DATA* port " "Ignored filter at Computer_Integration_HW_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 tv_27m clock " "Ignored filter at Computer_Integration_HW_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 58 TD_HS port " "Ignored filter at Computer_Integration_HW_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 60 TD_VS port " "Ignored filter at Computer_Integration_HW_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 70 DRAM_ADDR* port " "Ignored filter at Computer_Integration_HW_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 72 DRAM_*DQM port " "Ignored filter at Computer_Integration_HW_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 74 DRAM_BA* port " "Ignored filter at Computer_Integration_HW_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761749 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 76 DRAM_RAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 78 DRAM_CAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 80 DRAM_WE_N port " "Ignored filter at Computer_Integration_HW_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 82 DRAM_CKE port " "Ignored filter at Computer_Integration_HW_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 84 DRAM_CS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 VGA_R* port " "Ignored filter at Computer_Integration_HW_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 clk_vga clock " "Ignored filter at Computer_Integration_HW_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 89 VGA_G* port " "Ignored filter at Computer_Integration_HW_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 91 VGA_B* port " "Ignored filter at Computer_Integration_HW_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 93 VGA_BLANK port " "Ignored filter at Computer_Integration_HW_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465157761759 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761759 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157761829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761829 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157761829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761829 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\] " "Node: div_clock:clock_divider\|div_clks\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run div_clock:clock_divider\|div_clks\[17\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by div_clock:clock_divider\|div_clks\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157761829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761829 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157761939 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157761959 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157762009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.390 " "Worst-case setup slack is 3.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.390               0.000 CLOCK_50  " "    3.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 altera_reserved_tck  " "    9.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157762598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.837 " "Worst-case hold slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 altera_reserved_tck  " "    0.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 CLOCK_50  " "    0.957               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157762738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.260 " "Worst-case recovery slack is 11.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.260               0.000 CLOCK_50  " "   11.260               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.283               0.000 altera_reserved_tck  " "   14.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157762768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 altera_reserved_tck  " "    0.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.657               0.000 CLOCK_50  " "    4.657               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157762818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.878 " "Worst-case minimum pulse width slack is 8.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.878               0.000 CLOCK_50  " "    8.878               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.561               0.000 altera_reserved_tck  " "   15.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157762828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157762828 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157763068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157763158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157771157 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157771957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157771957 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157771957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157771957 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\] " "Node: div_clock:clock_divider\|div_clks\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run div_clock:clock_divider\|div_clks\[17\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by div_clock:clock_divider\|div_clks\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157771957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157771957 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157771987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.667 " "Worst-case setup slack is 3.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.667               0.000 CLOCK_50  " "    3.667               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 altera_reserved_tck  " "    9.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157772367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.746 " "Worst-case hold slack is 0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 altera_reserved_tck  " "    0.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 CLOCK_50  " "    0.890               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157772497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.529 " "Worst-case recovery slack is 11.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.529               0.000 CLOCK_50  " "   11.529               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.346               0.000 altera_reserved_tck  " "   14.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157772537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 altera_reserved_tck  " "    0.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.519               0.000 CLOCK_50  " "    4.519               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157772577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.910 " "Worst-case minimum pulse width slack is 8.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 CLOCK_50  " "    8.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.560               0.000 altera_reserved_tck  " "   15.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157772587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157772587 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157772817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157773017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157781315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157782115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782115 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157782115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782115 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\] " "Node: div_clock:clock_divider\|div_clks\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run div_clock:clock_divider\|div_clks\[17\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by div_clock:clock_divider\|div_clks\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157782115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782115 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.183 " "Worst-case setup slack is 10.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.183               0.000 CLOCK_50  " "   10.183               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.622               0.000 altera_reserved_tck  " "   12.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.533 " "Worst-case hold slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 altera_reserved_tck  " "    0.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 CLOCK_50  " "    0.557               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.685 " "Worst-case recovery slack is 14.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.685               0.000 CLOCK_50  " "   14.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.424               0.000 altera_reserved_tck  " "   15.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.791               0.000 CLOCK_50  " "    2.791               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.885 " "Worst-case minimum pulse width slack is 8.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 CLOCK_50  " "    8.885               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.201               0.000 altera_reserved_tck  " "   15.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157782505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157782505 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465157782735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157783355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783355 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157783355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783355 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[17\] " "Node: div_clock:clock_divider\|div_clks\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run div_clock:clock_divider\|div_clks\[17\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by div_clock:clock_divider\|div_clks\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465157783355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783355 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.073 " "Worst-case setup slack is 11.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.073               0.000 CLOCK_50  " "   11.073               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.086               0.000 altera_reserved_tck  " "   13.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.494 " "Worst-case hold slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 CLOCK_50  " "    0.518               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.046 " "Worst-case recovery slack is 15.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 CLOCK_50  " "   15.046               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.627               0.000 altera_reserved_tck  " "   15.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.443 " "Worst-case removal slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 altera_reserved_tck  " "    0.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.548               0.000 CLOCK_50  " "    2.548               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.949 " "Worst-case minimum pulse width slack is 8.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.949               0.000 CLOCK_50  " "    8.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.198               0.000 altera_reserved_tck  " "   15.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465157783745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157783745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157785705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157785705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1547 " "Peak virtual memory: 1547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465157785975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 13:16:25 2016 " "Processing ended: Sun Jun 05 13:16:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465157785975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465157785975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465157785975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157785975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465157790314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465157790314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 13:16:30 2016 " "Processing started: Sun Jun 05 13:16:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465157790314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1465157790314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1465157790314 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1465157795923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Computer_Integration_HW_test.vho C:/git/EE469/Lab5/verilog/computer_integration_HW/simulation/modelsim/ simulation " "Generated file Computer_Integration_HW_test.vho in folder \"C:/git/EE469/Lab5/verilog/computer_integration_HW/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1465157799532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465157800492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 13:16:40 2016 " "Processing ended: Sun Jun 05 13:16:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465157800492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465157800492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465157800492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1465157800492 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 620 s " "Quartus Prime Full Compilation was successful. 0 errors, 620 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1465157801412 ""}
