<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Red Flag Analysis ‚Äî Datalink SoC Project Plan</title>
<link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;700&family=JetBrains+Mono:wght@400;500&family=Playfair+Display:wght@700;800&display=swap" rel="stylesheet">
<style>
  :root{--bg:#0c0f14;--surface:#151921;--surface2:#1c2230;--border:#2a3142;--text:#d4dae6;--text-dim:#7c879e;--accent:#4f8fff;--green:#22d3a7;--amber:#f59e0b;--red:#ef4444;--purple:#a78bfa;--cyan:#06b6d4}
  *{margin:0;padding:0;box-sizing:border-box}
  body{background:var(--bg);color:var(--text);font-family:'DM Sans',sans-serif;font-size:15px;line-height:1.7}
  .page{max-width:960px;margin:0 auto;padding:60px 40px}
  .header{border-bottom:1px solid var(--border);padding-bottom:36px;margin-bottom:48px}
  .tag{display:inline-block;background:rgba(239,68,68,0.12);color:var(--red);font-family:'JetBrains Mono',monospace;font-size:11px;font-weight:500;letter-spacing:1.5px;text-transform:uppercase;padding:5px 14px;border-radius:4px;margin-bottom:18px}
  .header h1{font-family:'Playfair Display',serif;font-size:36px;font-weight:800;color:#fff;line-height:1.2;margin-bottom:12px}
  .header h1 span{color:var(--red)}
  .header .sub{font-size:16px;color:var(--text-dim);max-width:700px}
  .meta-row{display:flex;gap:28px;margin-top:20px;flex-wrap:wrap}
  .meta-item{font-family:'JetBrains Mono',monospace;font-size:12px;color:var(--text-dim)}
  .meta-item strong{color:var(--text)}
  .section{margin-bottom:52px}
  .s-label{font-family:'JetBrains Mono',monospace;font-size:11px;letter-spacing:2px;text-transform:uppercase;color:var(--red);margin-bottom:8px}
  .s-label.blue{color:var(--accent)}.s-label.green{color:var(--green)}
  .section h2{font-family:'Playfair Display',serif;font-size:24px;font-weight:700;color:#fff;margin-bottom:16px}
  .section p{color:var(--text);margin-bottom:12px;max-width:820px;font-size:14.5px;line-height:1.7}
  .section p a{color:var(--accent);text-decoration:underline;text-underline-offset:3px}
  .section p a:hover{color:#fff}
  .severity{display:inline-flex;align-items:center;gap:8px;margin-bottom:16px}
  .severity-dots{display:flex;gap:3px}
  .severity-dot{width:10px;height:10px;border-radius:50%;background:rgba(255,255,255,0.08);border:1px solid rgba(255,255,255,0.1)}
  .severity-dot.active{border:none}.severity-dot.r{background:var(--red)}.severity-dot.a{background:var(--amber)}
  .severity-label{font-family:'JetBrains Mono',monospace;font-size:11px;font-weight:500;letter-spacing:0.5px}
  .severity-label.critical{color:var(--red)}.severity-label.high{color:var(--amber)}
  .risk-card{background:var(--surface);border:1px solid var(--border);border-radius:12px;padding:28px;margin-bottom:16px;position:relative;overflow:hidden}
  .risk-card::before{content:'';position:absolute;top:0;left:0;width:4px;height:100%;border-radius:4px 0 0 4px}
  .risk-card.critical::before{background:var(--red)}.risk-card.high::before{background:var(--amber)}
  .risk-card .r-num{font-family:'JetBrains Mono',monospace;font-size:11px;font-weight:500;margin-bottom:8px}
  .risk-card.critical .r-num{color:var(--red)}.risk-card.high .r-num{color:var(--amber)}
  .risk-card h3{font-size:17px;font-weight:700;color:#fff;margin-bottom:10px}
  .risk-card p{font-size:13.5px;color:var(--text-dim);line-height:1.65;margin-bottom:10px}
  .risk-card p:last-child{margin-bottom:0}
  .risk-card strong{color:var(--text)}
  .ir-grid{display:grid;grid-template-columns:1fr 1fr;gap:16px;margin-top:14px}
  .ir-box{border-radius:8px;padding:16px 18px}
  .ir-box.issue{background:rgba(239,68,68,0.06);border:1px solid rgba(239,68,68,0.15)}
  .ir-box.rec{background:rgba(34,211,167,0.06);border:1px solid rgba(34,211,167,0.15)}
  .ir-box h4{font-size:11px;font-family:'JetBrains Mono',monospace;letter-spacing:1px;text-transform:uppercase;margin-bottom:8px}
  .ir-box.issue h4{color:var(--red)}.ir-box.rec h4{color:var(--green)}
  .ir-box p{font-size:13px;color:var(--text);line-height:1.6;margin:0}
  .ir-box p+p{margin-top:8px}
  .matrix{width:100%;border-collapse:collapse;font-size:13px;margin:20px 0}
  .matrix th{background:var(--surface2);font-family:'JetBrains Mono',monospace;font-size:11px;font-weight:500;color:var(--text-dim);letter-spacing:0.5px;text-transform:uppercase;padding:10px 14px;text-align:left;border-bottom:1px solid var(--border)}
  .matrix td{padding:12px 14px;border-bottom:1px solid rgba(42,49,66,0.5);vertical-align:top}
  .matrix tr:hover{background:rgba(79,143,255,0.03)}
  .badge{font-family:'JetBrains Mono',monospace;font-size:10px;font-weight:500;padding:3px 9px;border-radius:3px;letter-spacing:0.3px;white-space:nowrap}
  .badge.crit{background:rgba(239,68,68,0.15);color:var(--red)}
  .badge.high{background:rgba(245,158,11,0.15);color:var(--amber)}
  .sug-grid{display:grid;grid-template-columns:1fr 1fr;gap:14px;margin:20px 0}
  .sug-card{background:var(--surface);border:1px solid var(--border);border-radius:10px;padding:22px;position:relative;overflow:hidden}
  .sug-card::before{content:'';position:absolute;top:0;left:0;width:3px;height:100%;border-radius:3px 0 0 3px;background:var(--green)}
  .sug-card h3{font-size:14px;font-weight:700;color:#fff;margin-bottom:8px}
  .sug-card p{font-size:12.5px;color:var(--text-dim);line-height:1.6;margin:0}
  .callout{border-radius:10px;padding:22px 26px;margin:20px 0}
  .callout h4{font-size:13px;margin-bottom:8px}
  .callout p{font-size:13.5px;color:var(--text);line-height:1.65;margin:0}
  .callout p+p{margin-top:10px}
  .callout.red{background:rgba(239,68,68,0.06);border:1px solid rgba(239,68,68,0.2)}.callout.red h4{color:var(--red)}
  .callout.green{background:rgba(34,211,167,0.06);border:1px solid rgba(34,211,167,0.2)}.callout.green h4{color:var(--green)}
  @media(max-width:700px){.page{padding:30px 20px}.ir-grid,.sug-grid{grid-template-columns:1fr}}
</style>
</head>
<body>
<div class="page">

  <div class="header">
    <div class="tag">Critical Review</div>
    <h1>Red Flag Analysis:<br><span>Datalink SoC Project Plan</span></h1>
    <p class="sub">A risk assessment of the current 4-year development plan identifying critical gaps in budget, timeline, verification strategy, and technical decision-making that must be addressed before project kick-off.</p>
    <div class="meta-row">
      <div class="meta-item"><strong>Project:</strong> Datalink Wireless Communication SoC</div>
      <div class="meta-item"><strong>Plan:</strong> 4-Year COTS ‚Üí FPGA ‚Üí ASIC</div>
      <div class="meta-item"><strong>Date:</strong> December 2025</div>
    </div>
  </div>

  <!-- OVERVIEW MATRIX -->
  <div class="section">
    <div class="s-label">Overview</div>
    <h2>Risk Summary Matrix</h2>
    <p>The current plan has 8 identified risk areas. Three are rated <strong style="color:var(--red)">Critical</strong> ‚Äî meaning they could cause project failure if unaddressed. Five are rated <strong style="color:var(--amber)">High</strong> ‚Äî meaning they will cause significant schedule or quality impact.</p>
    <table class="matrix">
      <thead><tr><th>#</th><th>Risk Area</th><th>Severity</th><th>Phase Impacted</th><th>Current Plan Status</th></tr></thead>
      <tbody>
        <tr><td style="color:var(--red);font-weight:700">1</td><td><strong style="color:#fff">Budget vs. Team Size Mismatch</strong></td><td><span class="badge crit">CRITICAL</span></td><td>All Phases</td><td>Numbers don't add up</td></tr>
        <tr><td style="color:var(--red);font-weight:700">2</td><td><strong style="color:#fff">ARM vs. RISC-V Decision Too Late</strong></td><td><span class="badge crit">CRITICAL</span></td><td>Year 1‚Äì2</td><td>Decision at Q1‚ÄìQ2 Year 2</td></tr>
        <tr><td style="color:var(--red);font-weight:700">3</td><td><strong style="color:#fff">RF ASIC in Year 4 Too Aggressive</strong></td><td><span class="badge crit">CRITICAL</span></td><td>Year 3‚Äì4</td><td>Single year for full RF ASIC</td></tr>
        <tr><td style="color:var(--amber);font-weight:700">4</td><td><strong style="color:#fff">No Verification Strategy</strong></td><td><span class="badge high">HIGH</span></td><td>Year 2‚Äì3</td><td>One bullet point mention</td></tr>
        <tr><td style="color:var(--amber);font-weight:700">5</td><td><strong style="color:#fff">No ASIC Failure Contingency</strong></td><td><span class="badge high">HIGH</span></td><td>Year 3</td><td>Not addressed</td></tr>
        <tr><td style="color:var(--amber);font-weight:700">6</td><td><strong style="color:#fff">No Process Node Selection</strong></td><td><span class="badge high">HIGH</span></td><td>Year 1</td><td>Not mentioned</td></tr>
        <tr><td style="color:var(--amber);font-weight:700">7</td><td><strong style="color:#fff">Security Underspecified</strong></td><td><span class="badge high">HIGH</span></td><td>Year 2‚Äì3</td><td>Single bullet mention</td></tr>
        <tr><td style="color:var(--amber);font-weight:700">8</td><td><strong style="color:#fff">No SW Testing / CI Strategy</strong></td><td><span class="badge high">HIGH</span></td><td>Year 1‚Äì3</td><td>Not addressed</td></tr>
      </tbody>
    </table>
  </div>

  <!-- RF 1: BUDGET -->
  <div class="section">
    <div class="s-label">Red Flag 01 ‚Äî Critical</div>
    <h2>Budget vs. Team Size Mismatch</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div></div><span class="severity-label critical">CRITICAL ‚Äî PROJECT VIABILITY AT RISK</span></div>
    <div class="risk-card critical">
      <div class="r-num">THE PROBLEM</div>
      <h3>The original plan allocates $3.6‚Äì4M for 40‚Äì60 engineers over 4 years. The math does not work.</h3>
      <p>The original project plan states a budget of $3.6‚Äì4 million USD for a team of 40‚Äì60 engineers over a 4-year period. However, salary costs alone ‚Äî even at Vietnam market rates ‚Äî would exceed this budget significantly. When combined with ASIC tape-out costs ($1.2‚Äì1.5M), EDA tool licenses ($0.6‚Äì0.8M), and prototype hardware ($0.6‚Äì0.8M), the gap becomes unsustainable.</p>
      <p>A detailed personnel cost analysis has been conducted with realistic salary benchmarking, risk analysis on salary competitiveness, and a phased ramp-up model:</p>
      <p><strong><a href="https://docs.google.com/document/d/1bGop_UW9Yf0lo87MJZ5XtXfXBUR8A3THvsr-XZkJTP0/edit?usp=sharing" target="_blank" style="color:var(--accent);font-size:15px;">üìÑ Detailed Budget & HR Plan Analysis (Google Doc)</a></strong></p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† Key Issues Identified</h4>
          <p>Salary levels in the original plan (35.7M VND for Senior, 21.8M for Middle) are <strong>40‚Äì50% below IC Design market rates</strong> for 2026. This creates severe recruitment and retention risk. The 5 Senior engineers managing 45 others at peak (1:9 ratio) will be overwhelmed during the critical Year 3 ASIC tape-out phase.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Revised Approach</h4>
          <p>The linked analysis proposes a leaner team (~9‚Äì21 headcount) with market-competitive salaries, supplemented by AI-augmented EDA tools (DSO.ai), arriving at a revised total budget of ~$2.75M covering both personnel and tooling. This reduces key-person risk through higher individual compensation and more realistic team sizing.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 2: ARM vs RISC-V -->
  <div class="section">
    <div class="s-label">Red Flag 02 ‚Äî Critical</div>
    <h2>ARM vs. RISC-V Decision Is Too Late</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div></div><span class="severity-label critical">CRITICAL ‚Äî CASCADE DELAY RISK</span></div>
    <div class="risk-card critical">
      <div class="r-num">THE PROBLEM</div>
      <h3>The plan defers the processor architecture decision to Q1‚ÄìQ2 Year 2. This is 6‚Äì12 months too late.</h3>
      <p>The entire software stack ‚Äî bootloader, BSP, DDR controller driver, OS image, and all device drivers ‚Äî depends fundamentally on this choice. If RISC-V is selected, the team faces 12‚Äì18 months of custom software development (custom bootloader, OpenSBI, DDR controller, BSP creation). Delaying this decision to mid-Year 2 makes it <strong>mathematically impossible</strong> to have the software stack ready for the Year 3 ASIC tape-out.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† Impact Analysis</h4>
          <p><strong>If ARM:</strong> Mature ecosystem, U-Boot and Linux work out of the box. 3‚Äì6 months of porting. Decision delay is costly but survivable.</p>
          <p><strong>If RISC-V:</strong> Custom bootloader, OpenSBI, DDR controller, full BSP from scratch. 12‚Äì18 months minimum. A Year 2 decision leaves zero margin for Year 3 tape-out.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>Lock this decision by Q2 Year 1.</strong> Define evaluation framework in Month 1‚Äì2. Use QEMU to prototype both architectures in parallel during Q1‚ÄìQ2, then commit based on measured engineering data (boot time, driver maturity, BSP effort) ‚Äî not speculation.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 3: RF ASIC -->
  <div class="section">
    <div class="s-label">Red Flag 03 ‚Äî Critical</div>
    <h2>RF ASIC in Year 4 Is Extremely Aggressive</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div><div class="severity-dot active r"></div></div><span class="severity-label critical">CRITICAL ‚Äî SCHEDULE FAILURE RISK</span></div>
    <div class="risk-card critical">
      <div class="r-num">THE PROBLEM</div>
      <h3>Designing a custom RF front-end ASIC (PA, LNA, filters, switches, matching networks) in a single year is unrealistic.</h3>
      <p>RF ASIC design requires extensive EM simulation, layout-dependent parasitic extraction, silicon characterization, and typically multiple iterations. Industry timelines are 18‚Äì24 months. The plan allocates 12 months and assumes first silicon success.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† Specific Concerns</h4>
          <p><strong>PA design alone</strong> typically requires 6‚Äì9 months. Combined with LNA, filters, switches, and matching networks, this is a full standalone project. First silicon almost never works perfectly for RF ‚Äî one respin is the norm, adding 4‚Äì6 months.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>Start RF ASIC architecture in early Year 3.</strong> Budget for one respin. Consider whether a custom RF ASIC is truly necessary ‚Äî an RF module or SiP approach may deliver 80% of the benefit at 20% of the risk. Plan Year 4 pilot production with a hybrid fallback: custom SoC + COTS RF front-end.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 4: VERIFICATION -->
  <div class="section">
    <div class="s-label">Red Flag 04 ‚Äî High</div>
    <h2>No Verification Strategy Detail</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot"></div></div><span class="severity-label high">HIGH ‚Äî SILICON QUALITY RISK</span></div>
    <div class="risk-card high">
      <div class="r-num">THE PROBLEM</div>
      <h3>ASIC verification typically consumes 60‚Äì70% of digital design effort. The plan mentions it in one bullet point.</h3>
      <p>For a multi-block SoC integrating MCU, DSP, and RF transceiver, the verification challenge is enormous. No methodology, coverage targets, team allocation, or VIP budget is specified.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† What's Missing</h4>
          <p>No verification methodology (UVM, formal, emulation). No coverage targets (functional, code, assertion). No dedicated verification team ‚Äî the 15‚Äì20 digital designers are expected to verify their own blocks. No VIP for AXI, DDR, SPI interfaces. No system-level verification strategy.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p>Create a dedicated verification sub-plan by end of Year 1. Allocate 50%+ of digital team (8‚Äì10 engineers) to verification. Define UVM testbench architecture. Set coverage targets (95% functional, 90% code). Budget for VIP. Plan system-level verification via FPGA emulation in Year 2.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 5: ASIC FAILURE -->
  <div class="section">
    <div class="s-label">Red Flag 05 ‚Äî High</div>
    <h2>No ASIC Failure Contingency</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot"></div></div><span class="severity-label high">HIGH ‚Äî PROJECT CONTINUITY RISK</span></div>
    <div class="risk-card high">
      <div class="r-num">THE PROBLEM</div>
      <h3>What happens if the Year 3 SoC tape-out fails? The plan has no fallback.</h3>
      <p>First-time silicon success rates for complex SoCs are not 100%. Metal respin, logic bugs, integration issues, or foundry defects can cause partial or total failure.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† Failure Scenarios</h4>
          <p><strong>Metal-fix respin:</strong> 3‚Äì4 months + $200‚Äì400K. <strong>Full respin:</strong> 6‚Äì9 months + $600K‚Äì1M. <strong>Fundamental issue:</strong> Return to FPGA stage. None addressed in budget or timeline.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>Maintain FPGA-based production capability</strong> through Year 3 silicon validation. Budget for at least one metal respin. Define go/no-go criteria for FPGA ‚Üí ASIC transition. Build 3-month schedule buffer.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 6: PROCESS NODE -->
  <div class="section">
    <div class="s-label">Red Flag 06 ‚Äî High</div>
    <h2>No Process Node Selection</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot"></div></div><span class="severity-label high">HIGH ‚Äî COST & FEASIBILITY RISK</span></div>
    <div class="risk-card high">
      <div class="r-num">THE PROBLEM</div>
      <h3>The choice of fabrication process (28nm? 65nm? 130nm?) has massive implications for everything.</h3>
      <p>This affects tape-out cost ($500K at 130nm vs. $3M+ at 28nm), IP libraries, power consumption, EDA requirements, and foundry lead times. Without this decision, the team cannot finalize budget, select IP, or plan foundry engagement.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† Cascading Impact</h4>
          <p>Cannot finalize tape-out budget. Cannot select ARM core IP or DDR PHY. Cannot estimate power for drone platform. Cannot determine if $1.2‚Äì1.5M tape-out budget is realistic.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>Year 1 Q1‚ÄìQ2 decision.</strong> For a drone datalink SoC, 65nm or 40nm is the sweet spot ‚Äî balancing cost, power, and IP availability. Commission a process node trade study as one of the first Year 1 activities.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 7: SECURITY -->
  <div class="section">
    <div class="s-label">Red Flag 07 ‚Äî High</div>
    <h2>Security Is Underspecified</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot"></div></div><span class="severity-label high">HIGH ‚Äî MISSION-CRITICAL GAP</span></div>
    <div class="risk-card high">
      <div class="r-num">THE PROBLEM</div>
      <h3>For a drone datalink, security is mission-critical. The plan mentions it once in Year 2.</h3>
      <p>A wireless communication system for drones must defend against interception, jamming, spoofing, and replay attacks. The plan treats security as a feature rather than a foundational architecture requirement.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† What's Missing</h4>
          <p>No threat model. No anti-jamming / frequency hopping spec. No COMSEC architecture. No hardware root of trust. No secure key provisioning plan. No penetration testing phase. Security cannot be bolted on ‚Äî it must be designed in from Day 1.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>Add a dedicated security workstream from Year 1 Q1.</strong> Threat modeling in Month 1‚Äì2. Hardware root of trust and crypto requirements before architecture freeze. Anti-jamming as a first-class RF requirement. Security audit before tape-out. Penetration testing in Year 4.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- RF 8: SW TESTING -->
  <div class="section">
    <div class="s-label">Red Flag 08 ‚Äî High</div>
    <h2>No Software Testing / CI Strategy</h2>
    <div class="severity"><div class="severity-dots"><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot active a"></div><div class="severity-dot"></div></div><span class="severity-label high">HIGH ‚Äî QUALITY & VELOCITY RISK</span></div>
    <div class="risk-card high">
      <div class="r-num">THE PROBLEM</div>
      <h3>8‚Äì12 SW engineers building a full Linux BSP, codec stack, and modem firmware with no automated testing.</h3>
      <p>A complex embedded codebase evolving over 3+ years without CI/CD means regression bugs accumulate, integration issues surface late, and release quality degrades over time.</p>
      <div class="ir-grid">
        <div class="ir-box issue">
          <h4>‚ö† What's Missing</h4>
          <p>No CI/CD pipeline. No automated build-and-boot testing. No HIL test strategy. No regression test suite. No integration test plan. No code review process or coding standards.</p>
        </div>
        <div class="ir-box rec">
          <h4>‚úì Recommendation</h4>
          <p><strong>QEMU-based CI/CD from Month 2.</strong> Every commit triggers cross-compile ‚Üí QEMU boot ‚Üí driver test ‚Üí report (~5 min). Add HIL when FPGA arrives (Year 2). Allocate 1 dedicated Build/CI engineer. See <em>Linux Kernel Development Strategy</em> and <em>QEMU Virtual Platform Proposal</em> for full details.</p>
        </div>
      </div>
    </div>
  </div>

  <!-- STRUCTURAL SUGGESTIONS -->
  <div class="section">
    <div class="s-label green">Structural Suggestions</div>
    <h2>Improvements to Plan Structure</h2>
    <p>Beyond specific risks, the plan needs these structural additions for governance and stakeholder confidence.</p>
    <div class="sug-grid">
      <div class="sug-card"><h3>üö¶ Gate Reviews Between Phases</h3><p>Each phase transition needs <strong>defined exit criteria</strong>, a formal review board, and documented evidence that milestones are met. This is standard in aerospace/defense programs and gives management clear intervention points.</p></div>
      <div class="sug-card"><h3>üìä Technology Readiness Level (TRL)</h3><p>Map each phase to <strong>TRL 1‚Äì9</strong>. Phase 1 = TRL 3‚Äì4, Phase 2 = TRL 5, Phase 3 = TRL 6‚Äì7, Phase 4 = TRL 8‚Äì9. Gives stakeholders a standardized way to understand progress.</p></div>
      <div class="sug-card"><h3>ü§ù Formalize Multi-Party Collaboration</h3><p>The company-university-third party collaboration must be in the <strong>main plan body</strong>. Define IP ownership, RACI matrix, coordination overhead, and data sharing agreements. This can make or break the project.</p></div>
      <div class="sug-card"><h3>‚ö° Power Budget & Link Budget</h3><p>For a drone system, <strong>power is a hard constraint</strong>. Define a formal power budget in Year 1 and track as a key metric alongside an RF link budget through all phases.</p></div>
      <div class="sug-card"><h3>üñ•Ô∏è Virtual Platform / MBD Workstream</h3><p>No mention of <strong>QEMU or Model-Based Design</strong>. Critical for enabling SW dev from Month 1, de-risking ARM/RISC-V, and CI/CD. See the QEMU Virtual Platform Proposal for full details.</p></div>
      <div class="sug-card"><h3>üìù Risk Register with Owners</h3><p>No formal risk register exists. Each risk needs an <strong>owner, probability/impact rating, mitigation plan, and escalation trigger</strong>. The PM team should own this as a living document reviewed at each gate.</p></div>
    </div>
  </div>

  <!-- CONCLUSION -->
  <div class="section" style="margin-bottom:0">
    <div class="s-label blue">Conclusion</div>
    <h2>Overall Assessment</h2>
    <div class="callout red">
      <h4>üö® Bottom Line</h4>
      <p>The technical phasing is sound ‚Äî COTS ‚Üí FPGA ‚Üí ASIC is the right approach. However, the plan <strong>underestimates the budget</strong>, <strong>compresses critical decisions</strong> (architecture, process node), <strong>omits essential disciplines</strong> (verification, security, CI/CD), and <strong>lacks contingency planning</strong> for the highest-risk activities. These gaps must be addressed before kick-off.</p>
    </div>
    <div class="callout green">
      <h4>‚úÖ Immediate Actions Required</h4>
      <p><strong>Before Kick-Off:</strong> Reconcile budget using the <a href="https://docs.google.com/document/d/1bGop_UW9Yf0lo87MJZ5XtXfXBUR8A3THvsr-XZkJTP0/edit?usp=sharing" target="_blank">detailed HR analysis</a>. Select process node. Define security requirements. Create verification sub-plan.</p>
      <p><strong>Month 1:</strong> Lock ARM vs. RISC-V evaluation framework. Begin QEMU virtual platform. Establish CI/CD. Initiate process node trade study.</p>
      <p><strong>Year 1 Q2:</strong> Commit to processor architecture. Freeze SoC memory map. Begin RF ASIC architecture study. Complete gate review exit criteria.</p>
    </div>
  </div>

</div>
</body>
</html>
