[firtool] Running fir parser
[firtool] -- Done in 0.029 sec
[firtool] Running "firrtl.circuit(firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true},firrtl.module(firrtl-drop-names{preserve-values=named},cse),firrtl-inject-dut-hier,firrtl.module(firrtl-lower-chirrtl),firrtl-infer-widths,firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false},firrtl-infer-resets,firrtl-dft,firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true},firrtl.module(firrtl-expand-whens,firrtl-sfc-compat),firrtl-inliner,firrtl.module(firrtl-randomize-register-init),firrtl-check-comb-cycles{print-simple-cycle=true},firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw),firrtl-prefix-modules,firrtl-imconstprop,firrtl-add-seqmem-ports,firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=},firrtl-extract-instances,firrtl-grand-central,firrtl-grand-central-taps,firrtl-grand-central-signal-mappings{file=},symbol-dce,firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress},firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true}),firrtl-imdeadcodeelim,firrtl-emit-omir{file=},firrtl-resolve-traces{file=},firrtl-lower-xmr)"
[firtool]   Running "firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true}"
[firtool]   -- Done in 0.004 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},cse)"
[firtool]   -- Done in 0.013 sec
[firtool]   Running "firrtl-inject-dut-hier"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-lower-chirrtl)"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-infer-widths"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false}"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl-infer-resets"
[firtool]   -- Done in 0.005 sec
[firtool]   Running "firrtl-dft"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true}"
[firtool]   -- Done in 0.074 sec
[firtool]   Running "firrtl.module(firrtl-expand-whens,firrtl-sfc-compat)"
[firtool]   -- Done in 0.075 sec
[firtool]   Running "firrtl-inliner"
[firtool]   -- Done in 0.044 sec
[firtool]   Running "firrtl.module(firrtl-randomize-register-init)"
[firtool]   -- Done in 0.034 sec
[firtool]   Running "firrtl-check-comb-cycles{print-simple-cycle=true}"
[firtool]   -- Done in 0.109 sec
[firtool]   Running "firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw)"
[firtool]   -- Done in 0.154 sec
[firtool]   Running "firrtl-prefix-modules"
[firtool]   -- Done in 0.005 sec
[firtool]   Running "firrtl-imconstprop"
[firtool]   -- Done in 0.071 sec
[firtool]   Running "firrtl-add-seqmem-ports"
[firtool]   -- Done in 0.002 sec
[firtool]   Running "firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=}"
[firtool]   -- Done in 0.025 sec
[firtool]   Running "firrtl-extract-instances"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-grand-central"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central-taps"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-grand-central-signal-mappings{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "symbol-dce"
[firtool]   -- Done in 0.024 sec
[firtool]   Running "firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress}"
[firtool]   -- Done in 0.002 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true})"
[firtool]   -- Done in 0.067 sec
[firtool]   Running "firrtl-imdeadcodeelim"
[firtool]   -- Done in 0.036 sec
[firtool]   Running "firrtl-emit-omir{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-resolve-traces{file=}"
[firtool]   -- Done in 0.003 sec
[firtool]   Running "firrtl-lower-xmr"
[firtool]   -- Done in 0.021 sec
[firtool] -- Done in 0.776 sec
[firtool] Running "lower-firrtl-to-hw{emit-chisel-asserts-as-sva=false strip-mux-pragmas=false warn-on-unprocessed-annotations=false}"
[firtool] -- Done in 0.064 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,lower-seq-firrtl-to-sv)"
[firtool] -- Done in 0.370 sec
[firtool] Running "hw-memory-sim{ignore-read-enable-mem=false repl-seq-mem=false strip-mux-pragmas=false}"
[firtool] -- Done in 0.000 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,hw-cleanup)"
[firtool] -- Done in 0.733 sec
[firtool] Running "hw.module(hw-legalize-modules,prettify-verilog)"
[firtool] -- Done in 0.216 sec
[firtool] Running "strip-debuginfo-with-pred{drop-suffix=}"
[firtool] -- Done in 0.148 sec
[firtool] Running "export-verilog"
[firtool]   Running "hw.module(prepare-for-emission)"
[firtool]   -- Done in 0.328 sec
[firtool] -- Done in 0.842 sec
===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.1801 seconds

  ----Wall Time----  ----Name----
    0.0292 (  0.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    0.0223 (  0.7%)    Parse modules
    0.0066 (  0.2%)    Verify circuit
    0.7757 ( 24.4%)  'firrtl.circuit' Pipeline
    0.0042 (  0.1%)    LowerFIRRTLAnnotations
    0.0118 (  0.4%)    'firrtl.module' Pipeline
    0.0048 (  0.2%)      DropName
    0.0070 (  0.2%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0004 (  0.0%)    'firrtl.module' Pipeline
    0.0004 (  0.0%)      LowerCHIRRTLPass
    0.0004 (  0.0%)    InferWidths
    0.0034 (  0.1%)    MemToRegOfVec
    0.0054 (  0.2%)    InferResets
    0.0003 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    WireDFT
    0.0740 (  2.3%)    LowerFIRRTLTypes
    0.0668 (  2.1%)    'firrtl.module' Pipeline
    0.0649 (  2.0%)      ExpandWhens
    0.0019 (  0.1%)      SFCCompat
    0.0437 (  1.4%)    Inliner
    0.0251 (  0.8%)    'firrtl.module' Pipeline
    0.0251 (  0.8%)      RandomizeRegisterInit
    0.1091 (  3.4%)    CheckCombCycles
    0.0044 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1487 (  4.7%)    'firrtl.module' Pipeline
    0.1291 (  4.1%)      Canonicalizer
    0.0196 (  0.6%)      InferReadWrite
    0.0050 (  0.2%)    PrefixModules
    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0706 (  2.2%)    IMConstProp
    0.0018 (  0.1%)    AddSeqMemPorts
    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0251 (  0.8%)    CreateSiFiveMetadata
    0.0007 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0012 (  0.0%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0238 (  0.7%)    SymbolDCE
    0.0017 (  0.1%)    BlackBoxReader
    0.0016 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0618 (  1.9%)    'firrtl.module' Pipeline
    0.0164 (  0.5%)      DropName
    0.0454 (  1.4%)      Canonicalizer
    0.0364 (  1.1%)    IMDeadCodeElim
    0.0021 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0033 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0210 (  0.7%)    LowerXMR
    0.0020 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0642 (  2.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0017 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.3529 ( 11.1%)  'hw.module' Pipeline
    0.0394 (  1.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1058 (  3.3%)    Canonicalizer
    0.0244 (  0.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1832 (  5.8%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.7143 ( 22.5%)  'hw.module' Pipeline
    0.1453 (  4.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4140 ( 13.0%)    Canonicalizer
    0.0464 (  1.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1086 (  3.4%)    HWCleanup
    0.1957 (  6.2%)  'hw.module' Pipeline
    0.0116 (  0.4%)    HWLegalizeModules
    0.1841 (  5.8%)    PrettifyVerilog
    0.1482 (  4.7%)  StripDebugInfoWithPred
    0.8417 ( 26.5%)  ExportVerilog
    0.3279 ( 10.3%)  'builtin.module' Pipeline
    0.3018 (  9.5%)    'hw.module' Pipeline
    0.3018 (  9.5%)      PrepareForEmission
   -0.3271 (-10.3%)  Rest
    3.1801 (100.0%)  Total
	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/HwachaSequencer.fir -o /nix/store/f8dvy95kjpjl44pg9ajjdgdc1lhlimn0-test-outputs/HwachaSequencer/HwachaSequencer.sv -mlir-timing -verbose-pass-executions"
	User time (seconds): 3.13
	System time (seconds): 0.06
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:03.19
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 207924
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 52332
	Voluntary context switches: 153
	Involuntary context switches: 251
	Swaps: 0
	File system inputs: 0
	File system outputs: 38528
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
