vendor_name = ModelSim
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/prog.bin
design_name = system
instance = comp, \inst3|Add0~6\, inst3|Add0~6, system, 1
instance = comp, \inst3|Add0~20\, inst3|Add0~20, system, 1
instance = comp, \inst3|Add0~34\, inst3|Add0~34, system, 1
instance = comp, \inst3|Add0~42\, inst3|Add0~42, system, 1
instance = comp, \inst3|Add0~46\, inst3|Add0~46, system, 1
instance = comp, \inst3|Add0~58\, inst3|Add0~58, system, 1
instance = comp, \inst6|PR_DATA_2_S2[0]\, inst6|PR_DATA_2_S2[0], system, 1
instance = comp, \inst6|PR_DATA_2_S2[1]\, inst6|PR_DATA_2_S2[1], system, 1
instance = comp, \inst6|PR_DATA_1_S2[2]\, inst6|PR_DATA_1_S2[2], system, 1
instance = comp, \inst6|PR_DATA_2_S2[3]\, inst6|PR_DATA_2_S2[3], system, 1
instance = comp, \inst6|PR_DATA_1_S2[4]\, inst6|PR_DATA_1_S2[4], system, 1
instance = comp, \inst6|PR_DATA_2_S2[4]\, inst6|PR_DATA_2_S2[4], system, 1
instance = comp, \inst6|PR_DATA_2_S2[5]\, inst6|PR_DATA_2_S2[5], system, 1
instance = comp, \inst6|PR_DATA_2_S2[6]\, inst6|PR_DATA_2_S2[6], system, 1
instance = comp, \inst6|PR_DATA_2_S2[7]\, inst6|PR_DATA_2_S2[7], system, 1
instance = comp, \inst6|myreg|REGISTERS[5][0]\, inst6|myreg|REGISTERS[5][0], system, 1
instance = comp, \inst6|myreg|Mux95~2\, inst6|myreg|Mux95~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][1]\, inst6|myreg|REGISTERS[1][1], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][1]\, inst6|myreg|REGISTERS[0][1], system, 1
instance = comp, \inst6|myreg|Mux94~2\, inst6|myreg|Mux94~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][2]\, inst6|myreg|REGISTERS[0][2], system, 1
instance = comp, \inst6|myreg|Mux93~3\, inst6|myreg|Mux93~3, system, 1
instance = comp, \inst6|myreg|Mux93~4\, inst6|myreg|Mux93~4, system, 1
instance = comp, \inst6|myreg|Mux92~0\, inst6|myreg|Mux92~0, system, 1
instance = comp, \inst6|myreg|Mux92~1\, inst6|myreg|Mux92~1, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][4]\, inst6|myreg|REGISTERS[5][4], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][4]\, inst6|myreg|REGISTERS[4][4], system, 1
instance = comp, \inst6|myreg|REGISTERS[3][4]\, inst6|myreg|REGISTERS[3][4], system, 1
instance = comp, \inst6|myreg|Mux90~2\, inst6|myreg|Mux90~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][5]\, inst6|myreg|REGISTERS[3][5], system, 1
instance = comp, \inst6|myreg|Mux90~3\, inst6|myreg|Mux90~3, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][6]\, inst6|myreg|REGISTERS[7][6], system, 1
instance = comp, \inst6|myreg|REGISTERS[2][6]\, inst6|myreg|REGISTERS[2][6], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][6]\, inst6|myreg|REGISTERS[1][6], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][6]\, inst6|myreg|REGISTERS[0][6], system, 1
instance = comp, \inst6|myreg|Mux89~2\, inst6|myreg|Mux89~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][6]\, inst6|myreg|REGISTERS[3][6], system, 1
instance = comp, \inst6|myreg|Mux89~3\, inst6|myreg|Mux89~3, system, 1
instance = comp, \inst6|myreg|Mux88~0\, inst6|myreg|Mux88~0, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][7]\, inst6|myreg|REGISTERS[2][7], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S5[2]\, inst6|PR_REGISTER_WRITE_ADDR_S5[2], system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~0\, inst6|myStage3Fowarding|OP2_MUX_OUT[1]~0, system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~1\, inst6|myStage3Fowarding|OP2_MUX_OUT[1]~1, system, 1
instance = comp, \inst3|count[30]\, inst3|count[30], system, 1
instance = comp, \inst3|count[29]\, inst3|count[29], system, 1
instance = comp, \inst3|count[27]\, inst3|count[27], system, 1
instance = comp, \inst3|count[23]\, inst3|count[23], system, 1
instance = comp, \inst3|count[21]\, inst3|count[21], system, 1
instance = comp, \inst3|count[17]\, inst3|count[17], system, 1
instance = comp, \inst3|count[15]\, inst3|count[15], system, 1
instance = comp, \inst3|count[14]\, inst3|count[14], system, 1
instance = comp, \inst3|count[13]\, inst3|count[13], system, 1
instance = comp, \inst3|count[11]\, inst3|count[11], system, 1
instance = comp, \inst3|count[10]\, inst3|count[10], system, 1
instance = comp, \inst3|count[5]\, inst3|count[5], system, 1
instance = comp, \inst3|count[3]\, inst3|count[3], system, 1
instance = comp, \inst3|Equal0~0\, inst3|Equal0~0, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[5]\, inst6|PR_ALU_OUT_S4[5], system, 1
instance = comp, \inst3|count~3\, inst3|count~3, system, 1
instance = comp, \inst3|count~4\, inst3|count~4, system, 1
instance = comp, \inst3|count~5\, inst3|count~5, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~5\, inst6|PR_ALU_OUT_S4~5, system, 1
instance = comp, \inst1|readdata[16]\, inst1|readdata[16], system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT[0]\, inst6|PR_IMMEDIATE_SELECT_OUT[0], system, 1
instance = comp, \inst6|oparand2_mux|RESULT[0]~0\, inst6|oparand2_mux|RESULT[0]~0, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[0]~1\, inst6|oparand2_mux|RESULT[0]~1, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[0]~2\, inst6|oparand2_mux|RESULT[0]~2, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[1]\, inst6|REG_WRITE_DATA_S5[1], system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT[1]\, inst6|PR_IMMEDIATE_SELECT_OUT[1], system, 1
instance = comp, \inst6|oparand2_mux|RESULT[1]~3\, inst6|oparand2_mux|RESULT[1]~3, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[1]~4\, inst6|oparand2_mux|RESULT[1]~4, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[1]~5\, inst6|oparand2_mux|RESULT[1]~5, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[2]~4\, inst6|oparand1_mux_haz|RESULT[2]~4, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[2]~5\, inst6|oparand1_mux_haz|RESULT[2]~5, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[3]\, inst6|REG_WRITE_DATA_S5[3], system, 1
instance = comp, \inst6|oparand2_mux|RESULT[3]~9\, inst6|oparand2_mux|RESULT[3]~9, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[3]~10\, inst6|oparand2_mux|RESULT[3]~10, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[3]~11\, inst6|oparand2_mux|RESULT[3]~11, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[4]~12\, inst6|oparand2_mux|RESULT[4]~12, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[4]~13\, inst6|oparand2_mux|RESULT[4]~13, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[4]~14\, inst6|oparand2_mux|RESULT[4]~14, system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[5]~5\, inst6|regWriteSelMUX|RESULT[5]~5, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[5]\, inst6|REG_WRITE_DATA_S5[5], system, 1
instance = comp, \inst6|oparand2_mux|RESULT[5]~15\, inst6|oparand2_mux|RESULT[5]~15, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[5]~16\, inst6|oparand2_mux|RESULT[5]~16, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[5]~17\, inst6|oparand2_mux|RESULT[5]~17, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[6]~18\, inst6|oparand2_mux|RESULT[6]~18, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[6]~19\, inst6|oparand2_mux|RESULT[6]~19, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[6]~20\, inst6|oparand2_mux|RESULT[6]~20, system, 1
instance = comp, \inst1|Mux17~1\, inst1|Mux17~1, system, 1
instance = comp, \inst1|Mux13~0\, inst1|Mux13~0, system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT~0\, inst6|PR_IMMEDIATE_SELECT_OUT~0, system, 1
instance = comp, \inst6|PR_DATA_2_S2~0\, inst6|PR_DATA_2_S2~0, system, 1
instance = comp, \inst6|PR_DATA_2_S2~1\, inst6|PR_DATA_2_S2~1, system, 1
instance = comp, \inst6|PR_DATA_2_S2~2\, inst6|PR_DATA_2_S2~2, system, 1
instance = comp, \inst6|PR_DATA_2_S2~3\, inst6|PR_DATA_2_S2~3, system, 1
instance = comp, \inst6|PR_DATA_2_S2~4\, inst6|PR_DATA_2_S2~4, system, 1
instance = comp, \inst6|PR_DATA_1_S2~7\, inst6|PR_DATA_1_S2~7, system, 1
instance = comp, \inst6|PR_DATA_1_S2~8\, inst6|PR_DATA_1_S2~8, system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT~1\, inst6|PR_IMMEDIATE_SELECT_OUT~1, system, 1
instance = comp, \inst6|PR_DATA_2_S2~5\, inst6|PR_DATA_2_S2~5, system, 1
instance = comp, \inst6|PR_DATA_2_S2~6\, inst6|PR_DATA_2_S2~6, system, 1
instance = comp, \inst6|PR_DATA_2_S2~7\, inst6|PR_DATA_2_S2~7, system, 1
instance = comp, \inst6|PR_DATA_2_S2~8\, inst6|PR_DATA_2_S2~8, system, 1
instance = comp, \inst6|PR_DATA_2_S2~9\, inst6|PR_DATA_2_S2~9, system, 1
instance = comp, \inst6|PR_DATA_1_S2~10\, inst6|PR_DATA_1_S2~10, system, 1
instance = comp, \inst6|PR_DATA_1_S2~11\, inst6|PR_DATA_1_S2~11, system, 1
instance = comp, \inst6|PR_DATA_1_S2~12\, inst6|PR_DATA_1_S2~12, system, 1
instance = comp, \inst6|PR_DATA_1_S2~13\, inst6|PR_DATA_1_S2~13, system, 1
instance = comp, \inst6|PR_DATA_1_S2~14\, inst6|PR_DATA_1_S2~14, system, 1
instance = comp, \inst6|PR_DATA_2_S2~15\, inst6|PR_DATA_2_S2~15, system, 1
instance = comp, \inst6|PR_DATA_2_S2~16\, inst6|PR_DATA_2_S2~16, system, 1
instance = comp, \inst6|PR_DATA_2_S2~17\, inst6|PR_DATA_2_S2~17, system, 1
instance = comp, \inst6|PR_DATA_2_S2~18\, inst6|PR_DATA_2_S2~18, system, 1
instance = comp, \inst6|PR_DATA_2_S2~19\, inst6|PR_DATA_2_S2~19, system, 1
instance = comp, \inst6|PR_DATA_1_S2~20\, inst6|PR_DATA_1_S2~20, system, 1
instance = comp, \inst6|PR_DATA_1_S2~21\, inst6|PR_DATA_1_S2~21, system, 1
instance = comp, \inst6|PR_DATA_1_S2~22\, inst6|PR_DATA_1_S2~22, system, 1
instance = comp, \inst6|PR_DATA_1_S2~23\, inst6|PR_DATA_1_S2~23, system, 1
instance = comp, \inst6|PR_DATA_1_S2~24\, inst6|PR_DATA_1_S2~24, system, 1
instance = comp, \inst6|PR_DATA_2_S2~20\, inst6|PR_DATA_2_S2~20, system, 1
instance = comp, \inst6|PR_DATA_2_S2~21\, inst6|PR_DATA_2_S2~21, system, 1
instance = comp, \inst6|PR_DATA_2_S2~22\, inst6|PR_DATA_2_S2~22, system, 1
instance = comp, \inst6|PR_DATA_2_S2~23\, inst6|PR_DATA_2_S2~23, system, 1
instance = comp, \inst6|PR_DATA_2_S2~24\, inst6|PR_DATA_2_S2~24, system, 1
instance = comp, \inst6|PR_DATA_2_S2~25\, inst6|PR_DATA_2_S2~25, system, 1
instance = comp, \inst6|PR_DATA_2_S2~26\, inst6|PR_DATA_2_S2~26, system, 1
instance = comp, \inst6|PR_DATA_2_S2~27\, inst6|PR_DATA_2_S2~27, system, 1
instance = comp, \inst6|PR_DATA_2_S2~28\, inst6|PR_DATA_2_S2~28, system, 1
instance = comp, \inst6|PR_DATA_2_S2~29\, inst6|PR_DATA_2_S2~29, system, 1
instance = comp, \inst6|PR_DATA_1_S2~32\, inst6|PR_DATA_1_S2~32, system, 1
instance = comp, \inst6|PR_DATA_1_S2~33\, inst6|PR_DATA_1_S2~33, system, 1
instance = comp, \inst6|PR_DATA_2_S2~30\, inst6|PR_DATA_2_S2~30, system, 1
instance = comp, \inst6|PR_DATA_2_S2~31\, inst6|PR_DATA_2_S2~31, system, 1
instance = comp, \inst6|PR_DATA_2_S2~32\, inst6|PR_DATA_2_S2~32, system, 1
instance = comp, \inst6|PR_DATA_2_S2~33\, inst6|PR_DATA_2_S2~33, system, 1
instance = comp, \inst6|PR_DATA_2_S2~34\, inst6|PR_DATA_2_S2~34, system, 1
instance = comp, \inst6|PR_DATA_2_S2~35\, inst6|PR_DATA_2_S2~35, system, 1
instance = comp, \inst6|PR_DATA_2_S2~36\, inst6|PR_DATA_2_S2~36, system, 1
instance = comp, \inst6|PR_DATA_2_S2~37\, inst6|PR_DATA_2_S2~37, system, 1
instance = comp, \inst6|PR_DATA_2_S2~38\, inst6|PR_DATA_2_S2~38, system, 1
instance = comp, \inst6|PR_DATA_2_S2~39\, inst6|PR_DATA_2_S2~39, system, 1
instance = comp, \inst3|clk_out~clkctrl\, inst3|clk_out~clkctrl, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][2]~feeder\, inst6|myreg|REGISTERS[0][2]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][5]~feeder\, inst6|myreg|REGISTERS[3][5]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][6]~feeder\, inst6|myreg|REGISTERS[7][6]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][6]~feeder\, inst6|myreg|REGISTERS[2][6]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][6]~feeder\, inst6|myreg|REGISTERS[3][6]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][7]~feeder\, inst6|myreg|REGISTERS[2][7]~feeder, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[5]~feeder\, inst6|REG_WRITE_DATA_S5[5]~feeder, system, 1
instance = comp, \reset_led~output\, reset_led~output, system, 1
instance = comp, \clock_led~output\, clock_led~output, system, 1
instance = comp, \seg_1_A~output\, seg_1_A~output, system, 1
instance = comp, \seg_1_B~output\, seg_1_B~output, system, 1
instance = comp, \seg_1_C~output\, seg_1_C~output, system, 1
instance = comp, \seg_1_D~output\, seg_1_D~output, system, 1
instance = comp, \seg_1_E~output\, seg_1_E~output, system, 1
instance = comp, \seg_1_F~output\, seg_1_F~output, system, 1
instance = comp, \seg_1_G~output\, seg_1_G~output, system, 1
instance = comp, \seg_2_A~output\, seg_2_A~output, system, 1
instance = comp, \seg_2_B~output\, seg_2_B~output, system, 1
instance = comp, \seg_2_C~output\, seg_2_C~output, system, 1
instance = comp, \seg_2_D~output\, seg_2_D~output, system, 1
instance = comp, \seg_2_E~output\, seg_2_E~output, system, 1
instance = comp, \seg_2_F~output\, seg_2_F~output, system, 1
instance = comp, \seg_2_G~output\, seg_2_G~output, system, 1
instance = comp, \read~output\, read~output, system, 1
instance = comp, \write~output\, write~output, system, 1
instance = comp, \DEBUG_CONTROL[6]~output\, DEBUG_CONTROL[6]~output, system, 1
instance = comp, \DEBUG_CONTROL[5]~output\, DEBUG_CONTROL[5]~output, system, 1
instance = comp, \DEBUG_CONTROL[4]~output\, DEBUG_CONTROL[4]~output, system, 1
instance = comp, \DEBUG_CONTROL[3]~output\, DEBUG_CONTROL[3]~output, system, 1
instance = comp, \DEBUG_CONTROL[2]~output\, DEBUG_CONTROL[2]~output, system, 1
instance = comp, \DEBUG_CONTROL[1]~output\, DEBUG_CONTROL[1]~output, system, 1
instance = comp, \DEBUG_CONTROL[0]~output\, DEBUG_CONTROL[0]~output, system, 1
instance = comp, \pc[31]~output\, pc[31]~output, system, 1
instance = comp, \pc[30]~output\, pc[30]~output, system, 1
instance = comp, \pc[29]~output\, pc[29]~output, system, 1
instance = comp, \pc[28]~output\, pc[28]~output, system, 1
instance = comp, \pc[27]~output\, pc[27]~output, system, 1
instance = comp, \pc[26]~output\, pc[26]~output, system, 1
instance = comp, \pc[25]~output\, pc[25]~output, system, 1
instance = comp, \pc[24]~output\, pc[24]~output, system, 1
instance = comp, \pc[23]~output\, pc[23]~output, system, 1
instance = comp, \pc[22]~output\, pc[22]~output, system, 1
instance = comp, \pc[21]~output\, pc[21]~output, system, 1
instance = comp, \pc[20]~output\, pc[20]~output, system, 1
instance = comp, \pc[19]~output\, pc[19]~output, system, 1
instance = comp, \pc[18]~output\, pc[18]~output, system, 1
instance = comp, \pc[17]~output\, pc[17]~output, system, 1
instance = comp, \pc[16]~output\, pc[16]~output, system, 1
instance = comp, \pc[15]~output\, pc[15]~output, system, 1
instance = comp, \pc[14]~output\, pc[14]~output, system, 1
instance = comp, \pc[13]~output\, pc[13]~output, system, 1
instance = comp, \pc[12]~output\, pc[12]~output, system, 1
instance = comp, \pc[11]~output\, pc[11]~output, system, 1
instance = comp, \pc[10]~output\, pc[10]~output, system, 1
instance = comp, \pc[9]~output\, pc[9]~output, system, 1
instance = comp, \pc[8]~output\, pc[8]~output, system, 1
instance = comp, \pc[7]~output\, pc[7]~output, system, 1
instance = comp, \pc[6]~output\, pc[6]~output, system, 1
instance = comp, \pc[5]~output\, pc[5]~output, system, 1
instance = comp, \pc[4]~output\, pc[4]~output, system, 1
instance = comp, \pc[3]~output\, pc[3]~output, system, 1
instance = comp, \pc[2]~output\, pc[2]~output, system, 1
instance = comp, \pc[1]~output\, pc[1]~output, system, 1
instance = comp, \pc[0]~output\, pc[0]~output, system, 1
instance = comp, \reset~input\, reset~input, system, 1
instance = comp, \pin_name1~input\, pin_name1~input, system, 1
instance = comp, \pin_name1~inputclkctrl\, pin_name1~inputclkctrl, system, 1
instance = comp, \inst3|count[32]\, inst3|count[32], system, 1
instance = comp, \inst3|Add0~60\, inst3|Add0~60, system, 1
instance = comp, \inst3|Add0~54\, inst3|Add0~54, system, 1
instance = comp, \inst3|count[16]\, inst3|count[16], system, 1
instance = comp, \inst3|Add0~0\, inst3|Add0~0, system, 1
instance = comp, \inst3|count[0]\, inst3|count[0], system, 1
instance = comp, \inst3|Add0~2\, inst3|Add0~2, system, 1
instance = comp, \inst3|count[1]\, inst3|count[1], system, 1
instance = comp, \inst3|Add0~4\, inst3|Add0~4, system, 1
instance = comp, \inst3|count[2]\, inst3|count[2], system, 1
instance = comp, \inst3|Add0~8\, inst3|Add0~8, system, 1
instance = comp, \inst3|count[4]\, inst3|count[4], system, 1
instance = comp, \inst3|Add0~10\, inst3|Add0~10, system, 1
instance = comp, \inst3|Add0~12\, inst3|Add0~12, system, 1
instance = comp, \inst3|count[6]\, inst3|count[6], system, 1
instance = comp, \inst3|Add0~14\, inst3|Add0~14, system, 1
instance = comp, \inst3|Add0~16\, inst3|Add0~16, system, 1
instance = comp, \inst3|count[8]\, inst3|count[8], system, 1
instance = comp, \inst3|Add0~18\, inst3|Add0~18, system, 1
instance = comp, \inst3|count[9]\, inst3|count[9], system, 1
instance = comp, \inst3|Add0~22\, inst3|Add0~22, system, 1
instance = comp, \inst3|Add0~24\, inst3|Add0~24, system, 1
instance = comp, \inst3|count[12]\, inst3|count[12], system, 1
instance = comp, \inst3|Add0~26\, inst3|Add0~26, system, 1
instance = comp, \inst3|Add0~28\, inst3|Add0~28, system, 1
instance = comp, \inst3|Add0~30\, inst3|Add0~30, system, 1
instance = comp, \inst3|Add0~32\, inst3|Add0~32, system, 1
instance = comp, \inst3|Add0~36\, inst3|Add0~36, system, 1
instance = comp, \inst3|Equal0~5\, inst3|Equal0~5, system, 1
instance = comp, \inst3|Equal0~6\, inst3|Equal0~6, system, 1
instance = comp, \inst3|Equal0~7\, inst3|Equal0~7, system, 1
instance = comp, \inst3|Equal0~8\, inst3|Equal0~8, system, 1
instance = comp, \inst3|Equal0~9\, inst3|Equal0~9, system, 1
instance = comp, \inst3|count~6\, inst3|count~6, system, 1
instance = comp, \inst3|count[7]\, inst3|count[7], system, 1
instance = comp, \inst3|Equal0~1\, inst3|Equal0~1, system, 1
instance = comp, \inst3|Equal0~2\, inst3|Equal0~2, system, 1
instance = comp, \inst3|Equal0~3\, inst3|Equal0~3, system, 1
instance = comp, \inst3|Equal0~4\, inst3|Equal0~4, system, 1
instance = comp, \inst3|count~2\, inst3|count~2, system, 1
instance = comp, \inst3|count[18]\, inst3|count[18], system, 1
instance = comp, \inst3|Add0~38\, inst3|Add0~38, system, 1
instance = comp, \inst3|count~1\, inst3|count~1, system, 1
instance = comp, \inst3|count[19]\, inst3|count[19], system, 1
instance = comp, \inst3|Add0~40\, inst3|Add0~40, system, 1
instance = comp, \inst3|count~0\, inst3|count~0, system, 1
instance = comp, \inst3|count[20]\, inst3|count[20], system, 1
instance = comp, \inst3|Add0~44\, inst3|Add0~44, system, 1
instance = comp, \inst3|count[22]\, inst3|count[22], system, 1
instance = comp, \inst3|Add0~48\, inst3|Add0~48, system, 1
instance = comp, \inst3|count[24]\, inst3|count[24], system, 1
instance = comp, \inst3|Add0~50\, inst3|Add0~50, system, 1
instance = comp, \inst3|count[25]\, inst3|count[25], system, 1
instance = comp, \inst3|Add0~52\, inst3|Add0~52, system, 1
instance = comp, \inst3|count[26]\, inst3|count[26], system, 1
instance = comp, \inst3|Add0~56\, inst3|Add0~56, system, 1
instance = comp, \inst3|count[28]\, inst3|count[28], system, 1
instance = comp, \inst3|Add0~62\, inst3|Add0~62, system, 1
instance = comp, \inst3|count[31]\, inst3|count[31], system, 1
instance = comp, \inst3|Add0~64\, inst3|Add0~64, system, 1
instance = comp, \inst3|clk_out~0\, inst3|clk_out~0, system, 1
instance = comp, \inst3|clk_out~feeder\, inst3|clk_out~feeder, system, 1
instance = comp, \inst3|clk_out\, inst3|clk_out, system, 1
instance = comp, \REGISTER_ADDR[2]~input\, REGISTER_ADDR[2]~input, system, 1
instance = comp, \inst6|PC_PLUS_4[3]~29\, inst6|PC_PLUS_4[3]~29, system, 1
instance = comp, \inst6|PC_PLUS_4[3]\, inst6|PC_PLUS_4[3], system, 1
instance = comp, \inst6|PC[3]~28\, inst6|PC[3]~28, system, 1
instance = comp, \inst6|PC_PLUS_4[4]~31\, inst6|PC_PLUS_4[4]~31, system, 1
instance = comp, \inst6|PC_PLUS_4[4]\, inst6|PC_PLUS_4[4], system, 1
instance = comp, \inst6|PC[4]~27\, inst6|PC[4]~27, system, 1
instance = comp, \inst6|PC_PLUS_4[5]~33\, inst6|PC_PLUS_4[5]~33, system, 1
instance = comp, \inst6|PC_PLUS_4[6]~35\, inst6|PC_PLUS_4[6]~35, system, 1
instance = comp, \inst6|PC_PLUS_4[7]~37\, inst6|PC_PLUS_4[7]~37, system, 1
instance = comp, \inst6|PC_PLUS_4[8]~39\, inst6|PC_PLUS_4[8]~39, system, 1
instance = comp, \inst6|PC_PLUS_4[8]\, inst6|PC_PLUS_4[8], system, 1
instance = comp, \inst6|PC[8]~23\, inst6|PC[8]~23, system, 1
instance = comp, \inst6|PC_PLUS_4[9]~41\, inst6|PC_PLUS_4[9]~41, system, 1
instance = comp, \inst6|PC_PLUS_4[9]\, inst6|PC_PLUS_4[9], system, 1
instance = comp, \inst6|PC[9]~22\, inst6|PC[9]~22, system, 1
instance = comp, \inst6|PC_PLUS_4[6]\, inst6|PC_PLUS_4[6], system, 1
instance = comp, \inst6|PC[6]~25\, inst6|PC[6]~25, system, 1
instance = comp, \inst6|PC_PLUS_4[7]\, inst6|PC_PLUS_4[7], system, 1
instance = comp, \inst6|PC[7]~24\, inst6|PC[7]~24, system, 1
instance = comp, \inst1|Mux17~0\, inst1|Mux17~0, system, 1
instance = comp, \inst1|Mux13~1\, inst1|Mux13~1, system, 1
instance = comp, \inst1|readdata[22]\, inst1|readdata[22], system, 1
instance = comp, \inst6|PR_INSTRUCTION~6\, inst6|PR_INSTRUCTION~6, system, 1
instance = comp, \inst6|PR_INSTRUCTION[22]\, inst6|PR_INSTRUCTION[22], system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT~2\, inst6|PR_IMMEDIATE_SELECT_OUT~2, system, 1
instance = comp, \inst6|PR_IMMEDIATE_SELECT_OUT[2]\, inst6|PR_IMMEDIATE_SELECT_OUT[2], system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[2]~2\, inst6|regWriteSelMUX|RESULT[2]~2, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[2]~feeder\, inst6|REG_WRITE_DATA_S5[2]~feeder, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[2]\, inst6|REG_WRITE_DATA_S5[2], system, 1
instance = comp, \inst6|PC_PLUS_4[5]\, inst6|PC_PLUS_4[5], system, 1
instance = comp, \inst6|PC[5]~26\, inst6|PC[5]~26, system, 1
instance = comp, \inst1|Mux5~0\, inst1|Mux5~0, system, 1
instance = comp, \inst1|Mux5~1\, inst1|Mux5~1, system, 1
instance = comp, \inst1|readdata[0]\, inst1|readdata[0], system, 1
instance = comp, \inst6|PR_INSTRUCTION~0\, inst6|PR_INSTRUCTION~0, system, 1
instance = comp, \inst6|PR_INSTRUCTION[0]\, inst6|PR_INSTRUCTION[0], system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S2~feeder\, inst6|PR_REG_WRITE_EN_S2~feeder, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S2\, inst6|PR_REG_WRITE_EN_S2, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S3~0\, inst6|PR_REG_WRITE_EN_S3~0, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S3\, inst6|PR_REG_WRITE_EN_S3, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S4~0\, inst6|PR_REG_WRITE_EN_S4~0, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S4\, inst6|PR_REG_WRITE_EN_S4, system, 1
instance = comp, \inst1|Mux16~0\, inst1|Mux16~0, system, 1
instance = comp, \inst1|readdata[17]\, inst1|readdata[17], system, 1
instance = comp, \inst6|PR_INSTRUCTION~3\, inst6|PR_INSTRUCTION~3, system, 1
instance = comp, \inst6|PR_INSTRUCTION[17]\, inst6|PR_INSTRUCTION[17], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2~2\, inst6|PR_REGISTER_WRITE_ADDR_S2~2, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2[2]\, inst6|PR_REGISTER_WRITE_ADDR_S2[2], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3~2\, inst6|PR_REGISTER_WRITE_ADDR_S3~2, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3[2]\, inst6|PR_REGISTER_WRITE_ADDR_S3[2], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4~2\, inst6|PR_REGISTER_WRITE_ADDR_S4~2, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4[2]\, inst6|PR_REGISTER_WRITE_ADDR_S4[2], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2~0\, inst6|PR_REGISTER_WRITE_ADDR_S2~0, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2[1]\, inst6|PR_REGISTER_WRITE_ADDR_S2[1], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3~0\, inst6|PR_REGISTER_WRITE_ADDR_S3~0, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3[1]\, inst6|PR_REGISTER_WRITE_ADDR_S3[1], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4~1\, inst6|PR_REGISTER_WRITE_ADDR_S4~1, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4[1]\, inst6|PR_REGISTER_WRITE_ADDR_S4[1], system, 1
instance = comp, \inst6|PC_PLUS_4[2]~87\, inst6|PC_PLUS_4[2]~87, system, 1
instance = comp, \inst6|PC_PLUS_4[2]\, inst6|PC_PLUS_4[2], system, 1
instance = comp, \inst6|PC[2]~29\, inst6|PC[2]~29, system, 1
instance = comp, \inst1|Mux6~0\, inst1|Mux6~0, system, 1
instance = comp, \inst1|Mux6~1\, inst1|Mux6~1, system, 1
instance = comp, \inst1|readdata[15]\, inst1|readdata[15], system, 1
instance = comp, \inst6|PR_INSTRUCTION~1\, inst6|PR_INSTRUCTION~1, system, 1
instance = comp, \inst6|PR_INSTRUCTION[15]\, inst6|PR_INSTRUCTION[15], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2~1\, inst6|PR_REGISTER_WRITE_ADDR_S2~1, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S2[0]\, inst6|PR_REGISTER_WRITE_ADDR_S2[0], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3~1\, inst6|PR_REGISTER_WRITE_ADDR_S3~1, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S3[0]\, inst6|PR_REGISTER_WRITE_ADDR_S3[0], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4~0\, inst6|PR_REGISTER_WRITE_ADDR_S4~0, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S4[0]\, inst6|PR_REGISTER_WRITE_ADDR_S4[0], system, 1
instance = comp, \inst1|Mux15~0\, inst1|Mux15~0, system, 1
instance = comp, \inst1|Mux15~1\, inst1|Mux15~1, system, 1
instance = comp, \inst1|readdata[20]\, inst1|readdata[20], system, 1
instance = comp, \inst6|PR_INSTRUCTION~5\, inst6|PR_INSTRUCTION~5, system, 1
instance = comp, \inst6|PR_INSTRUCTION[20]\, inst6|PR_INSTRUCTION[20], system, 1
instance = comp, \inst6|REG_READ_ADDR2_S2[0]\, inst6|REG_READ_ADDR2_S2[0], system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2\, inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2, system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3\, inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3, system, 1
instance = comp, \inst6|REG_READ_ADDR2_S2[2]\, inst6|REG_READ_ADDR2_S2[2], system, 1
instance = comp, \inst1|Mux14~0\, inst1|Mux14~0, system, 1
instance = comp, \inst1|Mux14~1\, inst1|Mux14~1, system, 1
instance = comp, \inst1|readdata[21]\, inst1|readdata[21], system, 1
instance = comp, \inst6|PR_INSTRUCTION~4\, inst6|PR_INSTRUCTION~4, system, 1
instance = comp, \inst6|PR_INSTRUCTION[21]\, inst6|PR_INSTRUCTION[21], system, 1
instance = comp, \inst6|REG_READ_ADDR2_S2[1]\, inst6|REG_READ_ADDR2_S2[1], system, 1
instance = comp, \inst6|myStage3Fowarding|always0~2\, inst6|myStage3Fowarding|always0~2, system, 1
instance = comp, \inst6|myStage3Fowarding|always0~3\, inst6|myStage3Fowarding|always0~3, system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~5\, inst6|myStage3Fowarding|OP2_MUX_OUT[0]~5, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][2]~feeder\, inst6|myreg|REGISTERS[2][2]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][20]~6\, inst6|myreg|REGISTERS[1][20]~6, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][30]~7\, inst6|myreg|REGISTERS[2][30]~7, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][2]\, inst6|myreg|REGISTERS[2][2], system, 1
instance = comp, \inst6|myreg|REGISTERS[3][2]~feeder\, inst6|myreg|REGISTERS[3][2]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][30]~10\, inst6|myreg|REGISTERS[3][30]~10, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][2]\, inst6|myreg|REGISTERS[3][2], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][2]~feeder\, inst6|myreg|REGISTERS[1][2]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][20]~8\, inst6|myreg|REGISTERS[1][20]~8, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][2]\, inst6|myreg|REGISTERS[1][2], system, 1
instance = comp, \inst6|PR_DATA_2_S2~12\, inst6|PR_DATA_2_S2~12, system, 1
instance = comp, \inst6|PR_DATA_2_S2~13\, inst6|PR_DATA_2_S2~13, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][2]~feeder\, inst6|myreg|REGISTERS[7][2]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][15]~1\, inst6|myreg|REGISTERS[5][15]~1, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][20]~5\, inst6|myreg|REGISTERS[7][20]~5, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][2]\, inst6|myreg|REGISTERS[7][2], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][2]~4\, inst6|myreg|REGISTERS[4][2]~4, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][2]\, inst6|myreg|REGISTERS[4][2], system, 1
instance = comp, \inst6|PR_DATA_2_S2~10\, inst6|PR_DATA_2_S2~10, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][15]~2\, inst6|myreg|REGISTERS[5][15]~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][2]\, inst6|myreg|REGISTERS[5][2], system, 1
instance = comp, \inst6|PR_DATA_2_S2~11\, inst6|PR_DATA_2_S2~11, system, 1
instance = comp, \inst6|PR_DATA_2_S2~14\, inst6|PR_DATA_2_S2~14, system, 1
instance = comp, \inst6|PR_DATA_2_S2[2]\, inst6|PR_DATA_2_S2[2], system, 1
instance = comp, \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~4\, inst6|myStage3Fowarding|OP2_MUX_OUT[1]~4, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[2]~6\, inst6|oparand2_mux|RESULT[2]~6, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[2]~7\, inst6|oparand2_mux|RESULT[2]~7, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[2]~8\, inst6|oparand2_mux|RESULT[2]~8, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[0]~8\, inst6|PR_ALU_OUT_S3[0]~8, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[0]\, inst6|PR_ALU_OUT_S3[0], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~0\, inst6|PR_ALU_OUT_S4~0, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[0]\, inst6|PR_ALU_OUT_S4[0], system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[0]~0\, inst6|regWriteSelMUX|RESULT[0]~0, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[0]\, inst6|REG_WRITE_DATA_S5[0], system, 1
instance = comp, \inst6|REG_READ_ADDR1_S2[2]\, inst6|REG_READ_ADDR1_S2[2], system, 1
instance = comp, \inst6|REG_READ_ADDR1_S2[0]\, inst6|REG_READ_ADDR1_S2[0], system, 1
instance = comp, \inst6|myStage3Fowarding|always0~0\, inst6|myStage3Fowarding|always0~0, system, 1
instance = comp, \inst6|myStage3Fowarding|always0~1\, inst6|myStage3Fowarding|always0~1, system, 1
instance = comp, \inst6|PR_REG_WRITE_EN_S5\, inst6|PR_REG_WRITE_EN_S5, system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S5[0]\, inst6|PR_REGISTER_WRITE_ADDR_S5[0], system, 1
instance = comp, \inst6|PR_REGISTER_WRITE_ADDR_S5[1]\, inst6|PR_REGISTER_WRITE_ADDR_S5[1], system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0\, inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0, system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1\, inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1, system, 1
instance = comp, \inst6|PR_INSTRUCTION~2\, inst6|PR_INSTRUCTION~2, system, 1
instance = comp, \inst6|PR_INSTRUCTION[16]~feeder\, inst6|PR_INSTRUCTION[16]~feeder, system, 1
instance = comp, \inst6|PR_INSTRUCTION[16]\, inst6|PR_INSTRUCTION[16], system, 1
instance = comp, \inst6|REG_READ_ADDR1_S2[1]\, inst6|REG_READ_ADDR1_S2[1], system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~2\, inst6|myStage3Fowarding|OP1_MUX_OUT[0]~2, system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3\, inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3, system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~4\, inst6|myStage3Fowarding|OP1_MUX_OUT[1]~4, system, 1
instance = comp, \inst6|PR_REG_WRITE_SELECT_S2[0]\, inst6|PR_REG_WRITE_SELECT_S2[0], system, 1
instance = comp, \inst6|PR_REG_WRITE_SELECT_S3~0\, inst6|PR_REG_WRITE_SELECT_S3~0, system, 1
instance = comp, \inst6|PR_REG_WRITE_SELECT_S3[0]\, inst6|PR_REG_WRITE_SELECT_S3[0], system, 1
instance = comp, \inst6|PR_REG_WRITE_SELECT_S4~0\, inst6|PR_REG_WRITE_SELECT_S4~0, system, 1
instance = comp, \inst6|PR_REG_WRITE_SELECT_S4[0]\, inst6|PR_REG_WRITE_SELECT_S4[0], system, 1
instance = comp, \inst6|myreg|REGISTERS~0\, inst6|myreg|REGISTERS~0, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][0]~feeder\, inst6|myreg|REGISTERS[7][0]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][0]\, inst6|myreg|REGISTERS[7][0], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][18]~3\, inst6|myreg|REGISTERS[6][18]~3, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][0]\, inst6|myreg|REGISTERS[6][0], system, 1
instance = comp, \inst6|PR_DATA_1_S2~0\, inst6|PR_DATA_1_S2~0, system, 1
instance = comp, \inst6|PR_DATA_1_S2~1\, inst6|PR_DATA_1_S2~1, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][22]~9\, inst6|myreg|REGISTERS[0][22]~9, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][0]\, inst6|myreg|REGISTERS[0][0], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][0]\, inst6|myreg|REGISTERS[1][0], system, 1
instance = comp, \inst6|PR_DATA_1_S2~2\, inst6|PR_DATA_1_S2~2, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][0]~feeder\, inst6|myreg|REGISTERS[2][0]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][0]\, inst6|myreg|REGISTERS[2][0], system, 1
instance = comp, \inst6|PR_DATA_1_S2~3\, inst6|PR_DATA_1_S2~3, system, 1
instance = comp, \inst6|PR_DATA_1_S2~4\, inst6|PR_DATA_1_S2~4, system, 1
instance = comp, \inst6|PR_DATA_1_S2[0]\, inst6|PR_DATA_1_S2[0], system, 1
instance = comp, \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5\, inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[0]~0\, inst6|oparand1_mux_haz|RESULT[0]~0, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[0]~1\, inst6|oparand1_mux_haz|RESULT[0]~1, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[1]~10\, inst6|PR_ALU_OUT_S3[1]~10, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[1]\, inst6|PR_ALU_OUT_S3[1], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~1\, inst6|PR_ALU_OUT_S4~1, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[1]\, inst6|PR_ALU_OUT_S4[1], system, 1
instance = comp, \inst6|myreg|REGISTERS~11\, inst6|myreg|REGISTERS~11, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][1]~feeder\, inst6|myreg|REGISTERS[7][1]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][1]\, inst6|myreg|REGISTERS[7][1], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][1]~feeder\, inst6|myreg|REGISTERS[6][1]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][1]\, inst6|myreg|REGISTERS[6][1], system, 1
instance = comp, \inst6|PR_DATA_1_S2~5\, inst6|PR_DATA_1_S2~5, system, 1
instance = comp, \inst6|PR_DATA_1_S2~6\, inst6|PR_DATA_1_S2~6, system, 1
instance = comp, \inst6|PR_DATA_1_S2~9\, inst6|PR_DATA_1_S2~9, system, 1
instance = comp, \inst6|PR_DATA_1_S2[1]\, inst6|PR_DATA_1_S2[1], system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[1]~1\, inst6|regWriteSelMUX|RESULT[1]~1, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[1]~2\, inst6|oparand1_mux_haz|RESULT[1]~2, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[1]~3\, inst6|oparand1_mux_haz|RESULT[1]~3, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[2]~12\, inst6|PR_ALU_OUT_S3[2]~12, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[2]\, inst6|PR_ALU_OUT_S3[2], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~2\, inst6|PR_ALU_OUT_S4~2, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[2]\, inst6|PR_ALU_OUT_S4[2], system, 1
instance = comp, \inst6|myreg|REGISTERS~12\, inst6|myreg|REGISTERS~12, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][2]\, inst6|myreg|REGISTERS[6][2], system, 1
instance = comp, \REGISTER_ADDR[1]~input\, REGISTER_ADDR[1]~input, system, 1
instance = comp, \inst6|myreg|Mux93~1\, inst6|myreg|Mux93~1, system, 1
instance = comp, \REGISTER_ADDR[0]~input\, REGISTER_ADDR[0]~input, system, 1
instance = comp, \inst6|myreg|Mux93~2\, inst6|myreg|Mux93~2, system, 1
instance = comp, \REGISTER_ADDR[3]~input\, REGISTER_ADDR[3]~input, system, 1
instance = comp, \REGISTER_ADDR[4]~input\, REGISTER_ADDR[4]~input, system, 1
instance = comp, \inst6|myreg|Mux93~0\, inst6|myreg|Mux93~0, system, 1
instance = comp, \inst6|myreg|Mux93~5\, inst6|myreg|Mux93~5, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][1]\, inst6|myreg|REGISTERS[5][1], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][1]~feeder\, inst6|myreg|REGISTERS[4][1]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][1]\, inst6|myreg|REGISTERS[4][1], system, 1
instance = comp, \inst6|myreg|Mux94~0\, inst6|myreg|Mux94~0, system, 1
instance = comp, \inst6|myreg|Mux94~1\, inst6|myreg|Mux94~1, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][1]~feeder\, inst6|myreg|REGISTERS[3][1]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][1]\, inst6|myreg|REGISTERS[3][1], system, 1
instance = comp, \inst6|myreg|REGISTERS[2][1]~feeder\, inst6|myreg|REGISTERS[2][1]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][1]\, inst6|myreg|REGISTERS[2][1], system, 1
instance = comp, \inst6|myreg|Mux94~3\, inst6|myreg|Mux94~3, system, 1
instance = comp, \inst6|myreg|Mux94~4\, inst6|myreg|Mux94~4, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~3\, inst6|PR_ALU_OUT_S4~3, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[3]\, inst6|PR_ALU_OUT_S4[3], system, 1
instance = comp, \inst6|myreg|REGISTERS~13\, inst6|myreg|REGISTERS~13, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][3]~feeder\, inst6|myreg|REGISTERS[3][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][3]\, inst6|myreg|REGISTERS[3][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[2][3]~feeder\, inst6|myreg|REGISTERS[2][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][3]\, inst6|myreg|REGISTERS[2][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][3]~feeder\, inst6|myreg|REGISTERS[1][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][3]\, inst6|myreg|REGISTERS[1][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][3]~feeder\, inst6|myreg|REGISTERS[0][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][3]\, inst6|myreg|REGISTERS[0][3], system, 1
instance = comp, \inst6|myreg|Mux92~2\, inst6|myreg|Mux92~2, system, 1
instance = comp, \inst6|myreg|Mux92~3\, inst6|myreg|Mux92~3, system, 1
instance = comp, \inst6|myreg|Mux92~4\, inst6|myreg|Mux92~4, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][0]~feeder\, inst6|myreg|REGISTERS[3][0]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][0]\, inst6|myreg|REGISTERS[3][0], system, 1
instance = comp, \inst6|myreg|Mux95~3\, inst6|myreg|Mux95~3, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][0]~feeder\, inst6|myreg|REGISTERS[4][0]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][0]\, inst6|myreg|REGISTERS[4][0], system, 1
instance = comp, \inst6|myreg|Mux95~0\, inst6|myreg|Mux95~0, system, 1
instance = comp, \inst6|myreg|Mux95~1\, inst6|myreg|Mux95~1, system, 1
instance = comp, \inst6|myreg|Mux95~4\, inst6|myreg|Mux95~4, system, 1
instance = comp, \inst5|WideOr0~0\, inst5|WideOr0~0, system, 1
instance = comp, \inst5|WideOr1~0\, inst5|WideOr1~0, system, 1
instance = comp, \inst5|WideOr2~0\, inst5|WideOr2~0, system, 1
instance = comp, \inst5|WideOr3~0\, inst5|WideOr3~0, system, 1
instance = comp, \inst5|WideOr4~0\, inst5|WideOr4~0, system, 1
instance = comp, \inst5|WideOr5~0\, inst5|WideOr5~0, system, 1
instance = comp, \inst5|WideOr6~0\, inst5|WideOr6~0, system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[6]~6\, inst6|regWriteSelMUX|RESULT[6]~6, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[6]\, inst6|REG_WRITE_DATA_S5[6], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][6]~feeder\, inst6|myreg|REGISTERS[4][6]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][6]\, inst6|myreg|REGISTERS[4][6], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][6]\, inst6|myreg|REGISTERS[6][6], system, 1
instance = comp, \inst6|PR_DATA_1_S2~30\, inst6|PR_DATA_1_S2~30, system, 1
instance = comp, \inst6|PR_DATA_1_S2~31\, inst6|PR_DATA_1_S2~31, system, 1
instance = comp, \inst6|PR_DATA_1_S2~34\, inst6|PR_DATA_1_S2~34, system, 1
instance = comp, \inst6|PR_DATA_1_S2[6]\, inst6|PR_DATA_1_S2[6], system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[6]~12\, inst6|oparand1_mux_haz|RESULT[6]~12, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[6]~13\, inst6|oparand1_mux_haz|RESULT[6]~13, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[3]~14\, inst6|PR_ALU_OUT_S3[3]~14, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[3]\, inst6|PR_ALU_OUT_S3[3], system, 1
instance = comp, \inst6|PR_DATA_1_S2~17\, inst6|PR_DATA_1_S2~17, system, 1
instance = comp, \inst6|PR_DATA_1_S2~18\, inst6|PR_DATA_1_S2~18, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][3]~feeder\, inst6|myreg|REGISTERS[7][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][3]\, inst6|myreg|REGISTERS[7][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[5][3]~feeder\, inst6|myreg|REGISTERS[5][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][3]\, inst6|myreg|REGISTERS[5][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][3]~feeder\, inst6|myreg|REGISTERS[4][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[4][3]\, inst6|myreg|REGISTERS[4][3], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][3]~feeder\, inst6|myreg|REGISTERS[6][3]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][3]\, inst6|myreg|REGISTERS[6][3], system, 1
instance = comp, \inst6|PR_DATA_1_S2~15\, inst6|PR_DATA_1_S2~15, system, 1
instance = comp, \inst6|PR_DATA_1_S2~16\, inst6|PR_DATA_1_S2~16, system, 1
instance = comp, \inst6|PR_DATA_1_S2~19\, inst6|PR_DATA_1_S2~19, system, 1
instance = comp, \inst6|PR_DATA_1_S2[3]\, inst6|PR_DATA_1_S2[3], system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[3]~3\, inst6|regWriteSelMUX|RESULT[3]~3, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[3]~6\, inst6|oparand1_mux_haz|RESULT[3]~6, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[3]~7\, inst6|oparand1_mux_haz|RESULT[3]~7, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[4]~16\, inst6|PR_ALU_OUT_S3[4]~16, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[4]\, inst6|PR_ALU_OUT_S3[4], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~4\, inst6|PR_ALU_OUT_S4~4, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[4]\, inst6|PR_ALU_OUT_S4[4], system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[4]~4\, inst6|regWriteSelMUX|RESULT[4]~4, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[4]\, inst6|REG_WRITE_DATA_S5[4], system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[4]~8\, inst6|oparand1_mux_haz|RESULT[4]~8, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[4]~9\, inst6|oparand1_mux_haz|RESULT[4]~9, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[5]~18\, inst6|PR_ALU_OUT_S3[5]~18, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[5]\, inst6|PR_ALU_OUT_S3[5], system, 1
instance = comp, \inst6|myreg|REGISTERS~15\, inst6|myreg|REGISTERS~15, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][5]~feeder\, inst6|myreg|REGISTERS[2][5]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][5]\, inst6|myreg|REGISTERS[2][5], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][5]~feeder\, inst6|myreg|REGISTERS[0][5]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][5]\, inst6|myreg|REGISTERS[0][5], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][5]~feeder\, inst6|myreg|REGISTERS[1][5]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][5]\, inst6|myreg|REGISTERS[1][5], system, 1
instance = comp, \inst6|PR_DATA_1_S2~27\, inst6|PR_DATA_1_S2~27, system, 1
instance = comp, \inst6|PR_DATA_1_S2~28\, inst6|PR_DATA_1_S2~28, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][5]~feeder\, inst6|myreg|REGISTERS[7][5]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][5]\, inst6|myreg|REGISTERS[7][5], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][5]\, inst6|myreg|REGISTERS[6][5], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][5]\, inst6|myreg|REGISTERS[4][5], system, 1
instance = comp, \inst6|PR_DATA_1_S2~25\, inst6|PR_DATA_1_S2~25, system, 1
instance = comp, \inst6|PR_DATA_1_S2~26\, inst6|PR_DATA_1_S2~26, system, 1
instance = comp, \inst6|PR_DATA_1_S2~29\, inst6|PR_DATA_1_S2~29, system, 1
instance = comp, \inst6|PR_DATA_1_S2[5]\, inst6|PR_DATA_1_S2[5], system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[5]~10\, inst6|oparand1_mux_haz|RESULT[5]~10, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[5]~11\, inst6|oparand1_mux_haz|RESULT[5]~11, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[6]~20\, inst6|PR_ALU_OUT_S3[6]~20, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[6]\, inst6|PR_ALU_OUT_S3[6], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~6\, inst6|PR_ALU_OUT_S4~6, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[6]\, inst6|PR_ALU_OUT_S4[6], system, 1
instance = comp, \inst6|myreg|REGISTERS~16\, inst6|myreg|REGISTERS~16, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][6]~feeder\, inst6|myreg|REGISTERS[5][6]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][6]\, inst6|myreg|REGISTERS[5][6], system, 1
instance = comp, \inst6|myreg|Mux89~0\, inst6|myreg|Mux89~0, system, 1
instance = comp, \inst6|myreg|Mux89~1\, inst6|myreg|Mux89~1, system, 1
instance = comp, \inst6|myreg|Mux89~4\, inst6|myreg|Mux89~4, system, 1
instance = comp, \inst6|myreg|Mux90~0\, inst6|myreg|Mux90~0, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][5]\, inst6|myreg|REGISTERS[5][5], system, 1
instance = comp, \inst6|myreg|Mux90~1\, inst6|myreg|Mux90~1, system, 1
instance = comp, \inst6|myreg|Mux90~4\, inst6|myreg|Mux90~4, system, 1
instance = comp, \inst6|PR_OPERAND2_SEL\, inst6|PR_OPERAND2_SEL, system, 1
instance = comp, \inst6|regWriteSelMUX|RESULT[7]~7\, inst6|regWriteSelMUX|RESULT[7]~7, system, 1
instance = comp, \inst6|REG_WRITE_DATA_S5[7]\, inst6|REG_WRITE_DATA_S5[7], system, 1
instance = comp, \inst6|oparand2_mux|RESULT[7]~21\, inst6|oparand2_mux|RESULT[7]~21, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[7]~22\, inst6|oparand2_mux|RESULT[7]~22, system, 1
instance = comp, \inst6|oparand2_mux|RESULT[7]~23\, inst6|oparand2_mux|RESULT[7]~23, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][7]\, inst6|myreg|REGISTERS[6][7], system, 1
instance = comp, \inst6|myreg|REGISTERS[4][7]\, inst6|myreg|REGISTERS[4][7], system, 1
instance = comp, \inst6|PR_DATA_1_S2~35\, inst6|PR_DATA_1_S2~35, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][7]~feeder\, inst6|myreg|REGISTERS[7][7]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][7]\, inst6|myreg|REGISTERS[7][7], system, 1
instance = comp, \inst6|PR_DATA_1_S2~36\, inst6|PR_DATA_1_S2~36, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][7]~feeder\, inst6|myreg|REGISTERS[3][7]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[3][7]\, inst6|myreg|REGISTERS[3][7], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][7]\, inst6|myreg|REGISTERS[1][7], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][7]\, inst6|myreg|REGISTERS[0][7], system, 1
instance = comp, \inst6|PR_DATA_1_S2~37\, inst6|PR_DATA_1_S2~37, system, 1
instance = comp, \inst6|PR_DATA_1_S2~38\, inst6|PR_DATA_1_S2~38, system, 1
instance = comp, \inst6|PR_DATA_1_S2~39\, inst6|PR_DATA_1_S2~39, system, 1
instance = comp, \inst6|PR_DATA_1_S2[7]\, inst6|PR_DATA_1_S2[7], system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[7]~14\, inst6|oparand1_mux_haz|RESULT[7]~14, system, 1
instance = comp, \inst6|oparand1_mux_haz|RESULT[7]~15\, inst6|oparand1_mux_haz|RESULT[7]~15, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[7]~22\, inst6|PR_ALU_OUT_S3[7]~22, system, 1
instance = comp, \inst6|PR_ALU_OUT_S3[7]\, inst6|PR_ALU_OUT_S3[7], system, 1
instance = comp, \inst6|PR_ALU_OUT_S4~7\, inst6|PR_ALU_OUT_S4~7, system, 1
instance = comp, \inst6|PR_ALU_OUT_S4[7]\, inst6|PR_ALU_OUT_S4[7], system, 1
instance = comp, \inst6|myreg|REGISTERS~17\, inst6|myreg|REGISTERS~17, system, 1
instance = comp, \inst6|myreg|REGISTERS[5][7]\, inst6|myreg|REGISTERS[5][7], system, 1
instance = comp, \inst6|myreg|Mux88~1\, inst6|myreg|Mux88~1, system, 1
instance = comp, \inst6|myreg|Mux88~2\, inst6|myreg|Mux88~2, system, 1
instance = comp, \inst6|myreg|Mux88~3\, inst6|myreg|Mux88~3, system, 1
instance = comp, \inst6|myreg|Mux88~4\, inst6|myreg|Mux88~4, system, 1
instance = comp, \inst6|myreg|REGISTERS~14\, inst6|myreg|REGISTERS~14, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][4]~feeder\, inst6|myreg|REGISTERS[2][4]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[2][4]\, inst6|myreg|REGISTERS[2][4], system, 1
instance = comp, \inst6|myreg|REGISTERS[1][4]~feeder\, inst6|myreg|REGISTERS[1][4]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[1][4]\, inst6|myreg|REGISTERS[1][4], system, 1
instance = comp, \inst6|myreg|REGISTERS[0][4]~feeder\, inst6|myreg|REGISTERS[0][4]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[0][4]\, inst6|myreg|REGISTERS[0][4], system, 1
instance = comp, \inst6|myreg|Mux91~2\, inst6|myreg|Mux91~2, system, 1
instance = comp, \inst6|myreg|Mux91~3\, inst6|myreg|Mux91~3, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][4]~feeder\, inst6|myreg|REGISTERS[7][4]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[7][4]\, inst6|myreg|REGISTERS[7][4], system, 1
instance = comp, \inst6|myreg|REGISTERS[6][4]~feeder\, inst6|myreg|REGISTERS[6][4]~feeder, system, 1
instance = comp, \inst6|myreg|REGISTERS[6][4]\, inst6|myreg|REGISTERS[6][4], system, 1
instance = comp, \inst6|myreg|Mux91~0\, inst6|myreg|Mux91~0, system, 1
instance = comp, \inst6|myreg|Mux91~1\, inst6|myreg|Mux91~1, system, 1
instance = comp, \inst6|myreg|Mux91~4\, inst6|myreg|Mux91~4, system, 1
instance = comp, \inst5|WideOr7~0\, inst5|WideOr7~0, system, 1
instance = comp, \inst5|WideOr8~0\, inst5|WideOr8~0, system, 1
instance = comp, \inst5|WideOr9~0\, inst5|WideOr9~0, system, 1
instance = comp, \inst5|WideOr10~0\, inst5|WideOr10~0, system, 1
instance = comp, \inst5|WideOr11~0\, inst5|WideOr11~0, system, 1
instance = comp, \inst5|WideOr12~0\, inst5|WideOr12~0, system, 1
instance = comp, \inst5|WideOr13~0\, inst5|WideOr13~0, system, 1
instance = comp, \inst6|PC_PLUS_4[10]~43\, inst6|PC_PLUS_4[10]~43, system, 1
instance = comp, \inst6|PC_PLUS_4[11]~45\, inst6|PC_PLUS_4[11]~45, system, 1
instance = comp, \inst6|PC_PLUS_4[12]~47\, inst6|PC_PLUS_4[12]~47, system, 1
instance = comp, \inst6|PC_PLUS_4[13]~49\, inst6|PC_PLUS_4[13]~49, system, 1
instance = comp, \inst6|PC_PLUS_4[14]~51\, inst6|PC_PLUS_4[14]~51, system, 1
instance = comp, \inst6|PC_PLUS_4[14]\, inst6|PC_PLUS_4[14], system, 1
instance = comp, \inst6|PC[14]~17\, inst6|PC[14]~17, system, 1
instance = comp, \inst6|PC_PLUS_4[15]~53\, inst6|PC_PLUS_4[15]~53, system, 1
instance = comp, \inst6|PC_PLUS_4[16]~55\, inst6|PC_PLUS_4[16]~55, system, 1
instance = comp, \inst6|PC_PLUS_4[17]~57\, inst6|PC_PLUS_4[17]~57, system, 1
instance = comp, \inst6|PC_PLUS_4[17]\, inst6|PC_PLUS_4[17], system, 1
instance = comp, \inst6|PC[17]~14\, inst6|PC[17]~14, system, 1
instance = comp, \inst6|PC_PLUS_4[18]~59\, inst6|PC_PLUS_4[18]~59, system, 1
instance = comp, \inst6|PC_PLUS_4[19]~61\, inst6|PC_PLUS_4[19]~61, system, 1
instance = comp, \inst6|PC_PLUS_4[20]~63\, inst6|PC_PLUS_4[20]~63, system, 1
instance = comp, \inst6|PC_PLUS_4[20]\, inst6|PC_PLUS_4[20], system, 1
instance = comp, \inst6|PC[20]~11\, inst6|PC[20]~11, system, 1
instance = comp, \inst6|PC_PLUS_4[21]~65\, inst6|PC_PLUS_4[21]~65, system, 1
instance = comp, \inst6|PC_PLUS_4[22]~67\, inst6|PC_PLUS_4[22]~67, system, 1
instance = comp, \inst6|PC_PLUS_4[23]~69\, inst6|PC_PLUS_4[23]~69, system, 1
instance = comp, \inst6|PC_PLUS_4[24]~71\, inst6|PC_PLUS_4[24]~71, system, 1
instance = comp, \inst6|PC_PLUS_4[25]~73\, inst6|PC_PLUS_4[25]~73, system, 1
instance = comp, \inst6|PC_PLUS_4[26]~75\, inst6|PC_PLUS_4[26]~75, system, 1
instance = comp, \inst6|PC_PLUS_4[27]~77\, inst6|PC_PLUS_4[27]~77, system, 1
instance = comp, \inst6|PC_PLUS_4[27]\, inst6|PC_PLUS_4[27], system, 1
instance = comp, \inst6|PC[27]~4\, inst6|PC[27]~4, system, 1
instance = comp, \inst6|PC_PLUS_4[28]~79\, inst6|PC_PLUS_4[28]~79, system, 1
instance = comp, \inst6|PC_PLUS_4[28]\, inst6|PC_PLUS_4[28], system, 1
instance = comp, \inst6|PC[28]~3\, inst6|PC[28]~3, system, 1
instance = comp, \inst6|PC_PLUS_4[29]~81\, inst6|PC_PLUS_4[29]~81, system, 1
instance = comp, \inst6|PC_PLUS_4[29]\, inst6|PC_PLUS_4[29], system, 1
instance = comp, \inst6|PC[29]~2\, inst6|PC[29]~2, system, 1
instance = comp, \inst6|PC_PLUS_4[30]~83\, inst6|PC_PLUS_4[30]~83, system, 1
instance = comp, \inst6|PC_PLUS_4[31]~85\, inst6|PC_PLUS_4[31]~85, system, 1
instance = comp, \inst6|PC_PLUS_4[31]\, inst6|PC_PLUS_4[31], system, 1
instance = comp, \inst6|PC[31]~0\, inst6|PC[31]~0, system, 1
instance = comp, \inst6|PC_PLUS_4[30]\, inst6|PC_PLUS_4[30], system, 1
instance = comp, \inst6|PC[30]~1\, inst6|PC[30]~1, system, 1
instance = comp, \inst6|PC_PLUS_4[26]\, inst6|PC_PLUS_4[26], system, 1
instance = comp, \inst6|PC[26]~5\, inst6|PC[26]~5, system, 1
instance = comp, \inst6|PC_PLUS_4[25]\, inst6|PC_PLUS_4[25], system, 1
instance = comp, \inst6|PC[25]~6\, inst6|PC[25]~6, system, 1
instance = comp, \inst6|PC_PLUS_4[24]\, inst6|PC_PLUS_4[24], system, 1
instance = comp, \inst6|PC[24]~7\, inst6|PC[24]~7, system, 1
instance = comp, \inst6|PC_PLUS_4[23]\, inst6|PC_PLUS_4[23], system, 1
instance = comp, \inst6|PC[23]~8\, inst6|PC[23]~8, system, 1
instance = comp, \inst6|PC_PLUS_4[22]\, inst6|PC_PLUS_4[22], system, 1
instance = comp, \inst6|PC[22]~9\, inst6|PC[22]~9, system, 1
instance = comp, \inst6|PC_PLUS_4[21]\, inst6|PC_PLUS_4[21], system, 1
instance = comp, \inst6|PC[21]~10\, inst6|PC[21]~10, system, 1
instance = comp, \inst6|PC_PLUS_4[19]\, inst6|PC_PLUS_4[19], system, 1
instance = comp, \inst6|PC[19]~12\, inst6|PC[19]~12, system, 1
instance = comp, \inst6|PC_PLUS_4[18]\, inst6|PC_PLUS_4[18], system, 1
instance = comp, \inst6|PC[18]~13\, inst6|PC[18]~13, system, 1
instance = comp, \inst6|PC_PLUS_4[16]\, inst6|PC_PLUS_4[16], system, 1
instance = comp, \inst6|PC[16]~15\, inst6|PC[16]~15, system, 1
instance = comp, \inst6|PC_PLUS_4[15]\, inst6|PC_PLUS_4[15], system, 1
instance = comp, \inst6|PC[15]~16\, inst6|PC[15]~16, system, 1
instance = comp, \inst6|PC_PLUS_4[13]\, inst6|PC_PLUS_4[13], system, 1
instance = comp, \inst6|PC[13]~18\, inst6|PC[13]~18, system, 1
instance = comp, \inst6|PC_PLUS_4[12]\, inst6|PC_PLUS_4[12], system, 1
instance = comp, \inst6|PC[12]~19\, inst6|PC[12]~19, system, 1
instance = comp, \inst6|PC_PLUS_4[11]\, inst6|PC_PLUS_4[11], system, 1
instance = comp, \inst6|PC[11]~20\, inst6|PC[11]~20, system, 1
instance = comp, \inst6|PC_PLUS_4[10]\, inst6|PC_PLUS_4[10], system, 1
instance = comp, \inst6|PC[10]~21\, inst6|PC[10]~21, system, 1
