{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651820484323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651820484340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 02:01:23 2022 " "Processing started: Fri May 06 02:01:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651820484340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820484340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab61 -c Lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820484340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651820488449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651820488450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatex.sv 1 1 " "Found 1 design units, including 1 entities, in source file generatex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generateX " "Found entity 1: generateX" {  } { { "generateX.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/generateX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rock.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_rock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_rock " "Found entity 1: rom_rock" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_car1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_car1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_car1 " "Found entity 1: rom_car1" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.sv 1 1 " "Found 1 design units, including 1 entities, in source file car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/finalprojectsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/finalprojectsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc " "Found entity 1: finalprojectsoc" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_irq_mapper " "Found entity 1: finalprojectsoc_irq_mapper" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_rsp_mux " "Found entity 1: finalprojectsoc_mm_interconnect_0_rsp_mux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_rsp_demux " "Found entity 1: finalprojectsoc_mm_interconnect_0_rsp_demux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_cmd_mux " "Found entity 1: finalprojectsoc_mm_interconnect_0_cmd_mux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_cmd_demux " "Found entity 1: finalprojectsoc_mm_interconnect_0_cmd_demux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510680 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510680 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510680 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510680 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_006_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_006_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510789 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router_006 " "Found entity 2: finalprojectsoc_mm_interconnect_0_router_006" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_002_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510815 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router_002 " "Found entity 2: finalprojectsoc_mm_interconnect_0_router_002" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651820510827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510836 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router " "Found entity 2: finalprojectsoc_mm_interconnect_0_router" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_usb_rst " "Found entity 1: finalprojectsoc_usb_rst" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_usb_gpx " "Found entity 1: finalprojectsoc_usb_gpx" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_timer_0 " "Found entity 1: finalprojectsoc_timer_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820510998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820510998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sysid_qsys_0 " "Found entity 1: finalprojectsoc_sysid_qsys_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sw_pio " "Found entity 1: finalprojectsoc_sw_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_spi_0 " "Found entity 1: finalprojectsoc_spi_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sdram_pll_dffpipe_l2c " "Found entity 1: finalprojectsoc_sdram_pll_dffpipe_l2c" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511092 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_sdram_pll_stdsync_sv6 " "Found entity 2: finalprojectsoc_sdram_pll_stdsync_sv6" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511092 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_sdram_pll_altpll_vg92 " "Found entity 3: finalprojectsoc_sdram_pll_altpll_vg92" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511092 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_sdram_pll " "Found entity 4: finalprojectsoc_sdram_pll" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sdram_input_efifo_module " "Found entity 1: finalprojectsoc_sdram_input_efifo_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511121 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_sdram " "Found entity 2: finalprojectsoc_sdram" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0 " "Found entity 1: finalprojectsoc_nios2_gen2_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalprojectsoc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalprojectsoc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalprojectsoc_nios2_gen2_0_cpu " "Found entity 21: finalprojectsoc_nios2_gen2_0_cpu" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_test_bench" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_leds_pio " "Found entity 1: finalprojectsoc_leds_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_keycode " "Found entity 1: finalprojectsoc_keycode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalprojectsoc_jtag_uart_0_sim_scfifo_w" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511497 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_jtag_uart_0_scfifo_w " "Found entity 2: finalprojectsoc_jtag_uart_0_scfifo_w" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511497 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalprojectsoc_jtag_uart_0_sim_scfifo_r" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511497 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_jtag_uart_0_scfifo_r " "Found entity 4: finalprojectsoc_jtag_uart_0_scfifo_r" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511497 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalprojectsoc_jtag_uart_0 " "Found entity 5: finalprojectsoc_jtag_uart_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_hex_digits_pio " "Found entity 1: finalprojectsoc_hex_digits_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651820511565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(146) " "Verilog HDL information at Color_Mapper.sv(146): always construct contains both blocking and non-blocking assignments" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651820511588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects.sv 1 1 " "Found 1 design units, including 1 entities, in source file objects.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects " "Found entity 1: objects" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tree " "Found entity 1: rom_tree" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/LFSR.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_barrel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_barrel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_barrel " "Found entity 1: rom_barrel" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_exp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_exp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_exp " "Found entity 1: rom_exp" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lanes " "Found entity 1: lanes" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lose " "Found entity 1: rom_lose" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_win.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_win " "Found entity 1: rom_win" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_hp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_hp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_hp " "Found entity 1: rom_hp" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_star.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_star.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_star " "Found entity 1: rom_star" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stars.sv 1 1 " "Found 1 design units, including 1 entities, in source file stars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stars " "Found entity 1: stars" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spawnstar.sv 1 1 " "Found 1 design units, including 1 entities, in source file spawnstar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spawnStar " "Found entity 1: spawnStar" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_star_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_star_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_star_bar " "Found entity 1: rom_star_bar" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820511992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820511992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nos_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_nos_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_nos_bar " "Found entity 1: rom_nos_bar" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nos.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_nos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_nos " "Found entity 1: rom_nos" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_life " "Found entity 1: rom_life" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jet.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_jet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_jet " "Found entity 1: rom_jet" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cone.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_cone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_cone " "Found entity 1: rom_cone" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_oil.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_oil.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_oil " "Found entity 1: rom_oil" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_track.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_track.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_track " "Found entity 1: rom_track" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_cop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_cop " "Found entity 1: rom_cop" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_shield.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_shield.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_shield " "Found entity 1: rom_shield" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_inv_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_inv_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_inv_bar " "Found entity 1: rom_inv_bar" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_car2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_car2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_car2 " "Found entity 1: rom_car2" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_start " "Found entity 1: rom_start" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.sv 1 1 " "Found 1 design units, including 1 entities, in source file start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820512374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820512374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(318) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651820512514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(328) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651820512514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(338) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651820512514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(682) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651820512518 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalprojectsoc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651820512524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651820514047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "finalproject.sv" "hex_driver4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820514188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc finalprojectsoc:u0 " "Elaborating entity \"finalprojectsoc\" for hierarchy \"finalprojectsoc:u0\"" {  } { { "finalproject.sv" "u0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820514262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_hex_digits_pio finalprojectsoc:u0\|finalprojectsoc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalprojectsoc_hex_digits_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_hex_digits_pio:hex_digits_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "hex_digits_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820514384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalprojectsoc_jtag_uart_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "jtag_uart_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820514430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0_scfifo_w finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalprojectsoc_jtag_uart_0_scfifo_w\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "the_finalprojectsoc_jtag_uart_0_scfifo_w" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820514489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820515172 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820515172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820515398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820515398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820515526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820515526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820515648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820515648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820515837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820515837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820515871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820516050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820516050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820516081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820516292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820516292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820516324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0_scfifo_r finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_r:the_finalprojectsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalprojectsoc_jtag_uart_0_scfifo_r\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_r:the_finalprojectsoc_jtag_uart_0_scfifo_r\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "the_finalprojectsoc_jtag_uart_0_scfifo_r" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820516470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "finalprojectsoc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820517619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820517674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820517674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820517674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820517674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820517674 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820517674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_keycode finalprojectsoc:u0\|finalprojectsoc_keycode:keycode " "Elaborating entity \"finalprojectsoc_keycode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_keycode:keycode\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "keycode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_leds_pio finalprojectsoc:u0\|finalprojectsoc_leds_pio:leds_pio " "Elaborating entity \"finalprojectsoc_leds_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_leds_pio:leds_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "leds_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalprojectsoc_nios2_gen2_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "nios2_gen2_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_test_bench finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_test_bench:the_finalprojectsoc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_test_bench:the_finalprojectsoc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820519972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820520406 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820520406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820520617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820520617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820520950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820521186 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820521186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820521976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820522230 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820522230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820522458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820522458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820522860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820523217 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820523217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram finalprojectsoc:u0\|finalprojectsoc_sdram:sdram " "Elaborating entity \"finalprojectsoc_sdram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sdram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_input_efifo_module finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|finalprojectsoc_sdram_input_efifo_module:the_finalprojectsoc_sdram_input_efifo_module " "Elaborating entity \"finalprojectsoc_sdram_input_efifo_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|finalprojectsoc_sdram_input_efifo_module:the_finalprojectsoc_sdram_input_efifo_module\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "the_finalprojectsoc_sdram_input_efifo_module" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll " "Elaborating entity \"finalprojectsoc_sdram_pll\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sdram_pll" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_stdsync_sv6 finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalprojectsoc_sdram_pll_stdsync_sv6\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "stdsync2" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_dffpipe_l2c finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\|finalprojectsoc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalprojectsoc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\|finalprojectsoc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_altpll_vg92 finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalprojectsoc_sdram_pll_altpll_vg92\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "sd1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_spi_0 finalprojectsoc:u0\|finalprojectsoc_spi_0:spi_0 " "Elaborating entity \"finalprojectsoc_spi_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_spi_0:spi_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "spi_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sw_pio finalprojectsoc:u0\|finalprojectsoc_sw_pio:sw_pio " "Elaborating entity \"finalprojectsoc_sw_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sw_pio:sw_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sw_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820523966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sysid_qsys_0 finalprojectsoc:u0\|finalprojectsoc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalprojectsoc_sysid_qsys_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sysid_qsys_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820524005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_timer_0 finalprojectsoc:u0\|finalprojectsoc_timer_0:timer_0 " "Elaborating entity \"finalprojectsoc_timer_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_timer_0:timer_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "timer_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820524035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_usb_gpx finalprojectsoc:u0\|finalprojectsoc_usb_gpx:usb_gpx " "Elaborating entity \"finalprojectsoc_usb_gpx\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_usb_gpx:usb_gpx\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "usb_gpx" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820524154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_usb_rst finalprojectsoc:u0\|finalprojectsoc_usb_rst:usb_rst " "Elaborating entity \"finalprojectsoc_usb_rst\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_usb_rst:usb_rst\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "usb_rst" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820524206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "mm_interconnect_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820524234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820525973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820526784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\|finalprojectsoc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\|finalprojectsoc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_002 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_002\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_002_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\|finalprojectsoc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\|finalprojectsoc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_006 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_006\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router_006" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_006_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\|finalprojectsoc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\|finalprojectsoc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820527945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_cmd_demux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_cmd_mux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820528521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_rsp_demux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_rsp_mux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651820529557 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651820529564 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651820529564 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820529881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_irq_mapper finalprojectsoc:u0\|finalprojectsoc_irq_mapper:irq_mapper " "Elaborating entity \"finalprojectsoc_irq_mapper\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_irq_mapper:irq_mapper\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "irq_mapper" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalprojectsoc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "rst_controller" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalprojectsoc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "rst_controller_001" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga0\"" {  } { { "finalproject.sv" "vga0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530898 "|finalproject|vga_controller:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530899 "|finalproject|vga_controller:vga0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car car:car0 " "Elaborating entity \"car\" for hierarchy \"car:car0\"" {  } { { "finalproject.sv" "car0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820530946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(69) " "Verilog HDL assignment warning at car.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530949 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(73) " "Verilog HDL assignment warning at car.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530949 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(74) " "Verilog HDL assignment warning at car.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530950 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(86) " "Verilog HDL assignment warning at car.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530951 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(90) " "Verilog HDL assignment warning at car.sv(90): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530951 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(91) " "Verilog HDL assignment warning at car.sv(91): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530951 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(96) " "Verilog HDL assignment warning at car.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530951 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(98) " "Verilog HDL assignment warning at car.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530952 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(144) " "Verilog HDL assignment warning at car.sv(144): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820530962 "|finalproject|car:car0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects objects:obj0 " "Elaborating entity \"objects\" for hierarchy \"objects:obj0\"" {  } { { "finalproject.sv" "obj0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820531058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(58) " "Verilog HDL assignment warning at objects.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531065 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(59) " "Verilog HDL assignment warning at objects.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531065 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(61) " "Verilog HDL assignment warning at objects.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531067 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(62) " "Verilog HDL assignment warning at objects.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531067 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(63) " "Verilog HDL assignment warning at objects.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531067 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(64) " "Verilog HDL assignment warning at objects.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531068 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(82) " "Verilog HDL assignment warning at objects.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531070 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(84) " "Verilog HDL assignment warning at objects.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531071 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(86) " "Verilog HDL assignment warning at objects.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531072 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(88) " "Verilog HDL assignment warning at objects.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531073 "|finalproject|objects:obj0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generateX objects:obj0\|generateX:generateX0 " "Elaborating entity \"generateX\" for hierarchy \"objects:obj0\|generateX:generateX0\"" {  } { { "objects.sv" "generateX0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820531217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR objects:obj0\|generateX:generateX0\|LFSR:LFSR0 " "Elaborating entity \"LFSR\" for hierarchy \"objects:obj0\|generateX:generateX0\|LFSR:LFSR0\"" {  } { { "generateX.sv" "LFSR0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/generateX.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820531242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lanes lanes:lanes0 " "Elaborating entity \"lanes\" for hierarchy \"lanes:lanes0\"" {  } { { "finalproject.sv" "lanes0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820531279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(28) " "Verilog HDL assignment warning at lanes.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531289 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(56) " "Verilog HDL assignment warning at lanes.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531290 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(33) " "Verilog HDL assignment warning at lanes.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531293 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(38) " "Verilog HDL assignment warning at lanes.sv(38): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531296 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(43) " "Verilog HDL assignment warning at lanes.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531302 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(48) " "Verilog HDL assignment warning at lanes.sv(48): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531306 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(53) " "Verilog HDL assignment warning at lanes.sv(53): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820531311 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531586 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531587 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531587 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531587 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531587 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531587 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531588 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531589 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531589 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531589 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531589 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531589 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531590 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531591 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531591 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531591 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531591 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531592 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531593 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531594 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531594 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531594 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531594 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531708 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531729 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531729 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531729 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531779 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531780 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531780 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531780 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531780 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531780 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531781 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531782 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531783 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531783 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531783 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531783 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531784 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531785 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531786 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531787 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531787 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531787 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531787 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531787 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531788 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531789 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531789 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531789 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531790 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531790 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531790 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531790 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531790 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531791 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531791 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531791 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531791 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531791 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531792 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531792 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531792 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531792 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531792 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531793 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531793 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531793 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531793 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531793 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531794 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531795 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531796 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531797 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531798 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531799 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531799 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531799 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531799 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531799 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531800 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531800 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531800 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531800 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531801 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531802 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531803 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531804 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531805 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531806 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531806 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531806 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531806 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531806 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531807 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531808 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531808 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531809 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531809 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531809 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531809 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531810 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531810 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531810 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820531810 "|finalproject|lanes:lanes0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stars stars:stars0 " "Elaborating entity \"stars\" for hierarchy \"stars:stars0\"" {  } { { "finalproject.sv" "stars0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820532554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 stars.sv(46) " "Verilog HDL assignment warning at stars.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532556 "|finalproject|stars:stars0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 stars.sv(47) " "Verilog HDL assignment warning at stars.sv(47): truncated value with size 32 to match size of target (11)" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532556 "|finalproject|stars:stars0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spawnStar stars:stars0\|spawnStar:spawnStar0 " "Elaborating entity \"spawnStar\" for hierarchy \"stars:stars0\|spawnStar:spawnStar0\"" {  } { { "stars.sv" "spawnStar0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820532594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(24) " "Verilog HDL assignment warning at spawnStar.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532595 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(31) " "Verilog HDL assignment warning at spawnStar.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532595 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(36) " "Verilog HDL assignment warning at spawnStar.sv(36): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532595 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(37) " "Verilog HDL assignment warning at spawnStar.sv(37): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532596 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "spawnStar.sv(14) " "SystemVerilog warning at spawnStar.sv(14): unique or priority keyword makes case statement complete" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 14 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820532596 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:start0 " "Elaborating entity \"start\" for hierarchy \"start:start0\"" {  } { { "finalproject.sv" "start0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820532643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(37) " "Verilog HDL assignment warning at start.sv(37): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532652 "|finalproject|start:start0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(38) " "Verilog HDL assignment warning at start.sv(38): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532653 "|finalproject|start:start0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 start.sv(50) " "Verilog HDL assignment warning at start.sv(50): truncated value with size 32 to match size of target (17)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820532695 "|finalproject|start:start0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_start start:start0\|rom_start:rom22 " "Elaborating entity \"rom_start\" for hierarchy \"start:start0\|rom_start:rom22\"" {  } { { "start.sv" "rom22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820533630 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_start.sv(19) " "Verilog HDL warning at rom_start.sv(19): object mem used but never assigned" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651820533771 "|finalproject|start:start0|rom_start:rom22"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_start.sv(26) " "SystemVerilog warning at rom_start.sv(26): unique or priority keyword makes case statement complete" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 26 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820533787 "|finalproject|start:start0|rom_start:rom22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cmap0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cmap0\"" {  } { { "finalproject.sv" "cmap0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820534092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(227) " "Verilog HDL assignment warning at Color_Mapper.sv(227): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534157 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(228) " "Verilog HDL assignment warning at Color_Mapper.sv(228): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534157 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534158 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(234) " "Verilog HDL assignment warning at Color_Mapper.sv(234): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534159 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 Color_Mapper.sv(262) " "Verilog HDL assignment warning at Color_Mapper.sv(262): truncated value with size 15 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534161 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 Color_Mapper.sv(263) " "Verilog HDL assignment warning at Color_Mapper.sv(263): truncated value with size 15 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534161 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(285) " "Verilog HDL assignment warning at Color_Mapper.sv(285): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534162 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(286) " "Verilog HDL assignment warning at Color_Mapper.sv(286): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534163 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(294) " "Verilog HDL assignment warning at Color_Mapper.sv(294): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534164 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(295) " "Verilog HDL assignment warning at Color_Mapper.sv(295): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534164 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(296) " "Verilog HDL assignment warning at Color_Mapper.sv(296): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534165 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(459) " "Verilog HDL assignment warning at Color_Mapper.sv(459): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534176 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(465) " "Verilog HDL assignment warning at Color_Mapper.sv(465): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534177 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(472) " "Verilog HDL assignment warning at Color_Mapper.sv(472): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534178 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(478) " "Verilog HDL assignment warning at Color_Mapper.sv(478): truncated value with size 32 to match size of target (9)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534179 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(484) " "Verilog HDL assignment warning at Color_Mapper.sv(484): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534180 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(489) " "Verilog HDL assignment warning at Color_Mapper.sv(489): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534180 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(495) " "Verilog HDL assignment warning at Color_Mapper.sv(495): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534181 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(497) " "Verilog HDL assignment warning at Color_Mapper.sv(497): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534181 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(504) " "Verilog HDL assignment warning at Color_Mapper.sv(504): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534182 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(510) " "Verilog HDL assignment warning at Color_Mapper.sv(510): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534183 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(516) " "Verilog HDL assignment warning at Color_Mapper.sv(516): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534184 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(522) " "Verilog HDL assignment warning at Color_Mapper.sv(522): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534185 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(527) " "Verilog HDL assignment warning at Color_Mapper.sv(527): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534186 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(533) " "Verilog HDL assignment warning at Color_Mapper.sv(533): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534186 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(539) " "Verilog HDL assignment warning at Color_Mapper.sv(539): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534187 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(544) " "Verilog HDL assignment warning at Color_Mapper.sv(544): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534189 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(549) " "Verilog HDL assignment warning at Color_Mapper.sv(549): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534190 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(554) " "Verilog HDL assignment warning at Color_Mapper.sv(554): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534190 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(559) " "Verilog HDL assignment warning at Color_Mapper.sv(559): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534191 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(564) " "Verilog HDL assignment warning at Color_Mapper.sv(564): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534192 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(569) " "Verilog HDL assignment warning at Color_Mapper.sv(569): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534193 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(574) " "Verilog HDL assignment warning at Color_Mapper.sv(574): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651820534194 "|finalproject|color_mapper:cmap0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_car1 color_mapper:cmap0\|rom_car1:rom0 " "Elaborating entity \"rom_car1\" for hierarchy \"color_mapper:cmap0\|rom_car1:rom0\"" {  } { { "Color_Mapper.sv" "rom0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820535694 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_car1.sv(19) " "Verilog HDL warning at rom_car1.sv(19): object mem used but never assigned" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651820535742 "|finalproject|color_mapper:cmap0|rom_car1:rom0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_car1.sv(31) " "SystemVerilog warning at rom_car1.sv(31): unique or priority keyword makes case statement complete" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820535754 "|finalproject|color_mapper:cmap0|rom_car1:rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_car2 color_mapper:cmap0\|rom_car2:rom1 " "Elaborating entity \"rom_car2\" for hierarchy \"color_mapper:cmap0\|rom_car2:rom1\"" {  } { { "Color_Mapper.sv" "rom1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820535969 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_car2.sv(19) " "Verilog HDL warning at rom_car2.sv(19): object mem used but never assigned" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651820536033 "|finalproject|color_mapper:cmap0|rom_car2:rom1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_car2.sv(31) " "SystemVerilog warning at rom_car2.sv(31): unique or priority keyword makes case statement complete" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536043 "|finalproject|color_mapper:cmap0|rom_car2:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_rock color_mapper:cmap0\|rom_rock:rom3 " "Elaborating entity \"rom_rock\" for hierarchy \"color_mapper:cmap0\|rom_rock:rom3\"" {  } { { "Color_Mapper.sv" "rom3" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820536254 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_rock.sv(28) " "SystemVerilog warning at rom_rock.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536265 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_rock.sv(16) " "Net \"mem.data_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536270 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_rock.sv(16) " "Net \"mem.waddr_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536270 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_rock.sv(16) " "Net \"mem.we_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536270 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_tree color_mapper:cmap0\|rom_tree:rom4 " "Elaborating entity \"rom_tree\" for hierarchy \"color_mapper:cmap0\|rom_tree:rom4\"" {  } { { "Color_Mapper.sv" "rom4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820536324 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_tree.sv(28) " "SystemVerilog warning at rom_tree.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536400 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_tree.sv(16) " "Net \"mem.data_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536413 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_tree.sv(16) " "Net \"mem.waddr_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536413 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_tree.sv(16) " "Net \"mem.we_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536413 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_barrel color_mapper:cmap0\|rom_barrel:rom5 " "Elaborating entity \"rom_barrel\" for hierarchy \"color_mapper:cmap0\|rom_barrel:rom5\"" {  } { { "Color_Mapper.sv" "rom5" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820536463 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_barrel.sv(28) " "SystemVerilog warning at rom_barrel.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536490 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_barrel.sv(16) " "Net \"mem.data_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536497 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_barrel.sv(16) " "Net \"mem.waddr_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536498 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_barrel.sv(16) " "Net \"mem.we_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536499 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_exp color_mapper:cmap0\|rom_exp:rom6 " "Elaborating entity \"rom_exp\" for hierarchy \"color_mapper:cmap0\|rom_exp:rom6\"" {  } { { "Color_Mapper.sv" "rom6" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820536563 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_exp.sv(28) " "SystemVerilog warning at rom_exp.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536653 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_exp.sv(16) " "Net \"mem.data_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536669 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_exp.sv(16) " "Net \"mem.waddr_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536669 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_exp.sv(16) " "Net \"mem.we_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820536670 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lose color_mapper:cmap0\|rom_lose:rom7 " "Elaborating entity \"rom_lose\" for hierarchy \"color_mapper:cmap0\|rom_lose:rom7\"" {  } { { "Color_Mapper.sv" "rom7" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820536731 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_lose.sv(19) " "Verilog HDL warning at rom_lose.sv(19): object mem used but never assigned" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651820536874 "|finalproject|color_mapper:cmap0|rom_lose:rom7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_lose.sv(26) " "SystemVerilog warning at rom_lose.sv(26): unique or priority keyword makes case statement complete" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 26 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820536894 "|finalproject|color_mapper:cmap0|rom_lose:rom7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_win color_mapper:cmap0\|rom_win:rom8 " "Elaborating entity \"rom_win\" for hierarchy \"color_mapper:cmap0\|rom_win:rom8\"" {  } { { "Color_Mapper.sv" "rom8" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820537233 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_win.sv(18) " "Verilog HDL warning at rom_win.sv(18): object mem used but never assigned" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651820537272 "|finalproject|color_mapper:cmap0|rom_win:rom8"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_win.sv(25) " "SystemVerilog warning at rom_win.sv(25): unique or priority keyword makes case statement complete" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 25 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820537278 "|finalproject|color_mapper:cmap0|rom_win:rom8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_hp color_mapper:cmap0\|rom_hp:rom9 " "Elaborating entity \"rom_hp\" for hierarchy \"color_mapper:cmap0\|rom_hp:rom9\"" {  } { { "Color_Mapper.sv" "rom9" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820537421 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_hp.sv(34) " "SystemVerilog warning at rom_hp.sv(34): unique or priority keyword makes case statement complete" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 34 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820538447 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_hp.sv(16) " "Net \"mem.data_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538510 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_hp.sv(16) " "Net \"mem.waddr_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538511 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_hp.sv(16) " "Net \"mem.we_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538511 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_star color_mapper:cmap0\|rom_star:rom10 " "Elaborating entity \"rom_star\" for hierarchy \"color_mapper:cmap0\|rom_star:rom10\"" {  } { { "Color_Mapper.sv" "rom10" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820538570 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_star.sv(28) " "SystemVerilog warning at rom_star.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820538589 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_star.sv(16) " "Net \"mem.data_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538597 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_star.sv(16) " "Net \"mem.waddr_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538597 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_star.sv(16) " "Net \"mem.we_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538598 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_star_bar color_mapper:cmap0\|rom_star_bar:rom11 " "Elaborating entity \"rom_star_bar\" for hierarchy \"color_mapper:cmap0\|rom_star_bar:rom11\"" {  } { { "Color_Mapper.sv" "rom11" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820538656 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_star_bar.sv(32) " "SystemVerilog warning at rom_star_bar.sv(32): unique or priority keyword makes case statement complete" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 32 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820538784 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_star_bar.sv(16) " "Net \"mem.data_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538802 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_star_bar.sv(16) " "Net \"mem.waddr_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538802 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_star_bar.sv(16) " "Net \"mem.we_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538802 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_nos_bar color_mapper:cmap0\|rom_nos_bar:rom12 " "Elaborating entity \"rom_nos_bar\" for hierarchy \"color_mapper:cmap0\|rom_nos_bar:rom12\"" {  } { { "Color_Mapper.sv" "rom12" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820538858 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_nos_bar.sv(30) " "SystemVerilog warning at rom_nos_bar.sv(30): unique or priority keyword makes case statement complete" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 30 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820538873 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_nos_bar.sv(16) " "Net \"mem.data_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538878 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_nos_bar.sv(16) " "Net \"mem.waddr_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538878 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_nos_bar.sv(16) " "Net \"mem.we_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538879 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_nos color_mapper:cmap0\|rom_nos:rom13 " "Elaborating entity \"rom_nos\" for hierarchy \"color_mapper:cmap0\|rom_nos:rom13\"" {  } { { "Color_Mapper.sv" "rom13" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820538949 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_nos.sv(28) " "SystemVerilog warning at rom_nos.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820538980 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_nos.sv(16) " "Net \"mem.data_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538994 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_nos.sv(16) " "Net \"mem.waddr_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538995 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_nos.sv(16) " "Net \"mem.we_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820538996 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_life color_mapper:cmap0\|rom_life:rom14 " "Elaborating entity \"rom_life\" for hierarchy \"color_mapper:cmap0\|rom_life:rom14\"" {  } { { "Color_Mapper.sv" "rom14" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539068 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_life.sv(28) " "SystemVerilog warning at rom_life.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820539088 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_life.sv(16) " "Net \"mem.data_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539096 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_life.sv(16) " "Net \"mem.waddr_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539096 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_life.sv(16) " "Net \"mem.we_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539097 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_jet color_mapper:cmap0\|rom_jet:rom15 " "Elaborating entity \"rom_jet\" for hierarchy \"color_mapper:cmap0\|rom_jet:rom15\"" {  } { { "Color_Mapper.sv" "rom15" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539160 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_jet.sv(28) " "SystemVerilog warning at rom_jet.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820539169 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_jet.sv(16) " "Net \"mem.data_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539172 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_jet.sv(16) " "Net \"mem.waddr_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539172 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_jet.sv(16) " "Net \"mem.we_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539173 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cone color_mapper:cmap0\|rom_cone:rom16 " "Elaborating entity \"rom_cone\" for hierarchy \"color_mapper:cmap0\|rom_cone:rom16\"" {  } { { "Color_Mapper.sv" "rom16" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539228 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_cone.sv(28) " "SystemVerilog warning at rom_cone.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820539253 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_cone.sv(16) " "Net \"mem.data_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539264 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_cone.sv(16) " "Net \"mem.waddr_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539265 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_cone.sv(16) " "Net \"mem.we_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539265 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_oil color_mapper:cmap0\|rom_oil:rom17 " "Elaborating entity \"rom_oil\" for hierarchy \"color_mapper:cmap0\|rom_oil:rom17\"" {  } { { "Color_Mapper.sv" "rom17" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539313 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_oil.sv(28) " "SystemVerilog warning at rom_oil.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820539335 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_oil.sv(16) " "Net \"mem.data_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539343 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_oil.sv(16) " "Net \"mem.waddr_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539343 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_oil.sv(16) " "Net \"mem.we_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539343 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_track color_mapper:cmap0\|rom_track:rom18 " "Elaborating entity \"rom_track\" for hierarchy \"color_mapper:cmap0\|rom_track:rom18\"" {  } { { "Color_Mapper.sv" "rom18" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539399 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_track.sv(28) " "SystemVerilog warning at rom_track.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820539408 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_track.sv(16) " "Net \"mem.data_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539411 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_track.sv(16) " "Net \"mem.waddr_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539412 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_track.sv(16) " "Net \"mem.we_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820539412 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cop color_mapper:cmap0\|rom_cop:rom19 " "Elaborating entity \"rom_cop\" for hierarchy \"color_mapper:cmap0\|rom_cop:rom19\"" {  } { { "Color_Mapper.sv" "rom19" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820539465 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_cop.sv(28) " "SystemVerilog warning at rom_cop.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820540393 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_cop.sv(16) " "Net \"mem.data_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540460 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_cop.sv(16) " "Net \"mem.waddr_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540460 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_cop.sv(16) " "Net \"mem.we_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540461 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_shield color_mapper:cmap0\|rom_shield:rom20 " "Elaborating entity \"rom_shield\" for hierarchy \"color_mapper:cmap0\|rom_shield:rom20\"" {  } { { "Color_Mapper.sv" "rom20" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820540530 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_shield.sv(28) " "SystemVerilog warning at rom_shield.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820540560 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_shield.sv(16) " "Net \"mem.data_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540569 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_shield.sv(16) " "Net \"mem.waddr_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540570 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_shield.sv(16) " "Net \"mem.we_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540570 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_inv_bar color_mapper:cmap0\|rom_inv_bar:rom21 " "Elaborating entity \"rom_inv_bar\" for hierarchy \"color_mapper:cmap0\|rom_inv_bar:rom21\"" {  } { { "Color_Mapper.sv" "rom21" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820540631 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_inv_bar.sv(28) " "SystemVerilog warning at rom_inv_bar.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651820540646 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_inv_bar.sv(16) " "Net \"mem.data_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540652 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_inv_bar.sv(16) " "Net \"mem.waddr_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540652 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_inv_bar.sv(16) " "Net \"mem.we_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651820540653 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651820547033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.02:02:36 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.02:02:36 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820556921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820564370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820564702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820575695 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651820576496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6339449/alt_sld_fab.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577692 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820577859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820577859 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651820593587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651820593587 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2080 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_shield_181745d6.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2080) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_shield_181745d6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651820593614 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1728 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_oil_5f9c5e01.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1728) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_oil_5f9c5e01.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651820593634 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 658 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_track_e6221e2b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (658) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_track_e6221e2b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651820593643 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 608 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_rock_54ed8ac1.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (608) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_rock_54ed8ac1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651820593652 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 480 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_jet_5f9c5a31.hdl.mif " "Memory depth (512) in the design file differs from memory depth (480) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_jet_5f9c5a31.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651820593658 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "start:start0\|rom_start:rom22\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"start:start0\|rom_start:rom22\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 73728 " "Parameter NUMWORDS_A set to 73728" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_start_mif.mif " "Parameter INIT_FILE set to rom_start_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_cone:rom16\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_cone:rom16\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2160 " "Parameter NUMWORDS_A set to 2160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_cone_54e564fb.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_cone_54e564fb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_life:rom14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_life:rom14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1560 " "Parameter NUMWORDS_A set to 1560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_nos:rom13\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_nos:rom13\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2160 " "Parameter NUMWORDS_A set to 2160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_barrel:rom5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_barrel:rom5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1680 " "Parameter NUMWORDS_A set to 1680" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_tree:rom4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_tree:rom4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3648 " "Parameter NUMWORDS_A set to 3648" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_star:rom10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_star:rom10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1520 " "Parameter NUMWORDS_A set to 1520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_star_54ecc831.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_star_54ecc831.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_cop:rom19\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_cop:rom19\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17408 " "Parameter NUMWORDS_A set to 17408" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_exp:rom6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_exp:rom6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_win:rom8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_win:rom8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25350 " "Parameter NUMWORDS_A set to 25350" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_win_mif.mif " "Parameter INIT_FILE set to rom_win_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_lose:rom7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_lose:rom7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76050 " "Parameter NUMWORDS_A set to 76050" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_lose_mif.mif " "Parameter INIT_FILE set to rom_lose_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_inv_bar:rom21\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_inv_bar:rom21\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_nos_bar:rom12\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_nos_bar:rom12\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_star_bar:rom11\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_star_bar:rom11\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6144 " "Parameter NUMWORDS_A set to 6144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_hp:rom9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_hp:rom9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18432 " "Parameter NUMWORDS_A set to 18432" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_car1:rom0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_car1:rom0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41600 " "Parameter NUMWORDS_A set to 41600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_car1_mif.mif " "Parameter INIT_FILE set to rom_car1_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_car2:rom1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_car2:rom1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41600 " "Parameter NUMWORDS_A set to 41600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_car2_mif.mif " "Parameter INIT_FILE set to rom_car2_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651820614694 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651820614694 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult19\"" {  } { { "Color_Mapper.sv" "Mult19" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult18\"" {  } { { "Color_Mapper.sv" "Mult18" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult17\"" {  } { { "Color_Mapper.sv" "Mult17" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult16\"" {  } { { "Color_Mapper.sv" "Mult16" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 549 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult11\"" {  } { { "Color_Mapper.sv" "Mult11" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 522 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult21\"" {  } { { "Color_Mapper.sv" "Mult21" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 574 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult9\"" {  } { { "Color_Mapper.sv" "Mult9" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820614707 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651820614707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820614779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 73728 " "Parameter \"NUMWORDS_A\" = \"73728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_start_mif.mif " "Parameter \"INIT_FILE\" = \"rom_start_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820614779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820614779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj41 " "Found entity 1: altsyncram_lj41" {  } { { "db/altsyncram_lj41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_lj41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820614954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820614954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cj9 " "Found entity 1: decode_cj9" {  } { { "db/decode_cj9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_cj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820616203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820616203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_v1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v1b " "Found entity 1: mux_v1b" {  } { { "db/mux_v1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_v1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820616373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820616373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820616476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2160 " "Parameter \"NUMWORDS_A\" = \"2160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_cone_54e564fb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_cone_54e564fb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820616476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c461 " "Found entity 1: altsyncram_c461" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820616657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820616657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820616835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1560 " "Parameter \"NUMWORDS_A\" = \"1560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820616835 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820616835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b461 " "Found entity 1: altsyncram_b461" {  } { { "db/altsyncram_b461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_b461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820617034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820617034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820617210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2160 " "Parameter \"NUMWORDS_A\" = \"2160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617210 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820617210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o161 " "Found entity 1: altsyncram_o161" {  } { { "db/altsyncram_o161.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_o161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820617412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820617412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820617616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1680 " "Parameter \"NUMWORDS_A\" = \"1680\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617616 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820617616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u761 " "Found entity 1: altsyncram_u761" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_u761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820617803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820617803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820617974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3648 " "Parameter \"NUMWORDS_A\" = \"3648\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820617975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820617975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4561 " "Found entity 1: altsyncram_4561" {  } { { "db/altsyncram_4561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_4561.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820618174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820618174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820618357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1520 " "Parameter \"NUMWORDS_A\" = \"1520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_star_54ecc831.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_star_54ecc831.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820618357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q461 " "Found entity 1: altsyncram_q461" {  } { { "db/altsyncram_q461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_q461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820618554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820618554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820618737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17408 " "Parameter \"NUMWORDS_A\" = \"17408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820618737 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820618737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5261 " "Found entity 1: altsyncram_5261" {  } { { "db/altsyncram_5261.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5261.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820618909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820618909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4j9 " "Found entity 1: decode_4j9" {  } { { "db/decode_4j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_4j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820619397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820619397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n1b " "Found entity 1: mux_n1b" {  } { { "db/mux_n1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_n1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820619586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820619586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820619689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820619689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820619689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5561 " "Found entity 1: altsyncram_5561" {  } { { "db/altsyncram_5561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5561.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820619897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820619897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820620117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25350 " "Parameter \"NUMWORDS_A\" = \"25350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_win_mif.mif " "Parameter \"INIT_FILE\" = \"rom_win_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820620117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820620117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c41 " "Found entity 1: altsyncram_7c41" {  } { { "db/altsyncram_7c41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_7c41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820620328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820620328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820620996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820620996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o1b " "Found entity 1: mux_o1b" {  } { { "db/mux_o1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_o1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820621220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820621319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76050 " "Parameter \"NUMWORDS_A\" = \"76050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_lose_mif.mif " "Parameter \"INIT_FILE\" = \"rom_lose_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820621319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820621319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf41 " "Found entity 1: altsyncram_hf41" {  } { { "db/altsyncram_hf41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_hf41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820621540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820621540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820622997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820622997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820623165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820623165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820623289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820623289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li61 " "Found entity 1: altsyncram_li61" {  } { { "db/altsyncram_li61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_li61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820623467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820623467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820623625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820623626 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820623626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc61 " "Found entity 1: altsyncram_gc61" {  } { { "db/altsyncram_gc61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_gc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820623831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820623831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820624132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6144 " "Parameter \"NUMWORDS_A\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624132 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820624132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7m61 " "Found entity 1: altsyncram_7m61" {  } { { "db/altsyncram_7m61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_7m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820624345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820624345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820624558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18432 " "Parameter \"NUMWORDS_A\" = \"18432\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820624558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820624558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m261 " "Found entity 1: altsyncram_m261" {  } { { "db/altsyncram_m261.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_m261.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820624739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820624739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820625295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41600 " "Parameter \"NUMWORDS_A\" = \"41600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_car1_mif.mif " "Parameter \"INIT_FILE\" = \"rom_car1_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820625296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820625296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc41 " "Found entity 1: altsyncram_tc41" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820625475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820625475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8j9 " "Found entity 1: decode_8j9" {  } { { "db/decode_8j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_8j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820626329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820626329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1b " "Found entity 1: mux_r1b" {  } { { "db/mux_r1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_r1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820626505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820626505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820626634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41600 " "Parameter \"NUMWORDS_A\" = \"41600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_car2_mif.mif " "Parameter \"INIT_FILE\" = \"rom_car2_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820626635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820626635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc41 " "Found entity 1: altsyncram_uc41" {  } { { "db/altsyncram_uc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_uc41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820626810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820626810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820628094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult19 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820628094 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820628094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820628535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820628760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820629061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_9rg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820629277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820629277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820629414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820629511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820629707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820629707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820629865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820629941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult18 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820629941 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820629941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630190 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult17\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820630762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult17 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820630762 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820630762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820632630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632631 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820632631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4qs " "Found entity 1: mult_4qs" {  } { { "db/mult_4qs.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mult_4qs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820632803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820632803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820632961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820632961 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820632961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820633093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820633211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820633909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult9 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820633909 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820633909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820633991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820634104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820634186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820634373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820634373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820634494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820634607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820634809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820634809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820634922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult4 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651820635015 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651820635015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0qg " "Found entity 1: add_sub_0qg" {  } { { "db/add_sub_0qg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_0qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820635558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820635558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820635818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651820636011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820636011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820636147 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\|altsyncram_li61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\|altsyncram_li61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_li61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_li61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 144 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21|altsyncram:mem_rtl_0|altsyncram_li61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\|altsyncram_5561:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\|altsyncram_5561:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5561.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 69 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_exp:rom6|altsyncram:mem_rtl_0|altsyncram_5561:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\|altsyncram_q461:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\|altsyncram_q461:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_q461.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 89 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_star:rom10|altsyncram:mem_rtl_0|altsyncram_q461:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\|altsyncram_4561:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\|altsyncram_4561:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_4561.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 59 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_tree:rom4|altsyncram:mem_rtl_0|altsyncram_4561:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\|altsyncram_u761:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\|altsyncram_u761:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_u761.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 64 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_barrel:rom5|altsyncram:mem_rtl_0|altsyncram_u761:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_cone:rom16|altsyncram:mem_rtl_0|altsyncram_c461:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820636511 "|finalproject|color_mapper:cmap0|rom_cone:rom16|altsyncram:mem_rtl_0|altsyncram_c461:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651820636511 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651820636511 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651820638704 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651820639183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651820639183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651820639183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651820639183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651820639183 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651820639183 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651820639184 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651820639184 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651820639184 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651820639184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 356 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 352 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 306 -1 0 } } { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } } { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 74 -1 0 } } { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 4 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 243 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 132 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } } { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 42 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 398 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 253 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 272 -1 0 } } { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 7 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" 181 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651820639352 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651820639353 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[0\] stars:stars0\|Star_X_Pos\[0\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[0\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[0\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[1\] stars:stars0\|Star_X_Pos\[1\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[1\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[1\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[2\] stars:stars0\|Star_X_Pos\[2\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[2\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[2\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[4\] stars:stars0\|Star_X_Pos\[4\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[4\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[4\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Motion\[10\] stars:stars0\|Star_Y_Motion\[10\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Motion\[10\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Motion\[10\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Motion[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[3\] stars:stars0\|Star_Y_Pos\[3\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[3\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[4\] stars:stars0\|Star_Y_Pos\[4\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[4\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[5\] stars:stars0\|Star_Y_Pos\[5\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[5\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[6\] stars:stars0\|Star_X_Pos\[6\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[6\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[6\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[9\] stars:stars0\|Star_X_Pos\[9\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[9\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[9\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[7\] stars:stars0\|Star_Y_Pos\[7\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[7\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[8\] stars:stars0\|Star_Y_Pos\[8\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[8\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[16][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\] lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~5 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~5\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[17][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[18][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[19][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|lanes:lanes0|Stripe_Y_Motion[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Motion\[1\] stars:stars0\|Star_X_Motion\[1\]~_emulated stars:stars0\|Star_X_Motion\[1\]~1 " "Register \"stars:stars0\|Star_X_Motion\[1\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Motion\[1\]~_emulated\" and latch \"stars:stars0\|Star_X_Motion\[1\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Motion\[10\] stars:stars0\|Star_X_Motion\[10\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Motion\[10\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Motion\[10\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651820639358 "|finalproject|stars:stars0|Star_X_Motion[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651820639358 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820723844 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651820723844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651820723845 "|finalproject|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651820723845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820725007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "315 " "315 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651820747188 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|carDistX\[0\]~22 " "Logic cell \"color_mapper:cmap0\|carDistX\[0\]~22\"" {  } { { "Color_Mapper.sv" "carDistX\[0\]~22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|carDistX\[1\]~24 " "Logic cell \"color_mapper:cmap0\|carDistX\[1\]~24\"" {  } { { "Color_Mapper.sv" "carDistX\[1\]~24" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|copDistX\[0\]~22 " "Logic cell \"color_mapper:cmap0\|copDistX\[0\]~22\"" {  } { { "Color_Mapper.sv" "copDistX\[0\]~22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|copDistX\[1\]~24 " "Logic cell \"color_mapper:cmap0\|copDistX\[1\]~24\"" {  } { { "Color_Mapper.sv" "copDistX\[1\]~24" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|jetDistX\[0\]~20 " "Logic cell \"color_mapper:cmap0\|jetDistX\[0\]~20\"" {  } { { "Color_Mapper.sv" "jetDistX\[0\]~20" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|trackDistX2\[0\]~12 " "Logic cell \"color_mapper:cmap0\|trackDistX2\[0\]~12\"" {  } { { "Color_Mapper.sv" "trackDistX2\[0\]~12" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|trackDistX2\[1\]~14 " "Logic cell \"color_mapper:cmap0\|trackDistX2\[1\]~14\"" {  } { { "Color_Mapper.sv" "trackDistX2\[1\]~14" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820747302 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651820747302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651820747937 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651820747937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.map.smsg " "Generated suppressed messages file C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820750469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651820763000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651820763000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651820768029 "|finalproject|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651820768029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9961 " "Implemented 9961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9509 " "Implemented 9509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_RAMS" "303 " "Implemented 303 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651820768030 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651820768030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651820768030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651820769061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 02:06:09 2022 " "Processing ended: Fri May 06 02:06:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651820769061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:46 " "Elapsed time: 00:04:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651820769061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651820769061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651820769061 ""}
