============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Jan 19 2021  03:24:35 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk     90.0 
VCLK    90.0 


  Cost    Critical              Violating 
 Group   Path Slack     TNS       Paths   
------------------------------------------
C2C          -209.6    -7158.3         42 
C2O           -81.7     -958.8         18 
clk        No paths        0.0            
default    No paths        0.0            
I2C          -125.8    -2984.2         26 
I2O        No paths        0.0            
VCLK       No paths        0.0            
------------------------------------------
Total                 -11101.3         86 

Instance Count
--------------
Leaf Instance Count             106 
Physical Instance count           0 
Sequential Instance Count        26 
Combinational Instance Count     80 
Hierarchical Instance Count       0 

Area
----
Cell Area                          892.385
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    892.385
Net Area                           0.000
Total Area (Cell+Physical+Net)     892.385

Runtime                            0.0 seconds
Elapsed Runtime                    141 seconds
Genus peak memory usage            706.50 
Innovus peak memory usage          no_value 
Hostname                           localhost
