###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Fri Mar 21 14:34:03 2025
#  Design:            sram_w16_in
#  Command:           report_timing -max_paths 5 > ./summaryReport/${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_18__15_/CP 
Endpoint:   memory_reg_18__15_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.174
- Setup                         0.145
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.529
- Arrival Time                  1.532
= Slack Time                    1.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[2] v       |         |       |   0.200 |    2.197 | 
     | U808               | I v -> ZN ^  | CKND0   | 0.033 |   0.233 |    2.230 | 
     | U822               | A2 ^ -> ZN v | CKND2D0 | 0.118 |   0.351 |    2.348 | 
     | U848               | A1 v -> ZN ^ | NR2D0   | 0.117 |   0.468 |    2.465 | 
     | FE_OFC12_n1336     | I ^ -> Z ^   | CKBD4   | 0.251 |   0.720 |    2.717 | 
     | U849               | A1 ^ -> ZN ^ | INR2XD0 | 0.421 |   1.141 |    3.138 | 
     | FE_OFC23_N123      | I ^ -> Z ^   | CKBD4   | 0.309 |   1.449 |    3.446 | 
     | memory_reg_18__15_ | E ^          | EDFQD1  | 0.083 |   1.532 |    3.529 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_18__16_/CP 
Endpoint:   memory_reg_18__16_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.173
- Setup                         0.145
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.528
- Arrival Time                  1.530
= Slack Time                    1.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[2] v       |         |       |   0.200 |    2.198 | 
     | U808               | I v -> ZN ^  | CKND0   | 0.033 |   0.233 |    2.230 | 
     | U822               | A2 ^ -> ZN v | CKND2D0 | 0.118 |   0.351 |    2.349 | 
     | U848               | A1 v -> ZN ^ | NR2D0   | 0.117 |   0.468 |    2.466 | 
     | FE_OFC12_n1336     | I ^ -> Z ^   | CKBD4   | 0.251 |   0.720 |    2.717 | 
     | U849               | A1 ^ -> ZN ^ | INR2XD0 | 0.421 |   1.141 |    3.138 | 
     | FE_OFC23_N123      | I ^ -> Z ^   | CKBD4   | 0.309 |   1.449 |    3.447 | 
     | memory_reg_18__16_ | E ^          | EDFQD1  | 0.081 |   1.530 |    3.528 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_18__18_/CP 
Endpoint:   memory_reg_18__18_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.173
- Setup                         0.145
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.528
- Arrival Time                  1.530
= Slack Time                    1.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[2] v       |         |       |   0.200 |    2.198 | 
     | U808               | I v -> ZN ^  | CKND0   | 0.033 |   0.233 |    2.230 | 
     | U822               | A2 ^ -> ZN v | CKND2D0 | 0.118 |   0.351 |    2.349 | 
     | U848               | A1 v -> ZN ^ | NR2D0   | 0.117 |   0.468 |    2.466 | 
     | FE_OFC12_n1336     | I ^ -> Z ^   | CKBD4   | 0.251 |   0.720 |    2.717 | 
     | U849               | A1 ^ -> ZN ^ | INR2XD0 | 0.421 |   1.141 |    3.138 | 
     | FE_OFC23_N123      | I ^ -> Z ^   | CKBD4   | 0.309 |   1.449 |    3.447 | 
     | memory_reg_18__18_ | E ^          | EDFQD1  | 0.081 |   1.530 |    3.528 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_18__14_/CP 
Endpoint:   memory_reg_18__14_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.173
- Setup                         0.145
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.528
- Arrival Time                  1.530
= Slack Time                    1.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[2] v       |         |       |   0.200 |    2.199 | 
     | U808               | I v -> ZN ^  | CKND0   | 0.033 |   0.233 |    2.232 | 
     | U822               | A2 ^ -> ZN v | CKND2D0 | 0.118 |   0.351 |    2.350 | 
     | U848               | A1 v -> ZN ^ | NR2D0   | 0.117 |   0.468 |    2.467 | 
     | FE_OFC12_n1336     | I ^ -> Z ^   | CKBD4   | 0.251 |   0.720 |    2.719 | 
     | U849               | A1 ^ -> ZN ^ | INR2XD0 | 0.421 |   1.141 |    3.139 | 
     | FE_OFC23_N123      | I ^ -> Z ^   | CKBD4   | 0.309 |   1.449 |    3.448 | 
     | memory_reg_18__14_ | E ^          | EDFQD1  | 0.080 |   1.530 |    3.528 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_18__22_/CP 
Endpoint:   memory_reg_18__22_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.175
- Setup                         0.144
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.531
- Arrival Time                  1.532
= Slack Time                    1.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[2] v       |         |       |   0.200 |    2.199 | 
     | U808               | I v -> ZN ^  | CKND0   | 0.033 |   0.233 |    2.232 | 
     | U822               | A2 ^ -> ZN v | CKND2D0 | 0.118 |   0.351 |    2.350 | 
     | U848               | A1 v -> ZN ^ | NR2D0   | 0.117 |   0.468 |    2.467 | 
     | FE_OFC12_n1336     | I ^ -> Z ^   | CKBD4   | 0.251 |   0.720 |    2.719 | 
     | U849               | A1 ^ -> ZN ^ | INR2XD0 | 0.421 |   1.141 |    3.140 | 
     | FE_OFC23_N123      | I ^ -> Z ^   | CKBD4   | 0.309 |   1.449 |    3.448 | 
     | memory_reg_18__22_ | E ^          | EDFQD1  | 0.083 |   1.532 |    3.531 | 
     +--------------------------------------------------------------------------+ 

