<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="fifo/nv_object.xml"/>

<enum name="nv3_tex_format" inline="true">
	<value value="0" name="A1R5G5B5"/>
	<value value="1" name="X1R5G5B5"/>
	<value value="2" name="A4R4G4B4"/>
	<value value="3" name="R5G6B5"/>
</enum>

<enum name="nv3_wrap_mode" inline="true">
	<value value="0" name="CYLINDRICAL"/>
	<value value="1" name="WRAP"/>
	<value value="2" name="MIRROR"/>
	<value value="3" name="CLAMP"/>
</enum>

<enum name="nv3_comparison_op" inline="true">
	<value value="1" name="NEVER"/>
	<value value="2" name="LESS"/>
	<value value="3" name="EQUAL"/>
	<value value="4" name="LEQUAL"/>
	<value value="5" name="GREATER"/>
	<value value="6" name="NOTEQUAL"/>
	<value value="7" name="GEQUAL"/>
	<value value="8" name="ALWAYS"/>
</enum>

<enum name="nv3_write_enable" inline="true">
	<value value="0" name="NEVER"/>
	<value value="1" name="ALPHA"/>
	<value value="2" name="ALPHA_AND_Z_TEST"/>
	<value value="3" name="Z_TEST"/>
	<value value="4" name="ALWAYS"/>
</enum>

<domain name="SUBCHAN" bare="true">
	<stripe prefix="obj-class" variants="NV3_ZPOINT">
		<reg32 offset="0x0304" name="CONFIG">
			<bitfield low="16" high="19" name="Z_FUNC" type="nv3_comparison_op"/>
			<bitfield low="20" high="22" name="ZETA_WRITE_ENABLE" type="nv3_write_enable"/>
			<bitfield low="24" high="26" name="COLOR_WRITE_ENABLE" type="nv3_write_enable"/>
			<bitfield pos="28" name="ROP">
				<value value="0" name="BLEND"/>
				<value value="1" name="ADD"/>
			</bitfield>
			<bitfield pos="29" name="BETA">
				<value value="0" name="SRCALPHA"/>
				<value value="1" name="DSTCOLOR"/>
			</bitfield>
			<bitfield pos="30" name="DST_BLEND">
				<value value="0" name="INVBETA"/>
				<value value="1" name="ZERO"/>
			</bitfield>
			<bitfield pos="31" name="SRC_BLEND">
				<value value="0" name="BETA"/>
				<value value="1" name="ZERO"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x0308" name="ALPHA">
			<bitfield low="0" high="7" name="ALPHA_REF"/>
			<bitfield low="8" high="11" name="ALPHA_FUNC" type="nv3_comparison_op"/>
		</reg32>
		<reg32 offset="0x07fc" name="POINT" type="xy16"/>
		<reg32 offset="0x0800" length="0x100" stride="8" name="COLOR"/>
		<reg32 offset="0x0804" length="0x100" stride="8" name="ZETA"/>
	</stripe>
	<stripe prefix="obj-class" variants="NV3_D3D">
		<reg32 offset="0x010c" name="PATCH"/>
		<reg32 offset="0x0180" name="DMA_NOTIFY" type="object"/>
		<reg32 offset="0x0184" name="DMA_TEXTURE" type="object"/>
		<reg32 offset="0x0188" name="CLIP" type="object">
			<doc>Accepts NV1_CLIP</doc>
		</reg32>
		<reg32 offset="0x018c" name="SURFACE_COLOR" type="object">
			<doc>Accepts NV3_SURFACE_COLOR</doc>
		</reg32>
		<reg32 offset="0x0190" name="SURFACE_ZETA" type="object">
			<doc>Accepts NV3_SURFACE_ZETA</doc>
		</reg32>
		<reg32 offset="0x0304" name="TEXTURE_OFFSET"/>
		<reg32 offset="0x0308" name="TEXTURE_FORMAT">
			<bitfield name="COLOR_KEY_MASK" high="15" low="0" type="int"/>
			<bitfield name="COLOR_KEY_ENABLE" high="19" low="16" type="boolean"/>
			<bitfield name="COLOR" high="23" low="20" type="nv3_tex_format"/>
			<bitfield name="SIZE_MIN" high="27" low="24" type="int"/>
			<bitfield name="SIZE_MAX" high="31" low="28" type="int"/>
		</reg32>
		<reg32 offset="0x030c" name="FILTER">
			<bitfield name="SPREAD_X" high="4" low="0" type="int"/>
			<bitfield name="SPREAD_Y" high="12" low="8" type="int"/>
			<bitfield name="SIZE_ADJUST" high="23" low="16" type="int"/>
		</reg32>
		<reg32 offset="0x0310" name="FOG_COLOR">
			<bitfield name="B" high="7" low="0" type="int"/>
			<bitfield name="G" high="15" low="8" type="int"/>
			<bitfield name="R" high="23" low="16" type="int"/>
		</reg32>
		<reg32 offset="0x0314" name="CONFIG">
			<bitfield name="INTERPOLATOR" high="3" low="0">
				<value value="0" name="ZOH_CORNER"/>
				<value value="0" name="ZOH_CENTER"/>
				<value value="0" name="FOH_CENTER"/>
			</bitfield>
			<bitfield name="WRAP_U" high="5" low="4" type="nv3_wrap_mode"/>
			<bitfield name="WRAP_V" high="7" low="6" type="nv3_wrap_mode"/>
			<bitfield name="SOURCE_COLOR" high="11" low="8">
				<value value="1" name="NORMAL"/>
				<value value="2" name="COLOR_INVERSE"/>
				<value value="3" name="ALPHA_INVERSE"/>
				<value value="6" name="ALPHA_ONE"/>
			</bitfield>
			<bitfield name="CULLING" high="14" low="12">
				<value value="0x1" name="NONE"/>
				<value value="0x2" name="CCW"/>
				<value value="0x3" name="CW"/>
			</bitfield>
			<bitfield name="Z_PERSPECTIVE_ENABLE" pos="15" type="boolean"/>
			<bitfield low="16" high="19" name="Z_FUNC" type="nv3_comparison_op"/>
			<bitfield low="20" high="22" name="ZETA_WRITE_ENABLE" type="nv3_write_enable"/>
			<bitfield low="24" high="26" name="COLOR_WRITE_ENABLE" type="nv3_write_enable"/>
			<bitfield pos="28" name="ROP">
				<value value="0" name="BLEND"/>
				<value value="1" name="ADD"/>
			</bitfield>
			<bitfield pos="29" name="BETA">
				<value value="0" name="SRCALPHA"/>
				<value value="1" name="DSTCOLOR"/>
			</bitfield>
			<bitfield pos="30" name="DST_BLEND">
				<value value="0" name="INVBETA"/>
				<value value="1" name="ZERO"/>
			</bitfield>
			<bitfield pos="31" name="SRC_BLEND">
				<value value="0" name="BETA"/>
				<value value="1" name="ZERO"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x0318" name="ALPHA">
			<bitfield low="0" high="7" name="ALPHA_REF"/>
			<bitfield low="8" high="11" name="ALPHA_FUNC" type="nv3_comparison_op"/>
		</reg32>
		<reg32 offset="0x1000" name="TLVERTEX_SPECULAR" length="128" stride="32">
			<bitfield name="I0" high="3" low="0" type="int"/>
			<bitfield name="I1" high="7" low="4" type="int"/>
			<bitfield name="I2" high="11" low="8" type="int"/>
			<bitfield name="I3" high="15" low="12" type="int"/>
			<bitfield name="I4" high="19" low="16" type="int"/>
			<bitfield name="I5" high="23" low="20" type="int"/>
			<bitfield name="FOG" high="31" low="24" type="int"/>
		</reg32>
		<reg32 offset="0x1004" name="TLVERTEX_COLOR" length="128" stride="32"/>
		<reg32 offset="0x1008" name="TLVERTEX_SX" length="128" stride="32"/>
		<reg32 offset="0x100c" name="TLVERTEX_SY" length="128" stride="32"/>
		<reg32 offset="0x1010" name="TLVERTEX_SZ" length="128" stride="32"/>
		<reg32 offset="0x1014" name="TLVERTEX_RHW" length="128" stride="32"/>
		<reg32 offset="0x1018" name="TLVERTEX_TU" length="128" stride="32"/>
		<reg32 offset="0x101c" name="TLVERTEX_TV" length="128" stride="32"/>
	</stripe>
</domain>

</database>
