Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 19:56:30 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mipi_to_hdmi_top_timing_summary_routed.rpt -pb mipi_to_hdmi_top_timing_summary_routed.pb -rpx mipi_to_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design            : mipi_to_hdmi_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    11          
TIMING-7   Critical Warning  No common node between related clocks                             9           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         4           
LUTAR-1    Warning           LUT drives async reset alert                                      6           
SYNTH-9    Warning           Small multiplier                                                  12          
TIMING-15  Warning           Large hold violation                                              2           
TIMING-16  Warning           Large setup violation                                             194         
TIMING-18  Warning           Missing input or output delay                                     5           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  1           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port       1           
XDCH-2     Warning           Same min and max delay values on IO port                          8           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (782)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (782)
--------------------------------
 There are 782 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.980     -287.916                    194                16739       -3.567     -116.873                    228                16723       -1.667       -5.001                       3                  9165  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
csi                                                                                                  {0.000 1.250}        2.500           400.000         
  csi_byte_clock_1                                                                                   {0.000 5.000}        10.000          100.000         
csi2                                                                                                 {1.250 2.500}        2.500           400.000         
  csi_byte_clock                                                                                     {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_148_5m_clk_wiz_0                                                                               {0.000 3.367}        6.734           148.500         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                                                                                                        0.249        0.000                      0                    4       -0.082       -0.285                      4                    4        0.511        0.000                       0                    10  
  csi_byte_clock_1                                                                                         4.108        0.000                      0                 3266        0.239        0.000                      0                 3266        3.560        0.000                       0                   768  
csi2                                                                                                                                                                                                                                                   0.511        0.000                       0                    10  
  csi_byte_clock                                                                                           4.108        0.000                      0                 3266        0.239        0.000                      0                 3266        3.560        0.000                       0                   768  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.498        0.000                      0                  997        0.014        0.000                      0                  997       24.468        0.000                       0                   483  
sys_clk_p                                                                                                  4.083        0.000                      0                   25        0.050        0.000                      0                   25       -1.667       -5.001                       3                    15  
  clk_148_5m_clk_wiz_0                                                                                     0.156        0.000                      0                  437       -0.020       -0.020                      1                  437        3.092        0.000                       0                   378  
  clk_27m_clk_wiz_0                                                                                       35.322        0.000                      0                  224        0.035        0.000                      0                  224       18.244        0.000                       0                   135  
  clk_297m_clk_wiz_0                                                                                       0.530        0.000                      0                11303       -0.294       -6.040                     27                11303        1.142        0.000                       0                  7376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
csi_byte_clock                                                                                       csi_byte_clock_1                                                                                           3.939        0.000                      0                 3266        0.030        0.000                      0                 3266  
csi                                                                                                  csi2                                                                                                       0.449        0.000                      0                    4       -0.117       -0.427                      4                    4  
csi_byte_clock_1                                                                                     csi_byte_clock                                                                                             3.939        0.000                      0                 3266        0.030        0.000                      0                 3266  
clk_297m_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        2.871        0.000                      0                    8                                                                        
csi_byte_clock_1                                                                                     sys_clk_p                                                                                                  5.244        0.000                      0                    1       -1.394       -1.394                      1                    1  
csi_byte_clock                                                                                       sys_clk_p                                                                                                  5.244        0.000                      0                    1       -1.394       -1.394                      1                    1  
csi_byte_clock_1                                                                                     clk_148_5m_clk_wiz_0                                                                                      -1.524     -117.605                     81                   81       -0.632      -43.211                     81                   81  
csi_byte_clock                                                                                       clk_148_5m_clk_wiz_0                                                                                      -1.524     -117.605                     81                   81       -0.632      -43.211                     81                   81  
csi_byte_clock_1                                                                                     clk_297m_clk_wiz_0                                                                                        -2.980     -170.311                    113                  114       -3.567      -65.782                    114                  114  
csi_byte_clock                                                                                       clk_297m_clk_wiz_0                                                                                        -2.980     -170.311                    113                  114       -3.567      -65.782                    114                  114  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_297m_clk_wiz_0                                                                                        49.605        0.000                      0                    8                                                                        
clk_148_5m_clk_wiz_0                                                                                 clk_297m_clk_wiz_0                                                                                         1.455        0.000                      0                  133        0.054        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         36.050        0.000                      0                   29        0.223        0.000                      0                   29  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                         2.404        0.000                      0                  111        0.120        0.000                      0                  111  
**async_default**                                                                                    sys_clk_p                                                                                            csi_byte_clock                                                                                             2.635        0.000                      0                    2        0.629        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            csi_byte_clock_1                                                                                           2.635        0.000                      0                    2        0.629        0.000                      0                    2  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.079        0.000                      0                  100        0.137        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                   
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_297m_clk_wiz_0                                                                                   
(none)                                                                                               clk_297m_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_148_5m_clk_wiz_0                                                                                                                                                                                      
(none)                                                                                               clk_27m_clk_wiz_0                                                                                                                                                                                         
(none)                                                                                               clk_297m_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                               csi_byte_clock                                                                                                                                                                                            
(none)                                                                                               csi_byte_clock_1                                                                                                                                                                                          
(none)                                                                                                                                                                                                    clk_148_5m_clk_wiz_0                                                                                 
(none)                                                                                                                                                                                                    clk_27m_clk_wiz_0                                                                                    
(none)                                                                                                                                                                                                    clk_297m_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    csi                                                                                                  
(none)                                                                                                                                                                                                    csi2                                                                                                 
(none)                                                                                                                                                                                                    csi_byte_clock                                                                                       
(none)                                                                                                                                                                                                    csi_byte_clock_1                                                                                     
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    sys_clk_p                                                                                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.285ns
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi/link/d1phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.126    mipi/link/d1phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d2phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.131    mipi/link/d2phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d0phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.305    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.235     3.070    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.132    mipi/link/d0phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.730    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.877 r  mipi/link/d3phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.145    mipi/link/d3phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.145    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d3phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     2.915    mipi/link/d3phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d0phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.905    mipi/link/d0phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d2phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.903    mipi/link/d2phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d1phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.894    mipi/link/d1phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y38          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y6       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.239       0.511      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.238       0.512      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.242       0.522      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock_1
  To Clock:  csi_byte_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        4.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.445ns (7.656%)  route 5.367ns (92.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     7.020 r  mipi/unpack10/dout_int[33]_i_2/O
                         net (fo=1, routed)           0.446     7.466    mipi/unpack10/dout_int[33]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     7.589 r  mipi/unpack10/dout_int[33]_i_1/O
                         net (fo=1, routed)           0.066     7.655    mipi/unpack10/dout_int[33]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y110        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/dout_int_reg[33]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.329ns (5.901%)  route 5.246ns (94.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     6.831 r  mipi/unpack10/dout_int[35]_i_2/O
                         net (fo=1, routed)           0.503     7.334    mipi/unpack10/dout_int[35]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     7.369 r  mipi/unpack10/dout_int[35]_i_1/O
                         net (fo=1, routed)           0.050     7.419    mipi/unpack10/dout_int[35]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/C
                         clock pessimism              0.188    11.766    
                         clock uncertainty           -0.035    11.731    
    SLICE_X17Y108        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.756    mipi/unpack10/dout_int_reg[35]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.345ns (6.492%)  route 4.969ns (93.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     7.006 r  mipi/unpack10/dout_int[25]_i_2/O
                         net (fo=1, routed)           0.042     7.048    mipi/unpack10/dout_int[25]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.085 r  mipi/unpack10/dout_int[25]_i_1/O
                         net (fo=1, routed)           0.072     7.157    mipi/unpack10/dout_int[25]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/dout_int_reg[25]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mipi/link/wordalign/word_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.341ns (6.536%)  route 4.876ns (93.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.010ns, distribution 0.794ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.009ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.804     1.826    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.905 r  mipi/link/wordalign/word_out_reg[18]/Q
                         net (fo=6, routed)           2.186     4.091    mipi/depacket/data[18]
    SLICE_X13Y107        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.214 r  mipi/depacket/payload_out[18]_INST_0/O
                         net (fo=6, routed)           2.209     6.423    mipi/unpack10/data_in[18]
    SLICE_X18Y109        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     6.527 r  mipi/unpack10/dout_int[34]_i_2/O
                         net (fo=1, routed)           0.431     6.958    mipi/unpack10/dout_int[34]_i_2_n_0
    SLICE_X18Y109        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.993 r  mipi/unpack10/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.050     7.043    mipi/unpack10/dout_int[34]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.719    11.572    mipi/unpack10/clock
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism              0.188    11.760    
                         clock uncertainty           -0.035    11.724    
    SLICE_X18Y109        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.749    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.316ns (6.138%)  route 4.832ns (93.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.817 r  mipi/unpack10/dout_int[27]_i_2/O
                         net (fo=1, routed)           0.090     6.907    mipi/unpack10/dout_int[27]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     6.943 r  mipi/unpack10/dout_int[27]_i_1/O
                         net (fo=1, routed)           0.049     6.992    mipi/unpack10/dout_int[27]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/C
                         clock pessimism              0.188    11.766    
                         clock uncertainty           -0.035    11.731    
    SLICE_X17Y108        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.756    mipi/unpack10/dout_int_reg[27]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.335ns (6.547%)  route 4.782ns (93.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.009ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.451     6.750    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.902 r  mipi/unpack10/dout_int[17]_i_1/O
                         net (fo=1, routed)           0.058     6.960    mipi/unpack10/dout_int[17]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.732    11.585    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/C
                         clock pessimism              0.188    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X16Y109        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.763    mipi/unpack10/dout_int_reg[17]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.345ns (6.849%)  route 4.692ns (93.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.832 r  mipi/unpack10/bytes_int[18]_i_1/O
                         net (fo=1, routed)           0.049     6.881    mipi/unpack10/bytes_int[18]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/C
                         clock pessimism              0.188    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X18Y110        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.754    mipi/unpack10/bytes_int_reg[18]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.281ns (5.573%)  route 4.761ns (94.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.422     6.721    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.819 r  mipi/unpack10/bytes_int[1]_i_1/O
                         net (fo=1, routed)           0.066     6.885    mipi/unpack10/bytes_int[1]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y109        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/bytes_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.283ns (5.624%)  route 4.749ns (94.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.417     6.716    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.816 r  mipi/unpack10/bytes_int[9]_i_1/O
                         net (fo=1, routed)           0.059     6.875    mipi/unpack10/bytes_int[9]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y109        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/bytes_int_reg[9]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.356ns (7.099%)  route 4.658ns (92.901%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.843 r  mipi/unpack10/bytes_int[10]_i_1/O
                         net (fo=1, routed)           0.015     6.858    mipi/unpack10/bytes_int[10]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/C
                         clock pessimism              0.188    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X18Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.754    mipi/unpack10/bytes_int_reg[10]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  4.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.063ns (19.078%)  route 0.267ns (80.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.461ns (routing 0.007ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.461     1.005    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.046 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.241     1.287    mipi/depacket/state__0[1]
    SLICE_X9Y108         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.309 r  mipi/depacket/bytes_read[3]_i_1/O
                         net (fo=1, routed)           0.026     1.335    mipi/depacket/bytes_read[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/depacket/clock
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/C
                         clock pessimism             -0.185     1.049    
    SLICE_X9Y108         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.095    mipi/depacket/bytes_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.957%)  route 0.262ns (87.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.451     0.995    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.034 r  mipi/link/wordalign/word_dly_0_reg[11]/Q
                         net (fo=2, routed)           0.262     1.296    mipi/link/wordalign/word_dly_0[11]
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.511     1.229    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/C
                         clock pessimism             -0.229     1.001    
    SLICE_X8Y104         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.048    mipi/link/wordalign/word_dly_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.826%)  route 0.265ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.455ns (routing 0.007ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.455     0.999    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.038 r  mipi/link/wordalign/word_dly_0_reg[5]/Q
                         net (fo=2, routed)           0.265     1.303    mipi/link/wordalign/word_dly_0[5]
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/C
                         clock pessimism             -0.229     1.005    
    SLICE_X8Y107         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.052    mipi/link/wordalign/word_dly_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_A6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_B6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_C6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_D6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_E6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_F6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_G6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_byte_clock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi2
  To Clock:  csi2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi2
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dphy_clk_i[0] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y38          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y6       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.239       0.511      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.238       0.512      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.242       0.522      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock
  To Clock:  csi_byte_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.445ns (7.656%)  route 5.367ns (92.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     7.020 r  mipi/unpack10/dout_int[33]_i_2/O
                         net (fo=1, routed)           0.446     7.466    mipi/unpack10/dout_int[33]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     7.589 r  mipi/unpack10/dout_int[33]_i_1/O
                         net (fo=1, routed)           0.066     7.655    mipi/unpack10/dout_int[33]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y110        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/dout_int_reg[33]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.329ns (5.901%)  route 5.246ns (94.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     6.831 r  mipi/unpack10/dout_int[35]_i_2/O
                         net (fo=1, routed)           0.503     7.334    mipi/unpack10/dout_int[35]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     7.369 r  mipi/unpack10/dout_int[35]_i_1/O
                         net (fo=1, routed)           0.050     7.419    mipi/unpack10/dout_int[35]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/C
                         clock pessimism              0.188    11.766    
                         clock uncertainty           -0.035    11.731    
    SLICE_X17Y108        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.756    mipi/unpack10/dout_int_reg[35]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.345ns (6.492%)  route 4.969ns (93.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     7.006 r  mipi/unpack10/dout_int[25]_i_2/O
                         net (fo=1, routed)           0.042     7.048    mipi/unpack10/dout_int[25]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.085 r  mipi/unpack10/dout_int[25]_i_1/O
                         net (fo=1, routed)           0.072     7.157    mipi/unpack10/dout_int[25]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/dout_int_reg[25]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mipi/link/wordalign/word_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.341ns (6.536%)  route 4.876ns (93.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.010ns, distribution 0.794ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.009ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.804     1.826    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.905 r  mipi/link/wordalign/word_out_reg[18]/Q
                         net (fo=6, routed)           2.186     4.091    mipi/depacket/data[18]
    SLICE_X13Y107        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.214 r  mipi/depacket/payload_out[18]_INST_0/O
                         net (fo=6, routed)           2.209     6.423    mipi/unpack10/data_in[18]
    SLICE_X18Y109        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     6.527 r  mipi/unpack10/dout_int[34]_i_2/O
                         net (fo=1, routed)           0.431     6.958    mipi/unpack10/dout_int[34]_i_2_n_0
    SLICE_X18Y109        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.993 r  mipi/unpack10/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.050     7.043    mipi/unpack10/dout_int[34]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.719    11.572    mipi/unpack10/clock
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism              0.188    11.760    
                         clock uncertainty           -0.035    11.724    
    SLICE_X18Y109        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.749    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.316ns (6.138%)  route 4.832ns (93.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.817 r  mipi/unpack10/dout_int[27]_i_2/O
                         net (fo=1, routed)           0.090     6.907    mipi/unpack10/dout_int[27]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     6.943 r  mipi/unpack10/dout_int[27]_i_1/O
                         net (fo=1, routed)           0.049     6.992    mipi/unpack10/dout_int[27]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/C
                         clock pessimism              0.188    11.766    
                         clock uncertainty           -0.035    11.731    
    SLICE_X17Y108        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.756    mipi/unpack10/dout_int_reg[27]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.335ns (6.547%)  route 4.782ns (93.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.009ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.451     6.750    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.902 r  mipi/unpack10/dout_int[17]_i_1/O
                         net (fo=1, routed)           0.058     6.960    mipi/unpack10/dout_int[17]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.732    11.585    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/C
                         clock pessimism              0.188    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X16Y109        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.763    mipi/unpack10/dout_int_reg[17]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.345ns (6.849%)  route 4.692ns (93.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.832 r  mipi/unpack10/bytes_int[18]_i_1/O
                         net (fo=1, routed)           0.049     6.881    mipi/unpack10/bytes_int[18]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/C
                         clock pessimism              0.188    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X18Y110        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.754    mipi/unpack10/bytes_int_reg[18]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.281ns (5.573%)  route 4.761ns (94.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.422     6.721    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.819 r  mipi/unpack10/bytes_int[1]_i_1/O
                         net (fo=1, routed)           0.066     6.885    mipi/unpack10/bytes_int[1]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y109        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/bytes_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.283ns (5.624%)  route 4.749ns (94.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.417     6.716    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.816 r  mipi/unpack10/bytes_int[9]_i_1/O
                         net (fo=1, routed)           0.059     6.875    mipi/unpack10/bytes_int[9]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/C
                         clock pessimism              0.188    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X16Y109        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.764    mipi/unpack10/bytes_int_reg[9]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.356ns (7.099%)  route 4.658ns (92.901%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.843 r  mipi/unpack10/bytes_int[10]_i_1/O
                         net (fo=1, routed)           0.015     6.858    mipi/unpack10/bytes_int[10]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/C
                         clock pessimism              0.188    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X18Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.754    mipi/unpack10/bytes_int_reg[10]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  4.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.063ns (19.078%)  route 0.267ns (80.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.461ns (routing 0.007ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.461     1.005    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.046 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.241     1.287    mipi/depacket/state__0[1]
    SLICE_X9Y108         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.309 r  mipi/depacket/bytes_read[3]_i_1/O
                         net (fo=1, routed)           0.026     1.335    mipi/depacket/bytes_read[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/depacket/clock
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/C
                         clock pessimism             -0.185     1.049    
    SLICE_X9Y108         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.095    mipi/depacket/bytes_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.957%)  route 0.262ns (87.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.451     0.995    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.034 r  mipi/link/wordalign/word_dly_0_reg[11]/Q
                         net (fo=2, routed)           0.262     1.296    mipi/link/wordalign/word_dly_0[11]
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.511     1.229    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/C
                         clock pessimism             -0.229     1.001    
    SLICE_X8Y104         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.048    mipi/link/wordalign/word_dly_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.826%)  route 0.265ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.455ns (routing 0.007ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.455     0.999    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.038 r  mipi/link/wordalign/word_dly_0_reg[5]/Q
                         net (fo=2, routed)           0.265     1.303    mipi/link/wordalign/word_dly_0[5]
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/C
                         clock pessimism             -0.229     1.005    
    SLICE_X8Y107         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.052    mipi/link/wordalign/word_dly_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_A6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_B6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_C6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_D6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_E6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_F6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/CLK
                         clock pessimism             -0.185     1.084    
    SLICE_X16Y117        RAMD64E (Hold_G6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.080    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_byte_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.229ns (6.949%)  route 3.067ns (93.051%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.958ns (routing 0.950ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.958     8.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     9.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.752    10.803    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X91Y105        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049    10.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.299    11.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X92Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100    11.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.016    12.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                 12.498    

Slack (MET) :             20.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.449ns  (logic 5.443ns (64.419%)  route 3.006ns (35.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 54.041 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.735ns (routing 0.866ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.328    33.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X20Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.735    54.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X20Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    54.041    
                         clock uncertainty           -0.235    53.806    
    SLICE_X20Y163        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    53.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.732    
                         arrival time                         -33.449    
  -------------------------------------------------------------------
                         slack                                 20.282    

Slack (MET) :             20.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.335ns  (logic 5.443ns (65.300%)  route 2.892ns (34.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 54.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.744ns (routing 0.866ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.214    33.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.744    54.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    54.050    
                         clock uncertainty           -0.235    53.814    
    SLICE_X19Y163        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    53.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.740    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 20.405    

Slack (MET) :             20.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.335ns  (logic 5.443ns (65.300%)  route 2.892ns (34.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 54.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.744ns (routing 0.866ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.214    33.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.744    54.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    54.050    
                         clock uncertainty           -0.235    53.814    
    SLICE_X19Y163        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    53.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.740    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 20.405    

Slack (MET) :             20.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.335ns  (logic 5.443ns (65.300%)  route 2.892ns (34.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 54.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.744ns (routing 0.866ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.214    33.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.744    54.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    54.050    
                         clock uncertainty           -0.235    53.814    
    SLICE_X19Y163        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    53.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.740    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 20.405    

Slack (MET) :             20.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.335ns  (logic 5.443ns (65.300%)  route 2.892ns (34.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 54.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.744ns (routing 0.866ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.214    33.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.744    54.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    54.050    
                         clock uncertainty           -0.235    53.814    
    SLICE_X19Y163        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    53.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.740    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 20.405    

Slack (MET) :             20.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.335ns  (logic 5.443ns (65.300%)  route 2.892ns (34.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 54.050 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.744ns (routing 0.866ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.525    30.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    30.723 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.973    32.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    32.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.180    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X19Y164        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.214    33.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.744    54.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X19Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    54.050    
                         clock uncertainty           -0.235    53.814    
    SLICE_X19Y163        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    53.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.740    
                         arrival time                         -33.335    
  -------------------------------------------------------------------
                         slack                                 20.405    

Slack (MET) :             20.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.066ns  (logic 5.266ns (74.528%)  route 1.800ns (25.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 52.971 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.082ns (routing 0.515ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.344    30.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.060    30.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.344    31.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.106    31.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.111    32.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.082    52.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.971    
                         clock uncertainty           -0.235    52.735    
    SLICE_X18Y164        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.691    
                         arrival time                         -32.066    
  -------------------------------------------------------------------
                         slack                                 20.625    

Slack (MET) :             20.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.066ns  (logic 5.266ns (74.528%)  route 1.800ns (25.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 52.971 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.082ns (routing 0.515ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.344    30.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.060    30.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.344    31.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.106    31.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.111    32.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.082    52.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.971    
                         clock uncertainty           -0.235    52.735    
    SLICE_X18Y164        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.044    52.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.691    
                         arrival time                         -32.066    
  -------------------------------------------------------------------
                         slack                                 20.625    

Slack (MET) :             20.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.066ns  (logic 5.266ns (74.528%)  route 1.800ns (25.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 52.971 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.082ns (routing 0.515ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.344    30.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X90Y102        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.060    30.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.344    31.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X18Y164        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.106    31.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.111    32.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.082    52.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X18Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.971    
                         clock uncertainty           -0.235    52.735    
    SLICE_X18Y164        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.044    52.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.691    
                         arrival time                         -32.066    
  -------------------------------------------------------------------
                         slack                                 20.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.057ns (42.537%)  route 0.077ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.034ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    4.892ns
  Clock Net Delay (Source):      1.778ns (routing 0.866ns, distribution 0.912ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.950ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.778     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.077     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X90Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.021     9.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -4.892     4.142    
    SLICE_X90Y101        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (36.941%)  route 0.102ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.035ns
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    4.894ns
  Clock Net Delay (Source):      1.780ns (routing 0.866ns, distribution 0.914ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.950ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.102     4.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.894     4.141    
    SLICE_X10Y160        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (36.941%)  route 0.102ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.035ns
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    4.894ns
  Clock Net Delay (Source):      1.780ns (routing 0.866ns, distribution 0.914ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.950ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.102     4.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.894     4.141    
    SLICE_X10Y160        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (36.941%)  route 0.102ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.035ns
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    4.894ns
  Clock Net Delay (Source):      1.780ns (routing 0.866ns, distribution 0.914ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.950ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.102     4.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.894     4.141    
    SLICE_X10Y160        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (36.941%)  route 0.102ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.035ns
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    4.894ns
  Clock Net Delay (Source):      1.780ns (routing 0.866ns, distribution 0.914ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.950ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.102     4.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.894     4.141    
    SLICE_X10Y160        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.155ns (61.572%)  route 0.097ns (38.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.036ns
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    4.834ns
  Clock Net Delay (Source):      1.728ns (routing 0.866ns, distribution 0.862ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.950ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.728     4.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/Q
                         net (fo=4, routed)           0.084     4.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]
    SLICE_X90Y101        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.013     4.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1_n_0
    SLICE_X90Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.023     9.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                         clock pessimism             -4.834     4.202    
    SLICE_X90Y101        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.261%)  route 0.093ns (53.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.020ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    4.845ns
  Clock Net Delay (Source):      1.783ns (routing 0.866ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.950ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.783     4.089    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/Q
                         net (fo=2, routed)           0.058     4.205    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[27]
    SLICE_X92Y108        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     4.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1/O
                         net (fo=1, routed)           0.035     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[26]
    SLICE_X92Y108        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.007     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X92Y108        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
                         clock pessimism             -4.845     4.175    
    SLICE_X92Y108        FDSE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.605%)  route 0.045ns (53.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    4.419ns
  Clock Net Delay (Source):      1.080ns (routing 0.515ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.572ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.080     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.045     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X17Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.217     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.419     2.975    
    SLICE_X17Y169        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.605%)  route 0.045ns (53.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.397ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    4.419ns
  Clock Net Delay (Source):      1.083ns (routing 0.515ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.572ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.083     2.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.045     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X17Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.221     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -4.419     2.978    
    SLICE_X17Y170        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.416ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    4.421ns
  Clock Net Delay (Source):      1.101ns (routing 0.515ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.572ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.101     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/Q
                         net (fo=2, routed)           0.023     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[1]
    SLICE_X91Y105        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     3.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1/O
                         net (fo=1, routed)           0.006     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[0]
    SLICE_X91Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.240     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -4.421     2.996    
    SLICE_X91Y105        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y17  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X9Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.268ns (29.830%)  route 0.630ns (70.170%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.953 r  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     3.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.385 r  mipi/link/clkdet/clk_fail_count[7]_i_5/O
                         net (fo=2, routed)           0.239     3.624    mipi/link/clkdet/clk_fail_count[7]_i_5_n_0
    SLICE_X7Y106         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.723 r  mipi/link/clkdet/clk_fail_count[6]_i_1/O
                         net (fo=1, routed)           0.049     3.772    mipi/link/clkdet/plusOp__0[6]
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism              0.377     7.866    
                         clock uncertainty           -0.035     7.830    
    SLICE_X7Y106         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.855    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X8Y106         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X8Y106         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X8Y106         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X8Y106         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X8Y106         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X7Y106         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X7Y106         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.330%)  route 0.528ns (69.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     2.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.953 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.107     3.060    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.209 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.421     3.630    mipi/link/clkdet/clear
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism              0.353     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X7Y106         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.732    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.279ns (31.870%)  route 0.596ns (68.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 7.488 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.643ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.953 r  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     3.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.385 r  mipi/link/clkdet/clk_fail_count[7]_i_5/O
                         net (fo=2, routed)           0.239     3.624    mipi/link/clkdet/clk_fail_count[7]_i_5_n_0
    SLICE_X7Y106         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     3.734 r  mipi/link/clkdet/clk_fail_count[7]_i_3/O
                         net (fo=1, routed)           0.015     3.749    mipi/link/clkdet/plusOp__0[7]
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.532     7.488    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism              0.377     7.866    
                         clock uncertainty           -0.035     7.830    
    SLICE_X7Y106         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.855    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.025     1.609    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X7Y106         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.642 r  mipi/link/clkdet/clk_fail_count[7]_i_3/O
                         net (fo=1, routed)           0.006     1.648    mipi/link/clkdet/plusOp__0[7]
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X7Y106         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.598    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.613    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X8Y106         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.646 r  mipi/link/clkdet/clk_fail_count[2]_i_1/O
                         net (fo=1, routed)           0.006     1.652    mipi/link/clkdet/plusOp__0[2]
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X8Y106         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.598    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.433%)  route 0.041ns (35.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.025     1.609    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X7Y106         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.644 r  mipi/link/clkdet/clk_fail_count[6]_i_1/O
                         net (fo=1, routed)           0.016     1.660    mipi/link/clkdet/plusOp__0[6]
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X7Y106         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.597    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.709%)  route 0.068ns (56.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.051     1.635    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X7Y106         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.649 r  mipi/link/clkdet/clk_fail_count[5]_i_1/O
                         net (fo=1, routed)           0.017     1.666    mipi/link/clkdet/plusOp__0[5]
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism             -0.290     1.557    
    SLICE_X7Y106         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.603    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.431%)  route 0.045ns (37.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.613    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X8Y106         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.648 r  mipi/link/clkdet/clk_fail_count[1]_i_1/O
                         net (fo=1, routed)           0.016     1.664    mipi/link/clkdet/plusOp__0[1]
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X8Y106         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.597    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.802%)  route 0.044ns (31.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.038     1.622    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X8Y106         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     1.679 r  mipi/link/clkdet/clk_fail_count[4]_i_1/O
                         net (fo=1, routed)           0.006     1.685    mipi/link/clkdet/plusOp__0[4]
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X8Y106         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.598    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/last_ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.729%)  route 0.112ns (73.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.439ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.960     1.543    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.584 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.112     1.696    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.090     1.849    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/C
                         clock pessimism             -0.290     1.559    
    SLICE_X8Y103         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.605    mipi/link/clkdet/last_ext_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.249%)  route 0.055ns (35.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.584 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.038     1.622    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X8Y106         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.681 r  mipi/link/clkdet/clk_fail_count[3]_i_1/O
                         net (fo=1, routed)           0.017     1.698    mipi/link/clkdet/plusOp__0[3]
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X8Y106         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.597    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.098ns (50.542%)  route 0.096ns (49.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.585 f  mipi/link/clkdet/clk_fail_count_reg[0]/Q
                         net (fo=7, routed)           0.089     1.674    mipi/link/clkdet/clk_fail_count_reg_n_0_[0]
    SLICE_X8Y106         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.058     1.732 r  mipi/link/clkdet/clk_fail_count[0]_i_1/O
                         net (fo=1, routed)           0.007     1.739    mipi/link/clkdet/plusOp__0[0]
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism             -0.296     1.551    
    SLICE_X8Y106         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.598    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.055ns (32.756%)  route 0.113ns (67.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.439ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.586 f  mipi/link/clkdet/clk_fail_count_reg[2]/Q
                         net (fo=6, routed)           0.049     1.635    mipi/link/clkdet/clk_fail_count_reg[2]
    SLICE_X7Y106         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.649 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.064     1.713    mipi/link/clkdet/sel
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.088     1.847    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism             -0.290     1.557    
    SLICE_X7Y106         FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.550    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[4]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y106            mipi/link/clkdet/clk_fail_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.020ns,  Total Violation       -0.020ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 0.425ns (6.598%)  route 6.017ns (93.402%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.537 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.837ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.190 r  mipi/vout/output_timing/h_pos[6]_i_2/O
                         net (fo=5, routed)           0.193     5.383    mipi/vout/output_timing/h_pos[6]_i_2_n_0
    SLICE_X15Y119        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.471 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_1__0/O
                         net (fo=252, routed)         1.638     7.109    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/ADDRF5
    SLICE_X12Y111        RAMD64E (Prop_F6LUT_SLICEM_RADR5_O)
                                                      0.037     7.146 r  mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/RAMF/O
                         net (fo=1, routed)           3.770    10.916    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20_n_5
    SLICE_X11Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    11.038 r  mipi/vout/even_linebuf/linebuf_read_q[19]_i_1/O
                         net (fo=1, routed)           0.049    11.087    mipi/vout/even_linebuf/linebuf_read_q0[19]
    SLICE_X11Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.551    11.537    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[19]/C
                         clock pessimism             -0.254    11.283    
                         clock uncertainty           -0.065    11.218    
    SLICE_X11Y112        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.243    mipi/vout/even_linebuf/linebuf_read_q_reg[19]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.427ns (6.642%)  route 6.002ns (93.358%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.537 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.837ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.190 r  mipi/vout/output_timing/h_pos[6]_i_2/O
                         net (fo=5, routed)           0.193     5.383    mipi/vout/output_timing/h_pos[6]_i_2_n_0
    SLICE_X15Y119        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.471 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_1__0/O
                         net (fo=252, routed)         1.639     7.110    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/ADDRE5
    SLICE_X12Y111        RAMD64E (Prop_E6LUT_SLICEM_RADR5_O)
                                                      0.037     7.147 r  mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/RAME/O
                         net (fo=1, routed)           3.754    10.901    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20_n_4
    SLICE_X11Y111        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    11.025 r  mipi/vout/even_linebuf/linebuf_read_q[18]_i_1/O
                         net (fo=1, routed)           0.049    11.074    mipi/vout/even_linebuf/linebuf_read_q0[18]
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.551    11.537    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[18]/C
                         clock pessimism             -0.254    11.283    
                         clock uncertainty           -0.065    11.218    
    SLICE_X11Y111        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.243    mipi/vout/even_linebuf/linebuf_read_q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.502ns (7.852%)  route 5.891ns (92.148%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD64E=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.557 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.837ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.725 r  mipi/vout/output_timing/h_pos_reg[1]/Q
                         net (fo=13, routed)          0.134     4.859    mipi/vout/output_timing/output_timing_h[1]
    SLICE_X14Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.016 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_6/O
                         net (fo=252, routed)         1.863     6.879    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/ADDRA0
    SLICE_X16Y111        RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     7.029 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           3.868    10.897    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_0
    SLICE_X16Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116    11.013 r  mipi/vout/even_linebuf/linebuf_read_q[0]_i_1/O
                         net (fo=1, routed)           0.026    11.039    mipi/vout/even_linebuf/linebuf_read_q0[0]
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572    11.557    mipi/vout/even_linebuf/output_clock
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/C
                         clock pessimism             -0.254    11.303    
                         clock uncertainty           -0.065    11.238    
    SLICE_X16Y114        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.263    mipi/vout/even_linebuf/linebuf_read_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.353ns (5.549%)  route 6.008ns (94.451%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.537 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.837ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.190 r  mipi/vout/output_timing/h_pos[6]_i_2/O
                         net (fo=5, routed)           0.193     5.383    mipi/vout/output_timing/h_pos[6]_i_2_n_0
    SLICE_X15Y119        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.471 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_1__0/O
                         net (fo=252, routed)         1.633     7.104    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/ADDRG5
    SLICE_X12Y111        RAMD64E (Prop_G6LUT_SLICEM_RADR5_O)
                                                      0.037     7.141 r  mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/RAMG/O
                         net (fo=1, routed)           3.768    10.909    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20_n_6
    SLICE_X11Y111        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    10.959 r  mipi/vout/even_linebuf/linebuf_read_q[20]_i_1/O
                         net (fo=1, routed)           0.048    11.007    mipi/vout/even_linebuf/linebuf_read_q0[20]
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.551    11.537    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[20]/C
                         clock pessimism             -0.254    11.283    
                         clock uncertainty           -0.065    11.218    
    SLICE_X11Y111        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.243    mipi/vout/even_linebuf/linebuf_read_q_reg[20]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.426ns (6.736%)  route 5.898ns (93.264%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 11.539 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.837ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.190 r  mipi/vout/output_timing/h_pos[6]_i_2/O
                         net (fo=5, routed)           0.193     5.383    mipi/vout/output_timing/h_pos[6]_i_2_n_0
    SLICE_X15Y119        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.471 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_1__0/O
                         net (fo=252, routed)         1.525     6.996    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/ADDRD5
    SLICE_X12Y112        RAMD64E (Prop_D6LUT_SLICEM_RADR5_O)
                                                      0.037     7.033 r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMD/O
                         net (fo=1, routed)           3.763    10.796    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20_n_3
    SLICE_X13Y111        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    10.919 r  mipi/vout/even_linebuf/linebuf_read_q[17]_i_1/O
                         net (fo=1, routed)           0.050    10.969    mipi/vout/even_linebuf/linebuf_read_q0[17]
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.553    11.539    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/C
                         clock pessimism             -0.254    11.285    
                         clock uncertainty           -0.065    11.220    
    SLICE_X13Y111        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.245    mipi/vout/even_linebuf/linebuf_read_q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.338ns (5.351%)  route 5.979ns (94.649%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.537 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.837ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.190 r  mipi/vout/output_timing/h_pos[6]_i_2/O
                         net (fo=5, routed)           0.193     5.383    mipi/vout/output_timing/h_pos[6]_i_2_n_0
    SLICE_X15Y119        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.471 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_1__0/O
                         net (fo=252, routed)         1.526     6.997    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/ADDRC5
    SLICE_X12Y112        RAMD64E (Prop_C6LUT_SLICEM_RADR5_O)
                                                      0.037     7.034 r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMC/O
                         net (fo=1, routed)           3.843    10.877    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20_n_2
    SLICE_X11Y111        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.912 r  mipi/vout/even_linebuf/linebuf_read_q[16]_i_1/O
                         net (fo=1, routed)           0.050    10.962    mipi/vout/even_linebuf/linebuf_read_q0[16]
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.551    11.537    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[16]/C
                         clock pessimism             -0.254    11.283    
                         clock uncertainty           -0.065    11.218    
    SLICE_X11Y111        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.243    mipi/vout/even_linebuf/linebuf_read_q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.417ns (6.610%)  route 5.892ns (93.390%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD64E=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 11.551 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.837ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.726 r  mipi/vout/output_timing/h_pos_reg[2]/Q
                         net (fo=11, routed)          0.367     5.092    mipi/vout/output_timing/output_timing_h[2]
    SLICE_X14Y118        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     5.208 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_5/O
                         net (fo=252, routed)         1.660     6.868    mipi/vout/odd_linebuf/linebuf_reg_0_63_21_27/ADDRG1
    SLICE_X20Y113        RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     6.991 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_21_27/RAMG/O
                         net (fo=1, routed)           3.817    10.808    mipi/vout/odd_linebuf/linebuf_reg_0_63_21_27_n_6
    SLICE_X19Y114        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098    10.906 r  mipi/vout/odd_linebuf/linebuf_read_q[27]_i_1__0/O
                         net (fo=1, routed)           0.048    10.954    mipi/vout/odd_linebuf/linebuf_read_q0[27]
    SLICE_X19Y114        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.565    11.551    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y114        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[27]/C
                         clock pessimism             -0.254    11.297    
                         clock uncertainty           -0.065    11.232    
    SLICE_X19Y114        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.257    mipi/vout/odd_linebuf/linebuf_read_q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.419ns (6.645%)  route 5.887ns (93.355%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 11.549 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.837ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.725 r  mipi/vout/output_timing/h_pos_reg[1]/Q
                         net (fo=13, routed)          0.134     4.859    mipi/vout/output_timing/output_timing_h[1]
    SLICE_X14Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.016 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_6/O
                         net (fo=252, routed)         1.864     6.880    mipi/vout/even_linebuf/linebuf_reg_128_191_35_39/ADDRE0
    SLICE_X15Y117        RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.148     7.028 r  mipi/vout/even_linebuf/linebuf_reg_128_191_35_39/RAME/O
                         net (fo=1, routed)           3.838    10.866    mipi/vout/even_linebuf/linebuf_reg_128_191_35_39_n_4
    SLICE_X13Y117        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.901 r  mipi/vout/even_linebuf/linebuf_read_q[39]_i_1/O
                         net (fo=1, routed)           0.050    10.951    mipi/vout/even_linebuf/linebuf_read_q0[39]
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.563    11.549    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[39]/C
                         clock pessimism             -0.254    11.295    
                         clock uncertainty           -0.065    11.230    
    SLICE_X13Y117        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.255    mipi/vout/even_linebuf/linebuf_read_q_reg[39]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.508ns (8.009%)  route 5.835ns (91.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 11.544 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.837ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.725 r  mipi/vout/output_timing/h_pos_reg[1]/Q
                         net (fo=13, routed)          0.134     4.859    mipi/vout/output_timing/output_timing_h[1]
    SLICE_X14Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.016 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_6/O
                         net (fo=252, routed)         1.905     6.920    mipi/vout/odd_linebuf/linebuf_reg_128_191_0_6/ADDRA0
    SLICE_X15Y111        RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     7.070 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           3.747    10.817    mipi/vout/odd_linebuf/linebuf_reg_128_191_0_6_n_0
    SLICE_X14Y112        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    10.939 r  mipi/vout/odd_linebuf/linebuf_read_q[0]_i_1__0/O
                         net (fo=1, routed)           0.049    10.988    mipi/vout/odd_linebuf/linebuf_read_q0[0]
    SLICE_X14Y112        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.558    11.544    mipi/vout/odd_linebuf/output_clock
    SLICE_X14Y112        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[0]/C
                         clock pessimism             -0.203    11.340    
                         clock uncertainty           -0.065    11.275    
    SLICE_X14Y112        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.300    mipi/vout/odd_linebuf/linebuf_read_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 0.508ns (8.082%)  route 5.778ns (91.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 11.539 - 6.734 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.837ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y118        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.725 r  mipi/vout/output_timing/h_pos_reg[1]/Q
                         net (fo=13, routed)          0.134     4.859    mipi/vout/output_timing/output_timing_h[1]
    SLICE_X14Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.016 r  mipi/vout/output_timing/linebuf_reg_0_63_0_6_i_6/O
                         net (fo=252, routed)         1.816     6.831    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/ADDRA0
    SLICE_X12Y111        RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     6.981 r  mipi/vout/even_linebuf/linebuf_reg_64_127_14_20/RAMA/O
                         net (fo=1, routed)           3.779    10.760    mipi/vout/even_linebuf/linebuf_reg_64_127_14_20_n_0
    SLICE_X13Y111        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    10.882 r  mipi/vout/even_linebuf/linebuf_read_q[14]_i_1/O
                         net (fo=1, routed)           0.049    10.931    mipi/vout/even_linebuf/linebuf_read_q0[14]
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.962    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.986 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.553    11.539    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[14]/C
                         clock pessimism             -0.254    11.285    
                         clock uncertainty           -0.065    11.220    
    SLICE_X13Y111        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.245    mipi/vout/even_linebuf/linebuf_read_q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 mipi/vout/output_timing/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.167%)  route 0.123ns (51.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.566ns (routing 0.837ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.923ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.566     4.818    mipi/vout/output_timing/output_clock
    SLICE_X12Y118        FDCE                                         r  mipi/vout/output_timing/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.875 f  mipi/vout/output_timing/v_pos_reg[9]/Q
                         net (fo=5, routed)           0.094     4.968    mipi/vout/output_timing/v_pos[9]
    SLICE_X12Y120        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.057     5.025 r  mipi/vout/output_timing/video_vsync_i_1/O
                         net (fo=1, routed)           0.029     5.054    mipi/vout/output_vsync
    SLICE_X12Y120        FDRE                                         r  mipi/vout/video_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.849     4.725    mipi/vout/output_clock
    SLICE_X12Y120        FDRE                                         r  mipi/vout/video_vsync_reg/C
                         clock pessimism              0.289     5.015    
    SLICE_X12Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.075    mipi/vout/video_vsync_reg
  -------------------------------------------------------------------
                         required time                         -5.075    
                         arrival time                           5.054    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_even_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_even_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      1.615ns (routing 0.837ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.923ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.615     4.867    mipi/debayer/clock
    SLICE_X15Y120        FDRE                                         r  mipi/debayer/pre_data_even_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.928 r  mipi/debayer/pre_data_even_reg[4]/Q
                         net (fo=1, routed)           0.106     5.034    mipi/debayer/pre_data_even[4]
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.825     4.702    mipi/debayer/clock
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[4]/C
                         clock pessimism              0.250     4.952    
    SLICE_X14Y121        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.014    mipi/debayer/output_data_even_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.014    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.081ns (33.451%)  route 0.161ns (66.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.923ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574     4.826    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.885 r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/Q
                         net (fo=2, routed)           0.139     5.024    mipi/vout/even_linebuf/Q[13]
    SLICE_X17Y120        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     5.046 r  mipi/vout/even_linebuf/video_prev_line_data[13]_i_1/O
                         net (fo=1, routed)           0.022     5.068    mipi/vout/output_prev_line_data[13]
    SLICE_X17Y120        FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.819     4.696    mipi/vout/output_clock
    SLICE_X17Y120        FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/C
                         clock pessimism              0.289     4.985    
    SLICE_X17Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.045    mipi/vout/video_prev_line_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           5.068    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.082ns (33.450%)  route 0.163ns (66.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.923ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574     4.826    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.885 r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/Q
                         net (fo=2, routed)           0.139     5.024    mipi/vout/even_linebuf/Q[13]
    SLICE_X17Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     5.047 r  mipi/vout/even_linebuf/video_data[13]_i_1/O
                         net (fo=1, routed)           0.024     5.071    mipi/vout/output_data[13]
    SLICE_X17Y120        FDRE                                         r  mipi/vout/video_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.819     4.696    mipi/vout/output_clock
    SLICE_X17Y120        FDRE                                         r  mipi/vout/video_data_reg[13]/C
                         clock pessimism              0.289     4.985    
    SLICE_X17Y120        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.045    mipi/vout/video_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_even_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_even_data_x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.612ns (routing 0.837ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.923ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.612     4.864    mipi/white_balance/clock
    SLICE_X11Y125        FDSE                                         r  mipi/white_balance/output_data_even_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.922 r  mipi/white_balance/output_data_even_reg[23]/Q
                         net (fo=1, routed)           0.071     4.993    pixel_combine/video_even_data_i[23]
    SLICE_X11Y125        FDCE                                         r  pixel_combine/video_even_data_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.840     4.716    pixel_combine/clk_148_5m
    SLICE_X11Y125        FDCE                                         r  pixel_combine/video_even_data_x_reg[23]/C
                         clock pessimism              0.188     4.904    
    SLICE_X11Y125        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.966    pixel_combine/video_even_data_x_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           4.993    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mipi/vout/video_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/last_block_c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.058ns (22.409%)  route 0.201ns (77.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.567ns (routing 0.837ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.923ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.567     4.819    mipi/vout/output_clock
    SLICE_X18Y119        FDRE                                         r  mipi/vout/video_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.877 r  mipi/vout/video_data_reg[12]/Q
                         net (fo=6, routed)           0.201     5.077    mipi/debayer/input_data[12]
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/last_block_c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.825     4.702    mipi/debayer/clock
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/last_block_c_reg[12]/C
                         clock pessimism              0.289     4.991    
    SLICE_X14Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.051    mipi/debayer/last_block_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.051    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.615ns (routing 0.837ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.923ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.615     4.867    mipi/debayer/clock
    SLICE_X13Y120        FDRE                                         r  mipi/debayer/pre_data_odd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.925 r  mipi/debayer/pre_data_odd_reg[20]/Q
                         net (fo=1, routed)           0.072     4.997    mipi/debayer/pre_data_odd[20]
    SLICE_X13Y120        FDRE                                         r  mipi/debayer/output_data_odd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.843     4.719    mipi/debayer/clock
    SLICE_X13Y120        FDRE                                         r  mipi/debayer/output_data_odd_reg[20]/C
                         clock pessimism              0.188     4.907    
    SLICE_X13Y120        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.969    mipi/debayer/output_data_odd_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           4.997    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.007ns (routing 0.508ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.835    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.852 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.007     2.859    mipi/debayer/clock
    SLICE_X18Y120        FDRE                                         r  mipi/debayer/pre_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.898 r  mipi/debayer/pre_hsync_reg/Q
                         net (fo=1, routed)           0.042     2.940    mipi/debayer/pre_hsync
    SLICE_X18Y120        FDRE                                         r  mipi/debayer/output_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.145     2.772    mipi/debayer/clock
    SLICE_X18Y120        FDRE                                         r  mipi/debayer/output_hsync_reg/C
                         clock pessimism              0.093     2.865    
    SLICE_X18Y120        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.911    mipi/debayer/output_hsync_reg
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mipi/vout/output_timing/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/output_timing/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.683%)  route 0.085ns (51.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.606ns (routing 0.837ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.923ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.606     4.858    mipi/vout/output_timing/output_clock
    SLICE_X14Y120        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.917 r  mipi/vout/output_timing/h_pos_reg[6]/Q
                         net (fo=10, routed)          0.063     4.980    mipi/vout/output_timing/output_timing_h[6]
    SLICE_X14Y119        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     5.002 r  mipi/vout/output_timing/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.022     5.024    mipi/vout/output_timing/p_0_in[7]
    SLICE_X14Y119        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_timing/output_clock
    SLICE_X14Y119        FDCE                                         r  mipi/vout/output_timing/h_pos_reg[7]/C
                         clock pessimism              0.289     4.935    
    SLICE_X14Y119        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.995    mipi/vout/output_timing/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.024    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.005ns (routing 0.508ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.571ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.835    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.852 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.005     2.856    mipi/white_balance/clock
    SLICE_X10Y128        FDRE                                         r  mipi/white_balance/output_data_odd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.894 r  mipi/white_balance/output_data_odd_reg[13]/Q
                         net (fo=1, routed)           0.057     2.951    pixel_combine/video_odd_data_i[13]
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.139     2.766    pixel_combine/clk_148_5m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/C
                         clock pessimism              0.107     2.873    
    SLICE_X11Y127        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.920    pixel_combine/video_odd_data_x_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_148_5m_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         6.734       5.444      BUFGCE_X0Y75   video_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         6.734       5.663      MMCM_X0Y3      video_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X16Y122  mipi/debayer/last_block_c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X16Y122  mipi/debayer/last_block_c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X14Y121  mipi/debayer/last_block_c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X16Y122  mipi/debayer/last_block_c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X16Y122  mipi/debayer/last_block_c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X16Y122  mipi/debayer/last_block_c_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X15Y119  mipi/debayer/last_block_c_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X14Y123  mipi/debayer/last_block_c_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X14Y121  mipi/debayer/last_block_c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X14Y121  mipi/debayer/last_block_c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X14Y121  mipi/debayer/last_block_c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X14Y121  mipi/debayer/last_block_c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.367       3.092      SLICE_X16Y122  mipi/debayer/last_block_c_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.322ns  (required time - arrival time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.537%)  route 1.131ns (76.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 42.391 - 37.037 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.373ns (routing 1.526ns, distribution 0.847ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.386ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.373     5.253    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.332 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.467     5.798    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state__0[2]
    SLICE_X45Y42         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.944 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.203     6.147    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]_0
    SLICE_X46Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.270 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.461     6.731    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101    42.391    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism             -0.199    42.193    
                         clock uncertainty           -0.080    42.113    
    SLICE_X46Y43         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    42.053    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         42.053    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 35.322    

Slack (MET) :             35.322ns  (required time - arrival time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.537%)  route 1.131ns (76.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 42.391 - 37.037 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.373ns (routing 1.526ns, distribution 0.847ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.386ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.373     5.253    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.332 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.467     5.798    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state__0[2]
    SLICE_X45Y42         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.944 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.203     6.147    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]_0
    SLICE_X46Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.270 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.461     6.731    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101    42.391    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism             -0.199    42.193    
                         clock uncertainty           -0.080    42.113    
    SLICE_X46Y43         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    42.053    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         42.053    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 35.322    

Slack (MET) :             35.322ns  (required time - arrival time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.537%)  route 1.131ns (76.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 42.391 - 37.037 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.373ns (routing 1.526ns, distribution 0.847ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.386ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.373     5.253    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.332 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.467     5.798    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state__0[2]
    SLICE_X45Y42         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.944 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.203     6.147    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]_0
    SLICE_X46Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.270 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.461     6.731    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101    42.391    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/C
                         clock pessimism             -0.199    42.193    
                         clock uncertainty           -0.080    42.113    
    SLICE_X46Y43         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    42.053    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         42.053    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 35.322    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.372ns (23.464%)  route 1.213ns (76.536%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 42.391 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.386ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.716     6.009    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y44         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.108 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.202     6.310    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X45Y43         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     6.414 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_2/O
                         net (fo=1, routed)           0.247     6.661    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     6.751 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_1/O
                         net (fo=1, routed)           0.049     6.800    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101    42.391    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism             -0.199    42.193    
                         clock uncertainty           -0.080    42.113    
    SLICE_X46Y43         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.138    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         42.138    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.168ns (11.996%)  route 1.232ns (88.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 42.390 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.386ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.664     5.957    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.569     6.615    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.100    42.390    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]/C
                         clock pessimism             -0.199    42.192    
                         clock uncertainty           -0.080    42.112    
    SLICE_X43Y43         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    42.052    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         42.052    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.399ns (27.255%)  route 1.065ns (72.745%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 1.526ns, distribution 0.817ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.386ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.343     5.223    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y35         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.302 r  hdmi/reset_power_on_i2c/cnt_reg[16]/Q
                         net (fo=2, routed)           0.146     5.448    hdmi/reset_power_on_i2c/cnt[16]
    SLICE_X45Y35         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.572 r  hdmi/reset_power_on_i2c/rst_reg_i_5/O
                         net (fo=1, routed)           0.092     5.664    hdmi/reset_power_on_i2c/rst_reg_i_5_n_0
    SLICE_X45Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.763 f  hdmi/reset_power_on_i2c/rst_reg_i_2/O
                         net (fo=2, routed)           0.049     5.811    hdmi/reset_power_on_i2c/rst_reg_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.908 r  hdmi/reset_power_on_i2c/rst_reg_i_1/O
                         net (fo=2, routed)           0.778     6.686    hdmi/reset_power_on_i2c/rst_reg_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093    42.384    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X44Y23         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                         clock pessimism             -0.199    42.185    
                         clock uncertainty           -0.080    42.105    
    SLICE_X44Y23         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    42.130    hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.168ns (12.639%)  route 1.161ns (87.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.386ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.664     5.957    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.498     6.544    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093    42.384    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]/C
                         clock pessimism             -0.199    42.185    
                         clock uncertainty           -0.080    42.105    
    SLICE_X43Y44         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    42.045    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[11]
  -------------------------------------------------------------------
                         required time                         42.045    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.168ns (12.639%)  route 1.161ns (87.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.386ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.664     5.957    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.498     6.544    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093    42.384    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[13]/C
                         clock pessimism             -0.199    42.185    
                         clock uncertainty           -0.080    42.105    
    SLICE_X43Y44         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    42.045    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[13]
  -------------------------------------------------------------------
                         required time                         42.045    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.168ns (12.639%)  route 1.161ns (87.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.386ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.664     5.957    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.498     6.544    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093    42.384    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                         clock pessimism             -0.199    42.185    
                         clock uncertainty           -0.080    42.105    
    SLICE_X43Y44         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    42.045    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]
  -------------------------------------------------------------------
                         required time                         42.045    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.168ns (12.629%)  route 1.162ns (87.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.386ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.664     5.957    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg_0
    SLICE_X46Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.499     6.545    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093    42.384    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.199    42.185    
                         clock uncertainty           -0.080    42.105    
    SLICE_X43Y44         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    42.046    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         42.046    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 35.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/read_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.094ns (48.294%)  route 0.101ns (51.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.103ns (routing 1.386ns, distribution 0.717ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.526ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.103     5.356    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y43         FDPE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.414 r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=33, routed)          0.077     5.491    hdmi/i2c_config/i2c_master_top_m0/byte_controller/Q[2]
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     5.527 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/read_i_1/O
                         net (fo=1, routed)           0.024     5.551    hdmi/i2c_config/i2c_master_top_m0/byte_controller_n_8
    SLICE_X45Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.378     5.258    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.199     5.456    
    SLICE_X45Y43         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.516    hdmi/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -5.516    
                         arrival time                           5.551    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.667%)  route 0.104ns (53.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.096ns (routing 1.386ns, distribution 0.710ns)
  Clock Net Delay (Destination): 2.368ns (routing 1.526ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.096     5.350    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.409 r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/Q
                         net (fo=1, routed)           0.094     5.503    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sr_reg[0][0]
    SLICE_X46Y41         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     5.535 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.010     5.545    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_14
    SLICE_X46Y41         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.368     5.248    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y41         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism              0.199     5.446    
    SLICE_X46Y41         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.508    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           5.545    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.093ns (51.407%)  route 0.088ns (48.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.099ns (routing 1.386ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.526ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.099     5.353    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y40         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.411 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=6, routed)           0.064     5.475    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[6]
    SLICE_X43Y40         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.510 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     5.534    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.356     5.236    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y40         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.199     5.434    
    SLICE_X43Y40         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.494    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.494    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      2.093ns (routing 1.386ns, distribution 0.707ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.526ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.093     5.347    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.405 r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/Q
                         net (fo=1, routed)           0.056     5.461    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]_0[7]
    SLICE_X46Y41         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     5.483 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.020     5.503    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.373     5.253    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y41         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.151     5.403    
    SLICE_X46Y41         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.463    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.503    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.094ns (49.077%)  route 0.098ns (50.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.104ns (routing 1.386ns, distribution 0.718ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.526ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.104     5.357    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.416 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.074     5.490    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[1]
    SLICE_X46Y43         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.525 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.024     5.549    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.370     5.250    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.199     5.448    
    SLICE_X46Y43         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.508    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           5.549    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/ld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.114ns (55.285%)  route 0.092ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.098ns (routing 1.386ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.377ns (routing 1.526ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.098     5.351    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.409 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=7, routed)           0.068     5.477    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X45Y42         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     5.533 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/ld_i_1/O
                         net (fo=1, routed)           0.024     5.557    hdmi/i2c_config/i2c_master_top_m0/byte_controller/ld8_out
    SLICE_X45Y42         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/ld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.377     5.257    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y42         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/ld_reg/C
                         clock pessimism              0.199     5.455    
    SLICE_X45Y42         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.515    hdmi/i2c_config/i2c_master_top_m0/byte_controller/ld_reg
  -------------------------------------------------------------------
                         required time                         -5.515    
                         arrival time                           5.557    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.760%)  route 0.037ns (38.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      1.287ns (routing 0.830ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.927ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.287     3.140    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.179 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/Q
                         net (fo=5, routed)           0.030     3.208    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[16]
    SLICE_X43Y44         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     3.228 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.007     3.235    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.452     3.080    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y44         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism              0.066     3.146    
    SLICE_X43Y44         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.193    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Net Delay (Source):      1.288ns (routing 0.830ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.288     3.140    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.179 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/Q
                         net (fo=1, routed)           0.058     3.237    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg_n_0_[1]
    SLICE_X44Y39         FDSE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y39         FDSE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism              0.064     3.146    
    SLICE_X44Y39         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.193    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.081ns (40.123%)  route 0.121ns (59.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.253ns
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      2.101ns (routing 1.386ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.526ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101     5.354    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.413 f  hdmi/i2c_config/i2c_master_top_m0/start_reg/Q
                         net (fo=7, routed)           0.099     5.512    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]
    SLICE_X45Y43         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     5.534 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.022     5.556    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_11
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.373     5.253    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.199     5.451    
    SLICE_X45Y43         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.511    hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           5.556    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Net Delay (Source):      1.291ns (routing 0.830ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.927ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.291     3.143    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.182 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.059     3.241    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X43Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.457     3.085    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.064     3.149    
    SLICE_X43Y39         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.195    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y91  video_clk/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X46Y40  hdmi/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X46Y39  hdmi/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y41  hdmi/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y41  hdmi/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X46Y40  hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X46Y40  hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X46Y40  hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X46Y40  hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y39  hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y39  hdmi/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.294ns,  Total Violation       -6.040ns
PW    :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.079ns (3.252%)  route 2.350ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 8.571 - 3.367 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.029ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.935ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.112     4.995    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X4Y139         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.074 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=51, routed)          2.350     7.424    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y15         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.948     8.571    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     8.291    
                         clock uncertainty           -0.060     8.231    
    RAMB36_X3Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277     7.954    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.079ns (3.467%)  route 2.199ns (96.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 8.473 - 3.367 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.029ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.935ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.112     4.995    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X4Y139         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.074 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=51, routed)          2.199     7.273    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y14         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.850     8.473    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     8.193    
                         clock uncertainty           -0.060     8.133    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277     7.856    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.165ns (6.484%)  route 2.380ns (93.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 8.434 - 3.367 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 1.029ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.935ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.107     4.990    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y123         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.066 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=140, routed)         2.331     7.396    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1
    SLICE_X27Y75         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     7.485 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[64]_INST_0/O
                         net (fo=1, routed)           0.049     7.534    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/DIN_I[64]
    SLICE_X27Y75         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.810     8.434    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y75         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]/C
                         clock pessimism             -0.280     8.154    
                         clock uncertainty           -0.060     8.093    
    SLICE_X27Y75         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.118    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.172ns (6.831%)  route 2.346ns (93.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 8.434 - 3.367 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 1.029ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.935ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.107     4.990    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y123         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.066 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=140, routed)         2.331     7.396    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1
    SLICE_X27Y75         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     7.492 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[65]_INST_0/O
                         net (fo=1, routed)           0.015     7.507    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/DIN_I[65]
    SLICE_X27Y75         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.810     8.434    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X27Y75         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]/C
                         clock pessimism             -0.280     8.154    
                         clock uncertainty           -0.060     8.093    
    SLICE_X27Y75         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.118    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.080ns (3.543%)  route 2.178ns (96.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 8.571 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 1.029ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.935ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.116     4.999    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X4Y136         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.079 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=51, routed)          2.178     7.257    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y15         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.948     8.571    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     8.291    
                         clock uncertainty           -0.060     8.231    
    RAMB36_X3Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337     7.894    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.201ns (7.791%)  route 2.379ns (92.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 8.528 - 3.367 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 1.029ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.935ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.107     4.990    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y123         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.069 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/Q
                         net (fo=85, routed)          2.330     7.399    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0
    SLICE_X39Y93         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     7.521 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[102]_INST_0/O
                         net (fo=1, routed)           0.049     7.570    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/DIN_I[102]
    SLICE_X39Y93         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.904     8.528    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X39Y93         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]/C
                         clock pessimism             -0.280     8.248    
                         clock uncertainty           -0.060     8.188    
    SLICE_X39Y93         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.213    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.175ns (7.030%)  route 2.314ns (92.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 8.441 - 3.367 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 1.029ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.935ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.107     4.990    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y123         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.069 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/Q
                         net (fo=85, routed)          2.264     7.333    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0
    SLICE_X3Y95          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     7.429 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[34]_INST_0/O
                         net (fo=1, routed)           0.050     7.479    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/DIN_I[34]
    SLICE_X3Y95          FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.817     8.441    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X3Y95          FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]/C
                         clock pessimism             -0.280     8.161    
                         clock uncertainty           -0.060     8.100    
    SLICE_X3Y95          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.125    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.080ns (3.755%)  route 2.051ns (96.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 8.463 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 1.029ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.935ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.116     4.999    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X4Y136         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.079 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=51, routed)          2.051     7.129    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y14         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.840     8.463    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     8.183    
                         clock uncertainty           -0.060     8.123    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337     7.786    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.164ns (6.658%)  route 2.299ns (93.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 8.426 - 3.367 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 1.029ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.935ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.107     4.990    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X5Y123         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.066 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=140, routed)         2.249     7.315    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1
    SLICE_X14Y101        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     7.403 r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=1, routed)           0.050     7.453    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/DIN_I[24]
    SLICE_X14Y101        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.802     8.426    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X14Y101        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]/C
                         clock pessimism             -0.280     8.146    
                         clock uncertainty           -0.060     8.086    
    SLICE_X14Y101        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.111    mipi/mipi_dphy_ila/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.080ns (3.539%)  route 2.180ns (96.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 8.561 - 3.367 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.029ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.935ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.134     5.016    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X3Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.096 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=51, routed)          2.180     7.277    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.938     8.561    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E2                                     r  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     8.281    
                         clock uncertainty           -0.060     8.221    
    RAMB36_X3Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285     7.936    mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.294ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.061ns (2.829%)  route 2.095ns (97.171%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.029ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X9Y120         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.037     5.157 r  pixel_combine/video_data_o[5]_i_1/O
                         net (fo=1, routed)           0.012     5.169    pixel_combine/video_data_out_x[5]
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.109     4.992    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
                         clock pessimism              0.409     5.401    
    SLICE_X9Y120         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     5.463    pixel_combine/video_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.294ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.061ns (2.829%)  route 2.095ns (97.171%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.029ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X9Y121         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.037     5.157 r  pixel_combine/video_data_o[7]_i_1/O
                         net (fo=1, routed)           0.012     5.169    pixel_combine/video_data_out_x[7]
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.109     4.992    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[7]/C
                         clock pessimism              0.409     5.401    
    SLICE_X9Y121         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     5.463    pixel_combine/video_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.289ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.056ns (2.606%)  route 2.093ns (97.394%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.864     5.120    pixel_combine/clk_297m
    SLICE_X11Y126        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     5.152 r  pixel_combine/video_data_o[9]_i_1/O
                         net (fo=1, routed)           0.009     5.161    pixel_combine/video_data_out_x[9]
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
                         clock pessimism              0.409     5.389    
    SLICE_X11Y126        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.451    pixel_combine/video_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.271ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.059ns (2.710%)  route 2.118ns (97.290%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.029ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X9Y120         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     5.155 r  pixel_combine/video_data_o[4]_i_1/O
                         net (fo=1, routed)           0.035     5.190    pixel_combine/video_data_out_x[4]
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.109     4.992    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
                         clock pessimism              0.409     5.401    
    SLICE_X9Y120         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.461    pixel_combine/video_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.271ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.059ns (2.710%)  route 2.118ns (97.290%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.029ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X9Y121         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     5.155 r  pixel_combine/video_data_o[6]_i_1/O
                         net (fo=1, routed)           0.035     5.190    pixel_combine/video_data_out_x[6]
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.109     4.992    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
                         clock pessimism              0.409     5.401    
    SLICE_X9Y121         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.461    pixel_combine/video_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.269ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.059ns (2.723%)  route 2.108ns (97.277%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.864     5.120    pixel_combine/clk_297m
    SLICE_X11Y126        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.155 r  pixel_combine/video_data_o[8]_i_1/O
                         net (fo=1, routed)           0.024     5.179    pixel_combine/video_data_out_x[8]
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
                         clock pessimism              0.409     5.389    
    SLICE_X11Y126        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.449    pixel_combine/video_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.449    
                         arrival time                           5.179    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.268ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.077ns (3.549%)  route 2.093ns (96.452%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.864     5.120    pixel_combine/clk_297m
    SLICE_X11Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.053     5.173 r  pixel_combine/video_data_o[15]_i_1/O
                         net (fo=1, routed)           0.009     5.182    pixel_combine/video_data_out_x[15]
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
                         clock pessimism              0.409     5.389    
    SLICE_X11Y126        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.451    pixel_combine/video_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.259ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.086ns (3.946%)  route 2.094ns (96.054%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.029ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.865     5.121    pixel_combine/clk_297m
    SLICE_X11Y123        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.062     5.183 r  pixel_combine/video_data_o[23]_i_1/O
                         net (fo=1, routed)           0.009     5.192    pixel_combine/video_data_out_x[23]
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.098     4.981    pixel_combine/clk_297m
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
                         clock pessimism              0.409     5.390    
    SLICE_X11Y123        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.452    pixel_combine/video_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           5.192    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.256ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.087ns (3.986%)  route 2.096ns (96.014%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.029ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.867     5.123    pixel_combine/clk_297m
    SLICE_X11Y123        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     5.186 r  pixel_combine/video_data_o[19]_i_1/O
                         net (fo=1, routed)           0.009     5.195    pixel_combine/video_data_out_x[19]
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.098     4.981    pixel_combine/clk_297m
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
                         clock pessimism              0.409     5.390    
    SLICE_X11Y123        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.452    pixel_combine/video_data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.249ns  (arrival time - required time)
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.081ns (3.704%)  route 2.106ns (96.296%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.426ns (routing 0.643ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.864     5.120    pixel_combine/clk_297m
    SLICE_X11Y126        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     5.177 r  pixel_combine/video_data_o[14]_i_1/O
                         net (fo=1, routed)           0.022     5.199    pixel_combine/video_data_out_x[14]
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[14]/C
                         clock pessimism              0.409     5.389    
    SLICE_X11Y126        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.449    pixel_combine/video_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.449    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                 -0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.367       1.798      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.367       1.798      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.367       1.798      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.367       1.798      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.367       1.798      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.367       1.798      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.367       1.798      RAMB36_X0Y20  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.367       1.798      RAMB36_X0Y20  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.367       1.798      RAMB36_X1Y15  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.367       1.798      RAMB36_X1Y15  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB18_X0Y46  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB36_X1Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.684       1.142      RAMB36_X0Y21  mipi/mipi_dphy_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock
  To Clock:  csi_byte_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.445ns (7.656%)  route 5.367ns (92.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     7.020 r  mipi/unpack10/dout_int[33]_i_2/O
                         net (fo=1, routed)           0.446     7.466    mipi/unpack10/dout_int[33]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     7.589 r  mipi/unpack10/dout_int[33]_i_1/O
                         net (fo=1, routed)           0.066     7.655    mipi/unpack10/dout_int[33]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y110        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/dout_int_reg[33]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.329ns (5.901%)  route 5.246ns (94.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     6.831 r  mipi/unpack10/dout_int[35]_i_2/O
                         net (fo=1, routed)           0.503     7.334    mipi/unpack10/dout_int[35]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     7.369 r  mipi/unpack10/dout_int[35]_i_1/O
                         net (fo=1, routed)           0.050     7.419    mipi/unpack10/dout_int[35]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/C
                         clock pessimism              0.019    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X17Y108        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.587    mipi/unpack10/dout_int_reg[35]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.345ns (6.492%)  route 4.969ns (93.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     7.006 r  mipi/unpack10/dout_int[25]_i_2/O
                         net (fo=1, routed)           0.042     7.048    mipi/unpack10/dout_int[25]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.085 r  mipi/unpack10/dout_int[25]_i_1/O
                         net (fo=1, routed)           0.072     7.157    mipi/unpack10/dout_int[25]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/dout_int_reg[25]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 mipi/link/wordalign/word_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.341ns (6.536%)  route 4.876ns (93.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.010ns, distribution 0.794ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.009ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.804     1.826    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.905 r  mipi/link/wordalign/word_out_reg[18]/Q
                         net (fo=6, routed)           2.186     4.091    mipi/depacket/data[18]
    SLICE_X13Y107        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.214 r  mipi/depacket/payload_out[18]_INST_0/O
                         net (fo=6, routed)           2.209     6.423    mipi/unpack10/data_in[18]
    SLICE_X18Y109        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     6.527 r  mipi/unpack10/dout_int[34]_i_2/O
                         net (fo=1, routed)           0.431     6.958    mipi/unpack10/dout_int[34]_i_2_n_0
    SLICE_X18Y109        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.993 r  mipi/unpack10/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.050     7.043    mipi/unpack10/dout_int[34]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.719    11.572    mipi/unpack10/clock
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism              0.019    11.591    
                         clock uncertainty           -0.035    11.555    
    SLICE_X18Y109        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.580    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.316ns (6.138%)  route 4.832ns (93.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.817 r  mipi/unpack10/dout_int[27]_i_2/O
                         net (fo=1, routed)           0.090     6.907    mipi/unpack10/dout_int[27]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     6.943 r  mipi/unpack10/dout_int[27]_i_1/O
                         net (fo=1, routed)           0.049     6.992    mipi/unpack10/dout_int[27]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/C
                         clock pessimism              0.019    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X17Y108        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.587    mipi/unpack10/dout_int_reg[27]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.335ns (6.547%)  route 4.782ns (93.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.009ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.451     6.750    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.902 r  mipi/unpack10/dout_int[17]_i_1/O
                         net (fo=1, routed)           0.058     6.960    mipi/unpack10/dout_int[17]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.732    11.585    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/C
                         clock pessimism              0.019    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X16Y109        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.594    mipi/unpack10/dout_int_reg[17]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.345ns (6.849%)  route 4.692ns (93.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.832 r  mipi/unpack10/bytes_int[18]_i_1/O
                         net (fo=1, routed)           0.049     6.881    mipi/unpack10/bytes_int[18]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/C
                         clock pessimism              0.019    11.595    
                         clock uncertainty           -0.035    11.560    
    SLICE_X18Y110        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.585    mipi/unpack10/bytes_int_reg[18]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.281ns (5.573%)  route 4.761ns (94.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.422     6.721    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.819 r  mipi/unpack10/bytes_int[1]_i_1/O
                         net (fo=1, routed)           0.066     6.885    mipi/unpack10/bytes_int[1]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y109        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/bytes_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.283ns (5.624%)  route 4.749ns (94.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.417     6.716    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.816 r  mipi/unpack10/bytes_int[9]_i_1/O
                         net (fo=1, routed)           0.059     6.875    mipi/unpack10/bytes_int[9]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y109        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/bytes_int_reg[9]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock_1 rise@10.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.356ns (7.099%)  route 4.658ns (92.901%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.843 r  mipi/unpack10/bytes_int[10]_i_1/O
                         net (fo=1, routed)           0.015     6.858    mipi/unpack10/bytes_int[10]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/C
                         clock pessimism              0.019    11.595    
                         clock uncertainty           -0.035    11.560    
    SLICE_X18Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.585    mipi/unpack10/bytes_int_reg[10]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.063ns (19.078%)  route 0.267ns (80.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.461ns (routing 0.007ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.461     1.005    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.046 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.241     1.287    mipi/depacket/state__0[1]
    SLICE_X9Y108         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.309 r  mipi/depacket/bytes_read[3]_i_1/O
                         net (fo=1, routed)           0.026     1.335    mipi/depacket/bytes_read[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/depacket/clock
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/C
                         clock pessimism             -0.011     1.223    
                         clock uncertainty            0.035     1.259    
    SLICE_X9Y108         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.305    mipi/depacket/bytes_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.957%)  route 0.262ns (87.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.451     0.995    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.034 r  mipi/link/wordalign/word_dly_0_reg[11]/Q
                         net (fo=2, routed)           0.262     1.296    mipi/link/wordalign/word_dly_0[11]
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.511     1.229    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/C
                         clock pessimism             -0.055     1.175    
                         clock uncertainty            0.035     1.210    
    SLICE_X8Y104         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.257    mipi/link/wordalign/word_dly_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.826%)  route 0.265ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.007ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.455     0.999    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.038 r  mipi/link/wordalign/word_dly_0_reg[5]/Q
                         net (fo=2, routed)           0.265     1.303    mipi/link/wordalign/word_dly_0[5]
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/C
                         clock pessimism             -0.055     1.179    
                         clock uncertainty            0.035     1.214    
    SLICE_X8Y107         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.261    mipi/link/wordalign/word_dly_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_A6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_B6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_C6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_D6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_E6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_F6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_G6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi2

Setup :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.427ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi/link/d1phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.326    mipi/link/d1phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.326    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d2phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.331    mipi/link/d2phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.331    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d0phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.305    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.035     3.270    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.332    mipi/link/d0phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.730    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.877 r  mipi/link/d3phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.149     2.954    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.971 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.304    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.345    mipi/link/d3phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d3phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
                         clock uncertainty            0.035     2.797    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     2.950    mipi/link/d3phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d0phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
                         clock uncertainty            0.035     2.797    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.940    mipi/link/d0phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d2phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
                         clock uncertainty            0.035     2.795    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.938    mipi/link/d2phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d1phy/IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
                         clock uncertainty            0.035     2.795    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.929    mipi/link/d1phy/ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.097    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock_1
  To Clock:  csi_byte_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.445ns (7.656%)  route 5.367ns (92.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     7.020 r  mipi/unpack10/dout_int[33]_i_2/O
                         net (fo=1, routed)           0.446     7.466    mipi/unpack10/dout_int[33]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     7.589 r  mipi/unpack10/dout_int[33]_i_1/O
                         net (fo=1, routed)           0.066     7.655    mipi/unpack10/dout_int[33]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[33]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y110        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/dout_int_reg[33]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.329ns (5.901%)  route 5.246ns (94.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     6.831 r  mipi/unpack10/dout_int[35]_i_2/O
                         net (fo=1, routed)           0.503     7.334    mipi/unpack10/dout_int[35]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     7.369 r  mipi/unpack10/dout_int[35]_i_1/O
                         net (fo=1, routed)           0.050     7.419    mipi/unpack10/dout_int[35]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[35]/C
                         clock pessimism              0.019    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X17Y108        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.587    mipi/unpack10/dout_int_reg[35]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.345ns (6.492%)  route 4.969ns (93.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.582     6.881    mipi/unpack10/data_in[9]
    SLICE_X16Y110        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     7.006 r  mipi/unpack10/dout_int[25]_i_2/O
                         net (fo=1, routed)           0.042     7.048    mipi/unpack10/dout_int[25]_i_2_n_0
    SLICE_X16Y110        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.085 r  mipi/unpack10/dout_int[25]_i_1/O
                         net (fo=1, routed)           0.072     7.157    mipi/unpack10/dout_int[25]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y110        FDRE                                         r  mipi/unpack10/dout_int_reg[25]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/dout_int_reg[25]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 mipi/link/wordalign/word_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.341ns (6.536%)  route 4.876ns (93.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.010ns, distribution 0.794ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.009ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.804     1.826    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.905 r  mipi/link/wordalign/word_out_reg[18]/Q
                         net (fo=6, routed)           2.186     4.091    mipi/depacket/data[18]
    SLICE_X13Y107        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.214 r  mipi/depacket/payload_out[18]_INST_0/O
                         net (fo=6, routed)           2.209     6.423    mipi/unpack10/data_in[18]
    SLICE_X18Y109        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     6.527 r  mipi/unpack10/dout_int[34]_i_2/O
                         net (fo=1, routed)           0.431     6.958    mipi/unpack10/dout_int[34]_i_2_n_0
    SLICE_X18Y109        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.993 r  mipi/unpack10/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.050     7.043    mipi/unpack10/dout_int[34]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.719    11.572    mipi/unpack10/clock
    SLICE_X18Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism              0.019    11.591    
                         clock uncertainty           -0.035    11.555    
    SLICE_X18Y109        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.580    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.316ns (6.138%)  route 4.832ns (93.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.009ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276     4.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     4.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.417     6.727    mipi/unpack10/data_in[11]
    SLICE_X17Y108        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.817 r  mipi/unpack10/dout_int[27]_i_2/O
                         net (fo=1, routed)           0.090     6.907    mipi/unpack10/dout_int[27]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     6.943 r  mipi/unpack10/dout_int[27]_i_1/O
                         net (fo=1, routed)           0.049     6.992    mipi/unpack10/dout_int[27]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.725    11.578    mipi/unpack10/clock
    SLICE_X17Y108        FDRE                                         r  mipi/unpack10/dout_int_reg[27]/C
                         clock pessimism              0.019    11.597    
                         clock uncertainty           -0.035    11.562    
    SLICE_X17Y108        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.587    mipi/unpack10/dout_int_reg[27]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.335ns (6.547%)  route 4.782ns (93.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.009ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.451     6.750    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.902 r  mipi/unpack10/dout_int[17]_i_1/O
                         net (fo=1, routed)           0.058     6.960    mipi/unpack10/dout_int[17]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.732    11.585    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/dout_int_reg[17]/C
                         clock pessimism              0.019    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X16Y109        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.594    mipi/unpack10/dout_int_reg[17]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.345ns (6.849%)  route 4.692ns (93.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.832 r  mipi/unpack10/bytes_int[18]_i_1/O
                         net (fo=1, routed)           0.049     6.881    mipi/unpack10/bytes_int[18]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[18]/C
                         clock pessimism              0.019    11.595    
                         clock uncertainty           -0.035    11.560    
    SLICE_X18Y110        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.585    mipi/unpack10/bytes_int_reg[18]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.281ns (5.573%)  route 4.761ns (94.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.422     6.721    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.819 r  mipi/unpack10/bytes_int[1]_i_1/O
                         net (fo=1, routed)           0.066     6.885    mipi/unpack10/bytes_int[1]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[1]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y109        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/bytes_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.283ns (5.624%)  route 4.749ns (94.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.009ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273     4.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     4.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.417     6.716    mipi/unpack10/data_in[9]
    SLICE_X16Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.816 r  mipi/unpack10/bytes_int[9]_i_1/O
                         net (fo=1, routed)           0.059     6.875    mipi/unpack10/bytes_int[9]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.733    11.586    mipi/unpack10/clock
    SLICE_X16Y109        FDRE                                         r  mipi/unpack10/bytes_int_reg[9]/C
                         clock pessimism              0.019    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X16Y109        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.595    mipi/unpack10/bytes_int_reg[9]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (csi_byte_clock rise@10.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.356ns (7.099%)  route 4.658ns (92.901%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.009ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821     1.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343     4.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.301     6.710    mipi/unpack10/data_in[26]
    SLICE_X18Y110        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.843 r  mipi/unpack10/bytes_int[10]_i_1/O
                         net (fo=1, routed)           0.015     6.858    mipi/unpack10/bytes_int[10]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.724    11.577    mipi/unpack10/clock
    SLICE_X18Y110        FDRE                                         r  mipi/unpack10/bytes_int_reg[10]/C
                         clock pessimism              0.019    11.595    
                         clock uncertainty           -0.035    11.560    
    SLICE_X18Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.585    mipi/unpack10/bytes_int_reg[10]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.063ns (19.078%)  route 0.267ns (80.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.461ns (routing 0.007ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.461     1.005    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.046 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.241     1.287    mipi/depacket/state__0[1]
    SLICE_X9Y108         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.309 r  mipi/depacket/bytes_read[3]_i_1/O
                         net (fo=1, routed)           0.026     1.335    mipi/depacket/bytes_read[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/depacket/clock
    SLICE_X9Y108         FDRE                                         r  mipi/depacket/bytes_read_reg[3]/C
                         clock pessimism             -0.011     1.223    
                         clock uncertainty            0.035     1.259    
    SLICE_X9Y108         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.305    mipi/depacket/bytes_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.957%)  route 0.262ns (87.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.451ns (routing 0.007ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.451     0.995    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.034 r  mipi/link/wordalign/word_dly_0_reg[11]/Q
                         net (fo=2, routed)           0.262     1.296    mipi/link/wordalign/word_dly_0[11]
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.511     1.229    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[11]/C
                         clock pessimism             -0.055     1.175    
                         clock uncertainty            0.035     1.210    
    SLICE_X8Y104         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.257    mipi/link/wordalign/word_dly_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.826%)  route 0.265ns (87.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.007ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.007ns, distribution 0.509ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.455     0.999    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.038 r  mipi/link/wordalign/word_dly_0_reg[5]/Q
                         net (fo=2, routed)           0.265     1.303    mipi/link/wordalign/word_dly_0[5]
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.516     1.234    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[5]/C
                         clock pessimism             -0.055     1.179    
                         clock uncertainty            0.035     1.214    
    SLICE_X8Y107         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.261    mipi/link/wordalign/word_dly_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_A6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMA
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_B6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMB
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_C6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMC
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_D6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMD
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_E6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAME
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_F6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMF
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             csi_byte_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.099ns (30.933%)  route 0.221ns (69.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.468ns (routing 0.007ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.007ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.468     1.012    mipi/unpack10/clock
    SLICE_X15Y114        FDRE                                         r  mipi/unpack10/dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.051 r  mipi/unpack10/dout_valid_reg/Q
                         net (fo=8, routed)           0.108     1.158    mipi/vout/even_linebuf/pixel_data_valid
    SLICE_X14Y115        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.218 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_i_7/O
                         net (fo=48, routed)          0.113     1.332    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WE
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/WE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.551     1.269    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG/CLK
                         clock pessimism             -0.011     1.258    
                         clock uncertainty            0.035     1.294    
    SLICE_X16Y117        RAMD64E (Hold_G6LUT_SLICEM_CLK_WE)
                                                     -0.004     1.290    mipi/vout/even_linebuf/linebuf_reg_0_63_28_34/RAMG
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.521ns  (logic 0.076ns (14.587%)  route 0.445ns (85.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X12Y173        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y173        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.505ns  (logic 0.077ns (15.248%)  route 0.428ns (84.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X12Y171        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.428     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y172        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.404ns  (logic 0.079ns (19.554%)  route 0.325ns (80.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X11Y161        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.325     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y161        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.391ns  (logic 0.078ns (19.949%)  route 0.313ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y160        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313     0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y160        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X12Y173        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.311     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y173        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y160        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y160        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.244ns  (logic 0.078ns (31.967%)  route 0.166ns (68.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X12Y171        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.166     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y172        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.239ns  (logic 0.079ns (33.054%)  route 0.160ns (66.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y160        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.160     0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y160        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  3.153    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock_1
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.394ns,  Total Violation       -1.394ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.046ns (8.070%)  route 0.524ns (91.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 6.543 - 5.000 ) 
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.504     1.222    mipi/link/clkdet/byte_clock
    SLICE_X8Y103         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.046     1.268 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.288    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.960     6.543    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.543    
                         clock uncertainty           -0.035     6.508    
    SLICE_X8Y103         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.532    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.394ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - csi_byte_clock_1 fall@5.000ns)
  Data Path Delay:        0.722ns  (logic 0.032ns (4.432%)  route 0.690ns (95.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 7.872 - 5.000 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 5.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.384 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.424 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.853 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.681     6.534    mipi/link/clkdet/byte_clock
    SLICE_X8Y103         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.566 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.575    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y103         FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     7.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.872    
                         clock uncertainty            0.035     7.907    
    SLICE_X8Y103         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.969    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.969    
                         arrival time                           6.575    
  -------------------------------------------------------------------
                         slack                                 -1.394    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.394ns,  Total Violation       -1.394ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.046ns (8.070%)  route 0.524ns (91.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 6.543 - 5.000 ) 
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.504     1.222    mipi/link/clkdet/byte_clock
    SLICE_X8Y103         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.046     1.268 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.288    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.960     6.543    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.543    
                         clock uncertainty           -0.035     6.508    
    SLICE_X8Y103         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.532    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.394ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - csi_byte_clock fall@5.000ns)
  Data Path Delay:        0.722ns  (logic 0.032ns (4.432%)  route 0.690ns (95.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 7.872 - 5.000 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 5.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.710ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     5.384 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.424 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.853 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.681     6.534    mipi/link/clkdet/byte_clock
    SLICE_X8Y103         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.566 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.575    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y103         FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.733     7.872    mipi/link/clkdet/ref_clock
    SLICE_X8Y103         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.872    
                         clock uncertainty            0.035     7.907    
    SLICE_X8Y103         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.969    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.969    
                         arrival time                           6.575    
  -------------------------------------------------------------------
                         slack                                 -1.394    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock_1
  To Clock:  clk_148_5m_clk_wiz_0

Setup :           81  Failing Endpoints,  Worst Slack       -1.524ns,  Total Violation     -117.605ns
Hold  :           81  Failing Endpoints,  Worst Slack       -0.632ns,  Total Violation      -43.211ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.315ns  (logic 0.421ns (9.757%)  route 3.894ns (90.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 1674.857 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 1671.887 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.865ns (routing 0.010ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.837ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.865  1671.887    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305  1672.192 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           3.868  1676.060    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_0
    SLICE_X16Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116  1676.176 r  mipi/vout/even_linebuf/linebuf_read_q[0]_i_1/O
                         net (fo=1, routed)           0.026  1676.202    mipi/vout/even_linebuf/linebuf_read_q0[0]
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572  1674.857    mipi/vout/even_linebuf/output_clock
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/C
                         clock pessimism              0.000  1674.857    
                         clock uncertainty           -0.204  1674.653    
    SLICE_X16Y114        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025  1674.678    mipi/vout/even_linebuf/linebuf_read_q_reg[0]
  -------------------------------------------------------------------
                         required time                       1674.678    
                         arrival time                       -1676.202    
  -------------------------------------------------------------------
                         slack                                 -1.524    

Slack (VIOLATED) :        -1.519ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.317ns  (logic 0.385ns (8.918%)  route 3.932ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 1674.859 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y116        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295  1672.178 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/O
                         net (fo=1, routed)           3.883  1676.061    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13_n_6
    SLICE_X19Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090  1676.151 r  mipi/vout/odd_linebuf/linebuf_read_q[13]_i_1__0/O
                         net (fo=1, routed)           0.049  1676.200    mipi/vout/odd_linebuf/linebuf_read_q0[13]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574  1674.859    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
                         clock pessimism              0.000  1674.859    
                         clock uncertainty           -0.204  1674.656    
    SLICE_X19Y116        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1674.681    mipi/vout/odd_linebuf/linebuf_read_q_reg[13]
  -------------------------------------------------------------------
                         required time                       1674.680    
                         arrival time                       -1676.200    
  -------------------------------------------------------------------
                         slack                                 -1.519    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.309ns  (logic 0.396ns (9.190%)  route 3.913ns (90.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 1674.855 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.837ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307  1672.190 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/O
                         net (fo=1, routed)           3.864  1676.054    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_1
    SLICE_X19Y117        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089  1676.143 r  mipi/vout/even_linebuf/linebuf_read_q[8]_i_1/O
                         net (fo=1, routed)           0.049  1676.192    mipi/vout/even_linebuf/linebuf_read_q0[8]
    SLICE_X19Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.570  1674.855    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[8]/C
                         clock pessimism              0.000  1674.855    
                         clock uncertainty           -0.204  1674.651    
    SLICE_X19Y117        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025  1674.676    mipi/vout/even_linebuf/linebuf_read_q_reg[8]
  -------------------------------------------------------------------
                         required time                       1674.676    
                         arrival time                       -1676.192    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.304ns  (logic 0.391ns (9.085%)  route 3.913ns (90.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 1674.859 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y116        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.185 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/O
                         net (fo=1, routed)           3.864  1676.049    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13_n_4
    SLICE_X19Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089  1676.138 r  mipi/vout/odd_linebuf/linebuf_read_q[11]_i_1__0/O
                         net (fo=1, routed)           0.049  1676.187    mipi/vout/odd_linebuf/linebuf_read_q0[11]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574  1674.859    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/C
                         clock pessimism              0.000  1674.859    
                         clock uncertainty           -0.204  1674.656    
    SLICE_X19Y116        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025  1674.681    mipi/vout/odd_linebuf/linebuf_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                       1674.680    
                         arrival time                       -1676.187    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.308ns  (logic 0.355ns (8.240%)  route 3.953ns (91.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 1674.864 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.837ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305  1672.188 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/O
                         net (fo=1, routed)           3.905  1676.093    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_0
    SLICE_X19Y118        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1676.143 r  mipi/vout/even_linebuf/linebuf_read_q[7]_i_1/O
                         net (fo=1, routed)           0.048  1676.191    mipi/vout/even_linebuf/linebuf_read_q0[7]
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.579  1674.864    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[7]/C
                         clock pessimism              0.000  1674.864    
                         clock uncertainty           -0.204  1674.660    
    SLICE_X19Y118        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1674.685    mipi/vout/even_linebuf/linebuf_read_q_reg[7]
  -------------------------------------------------------------------
                         required time                       1674.685    
                         arrival time                       -1676.191    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.308ns  (logic 0.451ns (10.469%)  route 3.857ns (89.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 1674.861 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 1671.880 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.858ns (routing 0.010ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.837ns, distribution 0.739ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.858  1671.880    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/WCLK
    SLICE_X20Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301  1672.181 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/O
                         net (fo=1, routed)           3.806  1675.987    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13_n_3
    SLICE_X18Y116        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150  1676.137 r  mipi/vout/odd_linebuf/linebuf_read_q[10]_i_1__0/O
                         net (fo=1, routed)           0.051  1676.188    mipi/vout/odd_linebuf/linebuf_read_q0[10]
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.576  1674.862    mipi/vout/odd_linebuf/output_clock
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/C
                         clock pessimism              0.000  1674.862    
                         clock uncertainty           -0.204  1674.658    
    SLICE_X18Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025  1674.683    mipi/vout/odd_linebuf/linebuf_read_q_reg[10]
  -------------------------------------------------------------------
                         required time                       1674.682    
                         arrival time                       -1676.188    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.286ns  (logic 0.383ns (8.936%)  route 3.903ns (91.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 1674.847 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 1671.887 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.865ns (routing 0.010ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.837ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.865  1671.887    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295  1672.182 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/O
                         net (fo=1, routed)           3.853  1676.035    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_6
    SLICE_X17Y113        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088  1676.123 r  mipi/vout/even_linebuf/linebuf_read_q[6]_i_1/O
                         net (fo=1, routed)           0.050  1676.173    mipi/vout/even_linebuf/linebuf_read_q0[6]
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.562  1674.847    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/C
                         clock pessimism              0.000  1674.847    
                         clock uncertainty           -0.204  1674.643    
    SLICE_X17Y113        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.668    mipi/vout/even_linebuf/linebuf_read_q_reg[6]
  -------------------------------------------------------------------
                         required time                       1674.668    
                         arrival time                       -1676.173    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.299ns  (logic 0.390ns (9.072%)  route 3.909ns (90.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 1674.864 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.837ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.185 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/O
                         net (fo=1, routed)           3.859  1676.044    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_4
    SLICE_X19Y118        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088  1676.132 r  mipi/vout/even_linebuf/linebuf_read_q[11]_i_1/O
                         net (fo=1, routed)           0.050  1676.182    mipi/vout/even_linebuf/linebuf_read_q0[11]
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.579  1674.864    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[11]/C
                         clock pessimism              0.000  1674.864    
                         clock uncertainty           -0.204  1674.660    
    SLICE_X19Y118        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.685    mipi/vout/even_linebuf/linebuf_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                       1674.685    
                         arrival time                       -1676.182    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.294ns  (logic 0.351ns (8.174%)  route 3.943ns (91.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 1674.838 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 1671.860 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.838ns (routing 0.010ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.837ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.838  1671.860    mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/WCLK
    SLICE_X10Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301  1672.161 r  mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/O
                         net (fo=1, routed)           3.893  1676.054    mipi/vout/even_linebuf/linebuf_reg_0_63_14_20_n_3
    SLICE_X13Y111        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050  1676.104 r  mipi/vout/even_linebuf/linebuf_read_q[17]_i_1/O
                         net (fo=1, routed)           0.050  1676.154    mipi/vout/even_linebuf/linebuf_read_q0[17]
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.553  1674.838    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/C
                         clock pessimism              0.000  1674.838    
                         clock uncertainty           -0.204  1674.634    
    SLICE_X13Y111        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.659    mipi/vout/even_linebuf/linebuf_read_q_reg[17]
  -------------------------------------------------------------------
                         required time                       1674.659    
                         arrival time                       -1676.154    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock_1 rise@1670.000ns)
  Data Path Delay:        4.295ns  (logic 0.353ns (8.219%)  route 3.942ns (91.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 1674.857 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 1671.877 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.855ns (routing 0.010ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.837ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.855  1671.877    mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/WCLK
    SLICE_X16Y113        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.179 r  mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/O
                         net (fo=1, routed)           3.876  1676.055    mipi/vout/even_linebuf/linebuf_reg_128_191_0_6_n_4
    SLICE_X16Y114        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051  1676.106 r  mipi/vout/even_linebuf/linebuf_read_q[4]_i_1/O
                         net (fo=1, routed)           0.066  1676.172    mipi/vout/even_linebuf/linebuf_read_q0[4]
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572  1674.857    mipi/vout/even_linebuf/output_clock
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[4]/C
                         clock pessimism              0.000  1674.857    
                         clock uncertainty           -0.204  1674.653    
    SLICE_X16Y114        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025  1674.678    mipi/vout/even_linebuf/linebuf_read_q_reg[4]
  -------------------------------------------------------------------
                         required time                       1674.678    
                         arrival time                       -1676.172    
  -------------------------------------------------------------------
                         slack                                 -1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.632ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.180ns (6.747%)  route 2.488ns (93.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.923ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/WCLK
    SLICE_X16Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     1.761 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/O
                         net (fo=1, routed)           2.464     4.225    mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_n_6
    SLICE_X17Y113        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     4.247 r  mipi/vout/even_linebuf/linebuf_read_q[6]_i_1/O
                         net (fo=1, routed)           0.024     4.271    mipi/vout/even_linebuf/linebuf_read_q0[6]
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.762     4.639    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/C
                         clock pessimism              0.000     4.639    
                         clock uncertainty            0.204     4.842    
    SLICE_X17Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.902    mipi/vout/even_linebuf/linebuf_read_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                 -0.632    

Slack (VIOLATED) :        -0.606ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.232ns (8.539%)  route 2.485ns (91.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.748ns (routing 0.009ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.923ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.748     1.601    mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/WCLK
    SLICE_X20Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     1.767 r  mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/O
                         net (fo=1, routed)           2.463     4.230    mipi/vout/even_linebuf/linebuf_reg_0_63_21_27_n_0
    SLICE_X19Y112        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.066     4.296 r  mipi/vout/even_linebuf/linebuf_read_q[21]_i_1/O
                         net (fo=1, routed)           0.022     4.318    mipi/vout/even_linebuf/linebuf_read_q0[21]
    SLICE_X19Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.784     4.661    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[21]/C
                         clock pessimism              0.000     4.661    
                         clock uncertainty            0.204     4.864    
    SLICE_X19Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.924    mipi/vout/even_linebuf/linebuf_read_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.596ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.200ns (7.391%)  route 2.506ns (92.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.734ns (routing 0.009ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.923ns, distribution 0.826ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.734     1.587    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/WCLK
    SLICE_X12Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.752 r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/O
                         net (fo=1, routed)           2.484     4.236    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20_n_1
    SLICE_X11Y111        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     4.271 r  mipi/vout/even_linebuf/linebuf_read_q[15]_i_1/O
                         net (fo=1, routed)           0.022     4.293    mipi/vout/even_linebuf/linebuf_read_q0[15]
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.749     4.626    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[15]/C
                         clock pessimism              0.000     4.626    
                         clock uncertainty            0.204     4.829    
    SLICE_X11Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.889    mipi/vout/even_linebuf/linebuf_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.590ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.187ns (6.875%)  route 2.533ns (93.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.923ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.768 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/O
                         net (fo=1, routed)           2.511     4.279    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_5
    SLICE_X17Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.301 r  mipi/vout/even_linebuf/linebuf_read_q[5]_i_1/O
                         net (fo=1, routed)           0.022     4.323    mipi/vout/even_linebuf/linebuf_read_q0[5]
    SLICE_X17Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.772     4.649    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[5]/C
                         clock pessimism              0.000     4.649    
                         clock uncertainty            0.204     4.852    
    SLICE_X17Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.912    mipi/vout/even_linebuf/linebuf_read_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.912    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                 -0.590    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.187ns (6.835%)  route 2.549ns (93.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.749ns (routing 0.009ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.923ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.749     1.602    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/WCLK
    SLICE_X20Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.767 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/O
                         net (fo=1, routed)           2.525     4.292    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13_n_5
    SLICE_X19Y116        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     4.314 r  mipi/vout/odd_linebuf/linebuf_read_q[12]_i_1__0/O
                         net (fo=1, routed)           0.024     4.338    mipi/vout/odd_linebuf/linebuf_read_q0[12]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.786     4.663    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.204     4.866    
    SLICE_X19Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.926    mipi/vout/odd_linebuf/linebuf_read_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.926    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.581ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.187ns (6.807%)  route 2.560ns (93.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.668ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.751ns (routing 0.009ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.923ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.751     1.604    mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.769 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/O
                         net (fo=1, routed)           2.538     4.307    mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34_n_1
    SLICE_X18Y116        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     4.329 r  mipi/vout/odd_linebuf/linebuf_read_q[29]_i_1__0/O
                         net (fo=1, routed)           0.022     4.351    mipi/vout/odd_linebuf/linebuf_read_q0[29]
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.791     4.668    mipi/vout/odd_linebuf/output_clock
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/C
                         clock pessimism              0.000     4.668    
                         clock uncertainty            0.204     4.871    
    SLICE_X18Y116        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.931    mipi/vout/odd_linebuf/linebuf_read_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.580ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.232ns (8.446%)  route 2.515ns (91.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.652ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.735ns (routing 0.009ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.923ns, distribution 0.852ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.735     1.588    mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/WCLK
    SLICE_X12Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     1.754 r  mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/O
                         net (fo=1, routed)           2.493     4.247    mipi/vout/even_linebuf/linebuf_reg_64_127_35_39_n_0
    SLICE_X13Y117        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.066     4.313 r  mipi/vout/even_linebuf/linebuf_read_q[35]_i_1/O
                         net (fo=1, routed)           0.022     4.335    mipi/vout/even_linebuf/linebuf_read_q0[35]
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.775     4.652    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[35]/C
                         clock pessimism              0.000     4.652    
                         clock uncertainty            0.204     4.855    
    SLICE_X13Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.915    mipi/vout/even_linebuf/linebuf_read_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.915    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.572ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.185ns (6.752%)  route 2.555ns (93.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.749ns (routing 0.009ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.923ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.749     1.602    mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/WCLK
    SLICE_X20Y114        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.163     1.765 r  mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/O
                         net (fo=1, routed)           2.520     4.285    mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27_n_4
    SLICE_X21Y113        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     4.307 r  mipi/vout/odd_linebuf/linebuf_read_q[25]_i_1__0/O
                         net (fo=1, routed)           0.035     4.342    mipi/vout/odd_linebuf/linebuf_read_q0[25]
    SLICE_X21Y113        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.774     4.651    mipi/vout/odd_linebuf/output_clock
    SLICE_X21Y113        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/C
                         clock pessimism              0.000     4.651    
                         clock uncertainty            0.204     4.854    
    SLICE_X21Y113        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.914    mipi/vout/odd_linebuf/linebuf_read_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.914    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.571ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.187ns (6.798%)  route 2.564ns (93.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.923ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.768 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/O
                         net (fo=1, routed)           2.542     4.310    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_1
    SLICE_X18Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.332 r  mipi/vout/even_linebuf/linebuf_read_q[1]_i_1/O
                         net (fo=1, routed)           0.022     4.354    mipi/vout/even_linebuf/linebuf_read_q0[1]
    SLICE_X18Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.784     4.661    mipi/vout/even_linebuf/output_clock
    SLICE_X18Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[1]/C
                         clock pessimism              0.000     4.661    
                         clock uncertainty            0.204     4.864    
    SLICE_X18Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.924    mipi/vout/even_linebuf/linebuf_read_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.568ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.200ns (7.281%)  route 2.547ns (92.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.735ns (routing 0.009ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.923ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.735     1.588    mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/WCLK
    SLICE_X12Y114        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.753 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/O
                         net (fo=1, routed)           2.523     4.276    mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39_n_1
    SLICE_X13Y115        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.311 r  mipi/vout/odd_linebuf/linebuf_read_q[36]_i_1__0/O
                         net (fo=1, routed)           0.024     4.335    mipi/vout/odd_linebuf/linebuf_read_q0[36]
    SLICE_X13Y115        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.763     4.640    mipi/vout/odd_linebuf/output_clock
    SLICE_X13Y115        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/C
                         clock pessimism              0.000     4.640    
                         clock uncertainty            0.204     4.843    
    SLICE_X13Y115        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.903    mipi/vout/odd_linebuf/linebuf_read_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                 -0.568    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock
  To Clock:  clk_148_5m_clk_wiz_0

Setup :           81  Failing Endpoints,  Worst Slack       -1.524ns,  Total Violation     -117.605ns
Hold  :           81  Failing Endpoints,  Worst Slack       -0.632ns,  Total Violation      -43.211ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.315ns  (logic 0.421ns (9.757%)  route 3.894ns (90.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 1674.857 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 1671.887 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.865ns (routing 0.010ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.837ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.865  1671.887    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305  1672.192 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           3.868  1676.060    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_0
    SLICE_X16Y114        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116  1676.176 r  mipi/vout/even_linebuf/linebuf_read_q[0]_i_1/O
                         net (fo=1, routed)           0.026  1676.202    mipi/vout/even_linebuf/linebuf_read_q0[0]
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572  1674.857    mipi/vout/even_linebuf/output_clock
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[0]/C
                         clock pessimism              0.000  1674.857    
                         clock uncertainty           -0.204  1674.653    
    SLICE_X16Y114        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025  1674.678    mipi/vout/even_linebuf/linebuf_read_q_reg[0]
  -------------------------------------------------------------------
                         required time                       1674.678    
                         arrival time                       -1676.202    
  -------------------------------------------------------------------
                         slack                                 -1.524    

Slack (VIOLATED) :        -1.519ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.317ns  (logic 0.385ns (8.918%)  route 3.932ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 1674.859 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y116        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295  1672.178 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAMG/O
                         net (fo=1, routed)           3.883  1676.061    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13_n_6
    SLICE_X19Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090  1676.151 r  mipi/vout/odd_linebuf/linebuf_read_q[13]_i_1__0/O
                         net (fo=1, routed)           0.049  1676.200    mipi/vout/odd_linebuf/linebuf_read_q0[13]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574  1674.859    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[13]/C
                         clock pessimism              0.000  1674.859    
                         clock uncertainty           -0.204  1674.656    
    SLICE_X19Y116        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1674.681    mipi/vout/odd_linebuf/linebuf_read_q_reg[13]
  -------------------------------------------------------------------
                         required time                       1674.680    
                         arrival time                       -1676.200    
  -------------------------------------------------------------------
                         slack                                 -1.519    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.309ns  (logic 0.396ns (9.190%)  route 3.913ns (90.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 1674.855 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.837ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307  1672.190 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMB/O
                         net (fo=1, routed)           3.864  1676.054    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_1
    SLICE_X19Y117        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089  1676.143 r  mipi/vout/even_linebuf/linebuf_read_q[8]_i_1/O
                         net (fo=1, routed)           0.049  1676.192    mipi/vout/even_linebuf/linebuf_read_q0[8]
    SLICE_X19Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.570  1674.855    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[8]/C
                         clock pessimism              0.000  1674.855    
                         clock uncertainty           -0.204  1674.651    
    SLICE_X19Y117        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025  1674.676    mipi/vout/even_linebuf/linebuf_read_q_reg[8]
  -------------------------------------------------------------------
                         required time                       1674.676    
                         arrival time                       -1676.192    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.304ns  (logic 0.391ns (9.085%)  route 3.913ns (90.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 1674.859 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.837ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y116        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.185 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13/RAME/O
                         net (fo=1, routed)           3.864  1676.049    mipi/vout/odd_linebuf/linebuf_reg_128_191_7_13_n_4
    SLICE_X19Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089  1676.138 r  mipi/vout/odd_linebuf/linebuf_read_q[11]_i_1__0/O
                         net (fo=1, routed)           0.049  1676.187    mipi/vout/odd_linebuf/linebuf_read_q0[11]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.574  1674.859    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[11]/C
                         clock pessimism              0.000  1674.859    
                         clock uncertainty           -0.204  1674.656    
    SLICE_X19Y116        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025  1674.681    mipi/vout/odd_linebuf/linebuf_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                       1674.680    
                         arrival time                       -1676.187    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.308ns  (logic 0.355ns (8.240%)  route 3.953ns (91.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 1674.864 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.837ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305  1672.188 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAMA/O
                         net (fo=1, routed)           3.905  1676.093    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_0
    SLICE_X19Y118        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1676.143 r  mipi/vout/even_linebuf/linebuf_read_q[7]_i_1/O
                         net (fo=1, routed)           0.048  1676.191    mipi/vout/even_linebuf/linebuf_read_q0[7]
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.579  1674.864    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[7]/C
                         clock pessimism              0.000  1674.864    
                         clock uncertainty           -0.204  1674.660    
    SLICE_X19Y118        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1674.685    mipi/vout/even_linebuf/linebuf_read_q_reg[7]
  -------------------------------------------------------------------
                         required time                       1674.685    
                         arrival time                       -1676.191    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.308ns  (logic 0.451ns (10.469%)  route 3.857ns (89.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 1674.861 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 1671.880 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.858ns (routing 0.010ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.837ns, distribution 0.739ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.858  1671.880    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/WCLK
    SLICE_X20Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301  1672.181 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMD/O
                         net (fo=1, routed)           3.806  1675.987    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13_n_3
    SLICE_X18Y116        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150  1676.137 r  mipi/vout/odd_linebuf/linebuf_read_q[10]_i_1__0/O
                         net (fo=1, routed)           0.051  1676.188    mipi/vout/odd_linebuf/linebuf_read_q0[10]
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.576  1674.862    mipi/vout/odd_linebuf/output_clock
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[10]/C
                         clock pessimism              0.000  1674.862    
                         clock uncertainty           -0.204  1674.658    
    SLICE_X18Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025  1674.683    mipi/vout/odd_linebuf/linebuf_read_q_reg[10]
  -------------------------------------------------------------------
                         required time                       1674.682    
                         arrival time                       -1676.188    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.286ns  (logic 0.383ns (8.936%)  route 3.903ns (91.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 1674.847 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 1671.887 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.865ns (routing 0.010ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.837ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.865  1671.887    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295  1672.182 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMG/O
                         net (fo=1, routed)           3.853  1676.035    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_6
    SLICE_X17Y113        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088  1676.123 r  mipi/vout/even_linebuf/linebuf_read_q[6]_i_1/O
                         net (fo=1, routed)           0.050  1676.173    mipi/vout/even_linebuf/linebuf_read_q0[6]
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.562  1674.847    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/C
                         clock pessimism              0.000  1674.847    
                         clock uncertainty           -0.204  1674.643    
    SLICE_X17Y113        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.668    mipi/vout/even_linebuf/linebuf_read_q_reg[6]
  -------------------------------------------------------------------
                         required time                       1674.668    
                         arrival time                       -1676.173    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.299ns  (logic 0.390ns (9.072%)  route 3.909ns (90.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 1674.864 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 1671.883 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.861ns (routing 0.010ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.837ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.861  1671.883    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/WCLK
    SLICE_X21Y118        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.185 r  mipi/vout/even_linebuf/linebuf_reg_128_191_7_13/RAME/O
                         net (fo=1, routed)           3.859  1676.044    mipi/vout/even_linebuf/linebuf_reg_128_191_7_13_n_4
    SLICE_X19Y118        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088  1676.132 r  mipi/vout/even_linebuf/linebuf_read_q[11]_i_1/O
                         net (fo=1, routed)           0.050  1676.182    mipi/vout/even_linebuf/linebuf_read_q0[11]
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.579  1674.864    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[11]/C
                         clock pessimism              0.000  1674.864    
                         clock uncertainty           -0.204  1674.660    
    SLICE_X19Y118        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.685    mipi/vout/even_linebuf/linebuf_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                       1674.685    
                         arrival time                       -1676.182    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.294ns  (logic 0.351ns (8.174%)  route 3.943ns (91.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 1674.838 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 1671.860 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.838ns (routing 0.010ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.837ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.838  1671.860    mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/WCLK
    SLICE_X10Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301  1672.161 r  mipi/vout/even_linebuf/linebuf_reg_0_63_14_20/RAMD/O
                         net (fo=1, routed)           3.893  1676.054    mipi/vout/even_linebuf/linebuf_reg_0_63_14_20_n_3
    SLICE_X13Y111        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050  1676.104 r  mipi/vout/even_linebuf/linebuf_read_q[17]_i_1/O
                         net (fo=1, routed)           0.050  1676.154    mipi/vout/even_linebuf/linebuf_read_q0[17]
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.553  1674.838    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[17]/C
                         clock pessimism              0.000  1674.838    
                         clock uncertainty           -0.204  1674.634    
    SLICE_X13Y111        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1674.659    mipi/vout/even_linebuf/linebuf_read_q_reg[17]
  -------------------------------------------------------------------
                         required time                       1674.659    
                         arrival time                       -1676.154    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.494ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - csi_byte_clock rise@1670.000ns)
  Data Path Delay:        4.295ns  (logic 0.353ns (8.219%)  route 3.942ns (91.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 1674.857 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 1671.877 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.855ns (routing 0.010ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.837ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.855  1671.877    mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/WCLK
    SLICE_X16Y113        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302  1672.179 r  mipi/vout/even_linebuf/linebuf_reg_128_191_0_6/RAME/O
                         net (fo=1, routed)           3.876  1676.055    mipi/vout/even_linebuf/linebuf_reg_128_191_0_6_n_4
    SLICE_X16Y114        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051  1676.106 r  mipi/vout/even_linebuf/linebuf_read_q[4]_i_1/O
                         net (fo=1, routed)           0.066  1676.172    mipi/vout/even_linebuf/linebuf_read_q0[4]
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1673.261    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.285 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572  1674.857    mipi/vout/even_linebuf/output_clock
    SLICE_X16Y114        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[4]/C
                         clock pessimism              0.000  1674.857    
                         clock uncertainty           -0.204  1674.653    
    SLICE_X16Y114        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025  1674.678    mipi/vout/even_linebuf/linebuf_read_q_reg[4]
  -------------------------------------------------------------------
                         required time                       1674.678    
                         arrival time                       -1676.172    
  -------------------------------------------------------------------
                         slack                                 -1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.632ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.180ns (6.747%)  route 2.488ns (93.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.923ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/WCLK
    SLICE_X16Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     1.761 r  mipi/vout/even_linebuf/linebuf_reg_0_63_0_6/RAMG/O
                         net (fo=1, routed)           2.464     4.225    mipi/vout/even_linebuf/linebuf_reg_0_63_0_6_n_6
    SLICE_X17Y113        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     4.247 r  mipi/vout/even_linebuf/linebuf_read_q[6]_i_1/O
                         net (fo=1, routed)           0.024     4.271    mipi/vout/even_linebuf/linebuf_read_q0[6]
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.762     4.639    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y113        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[6]/C
                         clock pessimism              0.000     4.639    
                         clock uncertainty            0.204     4.842    
    SLICE_X17Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.902    mipi/vout/even_linebuf/linebuf_read_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                 -0.632    

Slack (VIOLATED) :        -0.606ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.232ns (8.539%)  route 2.485ns (91.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.748ns (routing 0.009ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.923ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.748     1.601    mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/WCLK
    SLICE_X20Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     1.767 r  mipi/vout/even_linebuf/linebuf_reg_0_63_21_27/RAMA/O
                         net (fo=1, routed)           2.463     4.230    mipi/vout/even_linebuf/linebuf_reg_0_63_21_27_n_0
    SLICE_X19Y112        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.066     4.296 r  mipi/vout/even_linebuf/linebuf_read_q[21]_i_1/O
                         net (fo=1, routed)           0.022     4.318    mipi/vout/even_linebuf/linebuf_read_q0[21]
    SLICE_X19Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.784     4.661    mipi/vout/even_linebuf/output_clock
    SLICE_X19Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[21]/C
                         clock pessimism              0.000     4.661    
                         clock uncertainty            0.204     4.864    
    SLICE_X19Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.924    mipi/vout/even_linebuf/linebuf_read_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.596ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.200ns (7.391%)  route 2.506ns (92.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.734ns (routing 0.009ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.923ns, distribution 0.826ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.734     1.587    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/WCLK
    SLICE_X12Y112        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.752 r  mipi/vout/even_linebuf/linebuf_reg_128_191_14_20/RAMB/O
                         net (fo=1, routed)           2.484     4.236    mipi/vout/even_linebuf/linebuf_reg_128_191_14_20_n_1
    SLICE_X11Y111        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     4.271 r  mipi/vout/even_linebuf/linebuf_read_q[15]_i_1/O
                         net (fo=1, routed)           0.022     4.293    mipi/vout/even_linebuf/linebuf_read_q0[15]
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.749     4.626    mipi/vout/even_linebuf/output_clock
    SLICE_X11Y111        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[15]/C
                         clock pessimism              0.000     4.626    
                         clock uncertainty            0.204     4.829    
    SLICE_X11Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.889    mipi/vout/even_linebuf/linebuf_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.590ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.187ns (6.875%)  route 2.533ns (93.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.923ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.768 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMF/O
                         net (fo=1, routed)           2.511     4.279    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_5
    SLICE_X17Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.301 r  mipi/vout/even_linebuf/linebuf_read_q[5]_i_1/O
                         net (fo=1, routed)           0.022     4.323    mipi/vout/even_linebuf/linebuf_read_q0[5]
    SLICE_X17Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.772     4.649    mipi/vout/even_linebuf/output_clock
    SLICE_X17Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[5]/C
                         clock pessimism              0.000     4.649    
                         clock uncertainty            0.204     4.852    
    SLICE_X17Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.912    mipi/vout/even_linebuf/linebuf_read_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.912    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                 -0.590    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.187ns (6.835%)  route 2.549ns (93.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.749ns (routing 0.009ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.923ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.749     1.602    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/WCLK
    SLICE_X20Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.767 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13/RAMF/O
                         net (fo=1, routed)           2.525     4.292    mipi/vout/odd_linebuf/linebuf_reg_0_63_7_13_n_5
    SLICE_X19Y116        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     4.314 r  mipi/vout/odd_linebuf/linebuf_read_q[12]_i_1__0/O
                         net (fo=1, routed)           0.024     4.338    mipi/vout/odd_linebuf/linebuf_read_q0[12]
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.786     4.663    mipi/vout/odd_linebuf/output_clock
    SLICE_X19Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[12]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.204     4.866    
    SLICE_X19Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.926    mipi/vout/odd_linebuf/linebuf_read_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.926    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.581ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.187ns (6.807%)  route 2.560ns (93.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.668ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.751ns (routing 0.009ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.923ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.751     1.604    mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/WCLK
    SLICE_X16Y115        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.769 r  mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34/RAMB/O
                         net (fo=1, routed)           2.538     4.307    mipi/vout/odd_linebuf/linebuf_reg_0_63_28_34_n_1
    SLICE_X18Y116        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     4.329 r  mipi/vout/odd_linebuf/linebuf_read_q[29]_i_1__0/O
                         net (fo=1, routed)           0.022     4.351    mipi/vout/odd_linebuf/linebuf_read_q0[29]
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.791     4.668    mipi/vout/odd_linebuf/output_clock
    SLICE_X18Y116        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[29]/C
                         clock pessimism              0.000     4.668    
                         clock uncertainty            0.204     4.871    
    SLICE_X18Y116        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.931    mipi/vout/odd_linebuf/linebuf_read_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.580ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.232ns (8.446%)  route 2.515ns (91.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.652ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.735ns (routing 0.009ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.923ns, distribution 0.852ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.735     1.588    mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/WCLK
    SLICE_X12Y117        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     1.754 r  mipi/vout/even_linebuf/linebuf_reg_64_127_35_39/RAMA/O
                         net (fo=1, routed)           2.493     4.247    mipi/vout/even_linebuf/linebuf_reg_64_127_35_39_n_0
    SLICE_X13Y117        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.066     4.313 r  mipi/vout/even_linebuf/linebuf_read_q[35]_i_1/O
                         net (fo=1, routed)           0.022     4.335    mipi/vout/even_linebuf/linebuf_read_q0[35]
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.775     4.652    mipi/vout/even_linebuf/output_clock
    SLICE_X13Y117        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[35]/C
                         clock pessimism              0.000     4.652    
                         clock uncertainty            0.204     4.855    
    SLICE_X13Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.915    mipi/vout/even_linebuf/linebuf_read_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.915    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.572ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.185ns (6.752%)  route 2.555ns (93.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.749ns (routing 0.009ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.923ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.749     1.602    mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/WCLK
    SLICE_X20Y114        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.163     1.765 r  mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27/RAME/O
                         net (fo=1, routed)           2.520     4.285    mipi/vout/odd_linebuf/linebuf_reg_64_127_21_27_n_4
    SLICE_X21Y113        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     4.307 r  mipi/vout/odd_linebuf/linebuf_read_q[25]_i_1__0/O
                         net (fo=1, routed)           0.035     4.342    mipi/vout/odd_linebuf/linebuf_read_q0[25]
    SLICE_X21Y113        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.774     4.651    mipi/vout/odd_linebuf/output_clock
    SLICE_X21Y113        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[25]/C
                         clock pessimism              0.000     4.651    
                         clock uncertainty            0.204     4.854    
    SLICE_X21Y113        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.914    mipi/vout/odd_linebuf/linebuf_read_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.914    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.571ns  (arrival time - required time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_read_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.187ns (6.798%)  route 2.564ns (93.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.750ns (routing 0.009ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.923ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.750     1.603    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/WCLK
    SLICE_X16Y111        RAMD64E                                      r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.768 r  mipi/vout/even_linebuf/linebuf_reg_64_127_0_6/RAMB/O
                         net (fo=1, routed)           2.542     4.310    mipi/vout/even_linebuf/linebuf_reg_64_127_0_6_n_1
    SLICE_X18Y112        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.332 r  mipi/vout/even_linebuf/linebuf_read_q[1]_i_1/O
                         net (fo=1, routed)           0.022     4.354    mipi/vout/even_linebuf/linebuf_read_q0[1]
    SLICE_X18Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.784     4.661    mipi/vout/even_linebuf/output_clock
    SLICE_X18Y112        FDRE                                         r  mipi/vout/even_linebuf/linebuf_read_q_reg[1]/C
                         clock pessimism              0.000     4.661    
                         clock uncertainty            0.204     4.864    
    SLICE_X18Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.924    mipi/vout/even_linebuf/linebuf_read_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.568ns  (arrival time - required time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.200ns (7.281%)  route 2.547ns (92.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.735ns (routing 0.009ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.923ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.735     1.588    mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/WCLK
    SLICE_X12Y114        RAMD64E                                      r  mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     1.753 r  mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39/RAMB/O
                         net (fo=1, routed)           2.523     4.276    mipi/vout/odd_linebuf/linebuf_reg_128_191_35_39_n_1
    SLICE_X13Y115        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.311 r  mipi/vout/odd_linebuf/linebuf_read_q[36]_i_1__0/O
                         net (fo=1, routed)           0.024     4.335    mipi/vout/odd_linebuf/linebuf_read_q0[36]
    SLICE_X13Y115        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.763     4.640    mipi/vout/odd_linebuf/output_clock
    SLICE_X13Y115        FDRE                                         r  mipi/vout/odd_linebuf/linebuf_read_q_reg[36]/C
                         clock pessimism              0.000     4.640    
                         clock uncertainty            0.204     4.843    
    SLICE_X13Y115        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.903    mipi/vout/odd_linebuf/linebuf_read_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                 -0.568    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock_1
  To Clock:  clk_297m_clk_wiz_0

Setup :          113  Failing Endpoints,  Worst Slack       -2.980ns,  Total Violation     -170.311ns
Hold  :          114  Failing Endpoints,  Worst Slack       -3.567ns,  Total Violation      -65.782ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.980ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        6.070ns  (logic 0.296ns (4.877%)  route 5.774ns (95.123%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 675.107 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.935ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 f  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.112   674.311 f  mipi/depacket/vsync_out_INST_0_i_2/O
                         net (fo=2, routed)           1.352   675.663    mipi/depacket/vsync_out_INST_0_i_2_n_0
    SLICE_X12Y108        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051   675.714 f  mipi/depacket/vsync_out_INST_0_i_1/O
                         net (fo=2, routed)           2.088   677.802    mipi/depacket/vsync_out_INST_0_i_1_n_0
    SLICE_X12Y108        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053   677.855 r  mipi/depacket/vsync_out_INST_0/O
                         net (fo=1, routed)           0.058   677.913    mipi/mipi_dphy_ila/U0/probe9[0]
    SLICE_X12Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.817   675.107    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X12Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/C
                         clock pessimism              0.000   675.107    
                         clock uncertainty           -0.199   674.908    
    SLICE_X12Y108        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025   674.933    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]
  -------------------------------------------------------------------
                         required time                        674.933    
                         arrival time                        -677.913    
  -------------------------------------------------------------------
                         slack                                 -2.980    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.920ns  (logic 0.183ns (3.719%)  route 4.737ns (96.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 675.095 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.935ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273   674.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103   674.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.464   676.763    mipi/mipi_dphy_ila/U0/probe7[9]
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.805   675.095    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/C
                         clock pessimism              0.000   675.095    
                         clock uncertainty           -0.199   674.896    
    SLICE_X15Y108        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   674.921    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]
  -------------------------------------------------------------------
                         required time                        674.921    
                         arrival time                        -676.764    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.861ns  (logic 0.238ns (4.896%)  route 4.623ns (95.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 675.104 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.935ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.256   674.179    mipi/depacket/state__0[1]
    SLICE_X14Y108        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158   674.337 r  mipi/depacket/payload_out[15]_INST_0/O
                         net (fo=6, routed)           2.367   676.704    mipi/mipi_dphy_ila/U0/probe7[15]
    SLICE_X18Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.814   675.104    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X18Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/C
                         clock pessimism              0.000   675.104    
                         clock uncertainty           -0.199   674.905    
    SLICE_X18Y108        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025   674.930    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]
  -------------------------------------------------------------------
                         required time                        674.930    
                         arrival time                        -676.704    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.851ns  (logic 0.226ns (4.659%)  route 4.625ns (95.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 675.099 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.935ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.265   674.188    mipi/depacket/state__0[1]
    SLICE_X14Y107        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146   674.334 r  mipi/depacket/payload_out[16]_INST_0/O
                         net (fo=6, routed)           2.360   676.694    mipi/mipi_dphy_ila/U0/probe7[16]
    SLICE_X17Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.808   675.098    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X17Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/C
                         clock pessimism              0.000   675.098    
                         clock uncertainty           -0.199   674.899    
    SLICE_X17Y107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.924    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]
  -------------------------------------------------------------------
                         required time                        674.924    
                         arrival time                        -676.694    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.847ns  (logic 0.223ns (4.601%)  route 4.624ns (95.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 675.096 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.935ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   671.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343   674.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146   674.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.281   676.690    mipi/mipi_dphy_ila/U0/probe7[26]
    SLICE_X19Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.806   675.096    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X19Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/C
                         clock pessimism              0.000   675.096    
                         clock uncertainty           -0.199   674.897    
    SLICE_X19Y107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.922    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]
  -------------------------------------------------------------------
                         required time                        674.922    
                         arrival time                        -676.690    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.832ns  (logic 0.210ns (4.346%)  route 4.622ns (95.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 675.095 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.935ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   671.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.330   674.250    mipi/depacket/state__0[2]
    SLICE_X14Y108        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133   674.383 r  mipi/depacket/payload_out[13]_INST_0/O
                         net (fo=6, routed)           2.292   676.675    mipi/mipi_dphy_ila/U0/probe7[13]
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.805   675.095    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/C
                         clock pessimism              0.000   675.095    
                         clock uncertainty           -0.199   674.896    
    SLICE_X15Y108        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   674.921    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]
  -------------------------------------------------------------------
                         required time                        674.921    
                         arrival time                        -676.675    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.833ns  (logic 0.180ns (3.725%)  route 4.653ns (96.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 675.106 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.935ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100   674.299 r  mipi/depacket/packet_done_INST_0/O
                         net (fo=4, routed)           2.377   676.676    mipi/mipi_dphy_ila/U0/probe3[0]
    SLICE_X10Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.816   675.106    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/C
                         clock pessimism              0.000   675.106    
                         clock uncertainty           -0.199   674.907    
    SLICE_X10Y108        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   674.932    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]
  -------------------------------------------------------------------
                         required time                        674.932    
                         arrival time                        -676.676    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.810ns  (logic 0.190ns (3.950%)  route 4.620ns (96.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 675.094 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.935ns, distribution 0.869ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110   674.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.344   676.654    mipi/mipi_dphy_ila/U0/probe7[11]
    SLICE_X14Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.804   675.094    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/C
                         clock pessimism              0.000   675.094    
                         clock uncertainty           -0.199   674.895    
    SLICE_X14Y107        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   674.920    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]
  -------------------------------------------------------------------
                         required time                        674.920    
                         arrival time                        -676.654    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.813ns  (logic 0.169ns (3.512%)  route 4.644ns (96.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 675.104 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.935ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273   674.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089   674.285 r  mipi/depacket/payload_out[8]_INST_0/O
                         net (fo=6, routed)           2.371   676.656    mipi/mipi_dphy_ila/U0/probe7[8]
    SLICE_X16Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.814   675.104    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X16Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/C
                         clock pessimism              0.000   675.104    
                         clock uncertainty           -0.199   674.905    
    SLICE_X16Y106        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   674.930    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]
  -------------------------------------------------------------------
                         required time                        674.930    
                         arrival time                        -676.656    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock_1 rise@670.000ns)
  Data Path Delay:        4.810ns  (logic 0.203ns (4.221%)  route 4.607ns (95.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 675.098 - 670.034 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 671.832 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.810ns (routing 0.010ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.935ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                    670.000   670.000 r  
    AA19                                              0.000   670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.810   671.832    mipi/depacket/clock
    SLICE_X13Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079   671.911 f  mipi/depacket/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          2.360   674.271    mipi/depacket/state__0[0]
    SLICE_X14Y109        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124   674.395 r  mipi/depacket/payload_out[24]_INST_0/O
                         net (fo=6, routed)           2.247   676.642    mipi/mipi_dphy_ila/U0/probe7[24]
    SLICE_X19Y109        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.808   675.098    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X19Y109        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/C
                         clock pessimism              0.000   675.098    
                         clock uncertainty           -0.199   674.899    
    SLICE_X19Y109        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.924    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]
  -------------------------------------------------------------------
                         required time                        674.924    
                         arrival time                        -676.642    
  -------------------------------------------------------------------
                         slack                                 -1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.567ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.059ns (7.702%)  route 0.707ns (92.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.043ns (routing 1.029ns, distribution 1.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.694     1.547    mipi/mipi_dphy_ila/U0/probe0[0]
    SLICE_X10Y117        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.059     1.606 r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]_xlnx_opt/O
                         net (fo=1, routed)           0.013     1.619    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]_xlnx_opt_1
    SLICE_X10Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.043     4.926    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/C
                         clock pessimism              0.000     4.926    
                         clock uncertainty            0.199     5.125    
    SLICE_X10Y117        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     5.186    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                 -3.567    

Slack (VIOLATED) :        -0.672ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.059ns (2.000%)  route 2.890ns (98.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.029ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/link/wordalign/byte_clock
    SLICE_X11Y109        FDRE                                         r  mipi/link/wordalign/word_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.624 r  mipi/link/wordalign/word_out_reg[28]/Q
                         net (fo=3, routed)           2.890     4.515    mipi/mipi_dphy_ila/U0/probe5[28]
    SLICE_X13Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.045     4.928    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.199     5.127    
    SLICE_X13Y108        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.187    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]
  -------------------------------------------------------------------
                         required time                         -5.187    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.655ns  (arrival time - required time)
  Source:                 mipi/depacket/in_frame_d_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.058ns (1.962%)  route 2.898ns (98.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.035ns (routing 1.029ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/in_frame_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.623 r  mipi/depacket/in_frame_d_reg/Q
                         net (fo=5, routed)           2.898     4.521    mipi/mipi_dphy_ila/U0/probe10[0]
    SLICE_X13Y111        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.035     4.918    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y111        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/C
                         clock pessimism              0.000     4.918    
                         clock uncertainty            0.199     5.117    
    SLICE_X13Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.177    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.649ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.059ns (1.971%)  route 2.935ns (98.029%))
  Logic Levels:           0  
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.029ns, distribution 1.035ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/link/wordalign/byte_clock
    SLICE_X11Y109        FDRE                                         r  mipi/link/wordalign/word_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.624 r  mipi/link/wordalign/word_out_reg[24]/Q
                         net (fo=3, routed)           2.935     4.559    mipi/mipi_dphy_ila/U0/probe5[24]
    SLICE_X13Y105        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.064     4.947    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y105        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/C
                         clock pessimism              0.000     4.947    
                         clock uncertainty            0.199     5.146    
    SLICE_X13Y105        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.208    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.647ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.058ns (1.933%)  route 2.943ns (98.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.701ns (routing 0.009ns, distribution 0.692ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.029ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.701     1.554    mipi/link/wordalign/byte_clock
    SLICE_X9Y107         FDRE                                         r  mipi/link/wordalign/word_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.612 r  mipi/link/wordalign/word_out_reg[8]/Q
                         net (fo=6, routed)           2.943     4.555    mipi/mipi_dphy_ila/U0/probe5[8]
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.058     4.941    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/C
                         clock pessimism              0.000     4.941    
                         clock uncertainty            0.199     5.140    
    SLICE_X11Y106        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.202    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -5.202    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.644ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.059ns (1.964%)  route 2.945ns (98.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.029ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699     1.552    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.611 r  mipi/link/wordalign/word_out_reg[7]/Q
                         net (fo=6, routed)           2.945     4.556    mipi/mipi_dphy_ila/U0/probe5[7]
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.058     4.941    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/C
                         clock pessimism              0.000     4.941    
                         clock uncertainty            0.199     5.140    
    SLICE_X11Y106        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.200    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.643ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.058ns (1.929%)  route 2.949ns (98.071%))
  Logic Levels:           0  
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.701ns (routing 0.009ns, distribution 0.692ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.029ns, distribution 1.031ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.701     1.554    mipi/link/wordalign/byte_clock
    SLICE_X9Y106         FDRE                                         r  mipi/link/wordalign/word_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.612 r  mipi/link/wordalign/word_out_reg[4]/Q
                         net (fo=9, routed)           2.949     4.561    mipi/mipi_dphy_ila/U0/probe5[4]
    SLICE_X10Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.060     4.943    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.199     5.142    
    SLICE_X10Y106        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     5.204    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -5.204    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.642ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.058ns (1.933%)  route 2.942ns (98.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.052ns (routing 1.029ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699     1.552    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.610 r  mipi/link/wordalign/word_out_reg[19]/Q
                         net (fo=6, routed)           2.942     4.552    mipi/mipi_dphy_ila/U0/probe5[19]
    SLICE_X13Y103        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.052     4.935    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y103        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.199     5.134    
    SLICE_X13Y103        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.194    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -5.194    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.633ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.058ns (1.942%)  route 2.928ns (98.058%))
  Logic Levels:           0  
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.694ns (routing 0.009ns, distribution 0.685ns)
  Clock Net Delay (Destination): 2.024ns (routing 1.029ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.694     1.547    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.605 r  mipi/link/wordalign/word_out_reg[15]/Q
                         net (fo=6, routed)           2.928     4.533    mipi/mipi_dphy_ila/U0/probe5[15]
    SLICE_X14Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.024     4.907    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/C
                         clock pessimism              0.000     4.907    
                         clock uncertainty            0.199     5.106    
    SLICE_X14Y104        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.166    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.058ns (1.931%)  route 2.946ns (98.069%))
  Logic Levels:           0  
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.694ns (routing 0.009ns, distribution 0.685ns)
  Clock Net Delay (Destination): 2.037ns (routing 1.029ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.694     1.547    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.605 r  mipi/link/wordalign/word_out_reg[12]/Q
                         net (fo=6, routed)           2.946     4.551    mipi/mipi_dphy_ila/U0/probe5[12]
    SLICE_X13Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.037     4.920    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/C
                         clock pessimism              0.000     4.920    
                         clock uncertainty            0.199     5.119    
    SLICE_X13Y104        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.181    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -5.181    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                 -0.630    





---------------------------------------------------------------------------------------------------
From Clock:  csi_byte_clock
  To Clock:  clk_297m_clk_wiz_0

Setup :          113  Failing Endpoints,  Worst Slack       -2.980ns,  Total Violation     -170.311ns
Hold  :          114  Failing Endpoints,  Worst Slack       -3.567ns,  Total Violation      -65.782ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.980ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        6.070ns  (logic 0.296ns (4.877%)  route 5.774ns (95.123%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 675.107 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.935ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 f  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.112   674.311 f  mipi/depacket/vsync_out_INST_0_i_2/O
                         net (fo=2, routed)           1.352   675.663    mipi/depacket/vsync_out_INST_0_i_2_n_0
    SLICE_X12Y108        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051   675.714 f  mipi/depacket/vsync_out_INST_0_i_1/O
                         net (fo=2, routed)           2.088   677.802    mipi/depacket/vsync_out_INST_0_i_1_n_0
    SLICE_X12Y108        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053   677.855 r  mipi/depacket/vsync_out_INST_0/O
                         net (fo=1, routed)           0.058   677.913    mipi/mipi_dphy_ila/U0/probe9[0]
    SLICE_X12Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.817   675.107    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X12Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]/C
                         clock pessimism              0.000   675.107    
                         clock uncertainty           -0.199   674.908    
    SLICE_X12Y108        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025   674.933    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][71]
  -------------------------------------------------------------------
                         required time                        674.933    
                         arrival time                        -677.913    
  -------------------------------------------------------------------
                         slack                                 -2.980    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.920ns  (logic 0.183ns (3.719%)  route 4.737ns (96.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 675.095 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.935ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273   674.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103   674.299 r  mipi/depacket/payload_out[9]_INST_0/O
                         net (fo=6, routed)           2.464   676.763    mipi/mipi_dphy_ila/U0/probe7[9]
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.805   675.095    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]/C
                         clock pessimism              0.000   675.095    
                         clock uncertainty           -0.199   674.896    
    SLICE_X15Y108        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   674.921    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][47]
  -------------------------------------------------------------------
                         required time                        674.921    
                         arrival time                        -676.764    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.861ns  (logic 0.238ns (4.896%)  route 4.623ns (95.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 675.104 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.935ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.256   674.179    mipi/depacket/state__0[1]
    SLICE_X14Y108        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158   674.337 r  mipi/depacket/payload_out[15]_INST_0/O
                         net (fo=6, routed)           2.367   676.704    mipi/mipi_dphy_ila/U0/probe7[15]
    SLICE_X18Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.814   675.104    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X18Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]/C
                         clock pessimism              0.000   675.104    
                         clock uncertainty           -0.199   674.905    
    SLICE_X18Y108        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025   674.930    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][53]
  -------------------------------------------------------------------
                         required time                        674.930    
                         arrival time                        -676.704    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.851ns  (logic 0.226ns (4.659%)  route 4.625ns (95.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 675.099 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.935ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.265   674.188    mipi/depacket/state__0[1]
    SLICE_X14Y107        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146   674.334 r  mipi/depacket/payload_out[16]_INST_0/O
                         net (fo=6, routed)           2.360   676.694    mipi/mipi_dphy_ila/U0/probe7[16]
    SLICE_X17Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.808   675.098    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X17Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]/C
                         clock pessimism              0.000   675.098    
                         clock uncertainty           -0.199   674.899    
    SLICE_X17Y107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.924    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][54]
  -------------------------------------------------------------------
                         required time                        674.924    
                         arrival time                        -676.694    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.847ns  (logic 0.223ns (4.601%)  route 4.624ns (95.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 675.096 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.935ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   671.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.343   674.263    mipi/depacket/state__0[2]
    SLICE_X14Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146   674.409 r  mipi/depacket/payload_out[26]_INST_0/O
                         net (fo=6, routed)           2.281   676.690    mipi/mipi_dphy_ila/U0/probe7[26]
    SLICE_X19Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.806   675.096    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X19Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]/C
                         clock pessimism              0.000   675.096    
                         clock uncertainty           -0.199   674.897    
    SLICE_X19Y107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.922    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][64]
  -------------------------------------------------------------------
                         required time                        674.922    
                         arrival time                        -676.690    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.832ns  (logic 0.210ns (4.346%)  route 4.622ns (95.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 675.095 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.935ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   671.920 f  mipi/depacket/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          2.330   674.250    mipi/depacket/state__0[2]
    SLICE_X14Y108        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133   674.383 r  mipi/depacket/payload_out[13]_INST_0/O
                         net (fo=6, routed)           2.292   676.675    mipi/mipi_dphy_ila/U0/probe7[13]
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.805   675.095    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]/C
                         clock pessimism              0.000   675.095    
                         clock uncertainty           -0.199   674.896    
    SLICE_X15Y108        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   674.921    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][51]
  -------------------------------------------------------------------
                         required time                        674.921    
                         arrival time                        -676.675    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.833ns  (logic 0.180ns (3.725%)  route 4.653ns (96.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 675.106 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.935ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100   674.299 r  mipi/depacket/packet_done_INST_0/O
                         net (fo=4, routed)           2.377   676.676    mipi/mipi_dphy_ila/U0/probe3[0]
    SLICE_X10Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.816   675.106    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]/C
                         clock pessimism              0.000   675.106    
                         clock uncertainty           -0.199   674.907    
    SLICE_X10Y108        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   674.932    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][3]
  -------------------------------------------------------------------
                         required time                        674.932    
                         arrival time                        -676.676    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.810ns  (logic 0.190ns (3.950%)  route 4.620ns (96.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 675.094 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.935ns, distribution 0.869ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.276   674.199    mipi/depacket/state__0[1]
    SLICE_X13Y107        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110   674.309 r  mipi/depacket/payload_out[11]_INST_0/O
                         net (fo=6, routed)           2.344   676.654    mipi/mipi_dphy_ila/U0/probe7[11]
    SLICE_X14Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.804   675.094    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y107        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]/C
                         clock pessimism              0.000   675.094    
                         clock uncertainty           -0.199   674.895    
    SLICE_X14Y107        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   674.920    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][49]
  -------------------------------------------------------------------
                         required time                        674.920    
                         arrival time                        -676.654    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.813ns  (logic 0.169ns (3.512%)  route 4.644ns (96.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 675.104 - 670.034 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 671.843 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.821ns (routing 0.010ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.935ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.821   671.843    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   671.923 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          2.273   674.196    mipi/depacket/state__0[1]
    SLICE_X12Y108        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089   674.285 r  mipi/depacket/payload_out[8]_INST_0/O
                         net (fo=6, routed)           2.371   676.656    mipi/mipi_dphy_ila/U0/probe7[8]
    SLICE_X16Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.814   675.104    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X16Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]/C
                         clock pessimism              0.000   675.104    
                         clock uncertainty           -0.199   674.905    
    SLICE_X16Y106        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   674.930    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][46]
  -------------------------------------------------------------------
                         required time                        674.930    
                         arrival time                        -676.656    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - csi_byte_clock rise@670.000ns)
  Data Path Delay:        4.810ns  (logic 0.203ns (4.221%)  route 4.607ns (95.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 675.098 - 670.034 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 671.832 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.810ns (routing 0.010ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.935ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                    670.000   670.000 r  
    AA20                                              0.000   670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100   670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386   670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050   670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334   670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152   671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.810   671.832    mipi/depacket/clock
    SLICE_X13Y108        FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079   671.911 f  mipi/depacket/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          2.360   674.271    mipi/depacket/state__0[0]
    SLICE_X14Y109        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124   674.395 r  mipi/depacket/payload_out[24]_INST_0/O
                         net (fo=6, routed)           2.247   676.642    mipi/mipi_dphy_ila/U0/probe7[24]
    SLICE_X19Y109        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426   672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.266    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.290 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.808   675.098    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X19Y109        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]/C
                         clock pessimism              0.000   675.098    
                         clock uncertainty           -0.199   674.899    
    SLICE_X19Y109        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   674.924    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][62]
  -------------------------------------------------------------------
                         required time                        674.924    
                         arrival time                        -676.642    
  -------------------------------------------------------------------
                         slack                                 -1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.567ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.059ns (7.702%)  route 0.707ns (92.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.043ns (routing 1.029ns, distribution 1.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.694     1.547    mipi/mipi_dphy_ila/U0/probe0[0]
    SLICE_X10Y117        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.059     1.606 r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]_xlnx_opt/O
                         net (fo=1, routed)           0.013     1.619    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]_xlnx_opt_1
    SLICE_X10Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.043     4.926    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]/C
                         clock pessimism              0.000     4.926    
                         clock uncertainty            0.199     5.125    
    SLICE_X10Y117        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     5.186    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                 -3.567    

Slack (VIOLATED) :        -0.672ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.059ns (2.000%)  route 2.890ns (98.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.029ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/link/wordalign/byte_clock
    SLICE_X11Y109        FDRE                                         r  mipi/link/wordalign/word_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.624 r  mipi/link/wordalign/word_out_reg[28]/Q
                         net (fo=3, routed)           2.890     4.515    mipi/mipi_dphy_ila/U0/probe5[28]
    SLICE_X13Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.045     4.928    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y108        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.199     5.127    
    SLICE_X13Y108        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.187    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][33]
  -------------------------------------------------------------------
                         required time                         -5.187    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.655ns  (arrival time - required time)
  Source:                 mipi/depacket/in_frame_d_reg/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.058ns (1.962%)  route 2.898ns (98.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.035ns (routing 1.029ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/depacket/clock
    SLICE_X12Y108        FDRE                                         r  mipi/depacket/in_frame_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.623 r  mipi/depacket/in_frame_d_reg/Q
                         net (fo=5, routed)           2.898     4.521    mipi/mipi_dphy_ila/U0/probe10[0]
    SLICE_X13Y111        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.035     4.918    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y111        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]/C
                         clock pessimism              0.000     4.918    
                         clock uncertainty            0.199     5.117    
    SLICE_X13Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.177    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][72]
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.649ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.059ns (1.971%)  route 2.935ns (98.029%))
  Logic Levels:           0  
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.712ns (routing 0.009ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.029ns, distribution 1.035ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.712     1.565    mipi/link/wordalign/byte_clock
    SLICE_X11Y109        FDRE                                         r  mipi/link/wordalign/word_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.624 r  mipi/link/wordalign/word_out_reg[24]/Q
                         net (fo=3, routed)           2.935     4.559    mipi/mipi_dphy_ila/U0/probe5[24]
    SLICE_X13Y105        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.064     4.947    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y105        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]/C
                         clock pessimism              0.000     4.947    
                         clock uncertainty            0.199     5.146    
    SLICE_X13Y105        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.208    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.647ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.058ns (1.933%)  route 2.943ns (98.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.701ns (routing 0.009ns, distribution 0.692ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.029ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.701     1.554    mipi/link/wordalign/byte_clock
    SLICE_X9Y107         FDRE                                         r  mipi/link/wordalign/word_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.612 r  mipi/link/wordalign/word_out_reg[8]/Q
                         net (fo=6, routed)           2.943     4.555    mipi/mipi_dphy_ila/U0/probe5[8]
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.058     4.941    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]/C
                         clock pessimism              0.000     4.941    
                         clock uncertainty            0.199     5.140    
    SLICE_X11Y106        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.202    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -5.202    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.644ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.059ns (1.964%)  route 2.945ns (98.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.029ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699     1.552    mipi/link/wordalign/byte_clock
    SLICE_X8Y107         FDRE                                         r  mipi/link/wordalign/word_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.611 r  mipi/link/wordalign/word_out_reg[7]/Q
                         net (fo=6, routed)           2.945     4.556    mipi/mipi_dphy_ila/U0/probe5[7]
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.058     4.941    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X11Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]/C
                         clock pessimism              0.000     4.941    
                         clock uncertainty            0.199     5.140    
    SLICE_X11Y106        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.200    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.643ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.058ns (1.929%)  route 2.949ns (98.071%))
  Logic Levels:           0  
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.701ns (routing 0.009ns, distribution 0.692ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.029ns, distribution 1.031ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.701     1.554    mipi/link/wordalign/byte_clock
    SLICE_X9Y106         FDRE                                         r  mipi/link/wordalign/word_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.612 r  mipi/link/wordalign/word_out_reg[4]/Q
                         net (fo=9, routed)           2.949     4.561    mipi/mipi_dphy_ila/U0/probe5[4]
    SLICE_X10Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.060     4.943    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y106        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.199     5.142    
    SLICE_X10Y106        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     5.204    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -5.204    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.642ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.058ns (1.933%)  route 2.942ns (98.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.052ns (routing 1.029ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699     1.552    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.610 r  mipi/link/wordalign/word_out_reg[19]/Q
                         net (fo=6, routed)           2.942     4.552    mipi/mipi_dphy_ila/U0/probe5[19]
    SLICE_X13Y103        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.052     4.935    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y103        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.199     5.134    
    SLICE_X13Y103        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.194    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -5.194    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.633ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.058ns (1.942%)  route 2.928ns (98.058%))
  Logic Levels:           0  
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.694ns (routing 0.009ns, distribution 0.685ns)
  Clock Net Delay (Destination): 2.024ns (routing 1.029ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.694     1.547    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.605 r  mipi/link/wordalign/word_out_reg[15]/Q
                         net (fo=6, routed)           2.928     4.533    mipi/mipi_dphy_ila/U0/probe5[15]
    SLICE_X14Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.024     4.907    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]/C
                         clock pessimism              0.000     4.907    
                         clock uncertainty            0.199     5.106    
    SLICE_X14Y104        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.166    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - csi_byte_clock rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.058ns (1.931%)  route 2.946ns (98.069%))
  Logic Levels:           0  
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.694ns (routing 0.009ns, distribution 0.685ns)
  Clock Net Delay (Destination): 2.037ns (routing 1.029ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.694     1.547    mipi/link/wordalign/byte_clock
    SLICE_X8Y104         FDRE                                         r  mipi/link/wordalign/word_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.605 r  mipi/link/wordalign/word_out_reg[12]/Q
                         net (fo=6, routed)           2.946     4.551    mipi/mipi_dphy_ila/U0/probe5[12]
    SLICE_X13Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.037     4.920    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y104        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]/C
                         clock pessimism              0.000     4.920    
                         clock uncertainty            0.199     5.119    
    SLICE_X13Y104        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.181    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -5.181    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                 -0.630    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.420ns  (logic 0.078ns (18.571%)  route 0.342ns (81.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y173        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.342     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y173        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 49.605    

Slack (MET) :             49.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.406ns  (logic 0.079ns (19.458%)  route 0.327ns (80.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y160        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.327     0.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X11Y159        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 49.619    

Slack (MET) :             49.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.388ns  (logic 0.080ns (20.619%)  route 0.308ns (79.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y160        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X11Y159        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 49.637    

Slack (MET) :             49.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y161        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.274     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X11Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X11Y161        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 49.672    

Slack (MET) :             49.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.331ns  (logic 0.077ns (23.263%)  route 0.254ns (76.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y173                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y173        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.254     0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y171        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                 49.694    

Slack (MET) :             49.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.308ns  (logic 0.080ns (25.974%)  route 0.228ns (74.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y172        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.228     0.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y171        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                 49.717    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y161        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X11Y161        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.252ns  (logic 0.076ns (30.159%)  route 0.176ns (69.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y172        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.176     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y171        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 49.773    





---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][167]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.081ns (4.578%)  route 1.689ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 8.495 - 3.367 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.923ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.935ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.825     4.702    mipi/debayer/clock
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.783 r  mipi/debayer/output_data_even_reg[3]/Q
                         net (fo=8, routed)           1.689     6.471    mipi/mipi_dphy_ila/U0/probe25[3]
    SLICE_X13Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.872     8.495    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][167]/C
                         clock pessimism             -0.409     8.086    
                         clock uncertainty           -0.185     7.901    
    SLICE_X13Y131        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     7.926    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][167]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][166]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.077ns (4.352%)  route 1.692ns (95.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 8.495 - 3.367 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.822ns (routing 0.923ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.935ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.822     4.699    mipi/debayer/clock
    SLICE_X15Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.776 r  mipi/debayer/output_data_even_reg[2]/Q
                         net (fo=6, routed)           1.692     6.468    mipi/mipi_dphy_ila/U0/probe25[2]
    SLICE_X13Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.872     8.495    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][166]/C
                         clock pessimism             -0.409     8.086    
                         clock uncertainty           -0.185     7.901    
    SLICE_X13Y131        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.926    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][166]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][185]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.076ns (4.335%)  route 1.677ns (95.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 8.495 - 3.367 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.923ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.935ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.825     4.702    mipi/debayer/clock
    SLICE_X12Y122        FDRE                                         r  mipi/debayer/output_data_even_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.778 r  mipi/debayer/output_data_even_reg[21]/Q
                         net (fo=3, routed)           1.677     6.455    mipi/mipi_dphy_ila/U0/probe25[21]
    SLICE_X11Y132        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.871     8.495    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X11Y132        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][185]/C
                         clock pessimism             -0.409     8.086    
                         clock uncertainty           -0.185     7.901    
    SLICE_X11Y132        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.926    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][185]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 mipi/vout/video_prev_line_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][159]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.079ns (4.405%)  route 1.714ns (95.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 8.492 - 3.367 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.768ns (routing 0.923ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.935ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.768     4.645    mipi/vout/output_clock
    SLICE_X13Y114        FDRE                                         r  mipi/vout/video_prev_line_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.724 r  mipi/vout/video_prev_line_data_reg[19]/Q
                         net (fo=5, routed)           1.714     6.438    mipi/mipi_dphy_ila/U0/probe20[19]
    SLICE_X13Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.868     8.492    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X13Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][159]/C
                         clock pessimism             -0.409     8.083    
                         clock uncertainty           -0.185     7.898    
    SLICE_X13Y123        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.923    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][159]
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][192]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.081ns (4.633%)  route 1.667ns (95.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 8.501 - 3.367 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.818ns (routing 0.923ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.935ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.818     4.695    mipi/debayer/clock
    SLICE_X11Y123        FDRE                                         r  mipi/debayer/output_data_even_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.776 r  mipi/debayer/output_data_even_reg[28]/Q
                         net (fo=4, routed)           1.667     6.443    mipi/mipi_dphy_ila/U0/probe25[28]
    SLICE_X10Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.878     8.501    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X10Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][192]/C
                         clock pessimism             -0.409     8.092    
                         clock uncertainty           -0.185     7.907    
    SLICE_X10Y130        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.932    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][192]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 mipi/vout/video_prev_line_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][152]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.079ns (4.531%)  route 1.664ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 8.481 - 3.367 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.769ns (routing 0.923ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.935ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.769     4.646    mipi/vout/output_clock
    SLICE_X18Y119        FDRE                                         r  mipi/vout/video_prev_line_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.725 r  mipi/vout/video_prev_line_data_reg[12]/Q
                         net (fo=5, routed)           1.664     6.389    mipi/mipi_dphy_ila/U0/probe20[12]
    SLICE_X14Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.857     8.481    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][152]/C
                         clock pessimism             -0.409     8.072    
                         clock uncertainty           -0.185     7.887    
    SLICE_X14Y123        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.912    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][152]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][173]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.079ns (4.677%)  route 1.610ns (95.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 8.472 - 3.367 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.814ns (routing 0.923ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.935ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.814     4.691    mipi/debayer/clock
    SLICE_X14Y124        FDRE                                         r  mipi/debayer/output_data_even_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.770 r  mipi/debayer/output_data_even_reg[9]/Q
                         net (fo=8, routed)           1.610     6.380    mipi/mipi_dphy_ila/U0/probe25[9]
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.848     8.472    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][173]/C
                         clock pessimism             -0.409     8.063    
                         clock uncertainty           -0.185     7.878    
    SLICE_X14Y130        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     7.903    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][173]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][164]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.080ns (4.855%)  route 1.568ns (95.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 8.472 - 3.367 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.832ns (routing 0.923ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.935ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.832     4.708    mipi/debayer/clock
    SLICE_X13Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.788 r  mipi/debayer/output_data_even_reg[0]/Q
                         net (fo=4, routed)           1.568     6.356    mipi/mipi_dphy_ila/U0/probe25[0]
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.848     8.472    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][164]/C
                         clock pessimism             -0.409     8.063    
                         clock uncertainty           -0.185     7.878    
    SLICE_X14Y130        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.903    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][164]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 mipi/debayer/output_data_even_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][172]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.077ns (4.671%)  route 1.571ns (95.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 8.472 - 3.367 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.822ns (routing 0.923ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.935ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.822     4.699    mipi/debayer/clock
    SLICE_X15Y124        FDRE                                         r  mipi/debayer/output_data_even_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.776 r  mipi/debayer/output_data_even_reg[8]/Q
                         net (fo=8, routed)           1.571     6.347    mipi/mipi_dphy_ila/U0/probe25[8]
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.848     8.472    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X14Y130        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][172]/C
                         clock pessimism             -0.409     8.063    
                         clock uncertainty           -0.185     7.878    
    SLICE_X14Y130        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.903    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][172]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 mipi/vout/video_line_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][118]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.078ns (4.633%)  route 1.605ns (95.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 8.474 - 3.367 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.778ns (routing 0.923ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.935ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.778     4.655    mipi/vout/output_clock
    SLICE_X15Y119        FDRE                                         r  mipi/vout/video_line_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.733 r  mipi/vout/video_line_start_reg/Q
                         net (fo=2, routed)           1.605     6.338    mipi/mipi_dphy_ila/U0/probe17[0]
    SLICE_X15Y120        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.850     8.474    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y120        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][118]/C
                         clock pessimism             -0.409     8.065    
                         clock uncertainty           -0.185     7.880    
    SLICE_X15Y120        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.905    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][118]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_even_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][197]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.060ns (7.018%)  route 0.795ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.613ns (routing 0.837ns, distribution 0.776ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.029ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.613     4.864    mipi/debayer/clock
    SLICE_X14Y121        FDRE                                         r  mipi/debayer/output_data_even_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.924 r  mipi/debayer/output_data_even_reg[3]/Q
                         net (fo=8, routed)           0.795     5.719    mipi/mipi_dphy_ila/U0/probe26[3]
    SLICE_X7Y129         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][197]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.127     5.009    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X7Y129         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][197]/C
                         clock pessimism              0.409     5.419    
                         clock uncertainty            0.185     5.603    
    SLICE_X7Y129         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.665    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][197]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           5.719    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mipi/vout/video_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][125]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.058ns (7.236%)  route 0.743ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.569ns (routing 0.837ns, distribution 0.732ns)
  Clock Net Delay (Destination): 2.025ns (routing 1.029ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.569     4.820    mipi/vout/output_clock
    SLICE_X17Y112        FDRE                                         r  mipi/vout/video_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.878 r  mipi/vout/video_data_reg[5]/Q
                         net (fo=5, routed)           0.743     5.622    mipi/mipi_dphy_ila/U0/probe19[5]
    SLICE_X17Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.025     4.908    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X17Y117        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][125]/C
                         clock pessimism              0.409     5.317    
                         clock uncertainty            0.185     5.502    
    SLICE_X17Y117        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.564    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][125]
  -------------------------------------------------------------------
                         required time                         -5.564    
                         arrival time                           5.622    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_even_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][180]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.057ns (6.576%)  route 0.810ns (93.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.607ns (routing 0.837ns, distribution 0.770ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.029ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.607     4.859    mipi/debayer/clock
    SLICE_X12Y123        FDRE                                         r  mipi/debayer/output_data_even_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.916 r  mipi/debayer/output_data_even_reg[16]/Q
                         net (fo=4, routed)           0.810     5.725    mipi/mipi_dphy_ila/U0/probe25[16]
    SLICE_X12Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.120     5.003    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X12Y131        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][180]/C
                         clock pessimism              0.409     5.412    
                         clock uncertainty            0.185     5.597    
    SLICE_X12Y131        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     5.659    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][180]
  -------------------------------------------------------------------
                         required time                         -5.659    
                         arrival time                           5.725    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mipi/vout/video_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][128]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.058ns (6.580%)  route 0.823ns (93.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.572ns (routing 0.837ns, distribution 0.735ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.029ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.572     4.823    mipi/vout/output_clock
    SLICE_X18Y117        FDRE                                         r  mipi/vout/video_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.881 r  mipi/vout/video_data_reg[8]/Q
                         net (fo=5, routed)           0.823     5.705    mipi/mipi_dphy_ila/U0/probe19[8]
    SLICE_X17Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.098     4.981    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X17Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][128]/C
                         clock pessimism              0.409     5.390    
                         clock uncertainty            0.185     5.575    
    SLICE_X17Y123        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.635    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][128]
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                           5.705    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mipi/vout/video_prev_line_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][143]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.059ns (6.911%)  route 0.795ns (93.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.576ns (routing 0.837ns, distribution 0.739ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.029ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.576     4.828    mipi/vout/output_clock
    SLICE_X18Y115        FDRE                                         r  mipi/vout/video_prev_line_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.887 r  mipi/vout/video_prev_line_data_reg[3]/Q
                         net (fo=2, routed)           0.795     5.682    mipi/mipi_dphy_ila/U0/probe20[3]
    SLICE_X15Y121        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.074     4.957    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X15Y121        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][143]/C
                         clock pessimism              0.409     5.366    
                         clock uncertainty            0.185     5.551    
    SLICE_X15Y121        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.611    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][143]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_even_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][202]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.058ns (6.585%)  route 0.823ns (93.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.615ns (routing 0.837ns, distribution 0.778ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.029ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.615     4.867    mipi/debayer/clock
    SLICE_X15Y124        FDRE                                         r  mipi/debayer/output_data_even_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.925 r  mipi/debayer/output_data_even_reg[8]/Q
                         net (fo=8, routed)           0.823     5.747    mipi/mipi_dphy_ila/U0/probe26[8]
    SLICE_X8Y130         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.126     5.008    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X8Y130         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][202]/C
                         clock pessimism              0.409     5.418    
                         clock uncertainty            0.185     5.602    
    SLICE_X8Y130         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.664    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][202]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.747    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mipi/vout/video_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][129]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.058ns (6.533%)  route 0.830ns (93.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.581ns (routing 0.837ns, distribution 0.744ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.029ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.581     4.832    mipi/vout/output_clock
    SLICE_X18Y118        FDRE                                         r  mipi/vout/video_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.890 r  mipi/vout/video_data_reg[9]/Q
                         net (fo=5, routed)           0.830     5.720    mipi/mipi_dphy_ila/U0/probe19[9]
    SLICE_X17Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.098     4.981    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X17Y123        FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][129]/C
                         clock pessimism              0.409     5.390    
                         clock uncertainty            0.185     5.575    
    SLICE_X17Y123        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.637    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][129]
  -------------------------------------------------------------------
                         required time                         -5.637    
                         arrival time                           5.720    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.093ns (10.941%)  route 0.757ns (89.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.606ns (routing 0.837ns, distribution 0.769ns)
  Clock Net Delay (Destination): 2.087ns (routing 1.029ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.606     4.857    pixel_combine/clk_148_5m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_odd_data_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.915 r  pixel_combine/video_odd_data_x_reg[20]/Q
                         net (fo=1, routed)           0.733     5.648    pixel_combine/video_odd_data_x[20]
    SLICE_X11Y122        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.683 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.024     5.707    pixel_combine/video_data_out_x[20]
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.087     4.970    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism              0.409     5.379    
                         clock uncertainty            0.185     5.564    
    SLICE_X11Y122        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.624    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.624    
                         arrival time                           5.707    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_odd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][208]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.060ns (6.900%)  route 0.810ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    4.863ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.612ns (routing 0.837ns, distribution 0.775ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.029ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.612     4.863    mipi/debayer/clock
    SLICE_X12Y122        FDRE                                         r  mipi/debayer/output_data_odd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.923 r  mipi/debayer/output_data_odd_reg[14]/Q
                         net (fo=4, routed)           0.810     5.733    mipi/mipi_dphy_ila/U0/probe26[14]
    SLICE_X7Y127         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.110     4.993    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X7Y127         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][208]/C
                         clock pessimism              0.409     5.402    
                         clock uncertainty            0.185     5.587    
    SLICE_X7Y127         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.647    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][208]
  -------------------------------------------------------------------
                         required time                         -5.647    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_odd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][204]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.060ns (6.777%)  route 0.825ns (93.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.617ns (routing 0.837ns, distribution 0.780ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.029ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.617     4.868    mipi/debayer/clock
    SLICE_X12Y121        FDRE                                         r  mipi/debayer/output_data_odd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.928 r  mipi/debayer/output_data_odd_reg[10]/Q
                         net (fo=4, routed)           0.825     5.754    mipi/mipi_dphy_ila/U0/probe26[10]
    SLICE_X8Y130         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.131     5.013    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X8Y130         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][204]/C
                         clock pessimism              0.409     5.423    
                         clock uncertainty            0.185     5.607    
    SLICE_X8Y130         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.667    mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][204]
  -------------------------------------------------------------------
                         required time                         -5.667    
                         arrival time                           5.754    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.079ns (10.186%)  route 0.697ns (89.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 42.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.386ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.697     5.990    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y44         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.094    42.384    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y44         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.199    42.186    
                         clock uncertainty           -0.080    42.106    
    SLICE_X46Y44         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    42.040    hdmi/i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         42.040    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 36.050    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.079ns (11.169%)  route 0.628ns (88.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 42.391 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.386ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.628     5.922    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y43         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.101    42.391    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.199    42.193    
                         clock uncertainty           -0.080    42.113    
    SLICE_X47Y43         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.047    hdmi/i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         42.047    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.079ns (11.185%)  route 0.627ns (88.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 42.393 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.386ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.627     5.921    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y43         FDPE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.103    42.393    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y43         FDPE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.199    42.195    
                         clock uncertainty           -0.080    42.115    
    SLICE_X47Y43         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066    42.049    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         42.049    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.079ns (11.185%)  route 0.627ns (88.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 42.393 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.386ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.627     5.921    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y43         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.103    42.393    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.199    42.195    
                         clock uncertainty           -0.080    42.115    
    SLICE_X47Y43         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    42.049    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         42.049    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X46Y39         FDCE                                         f  hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X46Y39         FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X46Y39         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X46Y39         FDCE                                         f  hdmi/i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X46Y39         FDCE                                         r  hdmi/i2c_config/lut_index_reg[0]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X46Y39         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y39         FDCE                                         f  hdmi/i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X47Y39         FDCE                                         r  hdmi/i2c_config/lut_index_reg[4]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X47Y39         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y39         FDCE                                         f  hdmi/i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X47Y39         FDCE                                         r  hdmi/i2c_config/lut_index_reg[5]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X47Y39         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y39         FDCE                                         f  hdmi/i2c_config/lut_index_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X47Y39         FDCE                                         r  hdmi/i2c_config/lut_index_reg[6]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X47Y39         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    

Slack (MET) :             36.133ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.079ns (11.356%)  route 0.617ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 42.387 - 37.037 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.526ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.386ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.335     5.215    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.294 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.617     5.910    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y39         FDCE                                         f  hdmi/i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.097    42.387    hdmi/i2c_config/clk_27m
    SLICE_X47Y39         FDCE                                         r  hdmi/i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.199    42.189    
                         clock uncertainty           -0.080    42.109    
    SLICE_X47Y39         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    42.043    hdmi/i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         42.043    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 36.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.039ns (17.099%)  route 0.189ns (82.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.927ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.189     3.364    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y40         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.456     3.084    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.077     3.161    
    SLICE_X45Y40         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.141    hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.407%)  route 0.199ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.927ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.199     3.373    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y43         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.466     3.093    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.077     3.170    
    SLICE_X45Y43         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.150    hdmi/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/write_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.407%)  route 0.199ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.927ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.199     3.373    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y43         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/write_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.466     3.093    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y43         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.077     3.170    
    SLICE_X45Y43         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.150    hdmi/i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.039ns (14.106%)  route 0.237ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.237     3.412    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y40         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.106     3.188    
    SLICE_X46Y40         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.168    hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.039ns (14.106%)  route 0.237ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.237     3.412    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y40         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.106     3.188    
    SLICE_X46Y40         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.168    hdmi/i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.039ns (14.106%)  route 0.237ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.237     3.412    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y40         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y40         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.106     3.188    
    SLICE_X46Y40         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     3.168    hdmi/i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[8]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.039ns (14.106%)  route 0.237ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.237     3.412    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y40         FDCE                                         f  hdmi/i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/clk_27m
    SLICE_X47Y40         FDCE                                         r  hdmi/i2c_config/lut_index_reg[8]/C
                         clock pessimism              0.106     3.188    
    SLICE_X47Y40         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     3.168    hdmi/i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[9]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.039ns (14.106%)  route 0.237ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.237     3.412    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y40         FDCE                                         f  hdmi/i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/clk_27m
    SLICE_X47Y40         FDCE                                         r  hdmi/i2c_config/lut_index_reg[9]/C
                         clock pessimism              0.106     3.188    
    SLICE_X47Y40         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.168    hdmi/i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.039ns (13.614%)  route 0.247ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.927ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.247     3.422    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y41         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.463     3.090    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y41         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism              0.106     3.196    
    SLICE_X47Y41         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.176    hdmi/i2c_config/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.039ns (13.614%)  route 0.247ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.283ns (routing 0.830ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.927ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.283     3.136    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X45Y35         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.175 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.247     3.422    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y41         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.463     3.090    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y41         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.106     3.196    
    SLICE_X47Y41         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.176    hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.427%)  route 0.679ns (89.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 8.477 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.935ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.679     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.854     8.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.227     8.251    
                         clock uncertainty           -0.060     8.190    
    SLICE_X13Y164        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.427%)  route 0.679ns (89.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 8.477 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.935ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.679     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.854     8.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.227     8.251    
                         clock uncertainty           -0.060     8.190    
    SLICE_X13Y164        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.066     8.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.079ns (10.713%)  route 0.658ns (89.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 8.479 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.935ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.658     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y169        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.855     8.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y169        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.227     8.252    
                         clock uncertainty           -0.060     8.192    
    SLICE_X13Y169        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     8.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.079ns (10.713%)  route 0.658ns (89.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 8.479 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.935ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.658     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.855     8.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.227     8.252    
                         clock uncertainty           -0.060     8.192    
    SLICE_X13Y169        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     8.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.079ns (10.713%)  route 0.658ns (89.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 8.479 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.935ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.658     5.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.855     8.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.227     8.252    
                         clock uncertainty           -0.060     8.192    
    SLICE_X13Y169        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.079ns (10.665%)  route 0.662ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 8.488 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.935ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.662     5.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.864     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.227     8.261    
                         clock uncertainty           -0.060     8.201    
    SLICE_X12Y168        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.079ns (10.665%)  route 0.662ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 8.488 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.935ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.662     5.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.864     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.227     8.261    
                         clock uncertainty           -0.060     8.201    
    SLICE_X12Y168        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.079ns (10.665%)  route 0.662ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 8.488 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.935ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.662     5.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.864     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.227     8.261    
                         clock uncertainty           -0.060     8.201    
    SLICE_X12Y168        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.856%)  route 0.649ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 8.487 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.649     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     8.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.227     8.260    
                         clock uncertainty           -0.060     8.200    
    SLICE_X13Y168        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.856%)  route 0.649ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 8.487 - 3.367 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.649     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X13Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.600    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.624 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     8.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.227     8.260    
                         clock uncertainty           -0.060     8.200    
    SLICE_X13Y168        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  2.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.485%)  route 0.074ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.157ns (routing 0.565ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.633ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.157     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.074     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X12Y167        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.307     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X12Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.087     3.024    
    SLICE_X12Y167        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.633ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.306     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.087     3.023    
    SLICE_X11Y159        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.633ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.306     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.087     3.023    
    SLICE_X11Y159        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.087     3.019    
    SLICE_X11Y159        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.087     3.019    
    SLICE_X11Y159        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.087     3.019    
    SLICE_X11Y159        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.087     3.019    
    SLICE_X11Y159        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.175%)  route 0.079ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X11Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.087     3.019    
    SLICE_X11Y159        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.151ns (routing 0.565ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.633ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.151     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X11Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.304     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.093     3.027    
    SLICE_X11Y156        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.088%)  route 0.146ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.139ns (routing 0.565ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.633ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.139     2.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.146     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X12Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.308     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X12Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.122     3.060    
    SLICE_X12Y165        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  csi_byte_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (csi_byte_clock rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.941ns  (logic 0.168ns (17.845%)  route 0.773ns (82.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.874ns = ( 7.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.953 f  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     8.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.384 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.431     8.815    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699    11.552    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.035    11.516    
    SLICE_X7Y107         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.450    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (csi_byte_clock rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.941ns  (logic 0.168ns (17.845%)  route 0.773ns (82.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.874ns = ( 7.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.953 f  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     8.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.384 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.431     8.815    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699    11.552    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.035    11.516    
    SLICE_X7Y107         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.450    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  2.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.053ns (16.063%)  route 0.277ns (83.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.078     1.662    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.676 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.199     1.875    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.266    
    SLICE_X7Y107         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.246    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.053ns (16.063%)  route 0.277ns (83.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.078     1.662    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.676 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.199     1.875    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.266    
    SLICE_X7Y107         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.246    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  csi_byte_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (csi_byte_clock_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.941ns  (logic 0.168ns (17.845%)  route 0.773ns (82.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.874ns = ( 7.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.953 f  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     8.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.384 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.431     8.815    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699    11.552    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.035    11.516    
    SLICE_X7Y107         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.450    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (csi_byte_clock_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.941ns  (logic 0.168ns (17.845%)  route 0.773ns (82.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.874ns = ( 7.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.009ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/ref_clock
    SLICE_X7Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.953 f  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.342     8.295    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.384 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.431     8.815    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.699    11.552    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.035    11.516    
    SLICE_X7Y107         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.450    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  2.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.053ns (16.063%)  route 0.277ns (83.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.078     1.662    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.676 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.199     1.875    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.266    
    SLICE_X7Y107         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.246    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi_byte_clock_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.053ns (16.063%)  route 0.277ns (83.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/ref_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.584 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.078     1.662    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X7Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.676 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.199     1.875    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y107         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/clkdet/byte_clock
    SLICE_X7Y107         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.266    
    SLICE_X7Y107         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.246    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.272ns (10.037%)  route 2.438ns (89.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 54.057 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.866ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.028    11.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.751    54.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.791    58.848    
                         clock uncertainty           -0.035    58.813    
    SLICE_X19Y164        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.747    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                 47.079    

Slack (MET) :             47.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.272ns (10.037%)  route 2.438ns (89.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 54.057 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.866ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.028    11.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.751    54.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.791    58.848    
                         clock uncertainty           -0.035    58.813    
    SLICE_X19Y164        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.747    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                 47.079    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    

Slack (MET) :             47.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.272ns (10.040%)  route 2.437ns (89.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 54.059 - 50.000 ) 
    Source Clock Delay      (SCD):    8.957ns
    Clock Pessimism Removal (CPR):    4.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.950ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.866ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.944     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.223     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     9.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.188     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X90Y102        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     9.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.027    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.753    54.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.791    58.850    
                         clock uncertainty           -0.035    58.815    
    SLICE_X19Y164        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.749    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 47.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.415ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.572ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.239     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.408     3.008    
    SLICE_X10Y161        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.415ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.572ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.239     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.408     3.008    
    SLICE_X10Y161        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.415ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.572ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.239     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.408     3.008    
    SLICE_X10Y161        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.415ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.572ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.239     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -4.408     3.008    
    SLICE_X10Y161        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.408ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.092ns (routing 0.515ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.572ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.092     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y161        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.098     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X12Y162        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.232     7.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.408     3.000    
    SLICE_X12Y162        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.408     3.006    
    SLICE_X10Y161        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.408     3.006    
    SLICE_X10Y161        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.408     3.006    
    SLICE_X10Y161        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.408     3.006    
    SLICE_X10Y161        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    4.408ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y162        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.408     3.006    
    SLICE_X10Y161        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.138    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.579ns (31.450%)  route 1.262ns (68.550%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.029ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.935ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.058     4.941    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X16Y107        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     5.328 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.392     5.720    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_5
    SLICE_X20Y107        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.837 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X20Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.878 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X20Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.964 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.818     6.782    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X14Y140        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.843     5.099    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X14Y140        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.579ns (32.492%)  route 1.203ns (67.508%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 1.029ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.935ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.061     4.944    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X20Y106        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y106        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     5.331 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.419     5.750    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_5
    SLICE_X21Y106        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.867 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.893    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X21Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.908 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.934    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X21Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.994 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.732     6.726    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X14Y140        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.845     5.101    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X14Y140        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.707ns  (logic 0.579ns (33.919%)  route 1.128ns (66.081%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.029ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.071     4.954    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X10Y103        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     5.341 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.407     5.748    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_5
    SLICE_X12Y103        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.865 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.891    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X12Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.906 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.932    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X12Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.992 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.669     6.661    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X13Y136        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.867     5.123    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X13Y136        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.653ns  (logic 0.623ns (37.689%)  route 1.030ns (62.311%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.029ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.935ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.066     4.949    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X12Y102        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     5.341 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.436     5.777    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_8
    SLICE_X15Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.933 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.959    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.974 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.000    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X15Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.060 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.542     6.602    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X14Y138        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.856     5.112    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X14Y138        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.601ns  (logic 0.585ns (36.540%)  route 1.016ns (63.460%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.029ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.935ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.069     4.952    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X25Y114        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y114        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     5.344 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.218     5.562    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_8
    SLICE_X25Y115        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.718 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.744    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X25Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.759 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.785    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X25Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     5.807 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.746     6.553    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X17Y144        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.849     5.105    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CLK_I
    SLICE_X17Y144        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.463ns (29.434%)  route 1.110ns (70.566%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.029ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.935ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.069     4.952    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X25Y113        SRL16E                                       r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        SRL16E (Prop_D5LUT_SLICEM_CLK_Q)
                                                      0.373     5.325 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.432     5.757    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_1
    SLICE_X25Y118        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     5.810 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.836    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X25Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.851 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.877    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     5.899 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.626     6.525    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X17Y141        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.846     5.103    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CLK_I
    SLICE_X17Y141        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.496ns  (logic 0.661ns (44.184%)  route 0.835ns (55.816%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.029ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.935ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.144     5.027    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X4Y139         SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     5.419 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.435     5.854    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_8
    SLICE_X1Y139         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     6.010 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.036    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X1Y140         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.096 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.316     6.412    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X5Y140         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.465 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.058     6.523    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X5Y140         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.874     5.130    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X5Y140         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.416ns  (logic 0.448ns (31.638%)  route 0.968ns (68.362%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.139ns (routing 1.029ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.139     5.022    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X10Y126        SRL16E                                       r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        SRL16E (Prop_D5LUT_SLICEM_CLK_Q)
                                                      0.373     5.395 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.510     5.905    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_1
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     5.958 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.984    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.006 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.432     6.438    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X11Y139        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     5.120    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CLK_I
    SLICE_X11Y139        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.653ns (46.378%)  route 0.755ns (53.622%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 1.029ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.935ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.119     5.002    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X10Y139        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     5.394 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.360     5.754    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_8
    SLICE_X9Y141         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.910 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.936    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X9Y142         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.951 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.977    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X9Y143         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.992 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.018    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X9Y144         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.033 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.059    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X9Y145         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.119 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.291     6.410    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X8Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.871     5.128    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CLK_I
    SLICE_X8Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.406ns  (logic 0.560ns (39.829%)  route 0.846ns (60.171%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.029ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.935ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.113     4.996    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X25Y146        SRLC32E                                      r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y146        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     5.390 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.349     5.739    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X25Y147        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     5.905 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.497     6.402    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X17Y145        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.848     5.104    mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X17Y145        FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.565ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.633ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.165     3.019    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X3Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.058 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.035     3.093    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X3Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.315     2.945    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X3Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.617%)  route 0.053ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X2Y152         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.047 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     3.100    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X2Y152         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.933    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X2Y152         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.348%)  route 0.053ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X3Y144         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.047 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     3.100    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X3Y144         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.933    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X3Y144         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.565ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.633ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.154     3.008    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X3Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.047 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.054     3.101    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X3Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.301     2.932    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X3Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.633ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X8Y140         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.052 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.054     3.106    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X8Y140         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.309     2.939    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X8Y140         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.168%)  route 0.058ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.565ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.633ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.155     3.009    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X8Y146         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.048 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.058     3.106    mipi/mipi_dphy_ila/U0/ila_core_inst/capture_qual_ctrl_1[0]
    SLICE_X8Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.305     2.935    mipi/mipi_dphy_ila/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.617%)  route 0.053ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.565ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.633ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.162     3.016    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X3Y143         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.055 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     3.108    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X3Y143         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.312     2.942    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X3Y143         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.341%)  route 0.065ns (62.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.565ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.633ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.156     3.010    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/CLK_I
    SLICE_X6Y146         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.049 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.065     3.115    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X6Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.306     2.936    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X6Y145         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.218%)  route 0.060ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.565ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.633ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.165     3.019    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X3Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.058 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.060     3.119    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X3Y136         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.320     2.950    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X3Y136         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.127%)  route 0.060ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.166ns (routing 0.565ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.633ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.166     3.021    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X2Y139         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.061 r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.060     3.120    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X2Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.306     2.937    mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X2Y138         FDRE                                         r  mipi/mipi_dphy_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_297m_clk_wiz_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.301ns (46.095%)  route 0.352ns (53.905%))
  Logic Levels:           0  
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns
    Source Clock Delay      (SCD):    9.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.027ns (routing 0.950ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.935ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.027     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y160         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.352     9.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X8Y159         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.873     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y159         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.288ns (44.172%)  route 0.364ns (55.828%))
  Logic Levels:           0  
  Clock Path Skew:        -3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    9.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.027ns (routing 0.950ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.935ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.027     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y160         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     9.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.364     9.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.869     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.078ns (11.683%)  route 0.590ns (88.317%))
  Logic Levels:           0  
  Clock Path Skew:        -3.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.996ns (routing 0.950ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.935ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.996     9.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X12Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     9.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.590     9.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y157        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.860     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.078ns (11.683%)  route 0.590ns (88.317%))
  Logic Levels:           0  
  Clock Path Skew:        -3.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.996ns (routing 0.950ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.935ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.996     9.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X12Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     9.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.590     9.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y157        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.860     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y157        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.288ns (45.354%)  route 0.347ns (54.646%))
  Logic Levels:           0  
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns
    Source Clock Delay      (SCD):    9.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.027ns (routing 0.950ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.935ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.027     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y160         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     9.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.347     9.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X8Y159         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.873     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y159         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.307ns (49.120%)  route 0.318ns (50.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    9.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.027ns (routing 0.950ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.935ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.027     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y160         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     9.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.318     9.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X8Y161         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.875     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y161         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.080ns (12.356%)  route 0.567ns (87.644%))
  Logic Levels:           0  
  Clock Path Skew:        -3.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    9.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.003ns (routing 0.950ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.003     9.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.567     9.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X12Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.867     5.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X12Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.295ns (47.658%)  route 0.324ns (52.342%))
  Logic Levels:           0  
  Clock Path Skew:        -3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    9.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.022ns (routing 0.950ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.935ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     9.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.324     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.869     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.281ns (45.469%)  route 0.337ns (54.531%))
  Logic Levels:           0  
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    9.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.022ns (routing 0.950ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.022     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X10Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     9.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.337     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.867     5.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y160         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.292ns (50.086%)  route 0.291ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        -3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    9.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.027ns (routing 0.950ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.935ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.027     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y160         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     9.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.291     9.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X8Y161         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.875     5.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y161         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.715%)  route 0.058ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.081ns (routing 0.515ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.633ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.081     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.058     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X17Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.292     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X17Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.635%)  route 0.062ns (60.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.083ns (routing 0.515ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.083     2.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.062     3.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X18Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.295     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X18Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.342%)  route 0.068ns (63.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.081ns (routing 0.515ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.633ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.081     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.068     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X17Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.292     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X17Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.037ns (33.860%)  route 0.072ns (66.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.080ns (routing 0.515ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.633ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.080     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X16Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.072     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X16Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.292     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X16Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.229%)  route 0.067ns (62.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.083ns (routing 0.515ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.083     2.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.067     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X18Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.295     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X18Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.964%)  route 0.071ns (65.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.082ns (routing 0.515ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.633ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.082     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X15Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.071     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X15Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.294     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X15Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.489%)  route 0.068ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.085ns (routing 0.515ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.633ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.085     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X16Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.068     3.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X16Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.292     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X16Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.489%)  route 0.079ns (66.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.080ns (routing 0.515ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.080     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.079     3.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X18Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.295     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X18Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.096ns (routing 0.515ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.633ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.096     2.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.067     3.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.308     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.236%)  route 0.072ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.095ns (routing 0.515ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.633ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.095     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.072     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X11Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.301     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.839ns  (logic 0.305ns (36.353%)  route 0.534ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.123ns (routing 1.029ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.866ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.123     5.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X10Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     5.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.534     5.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.787     4.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.079ns (9.084%)  route 0.791ns (90.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.866ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.791     5.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X12Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.774     4.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X12Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.288ns (35.600%)  route 0.521ns (64.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.123ns (routing 1.029ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.866ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.123     5.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X10Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     5.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.521     5.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.788     4.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.079ns (9.476%)  route 0.755ns (90.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.866ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.755     5.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.750     4.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.079ns (9.476%)  route 0.755ns (90.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.866ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.755     5.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.750     4.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.079ns (9.476%)  route 0.755ns (90.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.866ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.755     5.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.750     4.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X16Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.295ns (37.772%)  route 0.486ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.123ns (routing 1.029ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.866ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.123     5.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X10Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.486     5.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.787     4.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.307ns (42.228%)  route 0.420ns (57.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.123ns (routing 1.029ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.866ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.123     5.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X10Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     5.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.420     5.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.787     4.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X10Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.709ns  (logic 0.079ns (11.141%)  route 0.630ns (88.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.866ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.630     5.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.778     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.709ns  (logic 0.079ns (11.141%)  route 0.630ns (88.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.080ns (routing 1.029ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.866ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.080     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.630     5.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.778     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X11Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.410ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.153ns (routing 0.565ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.572ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.153     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.061     3.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.234     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.139ns (routing 0.565ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.572ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.139     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X14Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X14Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.217     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X14Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.394ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.140ns (routing 0.565ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.572ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.140     2.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X14Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X14Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.218     7.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X14Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.395ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.141ns (routing 0.565ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.572ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.141     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X14Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X14Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.219     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X14Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        4.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.411ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.158ns (routing 0.565ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.572ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.158     3.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X12Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.064     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.235     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y172        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.396ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.138ns (routing 0.565ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.572ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.138     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X15Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     3.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X15Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.220     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X15Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.401ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.140ns (routing 0.565ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.572ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.140     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X16Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     3.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X16Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.225     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X16Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.397ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.143ns (routing 0.565ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.572ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.143     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X15Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y165        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X15Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.221     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X15Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.397ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.144ns (routing 0.565ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.572ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.144     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X15Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     3.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X15Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.221     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X15Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.402ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.146ns (routing 0.565ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.572ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.146     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X16Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X16Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.226     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X16Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 2.621ns (59.570%)  route 1.779ns (40.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.812ns (routing 0.923ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.812     4.689    mipi/white_balance/clock
    SLICE_X14Y128        FDRE                                         r  mipi/white_balance/output_den_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.769 r  mipi/white_balance/output_den_reg/Q
                         net (fo=1, routed)           1.779     6.548    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.089 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.089    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.073ns  (logic 2.621ns (64.354%)  route 1.452ns (35.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.820ns (routing 0.923ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.820     4.697    mipi/white_balance/clock
    SLICE_X18Y120        FDRE                                         r  mipi/white_balance/output_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.776 r  mipi/white_balance/output_hsync_reg/Q
                         net (fo=1, routed)           1.452     6.228    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     8.770 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.770    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.030ns  (logic 2.621ns (65.039%)  route 1.409ns (34.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.820ns (routing 0.923ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.849    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.877 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.820     4.697    mipi/white_balance/clock
    SLICE_X18Y120        FDRE                                         r  mipi/white_balance/output_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.778 r  mipi/white_balance/output_vsync_reg/Q
                         net (fo=1, routed)           1.409     6.187    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     8.727 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.727    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.290ns (65.094%)  route 0.692ns (34.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.007ns (routing 0.508ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.835    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.852 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.007     2.859    mipi/white_balance/clock
    SLICE_X18Y120        FDRE                                         r  mipi/white_balance/output_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.899 r  mipi/white_balance/output_vsync_reg/Q
                         net (fo=1, routed)           0.692     3.591    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.250     4.841 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.841    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.292ns (64.497%)  route 0.711ns (35.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.007ns (routing 0.508ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.835    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.852 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.007     2.859    mipi/white_balance/clock
    SLICE_X18Y120        FDRE                                         r  mipi/white_balance/output_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.898 r  mipi/white_balance/output_hsync_reg/Q
                         net (fo=1, routed)           0.711     3.609    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.253     4.861 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.861    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.290ns (58.592%)  route 0.912ns (41.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.002ns (routing 0.508ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.835    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.852 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.002     2.854    mipi/white_balance/clock
    SLICE_X14Y128        FDRE                                         r  mipi/white_balance/output_den_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.893 r  mipi/white_balance/output_den_reg/Q
                         net (fo=1, routed)           0.912     3.805    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.251     5.056 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.056    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 5.593ns (84.816%)  route 1.001ns (15.184%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.379ns (routing 1.526ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.379     5.259    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y42         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.337 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           1.001     6.338    hdmi/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.515    11.853 r  hdmi/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.853    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 5.596ns (85.010%)  route 0.987ns (14.990%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.354ns (routing 1.526ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.354     5.234    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.313 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.987     6.299    hdmi/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.517    11.817 r  hdmi/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.817    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.639ns  (logic 2.919ns (80.213%)  route 0.720ns (19.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.347ns (routing 1.526ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.347     5.227    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X44Y23         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.303 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.720     6.023    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.843     8.865 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.865    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.536ns  (logic 1.045ns (68.035%)  route 0.491ns (31.965%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.298ns (routing 0.830ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.298     3.150    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y42         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.188 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.491     3.679    hdmi/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.007     4.686 r  hdmi/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.686    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.545ns  (logic 1.048ns (67.868%)  route 0.496ns (32.132%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.290ns (routing 0.830ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.290     3.142    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y43         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.181 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.496     3.677    hdmi/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.009     4.687 r  hdmi/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.687    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.525ns (82.296%)  route 0.328ns (17.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.287ns (routing 0.830ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.287     3.140    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X44Y23         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.178 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.328     3.506    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.487     4.992 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.992    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 2.567ns (47.562%)  route 2.830ns (52.438%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.592ns (routing 0.710ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     1.784    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     2.794    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 f  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.592     4.414    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.287 f  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.538    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.566 f  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        2.579     7.145    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.539     9.684 f  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.684    video_pixel_clk_o
    W15                                                               f  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 2.633ns (59.975%)  route 1.757ns (40.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.086ns (routing 1.029ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.086     4.969    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.048 r  pixel_combine/video_data_o_reg[10]/Q
                         net (fo=1, routed)           1.757     6.805    video_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.358 r  video_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.358    video_data_o[10]
    AC14                                                              r  video_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 2.643ns (60.380%)  route 1.734ns (39.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.059 r  pixel_combine/video_data_o_reg[8]/Q
                         net (fo=1, routed)           1.734     6.793    video_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.356 r  video_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.356    video_data_o[8]
    AD14                                                              r  video_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.367ns  (logic 2.636ns (60.362%)  route 1.731ns (39.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.086ns (routing 1.029ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.086     4.969    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.050 r  pixel_combine/video_data_o_reg[11]/Q
                         net (fo=1, routed)           1.731     6.781    video_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.336 r  video_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.336    video_data_o[11]
    AC13                                                              r  video_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.327ns  (logic 2.645ns (61.123%)  route 1.682ns (38.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.097ns (routing 1.029ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.097     4.980    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.060 r  pixel_combine/video_data_o_reg[9]/Q
                         net (fo=1, routed)           1.682     6.742    video_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565     9.306 r  video_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.306    video_data_o[9]
    AD13                                                              r  video_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.251ns  (logic 2.639ns (62.079%)  route 1.612ns (37.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.086ns (routing 1.029ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.086     4.969    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.048 r  pixel_combine/video_data_o_reg[12]/Q
                         net (fo=1, routed)           1.612     6.660    video_data_o_OBUF[12]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.560     9.219 r  video_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.219    video_data_o[12]
    AB12                                                              r  video_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.135ns  (logic 2.644ns (63.946%)  route 1.491ns (36.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.086ns (routing 1.029ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.086     4.969    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.049 r  pixel_combine/video_data_o_reg[13]/Q
                         net (fo=1, routed)           1.491     6.540    video_data_o_OBUF[13]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.564     9.104 r  video_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.104    video_data_o[13]
    AB11                                                              r  video_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.131ns  (logic 2.651ns (64.175%)  route 1.480ns (35.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.087ns (routing 1.029ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.087     4.970    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.049 r  pixel_combine/video_data_o_reg[16]/Q
                         net (fo=1, routed)           1.480     6.529    video_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     9.101 r  video_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.101    video_data_o[16]
    AC12                                                              r  video_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.094ns  (logic 2.653ns (64.806%)  route 1.441ns (35.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.087ns (routing 1.029ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.087     4.970    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.051 r  pixel_combine/video_data_o_reg[17]/Q
                         net (fo=1, routed)           1.441     6.492    video_data_o_OBUF[17]
    AC11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.572     9.064 r  video_data_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.064    video_data_o[17]
    AC11                                                              r  video_data_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.063ns  (logic 2.660ns (65.466%)  route 1.403ns (34.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.098ns (routing 1.029ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.855    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.883 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        2.098     4.981    pixel_combine/clk_297m
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.060 r  pixel_combine/video_data_o_reg[18]/Q
                         net (fo=1, routed)           1.403     6.463    video_data_o_OBUF[18]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.581     9.043 r  video_data_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.043    video_data_o[18]
    AD11                                                              r  video_data_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.266ns (44.753%)  route 1.563ns (55.247%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
                         net (fo=7399, routed)        1.414     3.269    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.249     4.518 r  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    video_pixel_clk_o
    W15                                                               r  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.329ns (70.770%)  route 0.549ns (29.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.052 r  pixel_combine/video_data_o_reg[7]/Q
                         net (fo=1, routed)           0.549     3.601    video_data_o_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.290     4.891 r  video_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.891    video_data_o[7]
    W8                                                                r  video_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.325ns (69.885%)  route 0.571ns (30.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.054 r  pixel_combine/video_data_o_reg[3]/Q
                         net (fo=1, routed)           0.571     3.625    video_data_o_OBUF[3]
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.284     4.909 r  video_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.909    video_data_o[3]
    AA9                                                               r  video_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.331ns (68.642%)  route 0.608ns (31.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.054 r  pixel_combine/video_data_o_reg[1]/Q
                         net (fo=1, routed)           0.608     3.662    video_data_o_OBUF[1]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.290     4.952 r  video_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.952    video_data_o[1]
    AB9                                                               r  video_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.342ns (68.013%)  route 0.631ns (31.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.153ns (routing 0.565ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.153     3.007    pixel_combine/clk_297m
    SLICE_X11Y126        FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.048 r  pixel_combine/video_data_o_reg[15]/Q
                         net (fo=1, routed)           0.631     3.679    video_data_o_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.301     4.980 r  video_data_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.980    video_data_o[15]
    AD8                                                               r  video_data_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.330ns (67.582%)  route 0.638ns (32.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.051 r  pixel_combine/video_data_o_reg[4]/Q
                         net (fo=1, routed)           0.638     3.689    video_data_o_OBUF[4]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.981 r  video_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.981    video_data_o[4]
    AA8                                                               r  video_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.327ns (67.256%)  route 0.646ns (32.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.051 r  pixel_combine/video_data_o_reg[6]/Q
                         net (fo=1, routed)           0.646     3.697    video_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.289     4.986 r  video_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.986    video_data_o[6]
    Y8                                                                r  video_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.325ns (67.024%)  route 0.652ns (32.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.052 r  pixel_combine/video_data_o_reg[5]/Q
                         net (fo=1, routed)           0.652     3.704    video_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.286     4.990 r  video_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.990    video_data_o[5]
    W9                                                                r  video_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.332ns (67.141%)  route 0.652ns (32.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.153ns (routing 0.565ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.153     3.007    pixel_combine/clk_297m
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.047 r  pixel_combine/video_data_o_reg[23]/Q
                         net (fo=1, routed)           0.652     3.699    video_data_o_OBUF[23]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.991 r  video_data_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.991    video_data_o[23]
    AD9                                                               r  video_data_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.322ns (66.129%)  route 0.677ns (33.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.159ns (routing 0.565ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.838    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.855 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.159     3.013    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.052 r  pixel_combine/video_data_o_reg[2]/Q
                         net (fo=1, routed)           0.677     3.729    video_data_o_OBUF[2]
    AA10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.283     5.012 r  video_data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.012    video_data_o[2]
    AA10                                                              r  video_data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  csi_byte_clock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.891     6.913    mipi/link/d3phy/byte_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.863     6.885    mipi/link/d0phy/CLK
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.861     6.883    mipi/link/d2phy/byte_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.846     6.868    mipi/link/d1phy/byte_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.391     0.935    mipi/link/d1phy/byte_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.399     0.943    mipi/link/d2phy/byte_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.402     0.946    mipi/link/d0phy/CLK
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.417     0.961    mipi/link/d3phy/byte_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  csi_byte_clock_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.891     6.913    mipi/link/d3phy/byte_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.863     6.885    mipi/link/d0phy/CLK
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.861     6.883    mipi/link/d2phy/byte_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.846     6.868    mipi/link/d1phy/byte_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.391     0.935    mipi/link/d1phy/byte_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.399     0.943    mipi/link/d2phy/byte_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.402     0.946    mipi/link/d0phy/CLK
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'csi_byte_clock_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=770, routed)         0.417     0.961    mipi/link/d3phy/byte_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_148_5m_clk_wiz_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 0.226ns (4.990%)  route 4.303ns (95.010%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.581ns (routing 0.837ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.986     4.529    mipi/vout/video_hsync_i_1_n_0
    SLICE_X19Y118        FDRE                                         r  mipi/vout/video_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.581     4.832    mipi/vout/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/video_data_reg[11]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 0.226ns (4.990%)  route 4.303ns (95.010%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.581ns (routing 0.837ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.986     4.529    mipi/vout/video_hsync_i_1_n_0
    SLICE_X18Y118        FDRE                                         r  mipi/vout/video_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.581     4.832    mipi/vout/output_clock
    SLICE_X18Y118        FDRE                                         r  mipi/vout/video_data_reg[9]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 0.226ns (4.990%)  route 4.303ns (95.010%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.581ns (routing 0.837ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.986     4.529    mipi/vout/video_hsync_i_1_n_0
    SLICE_X19Y118        FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.581     4.832    mipi/vout/output_clock
    SLICE_X19Y118        FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 0.226ns (4.990%)  route 4.303ns (95.010%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.581ns (routing 0.837ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.986     4.529    mipi/vout/video_hsync_i_1_n_0
    SLICE_X18Y118        FDRE                                         r  mipi/vout/video_prev_line_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.581     4.832    mipi/vout/output_clock
    SLICE_X18Y118        FDRE                                         r  mipi/vout/video_prev_line_data_reg[9]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.226ns (5.008%)  route 4.287ns (94.992%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.575ns (routing 0.837ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.970     4.513    mipi/vout/video_hsync_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  mipi/vout/video_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.575     4.827    mipi/vout/output_clock
    SLICE_X18Y112        FDRE                                         r  mipi/vout/video_data_reg[1]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.226ns (5.008%)  route 4.287ns (94.992%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.575ns (routing 0.837ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.970     4.513    mipi/vout/video_hsync_i_1_n_0
    SLICE_X18Y112        FDRE                                         r  mipi/vout/video_prev_line_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.575     4.827    mipi/vout/output_clock
    SLICE_X18Y112        FDRE                                         r  mipi/vout/video_prev_line_data_reg[1]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 0.226ns (5.079%)  route 4.224ns (94.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.561ns (routing 0.837ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.907     4.450    mipi/vout/video_hsync_i_1_n_0
    SLICE_X13Y114        FDRE                                         r  mipi/vout/video_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.561     4.812    mipi/vout/output_clock
    SLICE_X13Y114        FDRE                                         r  mipi/vout/video_data_reg[19]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 0.226ns (5.079%)  route 4.224ns (94.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.561ns (routing 0.837ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.907     4.450    mipi/vout/video_hsync_i_1_n_0
    SLICE_X13Y114        FDRE                                         r  mipi/vout/video_prev_line_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.561     4.812    mipi/vout/output_clock
    SLICE_X13Y114        FDRE                                         r  mipi/vout/video_prev_line_data_reg[19]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.226ns (5.109%)  route 4.198ns (94.891%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.565ns (routing 0.837ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.881     4.424    mipi/vout/video_hsync_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  mipi/vout/video_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.565     4.817    mipi/vout/output_clock
    SLICE_X13Y119        FDRE                                         r  mipi/vout/video_data_reg[15]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.226ns (5.109%)  route 4.198ns (94.891%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.565ns (routing 0.837ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.288     3.469    mipi/vout/enable
    SLICE_X13Y113        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.543 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.881     4.424    mipi/vout/video_hsync_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  mipi/vout/video_prev_line_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.228    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.252 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.565     4.817    mipi/vout/output_clock
    SLICE_X13Y119        FDRE                                         r  mipi/vout/video_prev_line_data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.150ns (16.137%)  route 0.777ns (83.863%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.777     0.927    pixel_combine/lopt
    SLICE_X9Y125         FDCE                                         f  pixel_combine/video_even_data_x_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.141     2.768    pixel_combine/clk_148_5m
    SLICE_X9Y125         FDCE                                         r  pixel_combine/video_even_data_x_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_even_data_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_even_data_x_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[1]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_even_data_x_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_even_data_x_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_even_data_x_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_even_data_x_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_even_data_x_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_even_data_x_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_even_data_x_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_even_data_x_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_even_data_x_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_even_data_x_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_even_data_x_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_odd_data_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_odd_data_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_odd_data_x_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_odd_data_x_reg[1]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.150ns (16.076%)  route 0.781ns (83.924%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.571ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.781     0.930    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_odd_data_x_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.608    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=376, routed)         1.138     2.765    pixel_combine/clk_148_5m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_odd_data_x_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 0.515ns (12.765%)  route 3.516ns (87.235%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.082ns (routing 1.386ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.516     4.031    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.082     5.335    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 0.515ns (12.765%)  route 3.516ns (87.235%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.082ns (routing 1.386ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.516     4.031    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.082     5.335    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 0.515ns (12.765%)  route 3.516ns (87.235%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.082ns (routing 1.386ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.516     4.031    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.082     5.335    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 0.515ns (12.765%)  route 3.516ns (87.235%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.082ns (routing 1.386ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.516     4.031    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.082     5.335    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.515ns (12.769%)  route 3.515ns (87.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.084ns (routing 1.386ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.515     4.030    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.084     5.337    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.515ns (12.769%)  route 3.515ns (87.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.084ns (routing 1.386ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.515     4.030    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.084     5.337    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.515ns (12.769%)  route 3.515ns (87.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.084ns (routing 1.386ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.515     4.030    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.084     5.337    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.515ns (12.769%)  route 3.515ns (87.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.084ns (routing 1.386ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.515     4.030    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y34         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.084     5.337    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y34         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.515ns (12.909%)  route 3.471ns (87.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.083ns (routing 1.386ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.471     3.986    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y35         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.083     5.336    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y35         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.515ns (12.909%)  route 3.471ns (87.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.083ns (routing 1.386ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         3.471     3.986    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y35         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.083     5.336    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y35         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_sda_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.822ns (62.280%)  route 0.498ns (37.720%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.454ns (routing 0.927ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi/hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi/hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi/hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi/hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.498     1.320    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X44Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.454     3.082    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_scl_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.824ns (62.061%)  route 0.504ns (37.939%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.457ns (routing 0.927ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi/hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi/hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi/hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi/hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.504     1.328    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X43Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.457     3.085    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y39         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.927ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.447     3.075    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.927ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.447     3.075    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[18]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.927ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.447     3.075    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[19]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.927ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.447     3.075    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[20]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.927ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.451     3.079    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[21]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.150ns (8.417%)  route 1.628ns (91.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.927ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.628     1.777    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y36         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.451     3.079    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y36         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[22]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.150ns (8.204%)  route 1.674ns (91.796%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.446ns (routing 0.927ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.674     1.823    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y35         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.446     3.074    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y35         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.150ns (8.204%)  route 1.674ns (91.796%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.446ns (routing 0.927ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.674     1.823    hdmi/reset_power_on_i2c/lopt
    SLICE_X46Y35         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.446     3.074    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X46Y35         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.548ns  (logic 0.551ns (12.106%)  route 3.997ns (87.894%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.881ns (routing 0.935ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.523     3.037    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.073 r  reset_c_inferred_i_1/O
                         net (fo=8, routed)           1.474     4.548    singal_viewer/inst/PROBE_IN_INST/D[1]
    SLICE_X6Y167         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.881     5.137    singal_viewer/inst/PROBE_IN_INST/clk
    SLICE_X6Y167         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 0.152ns (4.035%)  route 3.615ns (95.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.878ns (routing 0.935ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.586     3.767    singal_viewer/inst/PROBE_IN_INST/D[3]
    SLICE_X7Y168         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.878     5.134    singal_viewer/inst/PROBE_IN_INST/clk
    SLICE_X7Y168         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][225]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.486ns  (logic 0.152ns (4.361%)  route 3.334ns (95.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.857ns (routing 0.935ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.305     3.486    mipi/mipi_dphy_ila/U0/probe28[0]
    SLICE_X4Y152         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.857     5.114    mipi/mipi_dphy_ila/U0/clk1x
    SLICE_X4Y152         FDRE                                         r  mipi/mipi_dphy_ila/U0/PROBE_PIPE.shift_probes_reg[0][225]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[16]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.515ns (21.847%)  route 1.841ns (78.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.841     2.355    pixel_combine/lopt
    SLICE_X11Y122        FDCE                                         f  pixel_combine/video_data_o_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[16]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[17]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.515ns (21.847%)  route 1.841ns (78.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.841     2.355    pixel_combine/lopt
    SLICE_X11Y122        FDCE                                         f  pixel_combine/video_data_o_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[20]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.515ns (21.847%)  route 1.841ns (78.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.841     2.355    pixel_combine/lopt
    SLICE_X11Y122        FDCE                                         f  pixel_combine/video_data_o_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[20]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.515ns (21.847%)  route 1.841ns (78.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.863ns (routing 0.935ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.841     2.355    pixel_combine/lopt
    SLICE_X11Y122        FDCE                                         f  pixel_combine/video_data_o_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.863     5.120    pixel_combine/clk_297m
    SLICE_X11Y122        FDCE                                         r  pixel_combine/video_data_o_reg[21]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.515ns (21.857%)  route 1.840ns (78.143%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.862ns (routing 0.935ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.840     2.354    pixel_combine/lopt
    SLICE_X11Y127        FDCE                                         f  pixel_combine/video_data_o_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.862     5.119    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.515ns (21.857%)  route 1.840ns (78.143%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.862ns (routing 0.935ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.840     2.354    pixel_combine/lopt
    SLICE_X11Y127        FDCE                                         f  pixel_combine/video_data_o_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.862     5.119    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.515ns (21.857%)  route 1.840ns (78.143%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.862ns (routing 0.935ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.840     2.354    pixel_combine/lopt
    SLICE_X11Y127        FDCE                                         f  pixel_combine/video_data_o_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.233    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.257 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.862     5.119    pixel_combine/clk_297m
    SLICE_X11Y127        FDCE                                         r  pixel_combine/video_data_o_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.000ns (0.000%)  route 0.416ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.303ns (routing 0.633ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.416     0.416    singal_viewer/inst/PROBE_IN_INST/D[2]
    SLICE_X9Y168         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.303     2.934    singal_viewer/inst/PROBE_IN_INST/clk
    SLICE_X9Y168         FDRE                                         r  singal_viewer/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_data_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_data_o_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_data_o_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_data_o_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[4]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_data_o_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y120         FDCE                                         f  pixel_combine/video_data_o_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y120         FDCE                                         r  pixel_combine/video_data_o_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_data_o_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.150ns (16.059%)  route 0.782ns (83.941%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.633ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.782     0.931    pixel_combine/lopt
    SLICE_X9Y121         FDCE                                         f  pixel_combine/video_data_o_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.310     2.941    pixel_combine/clk_297m
    SLICE_X9Y121         FDCE                                         r  pixel_combine/video_data_o_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[18]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.150ns (14.859%)  route 0.857ns (85.141%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.857     1.007    pixel_combine/lopt
    SLICE_X11Y123        FDCE                                         f  pixel_combine/video_data_o_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.612    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.631 r  video_clk/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=7399, routed)        1.302     2.933    pixel_combine/clk_297m
    SLICE_X11Y123        FDCE                                         r  pixel_combine/video_data_o_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 0.515ns (17.505%)  route 2.425ns (82.495%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.425     2.939    mipi/link/clkphy/lopt
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.736ns  (logic 0.152ns (5.555%)  route 2.584ns (94.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.556     2.736    mipi/link/clkphy/enable
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 0.152ns (5.835%)  route 2.453ns (94.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.424     2.605    mipi/link/clkphy/enable
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.722    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.023ns (2.420%)  route 0.927ns (97.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.174     0.950    mipi/link/clkphy/enable
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.618    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.023ns (2.224%)  route 1.011ns (97.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.258     1.034    mipi/link/clkphy/enable
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.150ns (11.441%)  route 1.158ns (88.559%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.158     1.307    mipi/link/clkphy/lopt
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi2

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 0.515ns (17.505%)  route 2.425ns (82.495%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.425     2.939    mipi/link/clkphy/lopt
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.736ns  (logic 0.152ns (5.555%)  route 2.584ns (94.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.556     2.736    mipi/link/clkphy/enable
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 0.152ns (5.835%)  route 2.453ns (94.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.424     2.605    mipi/link/clkphy/enable
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.298     0.722    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.023ns (2.420%)  route 0.927ns (97.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.174     0.950    mipi/link/clkphy/enable
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.618    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y38         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.023ns (2.224%)  route 1.011ns (97.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.258     1.034    mipi/link/clkphy/enable
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.150ns (11.441%)  route 1.158ns (88.559%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.158     1.307    mipi/link/clkphy/lopt
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi_byte_clock

Max Delay           519 Endpoints
Min Delay           519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[2]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[6]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[7]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[18]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[18]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[17]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[19]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 0.275ns (5.451%)  route 4.770ns (94.549%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.490     5.045    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[17]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 0.275ns (5.451%)  route 4.770ns (94.549%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.490     5.045    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_in_frame_last_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.150ns (16.298%)  route 0.768ns (83.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.007ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.768     0.918    mipi/vout/lopt
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_frame_last_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.528     1.246    mipi/vout/csi_byte_clock
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_in_line_last_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.150ns (16.298%)  route 0.768ns (83.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.007ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.768     0.918    mipi/vout/lopt
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_line_last_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.528     1.246    mipi/vout/csi_byte_clock
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_frame_started_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.190ns (18.536%)  route 0.833ns (81.464%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.525ns (routing 0.007ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.769     0.919    mipi/vout/lopt
    SLICE_X13Y113        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.959 r  mipi/vout/csi_frame_started_i_1/O
                         net (fo=2, routed)           0.064     1.023    mipi/vout/csi_odd_line
    SLICE_X13Y113        FDRE                                         r  mipi/vout/csi_frame_started_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.525     1.243    mipi/vout/csi_byte_clock
    SLICE_X13Y113        FDRE                                         r  mipi/vout/csi_frame_started_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_odd_line_reg/S
                            (rising edge-triggered cell FDSE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.190ns (18.536%)  route 0.833ns (81.464%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.525ns (routing 0.007ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.769     0.919    mipi/vout/lopt
    SLICE_X13Y113        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.959 r  mipi/vout/csi_frame_started_i_1/O
                         net (fo=2, routed)           0.064     1.023    mipi/vout/csi_odd_line
    SLICE_X13Y113        FDSE                                         r  mipi/vout/csi_odd_line_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.525     1.243    mipi/vout/csi_byte_clock
    SLICE_X13Y113        FDSE                                         r  mipi/vout/csi_odd_line_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.061ns (5.044%)  route 1.148ns (94.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.390     1.165    mipi/link/wordalign/enable
    SLICE_X8Y106         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     1.203 r  mipi/link/wordalign/taps[0][1]_i_1/O
                         net (fo=1, routed)           0.006     1.209    mipi/link/wordalign/taps[0][1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/wordalign/byte_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[0][1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.064ns (5.227%)  route 1.160ns (94.773%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.391     1.166    mipi/link/wordalign/enable
    SLICE_X8Y106         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.207 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.017     1.224    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/wordalign/byte_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.045ns (3.625%)  route 1.196ns (96.375%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.517ns (routing 0.007ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.420     1.195    mipi/link/wordalign/enable
    SLICE_X9Y109         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.217 r  mipi/link/wordalign/taps[3][0]_i_1/O
                         net (fo=1, routed)           0.024     1.241    mipi/link/wordalign/taps[3][0]_i_1_n_0
    SLICE_X9Y109         FDRE                                         r  mipi/link/wordalign/taps_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.517     1.235    mipi/link/wordalign/byte_clock
    SLICE_X9Y109         FDRE                                         r  mipi/link/wordalign/taps_reg[3][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi_byte_clock_1

Max Delay           519 Endpoints
Min Delay           519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[2]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[6]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.275ns (5.442%)  route 4.779ns (94.558%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.009ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.499     5.054    mipi/link/gen_bytealign[2].ba/E[0]
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.684     1.537    mipi/link/gen_bytealign[2].ba/byte_clock
    SLICE_X3Y108         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[7]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[18]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[18]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[17]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.275ns (5.450%)  route 4.771ns (94.550%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.491     5.046    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_2_reg[19]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 0.275ns (5.451%)  route 4.770ns (94.549%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.490     5.045    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[17]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/word_dly_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 0.275ns (5.451%)  route 4.770ns (94.549%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.009ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=3, routed)           2.029     2.029    mipi/dci_locked
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.181 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          1.251     3.431    mipi/link/clkdet/enable
    SLICE_X7Y107         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.554 r  mipi/link/clkdet/word_out[31]_i_1/O
                         net (fo=237, routed)         1.490     5.045    mipi/link/wordalign/E[0]
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.697     1.550    mipi/link/wordalign/byte_clock
    SLICE_X8Y111         FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_in_frame_last_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.150ns (16.298%)  route 0.768ns (83.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.007ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.768     0.918    mipi/vout/lopt
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_frame_last_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.528     1.246    mipi/vout/csi_byte_clock
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_in_line_last_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.150ns (16.298%)  route 0.768ns (83.702%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.007ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.768     0.918    mipi/vout/lopt
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_line_last_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.528     1.246    mipi/vout/csi_byte_clock
    SLICE_X12Y113        FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_frame_started_reg/R
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.190ns (18.536%)  route 0.833ns (81.464%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.525ns (routing 0.007ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.769     0.919    mipi/vout/lopt
    SLICE_X13Y113        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.959 r  mipi/vout/csi_frame_started_i_1/O
                         net (fo=2, routed)           0.064     1.023    mipi/vout/csi_odd_line
    SLICE_X13Y113        FDRE                                         r  mipi/vout/csi_frame_started_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.525     1.243    mipi/vout/csi_byte_clock
    SLICE_X13Y113        FDRE                                         r  mipi/vout/csi_frame_started_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_odd_line_reg/S
                            (rising edge-triggered cell FDSE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.190ns (18.536%)  route 0.833ns (81.464%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.525ns (routing 0.007ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.769     0.919    mipi/vout/lopt
    SLICE_X13Y113        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.959 r  mipi/vout/csi_frame_started_i_1/O
                         net (fo=2, routed)           0.064     1.023    mipi/vout/csi_odd_line
    SLICE_X13Y113        FDSE                                         r  mipi/vout/csi_odd_line_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.525     1.243    mipi/vout/csi_byte_clock
    SLICE_X13Y113        FDSE                                         r  mipi/vout/csi_odd_line_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.061ns (5.044%)  route 1.148ns (94.956%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.390     1.165    mipi/link/wordalign/enable
    SLICE_X8Y106         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     1.203 r  mipi/link/wordalign/taps[0][1]_i_1/O
                         net (fo=1, routed)           0.006     1.209    mipi/link/wordalign/taps[0][1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/wordalign/byte_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[0][1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/csi_x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.077%)  route 1.013ns (82.923%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.007ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         0.795     0.944    mipi/vout/lopt
    SLICE_X14Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.003 r  mipi/vout/csi_x_pos[9]_i_2/O
                         net (fo=8, routed)           0.218     1.221    mipi/vout/csi_x_pos[9]_i_2_n_0
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.521     1.239    mipi/vout/csi_byte_clock
    SLICE_X14Y115        FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.064ns (5.227%)  route 1.160ns (94.773%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.391     1.166    mipi/link/wordalign/enable
    SLICE_X8Y106         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.207 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.017     1.224    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.512     1.230    mipi/link/wordalign/byte_clock
    SLICE_X8Y106         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/taps_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by csi_byte_clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.045ns (3.625%)  route 1.196ns (96.375%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.517ns (routing 0.007ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.753     0.753    mipi/enable
    SLICE_X1Y95          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.776 r  mipi/enable_phy_inferred_i_1/O
                         net (fo=48, routed)          0.420     1.195    mipi/link/wordalign/enable
    SLICE_X9Y109         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.217 r  mipi/link/wordalign/taps[3][0]_i_1/O
                         net (fo=1, routed)           0.024     1.241    mipi/link/wordalign/taps[3][0]_i_1_n_0
    SLICE_X9Y109         FDRE                                         r  mipi/link/wordalign/taps_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock csi_byte_clock_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y6      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=770, routed)         0.517     1.235    mipi/link/wordalign/byte_clock
    SLICE_X9Y109         FDRE                                         r  mipi/link/wordalign/taps_reg[3][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 4.300ns (68.272%)  route 1.998ns (31.728%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.729ns (routing 0.866ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.998     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X19Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.729     4.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X19Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 4.390ns (86.986%)  route 0.657ns (13.014%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.780ns (routing 0.866ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.598     4.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y100        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     4.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.059     5.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 4.350ns (86.335%)  route 0.688ns (13.665%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.780ns (routing 0.866ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.638     4.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X94Y100        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.050     5.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X94Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 4.398ns (90.127%)  route 0.482ns (9.873%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.780ns (routing 0.866ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.434     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X91Y107        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     4.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.048     4.880    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X91Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.780     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.506ns (66.503%)  route 0.255ns (33.497%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.237ns (routing 0.572ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.239     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X91Y107        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.041     0.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.016     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X91Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.237     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.500ns (59.404%)  route 0.342ns (40.596%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.572ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.321     0.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y100        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     0.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.021     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.238     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.487ns (57.180%)  route 0.365ns (42.820%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.572ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.348     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X94Y100        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.017     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X94Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.238     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.465ns (31.496%)  route 1.011ns (68.504%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.205ns (routing 0.572ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.011     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X19Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.205     7.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X19Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 0.551ns (12.709%)  route 3.781ns (87.291%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.643ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.523     3.037    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.073 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           1.258     4.332    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.550     2.507    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 0.551ns (13.175%)  route 3.628ns (86.825%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.540ns (routing 0.643ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.523     3.037    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.073 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           1.105     4.179    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.540     2.497    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.551ns (13.759%)  route 3.451ns (86.241%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.643ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         2.523     3.037    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.073 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           0.928     4.001    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.545     2.502    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.165ns (9.196%)  route 1.625ns (90.804%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.439ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.200     1.350    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.365 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           0.425     1.790    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.142     1.901    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.165ns (8.777%)  route 1.711ns (91.223%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.439ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.200     1.350    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.365 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           0.511     1.875    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.139     1.898    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.165ns (8.422%)  route 1.790ns (91.578%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.439ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=128, routed)         1.200     1.350    reset_i_IBUF
    SLICE_X27Y90         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.365 f  reset_c_inferred_i_1/O
                         net (fo=8, routed)           0.590     1.954    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.144     1.903    mipi/link/gen_idctl.idctrl/ref_clock
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK





