

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Sun Mar 28 22:20:00 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FFR_Reorder_x_num
* Solution:       with_out_OP
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.320|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+-------+----------+-----------+-----------+------------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        |  Loop Name  |  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1     |     ?|      ?|       152|          -|          -|           ?|    no    |
        | + Loop 1.1  |   144|    144|        36|          -|          -|           4|    no    |
        |- Loop 2     |  3360|  56448|         7|          -|          -| 480 ~ 8064 |    no    |
        +-------------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     721|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|    1196|    2211|
|Memory           |       18|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|    1323|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       18|     16|    2519|    2991|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Reorder_fft_fadd_hbi_U1  |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U2  |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fmul_ibs_U3  |Reorder_fft_fmul_ibs  |        0|      3|  151|  324|
    |Reorder_fft_fmul_ibs_U4  |Reorder_fft_fmul_ibs  |        0|      3|  151|  324|
    |Reorder_fft_fmul_ibs_U5  |Reorder_fft_fmul_ibs  |        0|      3|  151|  324|
    |Reorder_fft_fmul_ibs_U6  |Reorder_fft_fmul_ibs  |        0|      3|  151|  324|
    |Reorder_fft_mux_4jbC_U7  |Reorder_fft_mux_4jbC  |        0|      0|    0|   17|
    |Reorder_fft_mux_4jbC_U8  |Reorder_fft_mux_4jbC  |        0|      0|    0|   17|
    |Reorder_fft_mux_4jbC_U9  |Reorder_fft_mux_4jbC  |        0|      0|    0|   17|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1196| 2211|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lut_reorder_I_1024_U   |Reorder_fft_lut_rbkb  |        1|  0|   0|   480|   10|     1|         4800|
    |lut_reorder_J_1024_U   |Reorder_fft_lut_rcud  |        1|  0|   0|   480|   10|     1|         4800|
    |lut_reorder_I_4096_U   |Reorder_fft_lut_rdEe  |        2|  0|   0|  2016|   10|     1|        20160|
    |lut_reorder_J_4096_U   |Reorder_fft_lut_reOg  |        2|  0|   0|  2016|   12|     1|        24192|
    |lut_reorder_I_16384_U  |Reorder_fft_lut_rfYi  |        5|  0|   0|  8064|    9|     1|        72576|
    |lut_reorder_J_16384_U  |Reorder_fft_lut_rg8j  |        7|  0|   0|  8064|   14|     1|       112896|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |       18|  0|   0| 21120|   65|     6|       239424|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_660_p2                   |     +    |      0|  0|  32|          32|           3|
    |c_aux_1_fu_597_p2               |     +    |      0|  0|   4|           3|           1|
    |i_1_fu_702_p2                   |     +    |      0|  0|  13|          13|           1|
    |num_word_op_op_fu_461_p2        |     +    |      0|  0|  32|          32|           2|
    |sum8_fu_655_p2                  |     +    |      0|  0|  16|          16|          16|
    |p_neg_fu_406_p2                 |     -    |      0|  0|  32|           3|          32|
    |p_neg_t_fu_474_p2               |     -    |      0|  0|  30|           1|          30|
    |sel_tmp2_fu_548_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_558_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_697_p2             |   icmp   |      0|  0|   6|          13|          13|
    |exitcond_fu_591_p2              |   icmp   |      0|  0|   2|           3|           4|
    |tmp_1_fu_427_p2                 |   icmp   |      0|  0|  12|          32|          13|
    |tmp_30_fu_513_p2                |   icmp   |      0|  0|  12|          32|          32|
    |tmp_8_fu_535_p2                 |   icmp   |      0|  0|  12|          32|          15|
    |tmp_fu_422_p2                   |   icmp   |      0|  0|  12|          32|          11|
    |ind1_fu_518_p2                  |    or    |      0|  0|  32|          32|           1|
    |ind2_fu_564_p2                  |    or    |      0|  0|  32|          32|           2|
    |ind3_fu_570_p2                  |    or    |      0|  0|  32|          32|           2|
    |tmp_7_fu_440_p2                 |    or    |      0|  0|   1|           1|           1|
    |IM_vec_128_c_load_ph_fu_649_p3  |  select  |      0|  0|  32|           1|          32|
    |IM_vec_128_d_load_ph_fu_643_p3  |  select  |      0|  0|  32|           1|          32|
    |RE_vec_128_c_load_ph_fu_636_p3  |  select  |      0|  0|  32|           1|          32|
    |RE_vec_128_d_load_ph_fu_629_p3  |  select  |      0|  0|  32|           1|          32|
    |indexI_3_fu_762_p3              |  select  |      0|  0|  32|           1|          32|
    |indexI_5_fu_748_p3              |  select  |      0|  0|  32|           1|          32|
    |indexI_6_fu_755_p3              |  select  |      0|  0|  32|           1|          32|
    |indexJ_3_fu_783_p3              |  select  |      0|  0|  32|           1|          32|
    |indexJ_5_fu_769_p3              |  select  |      0|  0|  32|           1|          32|
    |indexJ_6_fu_776_p3              |  select  |      0|  0|  32|           1|          32|
    |leng_reorder_2_fu_446_p3        |  select  |      0|  0|  12|           1|          12|
    |p_cast_fu_432_p3                |  select  |      0|  0|  11|           1|           9|
    |tmp_27_fu_489_p3                |  select  |      0|  0|  30|           1|          30|
    |tmp_28_fu_497_p3                |  select  |      0|  0|  30|           1|           1|
    |sel_tmp1_fu_543_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_553_p2              |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 721|         359|         557|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |Imag_address0    |   5|         10|   14|        140|
    |Imag_d0          |   3|          4|   32|        128|
    |Real_r_address0  |   4|          8|   14|        112|
    |Real_r_d0        |   3|          4|   32|        128|
    |ap_NS_fsm        |  11|         53|    1|         53|
    |c_aux_reg_318    |   3|          2|    3|          6|
    |c_reg_306        |   3|          2|   32|         64|
    |grp_fu_340_p0    |   3|          4|   32|        128|
    |grp_fu_340_p1    |   3|          4|   32|        128|
    |grp_fu_344_p0    |   3|          4|   32|        128|
    |grp_fu_344_p1    |   3|          4|   32|        128|
    |grp_fu_348_p0    |   3|          3|   32|         96|
    |grp_fu_348_p1    |   3|          3|   32|         96|
    |grp_fu_352_p0    |   3|          3|   32|         96|
    |grp_fu_352_p1    |   3|          3|   32|         96|
    |i_reg_329        |   3|          2|   13|         26|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  59|        113|  397|       1553|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_935           |  32|   0|   32|          0|
    |IM_vec_128_b_reg_950           |  32|   0|   32|          0|
    |IM_vec_128_c_0_reg_955         |  32|   0|   32|          0|
    |IM_vec_128_c_1_reg_960         |  32|   0|   32|          0|
    |IM_vec_128_c_load_ph_reg_1017  |  32|   0|   32|          0|
    |IM_vec_128_d_0_reg_970         |  32|   0|   32|          0|
    |IM_vec_128_d_1_reg_975         |  32|   0|   32|          0|
    |IM_vec_128_d_load_ph_reg_1012  |  32|   0|   32|          0|
    |Imag_addr_1_reg_920            |  12|   0|   14|          2|
    |Imag_addr_5_reg_1105           |  14|   0|   14|          0|
    |Imag_addr_6_reg_1115           |  14|   0|   14|          0|
    |Imag_addr_reg_871              |  13|   0|   14|          1|
    |RE_vec_128_c_0_reg_930         |  32|   0|   32|          0|
    |RE_vec_128_c_load_ph_reg_1007  |  32|   0|   32|          0|
    |RE_vec_128_d_0_reg_945         |  32|   0|   32|          0|
    |RE_vec_128_d_load_ph_reg_1002  |  32|   0|   32|          0|
    |Real_addr_2_reg_866            |  13|   0|   14|          1|
    |Real_addr_3_reg_915            |  12|   0|   14|          2|
    |Real_addr_5_reg_1100           |  14|   0|   14|          0|
    |Real_addr_6_reg_1110           |  14|   0|   14|          0|
    |ap_CS_fsm                      |  52|   0|   52|          0|
    |c_aux_1_reg_983                |   3|   0|    3|          0|
    |c_aux_reg_318                  |   3|   0|    3|          0|
    |c_reg_306                      |  32|   0|   32|          0|
    |i_1_reg_1065                   |  13|   0|   13|          0|
    |i_reg_329                      |  13|   0|   13|          0|
    |indexI_fu_102                  |  32|   0|   32|          0|
    |indexJ_fu_98                   |  32|   0|   32|          0|
    |leng_reorder_2_reg_843         |   5|   0|   12|          7|
    |p_lshr_reg_821                 |  30|   0|   30|          0|
    |reg_364                        |  32|   0|   32|          0|
    |reg_370                        |  32|   0|   32|          0|
    |reg_375                        |  32|   0|   32|          0|
    |reg_381                        |  32|   0|   32|          0|
    |reg_386                        |  32|   0|   32|          0|
    |reg_392                        |  32|   0|   32|          0|
    |reg_399                        |  32|   0|   32|          0|
    |sel_tmp2_reg_893               |   1|   0|    1|          0|
    |sel_tmp7_reg_899               |   1|   0|    1|          0|
    |sum8_reg_1022                  |  16|   0|   16|          0|
    |tmp_10_reg_994                 |  32|   0|   32|          0|
    |tmp_14_reg_1047                |  32|   0|   32|          0|
    |tmp_15_reg_1057                |  32|   0|   32|          0|
    |tmp_17_reg_1037                |  32|   0|   32|          0|
    |tmp_18_reg_1042                |  32|   0|   32|          0|
    |tmp_1_reg_833                  |   1|   0|    1|          0|
    |tmp_20_reg_1052                |  32|   0|   32|          0|
    |tmp_29_reg_848                 |  30|   0|   32|          2|
    |tmp_31_reg_965                 |  16|   0|   16|          0|
    |tmp_32_reg_988                 |   2|   0|    2|          0|
    |tmp_3_reg_856                  |  64|   0|   64|          0|
    |tmp_4_reg_905                  |  31|   0|   64|         33|
    |tmp_7_reg_838                  |   1|   0|    1|          0|
    |tmp_9_reg_888                  |   6|   0|   13|          7|
    |tmp_reg_826                    |   1|   0|    1|          0|
    |tmp_s_reg_1032                 |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1323|   0| 1378|         55|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_done          | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|num_word         |  in |   32|   ap_none  |   num_word   |    scalar    |
|Real_r_address0  | out |   14|  ap_memory |    Real_r    |     array    |
|Real_r_ce0       | out |    1|  ap_memory |    Real_r    |     array    |
|Real_r_we0       | out |    1|  ap_memory |    Real_r    |     array    |
|Real_r_d0        | out |   32|  ap_memory |    Real_r    |     array    |
|Real_r_q0        |  in |   32|  ap_memory |    Real_r    |     array    |
|Imag_address0    | out |   14|  ap_memory |     Imag     |     array    |
|Imag_ce0         | out |    1|  ap_memory |     Imag     |     array    |
|Imag_we0         | out |    1|  ap_memory |     Imag     |     array    |
|Imag_d0          | out |   32|  ap_memory |     Imag     |     array    |
|Imag_q0          |  in |   32|  ap_memory |     Imag     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

