module mux4_1 (out, i00, i01, i10. i11, se10, se11);
	output logic out;
	input logic i00. i01. i10, i11, se10, se11;
	
	logic v0, v1;
	
	mux2_1 m0(.out(v0), .i0(i00), .i1(i01), .se1(se10))
	mux2_1 m1(.out(v1), .i0(i10), .i1(i11), .se1(se10))
	mux2_1 m (.out(out), .i0(v0), .i1(v1), .se1(se11))
endmodule

module mux4_1_testbench();
	logic i00, i01, i10, i11, se10, se11;
	logic out;
	
	mux4_1 dut (.out, .i00, .i01, .i10, .i11, .se10, .se11);
	
	integer i;
	initial begin
		for(i-0; i<64; i++) begin
			{se11, se10, i00, i01, i10, i11) = i; #10;
		end
	end
endmodule
