{"asj_fft_sglstream_fft_131_inst": 1, "ccc": 2, "wraddress_a_bus[1]": 3, "gen_dft_1:bfpc": 4, "slb_last[2]": 5, "auk_dsp_atlantic_source_1": 6, "data_int[7]": 7, "ram_data_out2[19]": 8, "gen_dft_1:bfpdft": 9, "gen_full_rnd:gen_rounding_blk:2:u1": 10, "gbrnd:nev:gp:lpm_add_sub_component": 11, "auto_generated": 12, "pipeline_dffe[18]": 13, "data_int[13]": 14, "gen_radix_4_last_pass:lpp": 15, "add_in_i_d[7]": 16, "gen_da0:gen_std:cm2": 17, "gen_ma:gen_ma_full:u0": 18, "op_1~34": 19, "ram_data_out1[4]": 20, "ram_data_out1~1": 21, "ram_cxb_bfp_data": 22, "ram_in_reg[4][8]": 23, "gen_full_rnd:gen_rounding_blk:2:u0": 24, "pipeline_dffe[15]": 25, "data_rdy_vec[9]~feeder": 26, "ram_in_reg[6][1]": 27, "reg_no_twiddle[5][0][15]": 28, "Mux3~0": 29, "b_ram_data_in_bus[16]": 30, "ram_cxb_wr_data": 31, "Mux8~1": 32, "Mux11~1": 33, "gen_da0:gen_std:cm3": 34, "result_i_tmp[17]": 35, "valid_ctrl_inter~1": 36, "ram_in_reg[3][17]": 37, "ram_data_out0~26": 38, "reg_no_twiddle[2][0][17]": 39, "b_ram_data_in_bus[49]": 40, "b_ram_data_in_bus[100]~feeder": 41, "data_int[25]": 42, "ram_in_reg[1][9]": 43, "fft_real_out[3]": 44, "auk_dsp_atlantic_sink_1": 45, "at_sink_data_int[5]": 46, "ram_in_reg[2][5]": 47, "Add17~13": 48, "gen_radix_4_last_pass:ram_cxb_lpp_data": 49, "ram_in_reg[3][5]~feeder": 50, "lpp_ram_data_out~59": 51, "Selector1~0": 52, "gen_ma:gen_ma_full:real_delay": 53, "tdl_arr[1][7]": 54, "result_r_tmp[14]": 55, "ram_in_reg[5][13]": 56, "ram_in_reg[4][4]": 57, "ram_in_reg[5][16]": 58, "fft_imag_out[15]~feeder": 59, "butterfly_st2[1][1][17]": 60, "ram_in_reg[3][5]": 61, "twiddle_data[0][1][12]": 62, "Add16~1": 63, "a_ram_data_in_bus[92]": 64, "gen_disc:bfp_scale": 65, "i_array_out[0][2]": 66, "gen_le256_mk:ctrl": 67, "next_block_d4": 68, "add_in_i_b[16]": 69, "gen_wrsw_1:ram_cxb_wr": 70, "sw_0_arr[15][0]": 71, "ram_data_out2[14]": 72, "a_ram_data_in_bus[76]~feeder": 73, "was_stalled": 74, "Mux97~0": 75, "a_ram_data_in_bus[129]": 76, "tdl_arr[1][16]~feeder": 77, "gen_disc:bfp_detect": 78, "gain_lut_8pts~0": 79, "b_ram_data_in_bus[81]~feeder": 80, "Add1~3": 81, "Add11~57": 82, "gen_ma:gen_ma_full:imag_delay": 83, "tdl_arr[0][5]": 84, "add_in_r_d[2]": 85, "blk_exp[5]": 86, "a_ram_data_in_bus[12]~feeder": 87, "gen_dft_1:delay_blk_done": 88, "tdl_arr[0]": 89, "gen_full_rnd:u1": 90, "op_1~65": 91, "gen_full_rnd:u0": 92, "pipeline_dffe[4]": 93, "ram_in_reg[5][3]": 94, "core_imag_in[8]": 95, "b_ram_data_in_bus[13]~feeder": 96, "a_ram_data_in_bus[106]~feeder": 97, "reg_no_twiddle[4][1][1]~feeder": 98, "butterfly_st2[0][1][17]": 99, "ram_in_reg[4][15]~feeder": 100, "ram_in_reg[6][9]": 101, "add_in_r_c[0]~feeder": 102, "gen_dft_1:delay_blk_done2": 103, "tdl_arr[11]": 104, "lpp_ram_data_out[2][15]": 105, "gen_da0:gen_std:cm1": 106, "result_r_tmp[20]": 107, "a_ram_data_in_bus[75]": 108, "ram_in_reg[6][15]~feeder": 109, "sw_3_arr[11][1]": 110, "gen_ma:gen_ma_full:u1": 111, "op_1~6": 112, "ram_in_reg[5][5]": 113, "data_imag_o[16]~16": 114, "ram_a_not_b_vec~13": 115, "gen_full_rnd:gen_rounding_blk:3:u1": 116, "op_1~25": 117, "lpp_ram_data_out[2][3]": 118, "twiddle_data[0][0][14]": 119, "tdl_arr[0][0]~feeder": 120, "r_array_out[2][16]": 121, "b_ram_data_in_bus[48]~feeder": 122, "butterfly_st1[1][1][13]": 123, "butterfly_st1[2][1][5]": 124, "ram_in_reg[4][3]": 125, "op_1~125": 126, "b_ram_data_in_bus[116]": 127, "fft_real_out[7]": 128, "ram_data_out3~5": 129, "wraddress_a_bus[0]~feeder": 130, "ram_in_reg[1][10]": 131, "ram_a_not_b_vec~16": 132, "b_ram_data_in_bus[90]": 133, "tdl_arr[1][2]": 134, "butterfly_st2[3][0][2]": 135, "sw_0_arr[2][2]": 136, "b_ram_data_in_bus[39]~feeder": 137, "r_array_out[0][2]~feeder": 138, "at_source_data[2]~feeder": 139, "gen_radix_4_last_pass:gen_lpp_addr": 140, "sw[0]": 141, "gen_full_rnd:gen_rounding_blk:3:u0": 142, "op_1~69": 143, "Add2~13": 144, "a_ram_data_in_bus[85]~feeder": 145, "ram_in_reg[5][10]": 146, "result_r_tmp[31]~feeder": 147, "butterfly_st2[1][1][9]": 148, "data_imag_in_reg[5]": 149, "b_ram_data_in_bus[91]": 150, "r_array_out[1][12]": 151, "sw_r_tdl[2][0]~feeder": 152, "result_i_tmp[11]": 153, "en_slb~0": 154, "result_i_tmp[34]": 155, "Add1~33": 156, "ram_in_reg[1][1]": 157, "Mux133~0": 158, "op_1~30": 159, "Add9~73": 160, "ram_data_out2~19": 161, "ram_in_reg[6][16]": 162, "reg_no_twiddle[3][0][16]": 163, "reg_no_twiddle[3][0][14]": 164, "lpp_ram_data_out[1][2]": 165, "gen_full_rnd:gen_rounding_blk:0:u0": 166, "pipeline_dffe[13]": 167, "r_array_out[0][10]": 168, "result_i_tmp[1]": 169, "next_pass_id~0": 170, "tdl_arr[0][6]": 171, "at_source_data[20]": 172, "reg_no_twiddle[1][1][4]~feeder": 173, "output_r[15]": 174, "result_r_tmp[5]": 175, "lpp_ram_data_out[2][29]": 176, "fft_imag_out[2]~feeder": 177, "Mux132~1": 178, "tdl_arr[0][15]": 179, "sw_1_arr[15][0]": 180, "gain_lut_blk[1]": 181, "ram_in_reg[6][5]": 182, "reg_no_twiddle[3][0][13]": 183, "a_ram_data_in_bus[140]": 184, "writer": 185, "data_in_i[10]": 186, "max_reached": 187, "Mux65~1": 188, "Mux52~2": 189, "Mux49~3": 190, "Add1~45": 191, "reg_no_twiddle[2][1][13]": 192, "Mux1~0": 193, "i_array_out[1][2]": 194, "butterfly_st1[1][0][11]": 195, "Add10~17": 196, "result_r_tmp[32]": 197, "ram_data_out2~18": 198, "ram_in_reg[7][1]~feeder": 199, "a_ram_data_in_bus[54]~feeder": 200, "lpp_ram_data_out[2][33]": 201, "source_real[2]~output": 202, "Add12~9": 203, "Mux127~2": 204, "butterfly_st1[2][0][4]": 205, "op_1~66": 206, "Add4~57": 207, "tdl_arr[0][17]": 208, "lpp_ram_data_out~117": 209, "ram_in_reg[1][8]": 210, "data_rdy_vec[2]~feeder": 211, "a_ram_data_in_bus[91]": 212, "p_cd_en[1]~feeder": 213, "ram_data_out1~10": 214, "Mux135~1": 215, "reg_no_twiddle[1][0][2]~feeder": 216, "ram_data_out3[9]": 217, "Add0~5": 218, "ram_in_reg[4][4]~feeder": 219, "at_source_data[22]": 220, "result_r_tmp[30]": 221, "Mux10~3": 222, "result_rb[2]": 223, "data_imag_in_reg[4]": 224, "lpp_ram_data_out~66": 225, "lpp_ram_data_out~6": 226, "butterfly_st2[2][0][16]": 227, "b_ram_data_in_bus[11]": 228, "data_real_o[13]": 229, "Add8~41": 230, "reg_no_twiddle[2][0][1]": 231, "data_real_o[7]~feeder": 232, "b_ram_data_in_bus[32]~feeder": 233, "result_i_tmp[23]": 234, "add_in_r_d[0]~feeder": 235, "Add2~49": 236, "lpp_ram_data_out[1][12]": 237, "a_ram_data_in_bus[137]~feeder": 238, "ram_in_reg[7][1]": 239, "gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass": 240, "tdl_arr[5]": 241, "b_ram_data_in_bus[87]~feeder": 242, "fft_imag_out[4]": 243, "Add2~41": 244, "data_real_o[10]~feeder": 245, "b_ram_data_in_bus[62]": 246, "sdetd.BLOCK_READY~1": 247, "Mux13~2": 248, "b_ram_data_in_bus[88]~feeder": 249, "tdl_arr[1][16]": 250, "output_r[6]": 251, "data_in_r[0]": 252, "gen_full_rnd:gen_rounding_blk:1:u1": 253, "pipeline_dffe[2]": 254, "r_array_out[2][6]": 255, "op_1~37": 256, "lpp_ram_data_out~124": 257, "Mux129~2": 258, "ram_in_reg[4][13]": 259, "lpp_ram_data_out~73": 260, "add_in_i_c[4]": 261, "op_1~62": 262, "op_1~10": 263, "exponent_out[2]": 264, "Add2~21": 265, "ram_in_reg[4][11]~feeder": 266, "b_ram_data_in_bus[40]~feeder": 267, "butterfly_st2[3][1][4]": 268, "ram_data_out1~12": 269, "reg_no_twiddle[3][0][14]~feeder": 270, "op_1~121": 271, "Add11~21": 272, "add_in_i_d[6]~feeder": 273, "tdl_arr[3]~feeder": 274, "ram_in_reg[7][15]~feeder": 275, "ram_in_reg[7][17]": 276, "Mux90~6": 277, "a_ram_data_in_bus[2]~feeder": 278, "Add7~69": 279, "Mux46~0": 280, "ram_data_out0[9]": 281, "ram_data_out1~4": 282, "twiddle_data~31": 283, "ram_in_reg[6][17]~feeder": 284, "Mux62~2": 285, "b_ram_data_in_bus[85]~feeder": 286, "tdl_arr[13]": 287, "result_r_tmp[7]": 288, "lpp_ram_data_out~99": 289, "Mux13~0": 290, "ram_in_reg[4][2]~feeder": 291, "lpp_ram_data_out[0][29]": 292, "p_tdl[3][1]": 293, "Add12~5": 294, "ram_in_reg[2][6]": 295, "blk_done_int~0": 296, "Add1~77": 297, "ram_data_out2~34": 298, "tdl_arr[0][3]": 299, "lpp_ram_data_out~134": 300, "result_r_tmp[22]": 301, "a_ram_data_in_bus[136]": 302, "ram_data_out2[8]": 303, "ram_data_out1~31": 304, "data_in_r[13]": 305, "pipeline_dffe[20]": 306, "result_r_tmp[26]~feeder": 307, "sw_0_arr[12][0]": 308, "ram_data_out1[10]": 309, "Selector5~0": 310, "data_real_o[14]": 311, "a_ram_data_in_bus[92]~feeder": 312, "op_1~54": 313, "a_ram_data_in_bus[87]": 314, "ram_a_not_b_vec~18": 315, "sw_3_arr[6][1]": 316, "Add0~1": 317, "sw_3_arr[4][1]": 318, "result_r_tmp[18]": 319, "reg_no_twiddle[6][0][8]": 320, "tdl_arr[0][9]": 321, "b_ram_data_in_bus[115]": 322, "tdl_arr[0][4]": 323, "result_ra[5]": 324, "at_source_data[29]": 325, "b_ram_data_in_bus[102]": 326, "ram_in_reg[3][3]": 327, "data_count_sig[2]": 328, "wren_a~0": 329, "data_in_r[1]~feeder": 330, "sw_2_arr[6][1]": 331, "at_source_data[39]": 332, "ram_in_reg[1][6]": 333, "b_ram_data_in_bus[49]~feeder": 334, "ram_in_reg[0][13]": 335, "tdl_arr[1][14]": 336, "Mux91~0": 337, "op_1~22": 338, "ram_in_reg[0][1]": 339, "lpp_ram_data_out~35": 340, "result_ib[16]": 341, "butterfly_st1[3][0][16]": 342, "k~0": 343, "data_in_i[1]": 344, "Mux130~2": 345, "data_in_i[1]~feeder": 346, "lpp_ram_data_out[0][9]": 347, "butterfly_st1[1][1][9]": 348, "a_ram_data_in_bus[75]~feeder": 349, "butterfly_st1[3][0][14]": 350, "Mux1~2": 351, "tdl_arr[1][0]": 352, "tdl_arr[1][8]": 353, "Add14~33": 354, "delay_ctrl_np": 355, "tdl_arr[6]": 356, "Add15~65": 357, "i_array_out[2][3]~feeder": 358, "pipeline_dffe[5]": 359, "sink_start~0": 360, "twiddle_data[0][0][5]": 361, "Add2~77": 362, "a_ram_data_in_bus[141]": 363, "butterfly_st2[0][0][14]": 364, "Add4~29": 365, "add_in_i_a[10]": 366, "Add4~9": 367, "Add12~53": 368, "core_real_in[17]": 369, "op_1~46": 370, "ram_in_reg[1][17]": 371, "b_ram_data_in_bus[29]": 372, "butterfly_st1[0][1][12]": 373, "butterfly_st2[3][0][6]": 374, "Mux4~3": 375, "op_1~101": 376, "add_in_r_c[17]~feeder": 377, "Add2~5": 378, "op_1~17": 379, "add_in_i_b[3]~feeder": 380, "a_ram_data_in_bus[65]~feeder": 381, "Mux59~1": 382, "a_ram_data_in_bus[56]~feeder": 383, "b_ram_data_in_bus[124]": 384, "a_ram_data_in_bus[100]": 385, "rdaddress_c_bus[3]": 386, "Mux6~2": 387, "result_i_tmp[32]~feeder": 388, "at_sink_data_int[13]": 389, "add_in_r_d[1]~feeder": 390, "ram_in_reg[4][1]": 391, "tdl_arr[1][11]": 392, "Add10~53": 393, "Mux12~3": 394, "lpp_ram_data_out~25": 395, "Mux62~3": 396, "sw_0_arr[12][1]": 397, "twiddle_data[1][1][4]": 398, "Mux65~3": 399, "butterfly_st2[3][0][1]": 400, "ram_in_reg[2][8]~feeder": 401, "pipeline_dffe[21]": 402, "sw_0_arr[7][1]": 403, "butterfly_st2[1][0][16]": 404, "b_ram_data_in_bus[97]~feeder": 405, "core_real_in[3]~feeder": 406, "Add2~45": 407, "Add6~45": 408, "gen_M4K:delay_swd": 409, "tdl_arr[2][0]~feeder": 410, "sw_0_arr[15][3]~feeder": 411, "butterfly_st2[0][1][4]": 412, "ram_in_reg[1][2]": 413, "add_in_r_b[8]": 414, "Add9~21": 415, "butterfly_st2[3][1][8]": 416, "del_npi_cnt[2]": 417, "twiddle_data[1][0][7]~feeder": 418, "output_i[14]": 419, "sink_state.start": 420, "result_r_tmp[25]": 421, "result_i_tmp[27]~feeder": 422, "rdaddress_b_bus[12]~feeder": 423, "pipeline_dffe[3]": 424, "reg_no_twiddle[5][1][12]~feeder": 425, "at_source_valid_int~2": 426, "Mux6~0": 427, "Mux130~3": 428, "b_ram_data_in_bus[22]": 429, "Mux73~1": 430, "op_1~117": 431, "data_int1[41]~feeder": 432, "Mux18~1": 433, "ram_data_out3~0": 434, "reg_no_twiddle[5][0][7]": 435, "wraddress_a_bus[5]~feeder": 436, "sel_we": 437, "wc_i~0": 438, "sw_1_arr[4][1]": 439, "op_1~113": 440, "next_block~feeder": 441, "data_in_r[14]~feeder": 442, "fft_real_out[16]": 443, "Mux43~0": 444, "ram_data_out0~2": 445, "Mux39~1": 446, "b_ram_data_in_bus[30]": 447, "sw_0_arr[13][2]": 448, "sw_3_arr[2][1]": 449, "at_source_data[38]": 450, "gen_M4K_Output:dat_C": 451, "gen_rams:1:dat_A": 452, "gen_M4K:altsyncram_component": 453, "ram_block1a0": 454, "ram_data_out2~27": 455, "gen_ma:gen_ma_full:ma": 456, "ALTMULT_ADD_component": 457, "mac_mult1": 458, "fft_imag_out[10]~feeder": 459, "reg_no_twiddle[3][1][9]~feeder": 460, "wren[2]": 461, "lpp_ram_data_out[0][6]": 462, "at_sink_data_int[23]": 463, "Add1~69": 464, "reg_no_twiddle[6][0][12]": 465, "sw_1_arr[13][1]": 466, "result_r_tmp[29]~feeder": 467, "op_1~26": 468, "add_in_r_c[16]~feeder": 469, "reg_no_twiddle[2][1][16]": 470, "sink_real[1]~input": 471, "ram_in_reg[2][4]~feeder": 472, "ram_data_out1~9": 473, "ram_in_reg[7][5]": 474, "ram_data_out1~29": 475, "butterfly_st2[0][1][15]": 476, "pipeline_dffe[14]": 477, "Mux17~0": 478, "data_int[32]~feeder": 479, "tdl_arr[1]~feeder": 480, "b_ram_data_in_bus[38]": 481, "data_imag_o[7]": 482, "del_npi_cnt~3": 483, "lpp_ram_data_out~75": 484, "op_1~145": 485, "twiddle_data~24": 486, "data_int[11]": 487, "add_in_i_d[9]~feeder": 488, "ram_in_reg[6][14]": 489, "ram_data_out1~14": 490, "b_ram_data_in_bus[93]~feeder": 491, "ram_data_out2[2]": 492, "fft_s2_cur.IDLE~0": 493, "b_ram_data_in_bus[133]~feeder": 494, "rdaddress_c_bus[7]~feeder": 495, "a_ram_data_in_bus[88]~feeder": 496, "sign_sel[0]": 497, "sw_1_arr[8][1]": 498, "add_in_i_b[17]": 499, "Add15~5": 500, "lpp_ram_data_out[0][31]": 501, "ram_in_reg[4][9]": 502, "butterfly_st2[1][0][5]": 503, "ram_in_reg[3][6]": 504, "tdl_arr[1][9]": 505, "Mux95~0": 506, "a_ram_data_in_bus[4]": 507, "a_ram_data_in_bus[80]~feeder": 508, "sw_3_arr[8][1]": 509, "op_1~70": 510, "reg_no_twiddle[0][1][10]": 511, "at_sink_data_int[33]": 512, "add_in_i_d[3]": 513, "twiddle_data[1][1][3]~feeder": 514, "Add12~25": 515, "Selector6~0": 516, "butterfly_st1[3][1][10]": 517, "butterfly_st1[1][0][6]": 518, "tdl_arr[7]~feeder": 519, "at_source_data[39]~feeder": 520, "ram_data_out3~16": 521, "ram_data_out1[3]": 522, "reg_no_twiddle[3][0][3]": 523, "fft_imag_out[14]~feeder": 524, "Add11~9": 525, "result_rb[18]": 526, "sw_1_arr[13][0]": 527, "fft_real_out[1]": 528, "result_i_tmp[6]": 529, "twid_factors": 530, "twad_tdl[3][2]": 531, "Selector3~3": 532, "pipeline_dffe[17]": 533, "Mux7~2": 534, "sink_start": 535, "twiddle_data[0][0][0]": 536, "butterfly_st2[1][0][4]": 537, "reg_no_twiddle[1][1][14]": 538, "add_in_r_c[7]": 539, "Add13~69": 540, "output_i[8]": 541, "reg_no_twiddle[3][1][14]": 542, "ram_data_out2[5]": 543, "ram_in_reg[2][4]": 544, "b_ram_data_in_bus[123]": 545, "op_1~58": 546, "ram_in_reg[7][11]~feeder": 547, "rdaddress_c_bus[13]": 548, "pipeline_dffe[26]": 549, "Mux54~1": 550, "lpp_ram_data_out~83": 551, "lpp_ram_data_out[2][2]": 552, "butterfly_st2[0][0][12]": 553, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 554, "tdl_arr[4]~feeder": 555, "at_source_data[12]~feeder": 556, "b_ram_data_in_bus[92]~feeder": 557, "tdl_arr[1][15]": 558, "a_ram_data_in_bus[36]": 559, "at_source_data[10]~feeder": 560, "lpp_ram_data_out[0][12]": 561, "ram_data_out1[31]": 562, "at_sink_ready_s~0": 563, "sw_r_tdl[1][1]": 564, "lpp_ram_data_out[0][15]": 565, "tdl_arr[1][12]": 566, "Mux138~1": 567, "op_1~133": 568, "lpp_ram_data_out~97": 569, "rdaddress_a_bus[5]": 570, "Mux74~0": 571, "sw_2_arr[13][1]": 572, "ram_data_out0~18": 573, "ram_in_reg[5][2]": 574, "b_ram_data_in_bus[139]": 575, "Selector4~2": 576, "b_ram_data_in_bus[143]": 577, "pipeline_dffe[28]": 578, "a_ram_data_in_bus[24]": 579, "wd_vec[1]": 580, "gen_wrsw_1:get_wr_swtiches": 581, "swd_tdl[4][0]": 582, "ram_data_out1[24]": 583, "at_sink_data_int[32]": 584, "result_r_tmp[9]": 585, "a_ram_data_in_bus[25]~feeder": 586, "reg_no_twiddle[5][0][2]~feeder": 587, "data_int1[32]~feeder": 588, "tdl_arr[0][16]": 589, "ram_in_reg[0][4]~feeder": 590, "b_ram_data_in_bus[56]": 591, "Add16~49": 592, "ram_in_reg[0][10]": 593, "pipeline_dffe[7]": 594, "reg_no_twiddle[6][0][5]": 595, "en_i": 596, "result_i_tmp[30]": 597, "delay_lpp_en": 598, "tdl_arr[0]~feeder": 599, "twad_tdl[0][2]": 600, "add_in_r_d[8]": 601, "Add11~13": 602, "Add1~29": 603, "at_source_data[31]": 604, "exponent_out[0]": 605, "Add15~53": 606, "lpp_ram_data_out[1][25]": 607, "twiddle_data[0][1][9]": 608, "Mux132~0": 609, "reg_no_twiddle[4][1][15]~feeder": 610, "butterfly_st2[0][1][10]": 611, "tdl_arr[1][10]~feeder": 612, "send_sop_eop_p~0": 613, "Mux56~0": 614, "lpp_ram_data_out[1][33]": 615, "ram_in_reg[7][8]~feeder": 616, "add_in_i_a[6]": 617, "add_in_i_d[2]~feeder": 618, "rd_addr_d[1]": 619, "op_1~74": 620, "butterfly_st2[3][1][0]": 621, "Mux60~1": 622, "b_ram_data_in_bus[91]~feeder": 623, "pipeline_dffe[11]": 624, "reg_no_twiddle[6][0][11]": 625, "data_in_i[9]": 626, "Mux41~0": 627, "a_ram_data_in_bus[142]~feeder": 628, "twiddle_data[1][0][4]": 629, "p_tdl[8][0]": 630, "a_ram_data_in_bus[17]": 631, "pipeline_dffe[8]": 632, "butterfly_st2[3][1][5]": 633, "pipeline_dffe[6]": 634, "del_npi_cnt[4]": 635, "add_in_i_c[14]": 636, "twad_temp[2]": 637, "gain_lut_8pts~4": 638, "master_source_sop~0": 639, "sink_real[17]~input": 640, "twiddle_data~3": 641, "offset_counter[2]": 642, "ram_in_reg[4][10]": 643, "ram_in_reg[2][12]": 644, "reg_no_twiddle[3][1][15]": 645, "Mux140~3": 646, "data_int[16]": 647, "tdl_arr[1][15]~feeder": 648, "sdetd.SLBI~0": 649, "a_ram_data_in_bus[7]": 650, "Add7~13": 651, "result_i_tmp[21]~feeder": 652, "b_ram_data_in_bus[52]~feeder": 653, "butterfly_st2[1][0][8]": 654, "Add10~5": 655, "count[2]": 656, "Mux56~2": 657, "Add9~81": 658, "twiddle_data[2][1][11]": 659, "Selector6~1": 660, "Mux42~0": 661, "data_imag_in_reg[6]": 662, "pipeline_dffe[25]": 663, "data_rdy_vec[8]": 664, "Mux118~0": 665, "twiddle_data[1][0][15]": 666, "data_int1[23]~feeder": 667, "gen_full_rnd:gen_rounding_blk:0:u1": 668, "Selector4~4": 669, "data_int[37]~feeder": 670, "b_ram_data_in_bus[47]~feeder": 671, "result_r_tmp[1]": 672, "next_pass_id": 673, "op_1~18": 674, "lpp_ram_data_out[3][30]": 675, "twad_tdl[5][0]~feeder": 676, "Mux49~2": 677, "Mux19~0": 678, "core_real_in[2]~feeder": 679, "reg_no_twiddle[6][1][15]": 680, "normal_fifo:fifo_eab_on:in_fifo": 681, "dpfifo": 682, "usedw_counter": 683, "counter_comb_bita0": 684, "b_ram_data_in_bus[134]~feeder": 685, "Add11~49": 686, "Mux139~2": 687, "a_ram_data_in_bus[107]": 688, "result_r_tmp[2]": 689, "reg_no_twiddle[5][1][15]": 690, "data_rdy_vec[10]~feeder": 691, "a_ram_data_in_bus[71]~feeder": 692, "butterfly_st2[1][1][14]": 693, "source_sop~output": 694, "ram_data_out2[31]": 695, "tdl_arr[0][13]~feeder": 696, "i_array_out[1][17]": 697, "op_1~97": 698, "Add10~45": 699, "lpp_ram_data_out[1][13]": 700, "at_source_error[0]": 701, "swd_tdl[12][1]": 702, "ram_a_not_b_vec~10": 703, "source_real[17]~output": 704, "data_real_in_reg[16]~feeder": 705, "pipeline_dffe[23]": 706, "ram_in_reg[4][0]~feeder": 707, "butterfly_st2[1][1][10]": 708, "Mux43~1": 709, "Mux85~1": 710, "Mux7~1": 711, "Mux80~3": 712, "Mux17~2": 713, "output_i[3]": 714, "tdl_arr[12]": 715, "reg_no_twiddle[6][0][7]~feeder": 716, "Add9~61": 717, "Mux11~2": 718, "fft_real_out[5]~feeder": 719, "result_r_tmp[34]~feeder": 720, "Mux3~2": 721, "tdl_arr[0][3]~feeder": 722, "reg_no_twiddle[4][0][12]": 723, "op_1~81": 724, "lpp_ram_data_out[3][1]": 725, "ram_in_reg[5][1]": 726, "ram_in_reg[0][12]": 727, "ram_in_reg[3][1]": 728, "result_i_tmp[18]~feeder": 729, "tdl_arr[0][13]": 730, "Mux66~2": 731, "data_count_int[5]": 732, "Mux64~0": 733, "ram_in_reg[3][8]": 734, "ram_data_out3~24": 735, "LessThan0~1": 736, "butterfly_st1[1][0][4]": 737, "ram_in_reg[6][11]": 738, "result_ib[10]": 739, "sw_1_arr[2][1]~feeder": 740, "fft_real_out[7]~feeder": 741, "result_i_tmp[28]": 742, "fft_real_out[13]~feeder": 743, "Add2~37": 744, "ram_in_reg[3][17]~feeder": 745, "op_1~13": 746, "swa_tdl[11][0]~feeder": 747, "Add15~57": 748, "add_in_i_c[2]~feeder": 749, "source_exp[5]~output": 750, "ram_a_not_b_vec[16]": 751, "reg_no_twiddle[2][0][12]": 752, "i_array_out[2][4]": 753, "source_imag[0]~output": 754, "Add17~29": 755, "Mux137~3": 756, "Add14~69": 757, "data_imag_o[5]": 758, "a_ram_data_in_bus[99]~feeder": 759, "twad_tdl[6][3]~feeder": 760, "data_in_r[7]": 761, "gen_full_rnd:gen_rounding_blk:1:u0": 762, "result_ia[2]": 763, "pipeline_dffe[19]": 764, "a_ram_data_in_bus[100]~feeder": 765, "data_in_i[16]~feeder": 766, "data_rdy_vec[10]": 767, "Mux48~3": 768, "ram_in_reg[3][13]": 769, "sw_0_arr[1][0]": 770, "ram_data_out2[7]": 771, "ram_in_reg[3][16]": 772, "Add9~5": 773, "Mux47~1": 774, "p_tdl[6][1]~feeder": 775, "ram_in_reg[1][15]~feeder": 776, "Add1~61": 777, "swd_tdl[14][0]": 778, "core_real_in[10]": 779, "b_ram_data_in_bus[15]": 780, "butterfly_st2[2][1][3]": 781, "ram_in_reg[5][11]~feeder": 782, "result_rb[14]": 783, "tdl_arr[2]": 784, "Selector5~2": 785, "lpp_ram_data_out[1][29]": 786, "b_ram_data_in_bus[103]": 787, "reg_no_twiddle[3][0][6]~feeder": 788, "butterfly_st2[0][0][7]": 789, "pipeline_dffe[29]": 790, "core_imag_in[9]~feeder": 791, "ram_in_reg[4][0]": 792, "at_source_data[9]": 793, "twiddle_data~23": 794, "twiddle_data[0][0][17]": 795, "r_array_out[1][10]": 796, "ram_in_reg[0][9]~feeder": 797, "Add14~57": 798, "reg_no_twiddle[0][0][15]": 799, "swd_tdl[12][0]": 800, "Add5~41": 801, "twiddle_data[0][0][6]": 802, "a_ram_data_in_bus[116]~feeder": 803, "at_source_data[28]~feeder": 804, "add_in_r_a[5]": 805, "lpp_ram_data_out~137": 806, "at_source_data[3]": 807, "ram_in_reg[7][16]": 808, "Add15~37": 809, "reg_no_twiddle[4][1][3]": 810, "tdl_arr[7]": 811, "sw_3_arr[0][1]": 812, "twiddle_data[1][0][6]": 813, "core_imag_in[1]": 814, "i_array_out[1][4]": 815, "a_ram_data_in_bus[62]~feeder": 816, "fft_imag_out[6]~feeder": 817, "result_rb[5]": 818, "butterfly_st2[2][0][14]": 819, "Mux134~2": 820, "result_i_tmp[13]": 821, "op_1~53": 822, "Mux11~0": 823, "Add1~17": 824, "k_state.HOLD": 825, "auk_dsp_interface_controller_1": 826, "stall_int~0": 827, "rdaddress_c_bus[3]~feeder": 828, "lpp_ram_data_out~69": 829, "result_r_tmp[12]": 830, "ram_in_reg[0][6]~feeder": 831, "ram_data_out3~15": 832, "Mux86~1": 833, "reg_no_twiddle[1][1][8]~feeder": 834, "add_in_i_b[6]": 835, "butterfly_st2[2][1][8]": 836, "result_i_tmp[32]": 837, "tdl_arr[0][7]": 838, "ram_a_not_b_vec~17": 839, "butterfly_st1[1][1][0]": 840, "Add9~13": 841, "Add14~45": 842, "Add9~45": 843, "ram_in_reg[0][16]": 844, "butterfly_st1[2][1][18]": 845, "b_ram_data_in_bus[50]": 846, "twad_tdl[1][0]": 847, "Mux72~1": 848, "Add5~17": 849, "ram_data_out1~7": 850, "butterfly_st1[2][1][16]": 851, "lpp_ram_data_out~125": 852, "at_sink_data_int[1]~feeder": 853, "data_imag_in_reg[17]": 854, "a_ram_data_in_bus[63]": 855, "tdl_arr[14]": 856, "ram_in_reg[5][12]": 857, "butterfly_st2[1][0][6]": 858, "lpp_ram_data_out[2][9]": 859, "source_stall_reg~0": 860, "i_array_out[2][13]": 861, "ram_in_reg[6][7]": 862, "Add3~9": 863, "rd_ptr_msb": 864, "counter_comb_bita1": 865, "result_i_tmp[9]": 866, "count[3]": 867, "ram_in_reg[5][6]": 868, "blk_exp_acc[5]": 869, "blk_exp_accum[4]": 870, "p_tdl[11][0]": 871, "tdl_arr[1][6]": 872, "Add13~61": 873, "p_cd_en[0]": 874, "result_r_tmp[6]": 875, "add_in_r_d[12]": 876, "butterfly_st1[2][1][0]": 877, "i_array_out[0][9]": 878, "Add16~65": 879, "twiddle_data~34": 880, "add_in_r_c[14]~feeder": 881, "butterfly_st1[3][0][2]": 882, "data_int1[18]": 883, "core_imag_in[0]~feeder": 884, "butterfly_st1[3][1][15]": 885, "swd[0]": 886, "Selector1~1": 887, "tdl_arr[1][1]": 888, "a_ram_data_in_bus[11]~feeder": 889, "reg_no_twiddle[1][0][15]": 890, "add_in_r_d[6]~feeder": 891, "Add1~1": 892, "butterfly_st2[0][0][11]": 893, "a_ram_data_in_bus[121]~feeder": 894, "i_array_out[3][16]": 895, "data_in_i[5]": 896, "lpp_ram_data_out~15": 897, "result_i_tmp[24]~feeder": 898, "a_ram_data_in_bus[4]~feeder": 899, "mac_out3": 900, "next_block": 901, "lpp_ram_data_out~107": 902, "lpp_ram_data_out[1][21]": 903, "result_ia[18]": 904, "ram_in_reg[0][12]~feeder": 905, "lpp_ram_data_out[3][22]": 906, "Add17~1": 907, "ram_in_reg[6][12]~feeder": 908, "ram_data_out1[9]": 909, "a_ram_data_in_bus[129]~feeder": 910, "pipeline_dffe[24]": 911, "lpp_ram_data_out[2][7]": 912, "source_imag[7]~output": 913, "op_1~21": 914, "ram_data_out2~1": 915, "sink_imag[11]~input": 916, "wraddress_b_bus[11]~feeder": 917, "add_in_r_c[2]~feeder": 918, "lpp_ram_data_out[1][1]": 919, "at_source_data[40]": 920, "data_int1[26]~feeder": 921, "source_imag[11]~output": 922, "gain_lut_8pts[0]": 923, "b_ram_data_in_bus[20]": 924, "twad_tdl[4][1]": 925, "Add7~41": 926, "twiddle_data[1][1][12]~feeder": 927, "Add16~53": 928, "op_1~41": 929, "r_array_out[3][7]": 930, "tdl_arr[1][14]~feeder": 931, "ram_data_out0~15": 932, "Add12~69": 933, "Add11~77": 934, "Mux137~0": 935, "Selector10~0": 936, "Add16~41": 937, "first_data~0": 938, "ram_in_reg[4][12]": 939, "at_source_data[12]": 940, "Mux78~0": 941, "reg_no_twiddle[2][1][3]~feeder": 942, "Mux141~3": 943, "result_i_tmp[29]~feeder": 944, "ram_data_out0~13": 945, "Add8~65": 946, "Add6~9": 947, "tdl_arr[4][1]~feeder": 948, "tdl_arr[1][4]": 949, "at_source_error[1]~feeder": 950, "pipeline_dffe[9]": 951, "reg_no_twiddle[5][0][9]": 952, "pipeline_dffe[33]": 953, "del_np_cnt[0]": 954, "source_imag[6]~output": 955, "butterfly_st2[3][1][2]": 956, "ram_data_out0~24": 957, "a_ram_data_in_bus[104]": 958, "tdl_arr[1][5]": 959, "b_ram_data_in_bus[48]": 960, "ram_in_reg[2][7]": 961, "tdl_arr[0][15]~feeder": 962, "Add10~13": 963, "twiddle_data[1][1][6]~feeder": 964, "a_ram_data_in_bus[143]~feeder": 965, "blk_exp~4": 966, "ram_data_out3~14": 967, "reg_no_twiddle[2][1][2]": 968, "Add4~17": 969, "op_1~29": 970, "lpp_ram_data_out~45": 971, "reg_no_twiddle[5][0][8]~feeder": 972, "sink_real[4]~input": 973, "del_np_cnt[1]": 974, "clk~inputclkctrl": 975, "Mux140~1": 976, "Mux90~0": 977, "twiddle_data[2][1][13]": 978, "r_array_out[1][4]": 979, "Mux128~1": 980, "Add13~49": 981, "Mux49~0": 982, "Mux131~1": 983, "Mux90~1": 984, "tdl_arr[0][14]~feeder": 985, "pipeline_dffe[31]": 986, "ram_in_reg[0][8]~feeder": 987, "sink_out_state.normal": 988, "at_source_data[33]": 989, "ram_in_reg[6][8]": 990, "result_r_tmp[24]": 991, "ram_data_out1[16]": 992, "ram_in_reg[3][10]": 993, "result_r_tmp[0]": 994, "b_ram_data_in_bus[6]": 995, "at_sink_data_int[4]": 996, "p_tdl[9][0]": 997, "reg_no_twiddle[2][0][15]~feeder": 998, "tdl_arr[1][9]~feeder": 999, "at_source_data[24]": 1000, "Mux10~0": 1001, "a_ram_data_in_bus[67]~feeder": 1002, "butterfly_st2[1][0][9]": 1003, "swa_tdl[6][0]": 1004, "Mux0~0": 1005, "reg_no_twiddle[1][0][1]": 1006, "sw_1_arr[9][0]": 1007, "Mux72~3": 1008, "reg_no_twiddle[4][1][12]": 1009, "op_1~73": 1010, "fft_s2_cur.LPP_C_OUTPUT": 1011, "fft_real_out[15]": 1012, "twiddle_data[0][1][3]": 1013, "result_rb[17]": 1014, "Add9~25": 1015, "b_ram_data_in_bus[28]~feeder": 1016, "Selector7~0": 1017, "lpp_ram_data_out~7": 1018, "sw_0_arr[10][0]~feeder": 1019, "swd_tdl[13][0]": 1020, "data_count_sig[0]": 1021, "ram_in_reg[7][13]~feeder": 1022, "ram_data_out3[20]": 1023, "ram_in_reg[0][17]~feeder": 1024, "at_sink_data_int[26]": 1025, "data_imag_o[3]~3": 1026, "a_ram_data_in_bus[37]~feeder": 1027, "Add15~21": 1028, "exponent_out~0": 1029, "Add16~45": 1030, "data_count_int[4]": 1031, "reg_no_twiddle[5][1][14]": 1032, "reg_no_twiddle[4][0][8]": 1033, "Add1~25": 1034, "result_r_tmp[31]": 1035, "b_ram_data_in_bus[89]~feeder": 1036, "op_1~33": 1037, "a_ram_data_in_bus[77]~feeder": 1038, "Mux89~1": 1039, "at_source_data[5]": 1040, "lpp_ram_data_out[3][33]": 1041, "count_finished": 1042, "b_ram_data_in_bus[19]": 1043, "lpp_ram_data_out[0][0]": 1044, "a_ram_data_in_bus[10]": 1045, "ram_in_reg[6][8]~feeder": 1046, "data_count_int[1]": 1047, "core_imag_in[13]~feeder": 1048, "b_ram_data_in_bus[3]": 1049, "wren_b[3]": 1050, "Selector9~0": 1051, "swd_tdl[10][1]~feeder": 1052, "b_ram_data_in_bus[8]~feeder": 1053, "ram_in_reg[7][3]": 1054, "lpp_ram_data_out[3][29]": 1055, "pipeline_dffe[22]": 1056, "b_ram_data_in_bus[53]~feeder": 1057, "tdl_arr[2][0]": 1058, "reg_no_twiddle[3][0][15]": 1059, "Add11~61": 1060, "reg_no_twiddle[6][1][6]~feeder": 1061, "sink_valid~input": 1062, "Mux14~0": 1063, "reg_no_twiddle[5][0][13]": 1064, "b_ram_data_in_bus[17]~feeder": 1065, "butterfly_st1[3][0][5]": 1066, "tdl_arr[1][8]~feeder": 1067, "ram_in_reg[6][2]": 1068, "fft_real_out[0]": 1069, "data_real_in_reg[14]": 1070, "butterfly_st1[0][0][6]": 1071, "Add15~49": 1072, "source_imag[3]~output": 1073, "sw_0_arr[10][0]": 1074, "lpp_ram_data_out[3][5]": 1075, "lpp_ram_data_out~120": 1076, "reg_no_twiddle[4][0][10]~feeder": 1077, "Mux90~4": 1078, "twad_temp[0]": 1079, "b_ram_data_in_bus[5]~feeder": 1080, "ram_in_reg[2][2]": 1081, "data_in_i[11]~feeder": 1082, "add_in_r_a[3]": 1083, "a_ram_data_in_bus[13]~feeder": 1084, "add_in_i_d[1]": 1085, "Mux84~3": 1086, "butterfly_st1[2][1][6]": 1087, "result_i_tmp[24]": 1088, "butterfly_st2[1][1][11]": 1089, "butterfly_st1[1][1][5]": 1090, "ram_in_reg[2][16]": 1091, "Selector11~0": 1092, "result_r_tmp[17]": 1093, "add_in_i_b[8]": 1094, "Mux126~6": 1095, "tdl_arr[0][6]~feeder": 1096, "r_array_out[3][17]": 1097, "lpp_ram_data_out~104": 1098, "sw_0_arr[10][3]": 1099, "add_in_i_c[14]~feeder": 1100, "butterfly_st2[0][0][17]": 1101, "Add10~73": 1102, "a_ram_data_in_bus[108]~feeder": 1103, "r_array_out[3][3]": 1104, "Mux58~1": 1105, "data_real_in_reg[5]~feeder": 1106, "reg_no_twiddle[4][1][8]": 1107, "reg_no_twiddle[1][1][13]": 1108, "data_count_int1[4]": 1109, "Mux108~4": 1110, "reg_no_twiddle[1][0][5]": 1111, "Mux128~2": 1112, "op_1~129": 1113, "lpp_ram_data_out~95": 1114, "reg_no_twiddle[0][0][4]": 1115, "blk_exp[0]": 1116, "r_array_out[3][6]": 1117, "next_block_d3": 1118, "data_int1[20]": 1119, "data_int1[19]": 1120, "ram_in_reg[7][8]": 1121, "butterfly_st1[0][1][10]": 1122, "op_1~93": 1123, "tdl_arr[0][2]~feeder": 1124, "reg_no_twiddle[0][1][5]": 1125, "b_ram_data_in_bus[59]": 1126, "result_rb[6]": 1127, "butterfly_st1[0][0][1]": 1128, "wren_b~2": 1129, "tdl_arr[0][11]~feeder": 1130, "sink_state.end1": 1131, "Mux126~2": 1132, "sw_0_arr[6][0]": 1133, "lpp_ram_data_out[0][8]": 1134, "Add4~49": 1135, "Add11~37": 1136, "ram_in_reg[0][11]~feeder": 1137, "b_ram_data_in_bus[8]": 1138, "Mux126~3": 1139, "source_real[9]~output": 1140, "twiddle_data~25": 1141, "add_in_i_c[1]": 1142, "data_int[6]": 1143, "Add3~33": 1144, "tdl_arr[0][1]": 1145, "offset_counter[1]": 1146, "ram_data_out1~27": 1147, "Mux5~3": 1148, "add_in_r_c[3]~feeder": 1149, "tdl_arr[9]": 1150, "add_in_r_d[17]~feeder": 1151, "lpp_ram_data_out~17": 1152, "lpp_ram_data_out[3][19]": 1153, "data_int1[6]~feeder": 1154, "add_in_i_d[10]": 1155, "b_ram_data_in_bus[1]": 1156, "wr_address_i_int[2]~feeder": 1157, "ram_data_out0[0]": 1158, "data_count_int1[2]": 1159, "Selector2~0": 1160, "tdl_arr[1]": 1161, "ram_data_out1~18": 1162, "i_array_out[1][14]": 1163, "Add9~65": 1164, "tdl_arr[0][12]": 1165, "data_int1[10]": 1166, "lpp_ram_data_out[2][27]": 1167, "lpp_ram_data_out~143": 1168, "swa_tdl[0][1]~feeder": 1169, "Add16~37": 1170, "pipeline_dffe[16]": 1171, "Mux65~2": 1172, "lpp_ram_data_out~32": 1173, "add_in_i_c[7]": 1174, "Add7~9": 1175, "ram_data_out2~33": 1176, "Mux40~1": 1177, "result_ia[8]": 1178, "ram_in_reg[3][2]": 1179, "ram_a_not_b_vec[14]": 1180, "Add15~69": 1181, "data_rdy_vec[3]": 1182, "tdl_arr[1][12]~feeder": 1183, "op_1~14": 1184, "op_1~45": 1185, "reg_no_twiddle[3][1][6]": 1186, "data_int[14]~feeder": 1187, "ram_cxb_rd": 1188, "Mux2~1": 1189, "ram_in_reg[3][10]~feeder": 1190, "Mux74~3": 1191, "ram_data_out3[11]": 1192, "result_ib[3]": 1193, "Add11~25": 1194, "a_ram_data_in_bus[93]": 1195, "lpp_ram_data_out[3][28]": 1196, "Add2~9": 1197, "reg_no_twiddle[6][1][7]": 1198, "Selector0~0": 1199, "sw_3_arr[13][1]~feeder": 1200, "Mux80~0": 1201, "ram_data_out3[31]": 1202, "add_in_i_b[16]~feeder": 1203, "a_ram_data_in_bus[48]~feeder": 1204, "p_tdl[1][0]": 1205, "b_ram_data_in_bus[35]": 1206, "a_ram_data_in_bus[88]": 1207, "data_count_sig[1]": 1208, "Mux134~1": 1209, "k_state~6": 1210, "twiddle_data~27": 1211, "ram_data_out2[24]": 1212, "blk_exp_accum[5]": 1213, "ram_in_reg[4][16]": 1214, "result_i_tmp[22]": 1215, "core_imag_in[9]": 1216, "a_ram_data_in_bus[96]~feeder": 1217, "fft_imag_out[11]": 1218, "lpp_ram_data_out[3][11]": 1219, "op_1~2": 1220, "ram_data_out3~29": 1221, "butterfly_st2[2][1][17]": 1222, "add_in_r_b[7]~feeder": 1223, "data_imag_in_reg[9]": 1224, "add_in_r_c[12]~feeder": 1225, "Add6~65": 1226, "result_ia[1]": 1227, "add_in_i_c[9]": 1228, "Add2~17": 1229, "add_in_r_d[3]~feeder": 1230, "b_ram_data_in_bus[46]": 1231, "data_int1[13]~feeder": 1232, "Mux64~3": 1233, "offset_counter~3": 1234, "Mux51~0": 1235, "twiddle_data[0][1][15]": 1236, "twiddle_data~6": 1237, "source_imag[8]~output": 1238, "a_ram_data_in_bus[104]~feeder": 1239, "core_real_in[9]": 1240, "Mux79~3": 1241, "result_r_tmp[16]": 1242, "p_tdl[4][1]": 1243, "butterfly_st1[2][1][12]": 1244, "ram_in_reg[5][0]": 1245, "gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp": 1246, "b_ram_data_in_bus[103]~feeder": 1247, "butterfly_st1[2][0][18]": 1248, "gen_ma:gen_ma_full:ms": 1249, "ram_data_out2[15]": 1250, "gain_lut_blk[0]": 1251, "lpp_ram_data_out[1][34]": 1252, "tdl_arr[1][3]": 1253, "p[1]": 1254, "k_count[0]~feeder": 1255, "output_i[10]": 1256, "low_addressa[0]": 1257, "rdaddress_b_bus[13]": 1258, "en_i~0": 1259, "ram_data_out0~20": 1260, "k[0]": 1261, "add_in_i_d[5]~feeder": 1262, "data_count_sig[1]~1": 1263, "reg_no_twiddle[4][1][10]": 1264, "lpp_ram_data_out[0][11]": 1265, "wr_ptr": 1266, "counter_reg_bit[1]": 1267, "lpp_ram_data_out[3][27]": 1268, "Mux126~0": 1269, "add_in_r_d[15]": 1270, "sw_0_arr[3][1]": 1271, "ram_in_reg[7][10]": 1272, "ram_data_out0[15]": 1273, "ram_a_not_b_vec[23]": 1274, "twiddle_data~46": 1275, "butterfly_st1[1][1][2]": 1276, "Add13~5": 1277, "Add1~0": 1278, "Mux139~3": 1279, "sw_0_arr[2][3]": 1280, "i_array_out[3][17]": 1281, "Add14~1": 1282, "butterfly_st2[3][0][13]": 1283, "rd_adgen": 1284, "twad_tdl[0][0]": 1285, "twiddle_data[1][0][3]": 1286, "butterfly_st2[3][1][9]": 1287, "result_i_tmp[19]": 1288, "lpp_ram_data_out~31": 1289, "twiddle_data[0][1][17]": 1290, "sw_3_arr[14][1]~feeder": 1291, "at_sink_data_int[34]": 1292, "ram_in_reg[2][13]": 1293, "pipeline_dffe[10]": 1294, "ram_in_reg[2][13]~feeder": 1295, "data_int[6]~feeder": 1296, "data_int1[9]": 1297, "reg_no_twiddle[1][0][13]~feeder": 1298, "add_in_r_d[8]~feeder": 1299, "add_in_r_b[16]": 1300, "wd_vec[0]": 1301, "del_np_cnt~2": 1302, "Add8~1": 1303, "result_ra[2]": 1304, "reg_no_twiddle[2][0][10]~feeder": 1305, "sw_0_arr[9][2]~feeder": 1306, "Add11~65": 1307, "swd_tdl[12][1]~feeder": 1308, "result_ia[10]": 1309, "butterfly_st1[1][1][7]": 1310, "i_array_out[0][4]": 1311, "reg_no_twiddle[4][0][3]": 1312, "twiddle_data[2][0][9]": 1313, "source_eop~output": 1314, "butterfly_st2[0][0][6]": 1315, "result_i_tmp[19]~feeder": 1316, "del_npi_cnt~5": 1317, "core_imag_in[17]~feeder": 1318, "op_1~77": 1319, "b_ram_data_in_bus[99]~feeder": 1320, "Add6~29": 1321, "p_tdl[4][0]": 1322, "ram_data_out2~5": 1323, "pipeline_dffe[27]": 1324, "reg_no_twiddle[4][0][6]~feeder": 1325, "butterfly_st1[3][1][0]": 1326, "op_1~49": 1327, "at_source_data[16]": 1328, "data_real_o[7]": 1329, "lpp_ram_data_out[1][26]": 1330, "Add9~77": 1331, "butterfly_st1[1][1][3]": 1332, "ram_in_reg[2][1]": 1333, "Add1~21": 1334, "sop~0": 1335, "a_ram_data_in_bus[52]~feeder": 1336, "Mux138~0": 1337, "butterfly_st1[0][0][5]": 1338, "fft_dirn~0": 1339, "ram_in_reg[7][13]": 1340, "Mux84~2": 1341, "data_in_i[15]": 1342, "swd_tdl[14][1]": 1343, "Mux41~2": 1344, "output_r[7]": 1345, "butterfly_st1[1][0][0]": 1346, "data_imag_o[17]": 1347, "Mux16~2": 1348, "data_int1[4]": 1349, "ram_in_reg[1][14]": 1350, "data_int1[39]": 1351, "add_in_r_d[16]~feeder": 1352, "twad_tdl[0][3]": 1353, "lpp_ram_data_out~8": 1354, "reg_no_twiddle[0][1][14]": 1355, "result_r_tmp[19]": 1356, "b_ram_data_in_bus[130]~feeder": 1357, "was_stalled~1": 1358, "sw_3_arr[14][1]": 1359, "op_1~61": 1360, "Add16~9": 1361, "ram_data_out3[10]": 1362, "op_1~109": 1363, "ram_a_not_b_vec~15": 1364, "reg_no_twiddle[5][1][1]": 1365, "twiddle_data~44": 1366, "output_r[11]": 1367, "Mux56~1": 1368, "twad_tdl[3][3]": 1369, "at_source_data[30]~feeder": 1370, "lpp_ram_data_out[3][6]": 1371, "butterfly_st2[3][1][12]": 1372, "reg_no_twiddle[5][1][12]": 1373, "fft_s2_cur.FIRST_LPP_C": 1374, "lpp_ram_data_out[1][27]": 1375, "Add0~17": 1376, "lpp_ram_data_out~139": 1377, "reg_no_twiddle[6][1][10]": 1378, "i_array_out[3][0]": 1379, "butterfly_st2[2][0][0]": 1380, "ram_data_out2[23]": 1381, "data_in_r[14]": 1382, "add_in_r_b[2]": 1383, "twad_tdl[6][0]": 1384, "ram_data_out3[2]": 1385, "ram_a_not_b_vec~5": 1386, "ram_in_reg[3][15]~feeder": 1387, "Add3~73": 1388, "ram_in_reg[1][7]": 1389, "reg_no_twiddle[4][0][17]~feeder": 1390, "tdl_arr[0][2]": 1391, "reg_no_twiddle[0][0][8]": 1392, "b_ram_data_in_bus[41]": 1393, "Mux8~2": 1394, "b_ram_data_in_bus[27]~feeder": 1395, "ram_in_reg[0][3]": 1396, "lpp_count_offset[5]": 1397, "lpp_ram_data_out~49": 1398, "reg_no_twiddle[6][0][0]~feeder": 1399, "lpp_ram_data_out~46": 1400, "data_count_int1[0]": 1401, "butterfly_st2[2][0][5]": 1402, "data_in_i[13]": 1403, "Add4~1": 1404, "a_ram_data_in_bus[48]": 1405, "sw_r_tdl[3][1]": 1406, "data_int[40]": 1407, "butterfly_st2[2][0][11]": 1408, "Mux36~2": 1409, "Add2~29": 1410, "Mux57~0": 1411, "butterfly_st2[1][0][18]": 1412, "swa_tdl[12][1]": 1413, "Mux143~2": 1414, "ram_data_out2~14": 1415, "ram_in_reg[6][5]~feeder": 1416, "rdaddress_c_bus[0]": 1417, "ram_data_out1~6": 1418, "gain_lut_8pts~11": 1419, "Mux5~0": 1420, "data_real_in_reg[13]": 1421, "Mux142~3": 1422, "sw_1_arr[12][0]": 1423, "reg_no_twiddle[2][0][11]": 1424, "a_ram_data_in_bus[0]": 1425, "Add9~37": 1426, "b_ram_data_in_bus[94]": 1427, "Mux143~0": 1428, "ram_in_reg[0][7]~feeder": 1429, "reg_no_twiddle[1][0][3]~feeder": 1430, "add_in_r_a[16]": 1431, "sign_vec[3]": 1432, "ram_in_reg[2][9]": 1433, "ram_data_out2~20": 1434, "reg_no_twiddle[1][1][15]": 1435, "Mux136~3": 1436, "Add16~17": 1437, "Mux44~0": 1438, "b_ram_data_in_bus[118]": 1439, "lpp_ram_data_out~88": 1440, "source_real[0]~output": 1441, "data_in_r[7]~feeder": 1442, "reg_no_twiddle[4][1][11]": 1443, "twiddle_data~21": 1444, "ram_in_reg[1][16]": 1445, "ram_data_out2~0": 1446, "wr_address_i_int[0]": 1447, "ram_data_out0~9": 1448, "twad_tdl[4][3]": 1449, "butterfly_st2[2][0][12]": 1450, "r_array_out[1][11]": 1451, "ram_in_reg[5][9]": 1452, "at_source_data[35]~feeder": 1453, "sw_1_arr[11][1]": 1454, "i_array_out[1][0]": 1455, "ram_data_out0[24]": 1456, "data_in_r[2]~feeder": 1457, "ram_in_reg[6][10]": 1458, "butterfly_st2[1][0][0]~feeder": 1459, "at_sink_data_int[30]": 1460, "Mux137~1": 1461, "Mux86~3": 1462, "butterfly_st1[0][0][18]": 1463, "b_ram_data_in_bus[95]~feeder": 1464, "Mux13~3": 1465, "swa_tdl[10][0]": 1466, "twiddle_data[0][1][5]~feeder": 1467, "Mux55~3": 1468, "data_imag_o[5]~5": 1469, "Mux81~1": 1470, "r_array_out[0][0]~feeder": 1471, "output_i[19]": 1472, "lpp_ram_data_out~9": 1473, "data_in_i[0]": 1474, "result_i_tmp[33]": 1475, "ram_in_reg[5][12]~feeder": 1476, "ram_in_reg[5][17]": 1477, "Mux83~2": 1478, "core_real_in[11]~feeder": 1479, "wd_i": 1480, "ram_data_out2~2": 1481, "ram_in_reg[0][14]~feeder": 1482, "sw_1_arr[1][0]~feeder": 1483, "ram_in_reg[4][6]~feeder": 1484, "lpp_count_offset[1]": 1485, "source_error[1]~output": 1486, "Add11~41": 1487, "butterfly_st1[0][1][5]": 1488, "Equal0~0": 1489, "fft_imag_out[7]": 1490, "butterfly_st1[3][1][1]": 1491, "ram_a_not_b_vec~20": 1492, "butterfly_st2[2][0][9]": 1493, "gen_M4K_Output:dat_D": 1494, "gen_rams:2:dat_A": 1495, "Mux54~4": 1496, "wren_a~1": 1497, "ram_in_reg[2][11]": 1498, "r_array_out[3][10]": 1499, "data_in_r[6]": 1500, "wraddress_a_bus[9]": 1501, "butterfly_st1[2][1][2]": 1502, "fft_real_out[17]~feeder": 1503, "data_in_i[9]~feeder": 1504, "a_ram_data_in_bus[41]~feeder": 1505, "a_ram_data_in_bus[44]~feeder": 1506, "tdl_arr[1][13]": 1507, "lpp_ram_data_out~38": 1508, "ram_in_reg[4][12]~feeder": 1509, "pipeline_dffe[12]": 1510, "butterfly_st2[0][0][10]": 1511, "k_count[1]": 1512, "r_array_out[1][3]": 1513, "a_ram_data_in_bus[132]~feeder": 1514, "reg_no_twiddle[4][0][5]": 1515, "reg_no_twiddle[4][0][15]": 1516, "ram_in_reg[0][15]": 1517, "lpp_ram_data_out[3][8]": 1518, "ram_in_reg[1][5]": 1519, "b_ram_data_in_bus[133]": 1520, "output_r[14]": 1521, "butterfly_st1[0][0][16]": 1522, "tdl_arr[8]": 1523, "reg_no_twiddle[6][1][15]~feeder": 1524, "lpp_ram_data_out~102": 1525, "Add9~29": 1526, "core_imag_in[2]": 1527, "Add14~13": 1528, "add_in_r_d[9]": 1529, "Mux71~1": 1530, "butterfly_st2[1][1][15]": 1531, "sink_state.stall": 1532, "core_real_in[12]": 1533, "ram_in_reg[2][12]~feeder": 1534, "reg_no_twiddle[5][0][17]": 1535, "swa_tdl[6][0]~feeder": 1536, "sw_1_arr[9][1]~feeder": 1537, "data_count_sig[1]~5": 1538, "i_array_out[1][16]": 1539, "swd_tdl[9][1]": 1540, "twiddle_data[1][0][5]~feeder": 1541, "result_i_tmp[34]~feeder": 1542, "ram_data_out2[4]": 1543, "lpp_ram_data_out[0][16]": 1544, "Selector8~0": 1545, "fft_real_out[2]~feeder": 1546, "b_ram_data_in_bus[33]": 1547, "lpp_ram_data_out~112": 1548, "twad_tdl[3][3]~feeder": 1549, "twiddle_data[0][1][0]": 1550, "ram_data_out2[9]": 1551, "b_ram_data_in_bus[86]": 1552, "counter_reg_bit[2]": 1553, "add_in_i_b[9]": 1554, "core_real_in[4]~feeder": 1555, "a_ram_data_in_bus[123]": 1556, "sink_imag[4]~input": 1557, "at_source_data[14]~feeder": 1558, "pipeline_dffe[30]": 1559, "data_in_i[16]": 1560, "add_in_r_d[5]~feeder": 1561, "op_1~38": 1562, "r_array_out[0][15]": 1563, "tdl_arr[0][12]~feeder": 1564, "b_ram_data_in_bus[129]": 1565, "ram_in_reg[2][7]~feeder": 1566, "ram_in_reg[6][4]": 1567, "reg_no_twiddle[1][1][3]~feeder": 1568, "ram_data_out1[15]": 1569, "ram_data_out3~3": 1570, "result_i_tmp[27]": 1571, "data_int[0]~feeder": 1572, "reg_no_twiddle[5][0][1]~feeder": 1573, "at_source_data[6]": 1574, "k~4": 1575, "Add1~9": 1576, "b_ram_data_in_bus[75]": 1577, "Add16~25": 1578, "butterfly_st2[2][1][10]": 1579, "sw_0_arr[12][3]": 1580, "sink_real[0]~input": 1581, "~GND": 1582, "at_source_data[35]": 1583, "add_in_i_d[9]": 1584, "a_ram_data_in_bus[13]": 1585, "lpp_ram_data_out[2][17]": 1586, "Add15~73": 1587, "ram_in_reg[3][11]": 1588, "result_i_tmp[3]": 1589, "ram_in_reg[2][3]~feeder": 1590, "add_in_i_a[9]": 1591, "Mux139~0": 1592, "add_in_i_b[13]": 1593, "reg_no_twiddle[1][1][9]~feeder": 1594, "reg_no_twiddle[6][0][9]": 1595, "data_imag_o[15]": 1596, "add_in_i_c[13]~feeder": 1597, "lpp_ram_data_out[2][34]": 1598, "Mux73~0": 1599, "ram_in_reg[6][12]": 1600, "source_real[12]~output": 1601, "lpp_ram_data_out[0][27]": 1602, "Add3~1": 1603, "tdl_arr[13]~feeder": 1604, "lpp_ram_data_out[0][5]": 1605, "ram_in_reg[1][11]": 1606, "result_i_tmp[15]": 1607, "ram_in_reg[0][7]": 1608, "result_i_tmp[33]~feeder": 1609, "rd_addr_d[1]~feeder": 1610, "b_ram_data_in_bus[37]~feeder": 1611, "butterfly_st1[2][1][9]": 1612, "offset_counter~2": 1613, "ram_in_reg[0][14]": 1614, "fft_real_out[9]~feeder": 1615, "result_rb[7]": 1616, "Add4~53": 1617, "wren_b[2]": 1618, "twiddle_data[1][0][10]": 1619, "count~1": 1620, "Add8~69": 1621, "add_in_r_d[2]~feeder": 1622, "ram_in_reg[0][5]": 1623, "result_ra[14]": 1624, "a_ram_data_in_bus[5]": 1625, "result_r_tmp[22]~feeder": 1626, "ram_data_out2~10": 1627, "tdl_arr[3][0]": 1628, "r_array_out[0][17]": 1629, "ram_data_out2~7": 1630, "Mux59~0": 1631, "b_ram_data_in_bus[24]~feeder": 1632, "Selector0~1": 1633, "sw_0_arr[14][1]": 1634, "b_ram_data_in_bus[138]": 1635, "Mux63~0": 1636, "Add0~0": 1637, "lpp_ram_data_out[3][25]": 1638, "add_in_i_b[3]": 1639, "ram_in_reg[0][3]~feeder": 1640, "twiddle_data~18": 1641, "Add10~69": 1642, "Mux74~2": 1643, "ram_in_reg[6][17]": 1644, "twrom": 1645, "gen_M4K:cos_2n": 1646, "gen_auto:altsyncram_component": 1647, "tdl_arr[0][10]": 1648, "lpp_ram_data_out~20": 1649, "tdl_arr[1][17]": 1650, "result_i_tmp[23]~feeder": 1651, "reg_no_twiddle[2][1][7]~feeder": 1652, "twiddle_data[0][1][4]": 1653, "ram_data_out0[26]": 1654, "reg_no_twiddle[0][1][0]": 1655, "add_in_r_d[10]~feeder": 1656, "reg_no_twiddle[3][0][8]~feeder": 1657, "Mux4~2": 1658, "Mux108~1": 1659, "wr_addr[0]": 1660, "sw_2_arr[10][1]": 1661, "swa_tdl[8][0]": 1662, "op_1~42": 1663, "ram_in_reg[5][15]": 1664, "lpp_ram_data_out[1][32]": 1665, "slb_last[1]": 1666, "ram_data_out0[32]": 1667, "source_imag[10]~output": 1668, "fft_dirn_stream": 1669, "butterfly_st1[0][0][15]": 1670, "twiddle_data[2][1][6]": 1671, "reg_no_twiddle[6][1][2]~feeder": 1672, "add_in_r_a[2]": 1673, "twad_tdl[3][2]~feeder": 1674, "twiddle_data~9": 1675, "Mux9~2": 1676, "Mux53~2": 1677, "butterfly_st2[2][1][0]": 1678, "gain_lut_blk[3]": 1679, "k[1]": 1680, "butterfly_st1[2][0][15]": 1681, "ram_data_out3[5]": 1682, "reg_no_twiddle[2][0][8]~feeder": 1683, "add_in_i_c[7]~feeder": 1684, "Mux37~1": 1685, "data_imag_o[11]": 1686, "data_imag_in_reg[11]": 1687, "fft_real_out[4]": 1688, "butterfly_st2[3][1][19]": 1689, "Mux4~0": 1690, "lpp_ram_data_out~27": 1691, "b_ram_data_in_bus[58]": 1692, "butterfly_st2[2][1][18]": 1693, "lpp_ram_data_out~64": 1694, "lut_out_tmp[2]": 1695, "ram_data_out2[30]": 1696, "Add4~41": 1697, "ram_in_reg[1][3]~feeder": 1698, "sink_real[3]~input": 1699, "ram_in_reg[6][3]": 1700, "butterfly_st1[0][1][2]": 1701, "at_sink_data_int[35]": 1702, "Add13~65": 1703, "swa[0]": 1704, "Mux39~0": 1705, "rdaddress_a_bus[10]": 1706, "a_ram_data_in_bus[78]~feeder": 1707, "ram_in_reg[5][4]": 1708, "reg_no_twiddle[0][0][11]": 1709, "counter_reg_bit[0]": 1710, "data_in_i[11]": 1711, "b_ram_data_in_bus[128]": 1712, "Add13~57": 1713, "data_real_in_reg[2]": 1714, "add_in_r_c[8]": 1715, "wr_addr[1]": 1716, "ram_data_out3[1]": 1717, "butterfly_st1[3][0][18]": 1718, "butterfly_st1[3][1][13]": 1719, "ram_in_reg[1][14]~feeder": 1720, "tdl_arr[0][7]~feeder": 1721, "a_ram_data_in_bus[46]": 1722, "pipeline_dffe[34]": 1723, "twiddle_data~20": 1724, "source_real[4]~output": 1725, "ram_in_reg[7][12]": 1726, "add_in_i_b[5]": 1727, "wraddress_b_bus[12]": 1728, "i_array_out[0][12]": 1729, "ram_data_out2~12": 1730, "data_int1[23]": 1731, "sdetd.DISABLE~0": 1732, "result_ia[16]": 1733, "data_int[27]": 1734, "gain_lut_8pts~9": 1735, "a_ram_data_in_bus[89]~feeder": 1736, "Mux36~3": 1737, "ram_data_out0~14": 1738, "fft_real_out[8]~feeder": 1739, "at_sink_data_int[7]~feeder": 1740, "a_ram_data_in_bus[93]~feeder": 1741, "butterfly_st1[1][0][3]": 1742, "Add11~1": 1743, "r_array_out[1][15]": 1744, "ram_data_out0[33]": 1745, "data_int[36]~feeder": 1746, "b_ram_data_in_bus[80]~feeder": 1747, "sw_0_arr[14][1]~feeder": 1748, "data_real_o[6]~feeder": 1749, "reg_no_twiddle[2][0][14]": 1750, "data_in_r[9]": 1751, "Mux55~0": 1752, "ram_data_out3[0]": 1753, "ram_data_out0~35": 1754, "packet_error_s[1]": 1755, "Mux41~1": 1756, "a_ram_data_in_bus[133]": 1757, "tdl_arr[1][11]~feeder": 1758, "butterfly_st2[1][1][0]": 1759, "butterfly_st2[0][1][19]": 1760, "low_addressa[1]": 1761, "Add5~33": 1762, "add_in_r_c[1]": 1763, "reg_no_twiddle[0][1][16]": 1764, "Add11~33": 1765, "ram_data_out1[35]": 1766, "wraddress_a_bus[13]~feeder": 1767, "k_state~7": 1768, "Mux54~5": 1769, "butterfly_st1[0][1][16]": 1770, "a_ram_data_in_bus[74]": 1771, "twiddle_data[1][1][15]~feeder": 1772, "reg_no_twiddle[6][1][16]": 1773, "a_ram_data_in_bus[36]~feeder": 1774, "Add4~13": 1775, "a_ram_data_in_bus[21]~feeder": 1776, "data_in_i[17]": 1777, "ram_data_out2~23": 1778, "data_int1[41]": 1779, "b_ram_data_in_bus[32]": 1780, "ram_in_reg[1][13]~feeder": 1781, "add_in_r_c[5]~feeder": 1782, "Mux58~2": 1783, "twiddle_data~5": 1784, "ram_data_out0[29]": 1785, "swd_tdl[5][0]~feeder": 1786, "at_sink_data_int[27]": 1787, "at_source_data[34]": 1788, "result_i_tmp[8]": 1789, "output_r[18]": 1790, "Add8~45": 1791, "a_ram_data_in_bus[21]": 1792, "ram_in_reg[0][2]~feeder": 1793, "ram_in_reg[0][4]": 1794, "at_source_error[1]": 1795, "Mux136~2": 1796, "swa_tdl[15][1]": 1797, "reg_no_twiddle[1][1][4]": 1798, "sw_0_arr[11][3]~feeder": 1799, "ram_in_reg[0][15]~feeder": 1800, "data_real_in_reg[2]~feeder": 1801, "Mux60~3": 1802, "reg_no_twiddle[2][1][3]": 1803, "ram_a_not_b_vec~3": 1804, "Mux77~1": 1805, "sw_1_arr[7][1]": 1806, "Mux18~0": 1807, "butterfly_st1[3][0][11]": 1808, "data_rdy_vec[1]": 1809, "a_ram_data_in_bus[37]": 1810, "sw_1_arr[0][1]": 1811, "b_ram_data_in_bus[31]": 1812, "sw_3_arr[15][1]": 1813, "Mux128~0": 1814, "a_ram_data_in_bus[27]~feeder": 1815, "pipeline_dffe[32]": 1816, "sink_imag[16]~input": 1817, "result_r_tmp[33]": 1818, "ram_data_out3[25]": 1819, "lpp_ram_data_out[0][20]": 1820, "ram_in_reg[2][0]~feeder": 1821, "Add5~53": 1822, "a_ram_data_in_bus[143]": 1823, "reg_no_twiddle[1][0][9]~feeder": 1824, "ram_in_reg[0][8]": 1825, "count[4]": 1826, "op_1~50": 1827, "Mux40~0": 1828, "ram_data_out1~15": 1829, "result_i_tmp[2]": 1830, "data_real_in_reg[16]": 1831, "lpp_ram_data_out[3][0]": 1832, "reg_no_twiddle[5][0][12]~feeder": 1833, "a_ram_data_in_bus[138]": 1834, "at_sink_data_int[21]": 1835, "reg_no_twiddle[3][0][1]~feeder": 1836, "tdl_arr[1][2]~feeder": 1837, "ram_a_not_b_vec~21": 1838, "data_int[32]": 1839, "a_ram_data_in_bus[42]~feeder": 1840, "b_ram_data_in_bus[47]": 1841, "Add14~5": 1842, "a_ram_data_in_bus[32]": 1843, "sink_real[15]~input": 1844, "a_ram_data_in_bus[69]": 1845, "lpp_ram_data_out~37": 1846, "butterfly_st1[3][0][9]": 1847, "butterfly_st2[3][0][18]": 1848, "Add4~37": 1849, "butterfly_st1[1][0][13]": 1850, "sw_0_arr[12][2]~feeder": 1851, "Mux63~2": 1852, "Add4~33": 1853, "Mux135~3": 1854, "reg_no_twiddle[0][1][4]": 1855, "swa_tdl[13][0]~feeder": 1856, "tdl_arr[1][13]~feeder": 1857, "Mux82~0": 1858, "ram_data_out0[8]": 1859, "butterfly_st2[0][1][2]": 1860, "lpp_ram_data_out[3][32]": 1861, "Add3~41": 1862, "ram_in_reg[4][1]~feeder": 1863, "Mux76~1": 1864, "Mux88~3": 1865, "ram_in_reg[7][15]": 1866, "Add13~73": 1867, "op_1~57": 1868, "gen_M4K:cos_1n": 1869, "result_i_tmp[4]": 1870, "Mux84~0": 1871, "reg_no_twiddle[2][1][5]": 1872, "ram_data_out3~28": 1873, "i_array_out[3][10]": 1874, "tdl_arr[3][1]": 1875, "gain_lut_8pts[1]": 1876, "Mux121~0": 1877, "twiddle_data[0][0][12]": 1878, "butterfly_st1[0][1][8]": 1879, "b_ram_data_in_bus[7]": 1880, "ram_in_reg[3][8]~feeder": 1881, "butterfly_st1[0][1][9]": 1882, "ram_data_out1~33": 1883, "Mux81~3": 1884, "ram_a_not_b_vec~8": 1885, "Mux65~0": 1886, "add_in_r_d[5]": 1887, "reg_no_twiddle[6][1][13]": 1888, "Add15~61": 1889, "tdl_arr[3]": 1890, "Mux142~1": 1891, "reg_no_twiddle[6][1][1]": 1892, "sw_0_arr[11][2]": 1893, "lpp_ram_data_out[2][30]": 1894, "data_int[38]~feeder": 1895, "butterfly_st1[0][1][4]": 1896, "Add9~33": 1897, "tdl_arr[1][1]~feeder": 1898, "butterfly_st2[1][1][4]": 1899, "add_in_i_d[4]~feeder": 1900, "sw_0_arr[4][1]~feeder": 1901, "Add4~45": 1902, "lpp_ram_data_out[0][24]": 1903, "swa_tdl[10][0]~feeder": 1904, "Mux68~1": 1905, "reg_no_twiddle[5][0][5]": 1906, "b_ram_data_in_bus[77]": 1907, "wc_vec[3]~feeder": 1908, "data_in_i[14]": 1909, "result_r_tmp[11]": 1910, "lpp_ram_data_out~77": 1911, "reg_no_twiddle[5][1][3]": 1912, "count~0": 1913, "b_ram_data_in_bus[5]": 1914, "source_packet_error[0]": 1915, "Add6~17": 1916, "ram_in_reg[7][14]~feeder": 1917, "Selector4~1": 1918, "wraddress_b_bus[10]~feeder": 1919, "Add11~81": 1920, "Mux120~0": 1921, "sw_0_arr[8][0]": 1922, "twiddle_data[2][0][8]": 1923, "ram_data_out2~22": 1924, "ram_in_reg[7][9]": 1925, "reg_no_twiddle[5][1][6]~feeder": 1926, "twiddle_data[2][1][1]~feeder": 1927, "lpp_ram_data_out~130": 1928, "Add12~33": 1929, "butterfly_st2[1][0][14]": 1930, "ram_in_reg[7][2]": 1931, "reg_no_twiddle[3][1][16]~feeder": 1932, "Add12~37": 1933, "r_array_out[3][15]": 1934, "data_int1[36]": 1935, "result_r_tmp[13]": 1936, "a_ram_data_in_bus[96]": 1937, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 1938, "ram_data_out3~21": 1939, "data_imag_in_reg[1]~feeder": 1940, "ram_in_reg[5][0]~feeder": 1941, "Mux21~0": 1942, "Mux102~0": 1943, "Add10~33": 1944, "r_array_out[2][15]": 1945, "result_i_tmp[16]": 1946, "lpp_ram_data_out[1][14]": 1947, "Mux47~0": 1948, "Mux54~3": 1949, "swa_tdl[1][1]~feeder": 1950, "r_array_out[0][12]": 1951, "data_int[17]~feeder": 1952, "a_ram_data_in_bus[22]": 1953, "add_in_r_c[8]~feeder": 1954, "slb_last[2]~1": 1955, "ram_data_out3[29]": 1956, "ram_in_reg[4][5]": 1957, "a_ram_data_in_bus[15]": 1958, "result_i_tmp[5]": 1959, "send_eop_s": 1960, "ram_data_out1[19]": 1961, "Mux0~3": 1962, "butterfly_st1[0][0][12]": 1963, "b_ram_data_in_bus[0]": 1964, "Mux71~0": 1965, "Mux137~2": 1966, "Add1~73": 1967, "Mux5~2": 1968, "source_imag[2]~output": 1969, "sw_1_arr[2][1]": 1970, "dffe_af~0": 1971, "r_array_out[0][13]": 1972, "source_real[13]~output": 1973, "lpp_ram_data_out[0][23]": 1974, "ram_data_out1[8]": 1975, "ram_data_out0~16": 1976, "Mux9~0": 1977, "r_array_out[3][12]~feeder": 1978, "str_count_en~0": 1979, "i_array_out[2][17]": 1980, "reg_no_twiddle[2][1][9]": 1981, "butterfly_st1[2][0][3]": 1982, "lpp_ram_data_out~16": 1983, "butterfly_st2[0][1][12]": 1984, "b_ram_data_in_bus[39]": 1985, "ram_data_out1~8": 1986, "Add15~13": 1987, "result_ib[5]": 1988, "Mux115~0": 1989, "Add7~21": 1990, "result_ia[9]": 1991, "core_real_in[9]~feeder": 1992, "lpp_ram_data_out[2][12]": 1993, "result_i_tmp[0]": 1994, "ram_data_out3[22]": 1995, "add_in_r_b[12]": 1996, "ram_data_out2~28": 1997, "ram_a_not_b_vec[15]": 1998, "i_array_out[0][15]": 1999, "del_np_cnt~3": 2000, "p_tdl[1][1]": 2001, "fft_imag_out[16]~feeder": 2002, "i_array_out[2][1]": 2003, "data_rdy_int": 2004, "data_real_in_reg[0]": 2005, "butterfly_st1[2][0][9]": 2006, "add_in_r_d[13]~feeder": 2007, "p_tdl[8][1]": 2008, "Mux45~0": 2009, "fft_real_out[5]": 2010, "out_cnt[0]~6": 2011, "str_count_en": 2012, "sw_2_arr[5][1]": 2013, "at_source_data[18]~feeder": 2014, "reg_no_twiddle[6][0][2]": 2015, "add_in_r_c[0]": 2016, "Add2~53": 2017, "data_int[17]": 2018, "ram_in_reg[2][1]~feeder": 2019, "b_ram_data_in_bus[28]": 2020, "Mux18~2": 2021, "ram_data_out1[20]": 2022, "lpp_ram_data_out~105": 2023, "a_ram_data_in_bus[118]": 2024, "wr_address_i_int[0]~feeder": 2025, "b_ram_data_in_bus[70]~feeder": 2026, "r_array_out[2][8]": 2027, "data_int[5]": 2028, "b_ram_data_in_bus[92]": 2029, "ram_in_reg[2][17]~feeder": 2030, "Mux108~3": 2031, "lpp_ram_data_out~3": 2032, "lpp_ram_data_out~84": 2033, "lpp_ram_data_out~92": 2034, "del_np_cnt~0": 2035, "source_real[15]~output": 2036, "tdl_arr[1][10]": 2037, "ram_in_reg[4][11]": 2038, "at_sink_data_int[7]": 2039, "a_ram_data_in_bus[41]": 2040, "fft_imag_out[9]~feeder": 2041, "Add11~17": 2042, "add_in_r_d[11]~feeder": 2043, "butterfly_st1[3][0][3]": 2044, "Mux72~6": 2045, "at_source_data[2]": 2046, "ram_in_reg[2][2]~feeder": 2047, "sw_0_arr[5][1]~feeder": 2048, "add_in_i_a[8]": 2049, "ram_in_reg[1][17]~feeder": 2050, "twad_tdl[5][0]": 2051, "Mux69~1": 2052, "Selector6~2": 2053, "b_ram_data_in_bus[111]": 2054, "result_r_tmp[15]": 2055, "butterfly_st2[3][0][15]": 2056, "twiddle_data~47": 2057, "next_pass_id~1": 2058, "reg_no_twiddle[2][0][7]": 2059, "butterfly_st1[1][1][10]": 2060, "data_imag_o[3]": 2061, "Mux12~0": 2062, "Mux136~0": 2063, "twiddle_data[1][1][6]": 2064, "data_real_o[9]": 2065, "source_imag[4]~output": 2066, "core_real_in[0]~feeder": 2067, "_~0": 2068, "a_ram_data_in_bus[52]": 2069, "_~2": 2070, "ram_in_reg[7][9]~feeder": 2071, "add_in_i_c[8]": 2072, "sw_0_arr[15][2]": 2073, "b_ram_data_in_bus[36]": 2074, "a_ram_data_in_bus[35]": 2075, "fft_real_out[15]~feeder": 2076, "add_in_i_b[11]": 2077, "lpp_ram_data_out~82": 2078, "Add13~29": 2079, "Mux138~3": 2080, "tdl_arr[1][3]~feeder": 2081, "master_source_ena": 2082, "b_ram_data_in_bus[71]~feeder": 2083, "sink_imag[1]~input": 2084, "data_count_int1[5]": 2085, "Add0~65": 2086, "data_count_sig[3]~3": 2087, "Mux133~2": 2088, "lpp_ram_data_out~86": 2089, "sw_2_arr[10][1]~feeder": 2090, "b_ram_data_in_bus[87]": 2091, "add_in_r_a[13]": 2092, "result_i_tmp[31]": 2093, "a_ram_data_in_bus[72]": 2094, "ram_data_out2[6]": 2095, "result_ia[6]": 2096, "Add0~21": 2097, "butterfly_st2[3][0][17]": 2098, "source_ready~input": 2099, "Add11~53": 2100, "swa_tdl[6][1]": 2101, "Add13~17": 2102, "output_i[1]": 2103, "Mux72~0": 2104, "core_real_in[15]~feeder": 2105, "data_imag_in_reg[7]": 2106, "twiddle_data[0][0][9]": 2107, "tdl_arr[0][8]": 2108, "Add3~5": 2109, "mac_mult2": 2110, "sw_0_arr[7][2]~feeder": 2111, "Add3~69": 2112, "ram_data_out3[15]": 2113, "sel_anb_addr": 2114, "offset_counter[4]": 2115, "rdaddress_a_bus[12]~feeder": 2116, "rd_addr_c[0]": 2117, "Mux86~2": 2118, "sw_1_arr[5][0]~feeder": 2119, "Mux47~3": 2120, "butterfly_st1[1][0][9]": 2121, "data_int[30]": 2122, "add_in_r_c[6]~feeder": 2123, "source_comb_update_2~3": 2124, "output_i[7]": 2125, "sw_r_tdl[0][1]": 2126, "source_real[10]~output": 2127, "ram_in_reg[7][7]": 2128, "fft_imag_out[14]": 2129, "slb_last~2": 2130, "result_i_tmp[29]": 2131, "count[0]": 2132, "twiddle_data[1][1][8]": 2133, "ram_data_out1~11": 2134, "reg_no_twiddle[5][0][1]": 2135, "butterfly_st1[3][0][12]": 2136, "rdaddress_a_bus[1]": 2137, "result_r_tmp[4]": 2138, "reg_no_twiddle[6][0][7]": 2139, "swd_tdl[5][1]": 2140, "data_real_o[16]": 2141, "reg_no_twiddle[4][1][2]": 2142, "a_ram_data_in_bus[106]": 2143, "fft_imag_out[9]": 2144, "source_imag[12]~output": 2145, "pipeline_dffe[35]": 2146, "core_real_in[5]": 2147, "b_ram_data_in_bus[76]~feeder": 2148, "Mux43~2": 2149, "ram_in_reg[4][10]~feeder": 2150, "data_int[4]": 2151, "lpp_ram_data_out~29": 2152, "at_sink_data_int[11]": 2153, "Add13~9": 2154, "sw_2_arr[9][1]~feeder": 2155, "twiddle_data[2][1][3]": 2156, "ram_data_out1[22]": 2157, "core_imag_in[14]~feeder": 2158, "add_in_i_b[8]~feeder": 2159, "b_ram_data_in_bus[9]~feeder": 2160, "ram_data_out1[6]": 2161, "fft_imag_out[16]": 2162, "wr_addr[0]~feeder": 2163, "reg_no_twiddle[3][1][14]~feeder": 2164, "Mux127~1": 2165, "b_ram_data_in_bus[10]~feeder": 2166, "rd_addr_d[3]": 2167, "butterfly_st2[3][0][7]": 2168, "Mux135~0": 2169, "tdl_arr[1][17]~feeder": 2170, "twiddle_data[2][1][0]": 2171, "ram_data_out3[32]": 2172, "ram_data_out3[6]": 2173, "at_source_data[11]": 2174, "r_array_out[2][9]": 2175, "b_ram_data_in_bus[1]~feeder": 2176, "ram_in_reg[1][3]": 2177, "Mux48~0": 2178, "blk_exp_acc[1]~0": 2179, "lpp_ram_data_out~60": 2180, "Add12~21": 2181, "b_ram_data_in_bus[142]~feeder": 2182, "fft_s2_cur.IDLE~1": 2183, "source_exp[1]~output": 2184, "slb_last~0": 2185, "ram_data_out2~13": 2186, "sw_0_arr[4][1]": 2187, "data_int1[1]": 2188, "ram_data_out1[23]": 2189, "r_array_out[2][3]": 2190, "reg_no_twiddle[1][0][12]": 2191, "sw_1_arr[10][0]": 2192, "Mux49~1": 2193, "Mux7~0": 2194, "lut_out_tmp~0": 2195, "b_ram_data_in_bus[19]~feeder": 2196, "Mux110~0": 2197, "ram_in_reg[6][4]~feeder": 2198, "Add17~37": 2199, "twiddle_data~2": 2200, "twiddle_data[2][1][4]": 2201, "butterfly_st2[3][0][11]": 2202, "Add2~33": 2203, "Add15~41": 2204, "data_count_int[0]": 2205, "reg_no_twiddle[0][0][5]": 2206, "ram_data_out1[32]": 2207, "ram_in_reg[6][0]~feeder": 2208, "tdl_arr[1][6]~feeder": 2209, "add_in_r_b[0]": 2210, "data_int[41]": 2211, "twiddle_data[0][1][14]": 2212, "ram_data_out1[25]": 2213, "result_ra[7]": 2214, "wraddress_a_bus[10]~feeder": 2215, "data_rdy_vec[9]": 2216, "sink_real[9]~input": 2217, "ram_in_reg[1][0]": 2218, "ram_data_out2~35": 2219, "Add0~61": 2220, "ram_data_out0[3]": 2221, "Mux38~3": 2222, "b_ram_data_in_bus[84]": 2223, "butterfly_st1[2][0][5]": 2224, "Add2~69": 2225, "r_array_out[2][12]": 2226, "lpp_ram_data_out~141": 2227, "reg_no_twiddle[0][1][12]": 2228, "wd_vec[1]~feeder": 2229, "ram_in_reg[3][7]": 2230, "at_source_data[26]": 2231, "op_1~85": 2232, "Add1~49": 2233, "butterfly_st2[2][0][18]": 2234, "delay_en": 2235, "ram_data_out3[21]": 2236, "b_ram_data_in_bus[138]~feeder": 2237, "add_in_i_a[16]": 2238, "ram_data_out0[28]": 2239, "data_int1[6]": 2240, "core_imag_in[16]": 2241, "reg_no_twiddle[5][1][8]": 2242, "a_ram_data_in_bus[120]~feeder": 2243, "butterfly_st1[0][1][3]": 2244, "ram_in_reg[0][13]~feeder": 2245, "Add4~21": 2246, "add_in_r_b[3]": 2247, "Mux140~2": 2248, "swd_tdl[2][1]~feeder": 2249, "at_source_data[24]~feeder": 2250, "Add6~21": 2251, "a_ram_data_in_bus[72]~feeder": 2252, "at_source_data[27]~feeder": 2253, "data_count_int[3]": 2254, "butterfly_st2[3][1][10]": 2255, "reset_n~input": 2256, "tdl_arr[0][9]~feeder": 2257, "Mux0~1": 2258, "core_imag_in[17]": 2259, "Add17~49": 2260, "a_ram_data_in_bus[62]": 2261, "wren_b[2]~feeder": 2262, "i_array_out[1][9]": 2263, "data_imag_o[0]~0": 2264, "Mux70~1": 2265, "lpp_ram_data_out[3][24]": 2266, "data_real_in_reg[3]": 2267, "result_ia[7]": 2268, "Add12~57": 2269, "ram_in_reg[2][15]~feeder": 2270, "lpp_ram_data_out[2][35]": 2271, "core_imag_in[10]~feeder": 2272, "result_r_tmp[24]~feeder": 2273, "at_source_data[21]~feeder": 2274, "butterfly_st2[2][0][10]": 2275, "b_ram_data_in_bus[44]": 2276, "source_state.sop": 2277, "out_cnt~1": 2278, "result_ib[9]": 2279, "a_ram_data_in_bus[2]": 2280, "Add8~49": 2281, "at_source_data[22]~feeder": 2282, "sw_0_arr[1][2]": 2283, "ram_data_out1[11]": 2284, "Mux2~0": 2285, "Mux130~0": 2286, "result_rb[3]": 2287, "lpp_ram_data_out[0][28]": 2288, "butterfly_st2[2][0][7]": 2289, "ram_in_reg[7][12]~feeder": 2290, "op_1~137": 2291, "fft_imag_out[11]~feeder": 2292, "at_source_data[4]": 2293, "twiddle_data[0][1][2]": 2294, "reg_no_twiddle[2][1][17]": 2295, "b_ram_data_in_bus[134]": 2296, "add_in_i_c[16]": 2297, "data_int1[14]": 2298, "data_count_sig[4]": 2299, "Add4~5": 2300, "output_r[2]": 2301, "sw_3_arr[1][1]": 2302, "reg_no_twiddle[0][0][16]": 2303, "fft_s2_cur.LAST_LPP_C": 2304, "ram_data_out2~32": 2305, "count~3": 2306, "Mux83~0": 2307, "add_in_i_d[12]": 2308, "lpp_ram_data_out[2][26]": 2309, "reg_no_twiddle[4][1][6]~feeder": 2310, "ram_in_reg[1][6]~feeder": 2311, "Add10~65": 2312, "core_real_in[2]": 2313, "fft_real_out[10]~feeder": 2314, "ram_a_not_b_vec[17]": 2315, "data_int1[12]": 2316, "lpp_ram_data_out[2][16]": 2317, "b_ram_data_in_bus[107]": 2318, "fft_imag_out[6]": 2319, "data_count_sig[5]": 2320, "add_in_i_c[16]~feeder": 2321, "core_real_in[10]~feeder": 2322, "out_cnt~3": 2323, "b_ram_data_in_bus[131]~feeder": 2324, "data_in_i[12]": 2325, "Mux0~2": 2326, "at_sink_data_int[8]": 2327, "twad_tdl[5][3]~feeder": 2328, "result_ib[6]": 2329, "data_imag_o[4]": 2330, "Add10~21": 2331, "rd_addr_d[2]": 2332, "swa_tdl[8][0]~feeder": 2333, "reg_no_twiddle[5][1][11]": 2334, "sw_1_arr[1][0]": 2335, "sw_0_arr[15][1]": 2336, "ram_data_out2[17]": 2337, "a_ram_data_in_bus[46]~feeder": 2338, "blk_exp_acc[3]": 2339, "count[1]": 2340, "blk_done_int": 2341, "twiddle_data~22": 2342, "i_array_out[3][5]": 2343, "Mux135~2": 2344, "sw_0_arr[10][1]": 2345, "reg_no_twiddle[1][0][13]": 2346, "result_r_tmp[10]": 2347, "tdl_arr[0][11]": 2348, "at_source_data[28]": 2349, "r_array_out[2][7]": 2350, "lpp_ram_data_out~67": 2351, "reg_no_twiddle[3][0][15]~feeder": 2352, "twiddle_data~16": 2353, "data_int1[25]": 2354, "wraddress_a_bus[10]": 2355, "ram_in_reg[4][14]~feeder": 2356, "b_ram_data_in_bus[25]~feeder": 2357, "b_ram_data_in_bus[106]~feeder": 2358, "swa_tdl[10][1]": 2359, "result_ib[1]": 2360, "twiddle_data[0][1][13]": 2361, "ram_in_reg[6][1]~feeder": 2362, "swa_tdl[14][1]": 2363, "Add3~13": 2364, "ram_in_reg[7][4]": 2365, "source_error[0]~output": 2366, "a_ram_data_in_bus[103]~feeder": 2367, "ram_in_reg[2][6]~feeder": 2368, "lpp_ram_data_out~24": 2369, "lpp_ram_data_out~140": 2370, "sdetd.SLBI": 2371, "sw_0_arr[5][0]": 2372, "twiddle_data~11": 2373, "reg_no_twiddle[3][1][9]": 2374, "at_source_data[38]~feeder": 2375, "wraddress_a_bus[13]": 2376, "add_in_i_d[13]~feeder": 2377, "k_state.NEXT_PASS_UPD": 2378, "data_real_o[0]": 2379, "packet_error0": 2380, "b_ram_data_in_bus[105]~feeder": 2381, "reg_no_twiddle[5][0][17]~feeder": 2382, "Add15~25": 2383, "reg_no_twiddle[3][1][4]": 2384, "tdl_arr[0][0]": 2385, "butterfly_st1[2][0][11]": 2386, "Mux84~1": 2387, "ram_in_reg[7][11]": 2388, "data_in_r[10]": 2389, "ram_in_reg[6][0]": 2390, "gain_lut_8pts~1": 2391, "result_i_tmp[35]": 2392, "output_i[18]": 2393, "data_int[0]": 2394, "a_ram_data_in_bus[76]": 2395, "b_ram_data_in_bus[86]~feeder": 2396, "wren_a~2": 2397, "ram_in_reg[5][11]": 2398, "Add12~41": 2399, "ram_in_reg[4][7]~feeder": 2400, "Mux66~0": 2401, "Mux8~3": 2402, "tdl_arr[2]~feeder": 2403, "fifo_wrreq~0": 2404, "twad_tdl[4][0]": 2405, "twad_tdl[1][3]": 2406, "ram_in_reg[5][1]~feeder": 2407, "twiddle_data~43": 2408, "twad_tdl[1][1]~feeder": 2409, "Add13~45": 2410, "sw_1_arr[2][0]": 2411, "lpp_ram_data_out~1": 2412, "swd_tdl[11][1]": 2413, "reg_no_twiddle[3][1][10]": 2414, "reg_no_twiddle[3][1][7]~feeder": 2415, "butterfly_st1[3][1][16]": 2416, "Mux128~3": 2417, "lpp_count[1]": 2418, "Mux72~2": 2419, "core_imag_in[16]~feeder": 2420, "ram_data_out2[28]": 2421, "a_ram_data_in_bus[125]~feeder": 2422, "b_ram_data_in_bus[74]": 2423, "Mux75~1": 2424, "ram_data_out2[10]": 2425, "fft_real_out[1]~feeder": 2426, "Add3~53": 2427, "Selector5~3": 2428, "lpp_ram_data_out[1][4]": 2429, "at_source_data[23]~feeder": 2430, "b_ram_data_in_bus[110]": 2431, "sw_1_arr[6][1]": 2432, "at_source_valid_int~3": 2433, "Mux90~3": 2434, "add_in_i_c[5]~feeder": 2435, "butterfly_st1[2][1][7]": 2436, "a_ram_data_in_bus[101]~feeder": 2437, "rd_addr_d[0]": 2438, "Mux42~3": 2439, "wren_b[0]": 2440, "lpp_ram_data_out[2][22]": 2441, "reg_no_twiddle[6][0][10]": 2442, "r_array_out[2][5]": 2443, "lpp_ram_data_out[3][35]": 2444, "sw_r_tdl[0][0]": 2445, "data_int[37]": 2446, "reg_no_twiddle[4][1][17]": 2447, "reg_no_twiddle[4][0][4]": 2448, "Mux88~0": 2449, "data_real_in_reg[5]": 2450, "ram_in_reg[2][5]~feeder": 2451, "data_int1[29]~feeder": 2452, "Add2~1": 2453, "Add4~73": 2454, "ram_in_reg[7][0]": 2455, "add_in_r_c[12]": 2456, "wren_b~1": 2457, "lpp_ram_data_out[0][25]": 2458, "tdl_arr[0][16]~feeder": 2459, "Mux108~5": 2460, "Mux142~0": 2461, "twiddle_data[1][0][17]": 2462, "source_exp[3]~output": 2463, "b_ram_data_in_bus[11]~feeder": 2464, "ram_in_reg[2][15]": 2465, "reg_no_twiddle[5][0][2]": 2466, "add_in_r_c[4]": 2467, "data_count_sig[5]~7": 2468, "result_ia[14]": 2469, "swd_tdl[14][1]~feeder": 2470, "Mux46~3": 2471, "add_in_r_a[1]": 2472, "reg_no_twiddle[1][1][2]": 2473, "reg_no_twiddle[5][1][11]~feeder": 2474, "ram_in_reg[4][7]": 2475, "lpp_ram_data_out~28": 2476, "lpp_ram_data_out[2][14]": 2477, "reg_no_twiddle[3][0][11]~feeder": 2478, "ram_data_out3~34": 2479, "swd_tdl[0][1]": 2480, "butterfly_st2[3][0][9]": 2481, "butterfly_st2[1][0][19]": 2482, "sw_1_arr[3][1]": 2483, "ram_data_out0[13]": 2484, "source_imag[14]~output": 2485, "swd_tdl[11][0]": 2486, "reg_no_twiddle[2][1][0]": 2487, "ram_data_out3[14]": 2488, "sw_1_arr[4][0]": 2489, "Mux42~1": 2490, "twad_tdl[2][0]": 2491, "ram_in_reg[3][3]~_wirecell": 2492, "reg_no_twiddle[0][0][12]": 2493, "add_in_r_b[13]": 2494, "b_ram_data_in_bus[26]~feeder": 2495, "ram_in_reg[6][13]~feeder": 2496, "ram_in_reg[1][15]": 2497, "a_ram_data_in_bus[50]~feeder": 2498, "ram_data_out1[17]": 2499, "data_real_in_reg[9]": 2500, "a_ram_data_in_bus[30]": 2501, "Add16~69": 2502, "gain_lut_8pts~6": 2503, "Selector2~3": 2504, "wr_addr[3]": 2505, "add_in_i_a[14]": 2506, "sw_0_arr[3][2]": 2507, "a_ram_data_in_bus[53]~feeder": 2508, "lpp_ram_data_out[3][18]": 2509, "rdaddress_c_bus[0]~feeder": 2510, "b_ram_data_in_bus[118]~feeder": 2511, "result_ra[10]": 2512, "twiddle_data~26": 2513, "ram_a_not_b_vec~0": 2514, "a_ram_data_in_bus[61]~feeder": 2515, "i_array_out[2][15]": 2516, "anb~0": 2517, "lpp_ram_data_out[2][5]": 2518, "i_array_out[0][3]": 2519, "reg_no_twiddle[6][1][4]": 2520, "result_r_tmp[8]": 2521, "a_ram_data_in_bus[94]": 2522, "lpp_ram_data_out~103": 2523, "butterfly_st2[0][0][0]": 2524, "source_real[14]~output": 2525, "tdl_arr[4][0]~feeder": 2526, "reg_no_twiddle[1][0][4]~feeder": 2527, "butterfly_st2[0][0][16]": 2528, "Add3~25": 2529, "b_ram_data_in_bus[113]": 2530, "ram_data_out1[12]": 2531, "r_array_out[1][2]~feeder": 2532, "ram_in_reg[4][5]~feeder": 2533, "i_array_out[1][1]": 2534, "r_array_out[1][7]": 2535, "lpp_ram_data_out~108": 2536, "add_in_r_d[0]": 2537, "a_ram_data_in_bus[84]": 2538, "Add14~21": 2539, "count_finished~2": 2540, "ram_data_out2~25": 2541, "a_ram_data_in_bus[15]~feeder": 2542, "ram_in_reg[0][17]": 2543, "output_r[0]": 2544, "data_rdy_vec[2]": 2545, "ram_data_out0~23": 2546, "add_in_r_d[16]": 2547, "lpp_ram_data_out[3][15]": 2548, "Mux44~3": 2549, "Add1~57": 2550, "a_ram_data_in_bus[116]": 2551, "a_ram_data_in_bus[121]": 2552, "Mux22~0": 2553, "wren[3]": 2554, "butterfly_st2[1][1][2]": 2555, "Mux68~3": 2556, "butterfly_st2[0][1][3]": 2557, "add_in_r_b[5]": 2558, "ram_in_reg[0][16]~feeder": 2559, "add_in_i_c[12]": 2560, "ram_data_out3~35": 2561, "r_array_out[0][8]": 2562, "add_in_r_d[7]~feeder": 2563, "output_r[10]": 2564, "b_ram_data_in_bus[139]~feeder": 2565, "Add6~37": 2566, "Add11~45": 2567, "twiddle_data~19": 2568, "ram_in_reg[0][9]": 2569, "Add9~1": 2570, "swa_tdl[15][0]~feeder": 2571, "lpp_ram_data_out~58": 2572, "b_ram_data_in_bus[127]~feeder": 2573, "k[3]": 2574, "Equal1~0": 2575, "sw_0_arr[14][0]": 2576, "reg_no_twiddle[6][1][11]~feeder": 2577, "source_exp[4]~output": 2578, "data_int1[0]": 2579, "core_imag_in[2]~feeder": 2580, "data_imag_o[12]~12": 2581, "ram_in_reg[3][14]": 2582, "result_ia[4]": 2583, "b_ram_data_in_bus[126]": 2584, "twiddle_data[2][1][1]": 2585, "butterfly_st1[2][1][15]": 2586, "ram_in_reg[7][4]~feeder": 2587, "b_ram_data_in_bus[90]~feeder": 2588, "butterfly_st1[2][0][0]": 2589, "ram_in_reg[6][13]": 2590, "ram_in_reg[5][6]~feeder": 2591, "Add13~41": 2592, "ram_data_out1~21": 2593, "sw_0_arr[11][1]~feeder": 2594, "data_in_r[5]": 2595, "at_sink_data_int[31]": 2596, "a_ram_data_in_bus[126]~feeder": 2597, "data_in_r[15]": 2598, "reg_no_twiddle[1][1][7]": 2599, "Mux75~0": 2600, "swd_tdl[4][0]~feeder": 2601, "tdl_arr[0][14]": 2602, "Add5~69": 2603, "core_imag_in[4]": 2604, "p_tdl[8][0]~feeder": 2605, "r_array_out[0][4]": 2606, "ram_in_reg[6][6]~feeder": 2607, "Add0~13": 2608, "result_i_tmp[26]~feeder": 2609, "Add2~65": 2610, "Add2~25": 2611, "rdaddress_b_bus[1]": 2612, "data_imag_o[4]~4": 2613, "result_ra[3]": 2614, "b_ram_data_in_bus[117]": 2615, "b_ram_data_in_bus[129]~feeder": 2616, "a_ram_data_in_bus[8]": 2617, "ram_in_reg[2][14]~feeder": 2618, "data_imag_o[8]~8": 2619, "a_ram_data_in_bus[113]": 2620, "output_r[17]": 2621, "reg_no_twiddle[4][0][15]~feeder": 2622, "result_r_tmp[29]": 2623, "sw_0_arr[4][0]~feeder": 2624, "Mux77~0": 2625, "ram_in_reg[7][10]~feeder": 2626, "reg_no_twiddle[4][0][6]": 2627, "ram_data_out0[21]": 2628, "lpp_ram_data_out[0][35]": 2629, "lpp_ram_data_out~76": 2630, "twiddle_data[2][0][4]": 2631, "lpp_ram_data_out~33": 2632, "b_ram_data_in_bus[0]~feeder": 2633, "sw_3_arr[12][1]": 2634, "at_source_data[17]": 2635, "data_real_o[12]~feeder": 2636, "result_i_tmp[14]": 2637, "p_tdl[4][0]~feeder": 2638, "dat_B": 2639, "result_i_tmp[12]": 2640, "blk_exp~5": 2641, "reg_no_twiddle[4][1][4]": 2642, "reg_no_twiddle[3][0][11]": 2643, "butterfly_st1[2][0][14]": 2644, "tdl_arr[14]~feeder": 2645, "reg_no_twiddle[1][1][14]~feeder": 2646, "twiddle_data[2][1][6]~feeder": 2647, "ram_in_reg[3][0]": 2648, "core_imag_in[3]": 2649, "sw_2_arr[1][1]": 2650, "reg_no_twiddle[2][1][15]": 2651, "p_tdl[8][1]~feeder": 2652, "i_array_out[0][2]~feeder": 2653, "sw_1_arr[8][0]": 2654, "core_real_in[0]": 2655, "data_int[8]": 2656, "blk_exp_acc[2]": 2657, "butterfly_st1[0][0][7]": 2658, "twiddle_data[2][1][17]": 2659, "count[5]": 2660, "ram_data_out1[13]": 2661, "data_int[3]": 2662, "data_count_sig[2]~4": 2663, "gen_rams:0:dat_A": 2664, "rdaddress_b_bus[12]": 2665, "result_rb[4]": 2666, "lpp_ram_data_out~81": 2667, "reg_no_twiddle[5][0][13]~feeder": 2668, "reg_no_twiddle[5][1][9]~feeder": 2669, "butterfly_st1[2][1][1]": 2670, "reg_no_twiddle[0][1][7]": 2671, "ram_in_reg[0][0]": 2672, "a_ram_data_in_bus[110]~feeder": 2673, "r_array_out[2][4]": 2674, "ram_in_reg[4][14]": 2675, "data_in_i[4]": 2676, "reg_no_twiddle[1][0][16]": 2677, "b_ram_data_in_bus[113]~feeder": 2678, "data_real_in_reg[15]": 2679, "a_ram_data_in_bus[125]": 2680, "valid_ctrl_inter1~0": 2681, "butterfly_st2[0][0][13]": 2682, "ram_in_reg[4][6]": 2683, "Mux20~0": 2684, "twiddle_data~15": 2685, "Mux25~0": 2686, "Add8~13": 2687, "source_imag[5]~output": 2688, "r_array_out[3][9]": 2689, "reg_no_twiddle[2][0][13]": 2690, "a_ram_data_in_bus[111]~feeder": 2691, "reg_no_twiddle[3][1][1]": 2692, "a_ram_data_in_bus[117]": 2693, "Mux80~2": 2694, "a_ram_data_in_bus[87]~feeder": 2695, "sink_stall_s": 2696, "reg_no_twiddle[5][0][16]~feeder": 2697, "source_real[1]~output": 2698, "wraddress_b_bus[13]": 2699, "a_ram_data_in_bus[28]": 2700, "twiddle_data[1][0][0]": 2701, "Add1~37": 2702, "data_imag_o[12]": 2703, "butterfly_st1[0][0][3]": 2704, "r_array_out[1][13]": 2705, "ram_data_out2[27]": 2706, "out_cnt[3]": 2707, "tdl_arr[1][5]~feeder": 2708, "sw_3_arr[5][1]": 2709, "reg_no_twiddle[0][1][13]": 2710, "r_array_out[0][11]": 2711, "stall_reg": 2712, "a_ram_data_in_bus[117]~feeder": 2713, "Selector17~0": 2714, "Mux68~2": 2715, "sink_imag[15]~input": 2716, "data_int[1]": 2717, "result_i_tmp[21]": 2718, "butterfly_st1[3][1][6]": 2719, "twiddle_data[2][0][6]": 2720, "valid_ctrl_inter~0": 2721, "fft_imag_out[13]": 2722, "en_slb": 2723, "butterfly_st2[1][1][7]": 2724, "a_ram_data_in_bus[34]~feeder": 2725, "sw_0_arr[1][1]~feeder": 2726, "data_rdy_vec[4]~feeder": 2727, "wraddress_b_bus[5]": 2728, "blk_exp_accum[3]": 2729, "p_tdl[10][1]": 2730, "sw[1]": 2731, "data_in_r[2]": 2732, "reg_no_twiddle[4][1][16]": 2733, "sw_1_arr[6][1]~feeder": 2734, "exponent_out[1]": 2735, "a_ram_data_in_bus[108]": 2736, "data_int[23]": 2737, "add_in_i_d[8]": 2738, "a_ram_data_in_bus[83]": 2739, "reg_no_twiddle[1][1][8]": 2740, "sw_2_arr[6][1]~feeder": 2741, "ram_data_out0~1": 2742, "ram_data_out1[2]": 2743, "ram_in_reg[7][14]": 2744, "Add16~5": 2745, "exponent_out~5": 2746, "Add1~53": 2747, "lpp_ram_data_out~133": 2748, "ram_a_not_b_vec[5]": 2749, "data_int1[15]": 2750, "twad_tdl[6][2]": 2751, "Add14~41": 2752, "Mux92~0": 2753, "at_source_data[8]": 2754, "b_ram_data_in_bus[82]~feeder": 2755, "add_in_i_c[17]~feeder": 2756, "fft_real_out[0]~feeder": 2757, "Add1~13": 2758, "swa_tdl[13][1]": 2759, "r_array_out[0][1]": 2760, "ram_data_out3[16]": 2761, "a_ram_data_in_bus[86]": 2762, "b_ram_data_in_bus[125]~feeder": 2763, "fft_imag_out[8]": 2764, "fft_imag_out[3]~feeder": 2765, "sw_0_arr[3][0]~feeder": 2766, "Mux69~2": 2767, "reg_no_twiddle[2][1][6]": 2768, "lpp_ram_data_out[0][30]": 2769, "lpp_ram_data_out[1][7]": 2770, "del_npi_cnt~4": 2771, "ram_in_reg[2][3]": 2772, "a_ram_data_in_bus[45]~feeder": 2773, "ram_in_reg[2][8]": 2774, "Add0~25": 2775, "reg_no_twiddle[2][0][16]": 2776, "core_imag_in[11]": 2777, "sign_vec[3]~1": 2778, "twiddle_data[2][0][11]": 2779, "b_ram_data_in_bus[41]~feeder": 2780, "b_ram_data_in_bus[72]": 2781, "reg_no_twiddle[6][1][8]": 2782, "reg_no_twiddle[6][0][17]~feeder": 2783, "low_addressa[2]": 2784, "sw_0_arr[8][1]": 2785, "Mux136~1": 2786, "r_array_out[1][9]": 2787, "lpp_ram_data_out~2": 2788, "add_in_r_d[14]~feeder": 2789, "i_array_out[1][2]~feeder": 2790, "Add3~65": 2791, "b_ram_data_in_bus[60]~feeder": 2792, "reg_no_twiddle[2][1][12]~feeder": 2793, "lpp_ram_data_out~122": 2794, "b_ram_data_in_bus[21]": 2795, "ram_data_out0~28": 2796, "data_imag_o[8]": 2797, "ram_a_not_b_vec[0]": 2798, "butterfly_st1[2][0][2]": 2799, "b_ram_data_in_bus[110]~feeder": 2800, "result_r_tmp[21]": 2801, "lpp_ram_data_out~71": 2802, "ram_in_reg[3][15]": 2803, "Mux85~2": 2804, "Mux3~3": 2805, "data_int[2]~feeder": 2806, "fft_dirn_held_o~0": 2807, "at_source_data[7]": 2808, "reg_no_twiddle[4][1][13]~feeder": 2809, "ram_data_out0[30]": 2810, "ram_data_out1~24": 2811, "add_in_r_c[5]": 2812, "Add7~17": 2813, "sw_1_arr[8][1]~feeder": 2814, "a_ram_data_in_bus[20]~feeder": 2815, "data_imag_in_reg[2]": 2816, "lpp_sel": 2817, "data_int[16]~feeder": 2818, "Mux51~3": 2819, "tdl_arr[4][0]": 2820, "Mux129~3": 2821, "slb_last~3": 2822, "sw_2_arr[4][1]": 2823, "lpp_ram_data_out[3][3]": 2824, "wraddress_b_bus[9]~feeder": 2825, "add_in_r_d[4]~feeder": 2826, "Add5~13": 2827, "lpp_ram_data_out[3][14]": 2828, "Add1~4": 2829, "at_source_data[27]": 2830, "ram_in_reg[3][3]~2": 2831, "ram_in_reg[1][8]~feeder": 2832, "reg_no_twiddle[4][1][15]": 2833, "Mux53~0": 2834, "rdaddress_b_bus[9]": 2835, "ram_in_reg[2][10]": 2836, "wren_a~3": 2837, "lpp_count[2]": 2838, "twiddle_data[2][1][15]": 2839, "ram_data_out1~20": 2840, "b_ram_data_in_bus[79]~feeder": 2841, "swa_tdl[3][1]": 2842, "fft_s2_cur.LPP_C_OUTPUT~0": 2843, "ram_in_reg[1][4]": 2844, "op_1~105": 2845, "Mux1~3": 2846, "twiddle_data[1][1][13]~feeder": 2847, "Add16~21": 2848, "data_count_sig~6": 2849, "count_finished~1": 2850, "a_ram_data_in_bus[77]": 2851, "sw_1_arr[13][0]~feeder": 2852, "a_ram_data_in_bus[135]": 2853, "ram_data_out0[25]": 2854, "lpp_ram_data_out~70": 2855, "core_real_in[15]": 2856, "reg_no_twiddle[1][1][10]": 2857, "sw_0_arr[5][2]~feeder": 2858, "b_ram_data_in_bus[7]~feeder": 2859, "Add17~57": 2860, "sw_1_arr[11][0]": 2861, "add_in_i_b[7]": 2862, "Add4~25": 2863, "butterfly_st1[0][1][14]": 2864, "lpp_ram_data_out~40": 2865, "add_in_r_a[4]": 2866, "Mux3~1": 2867, "result_ib[7]": 2868, "twiddle_data[2][1][7]": 2869, "add_in_i_d[11]~feeder": 2870, "twiddle_data~45": 2871, "sw_1_arr[15][1]~feeder": 2872, "butterfly_st2[1][1][6]": 2873, "Mux62~0": 2874, "b_ram_data_in_bus[137]": 2875, "Selector2~2": 2876, "rdaddress_c_bus[11]": 2877, "Mux44~1": 2878, "Add12~29": 2879, "ram_data_out0[2]": 2880, "sw_2_arr[0][1]": 2881, "output_i[17]": 2882, "fft_real_out[6]~feeder": 2883, "Add17~17": 2884, "add_in_r_b[2]~feeder": 2885, "a_ram_data_in_bus[64]~feeder": 2886, "lpp_ram_data_out[0][34]": 2887, "data_int1[3]": 2888, "result_r_tmp[28]": 2889, "add_in_i_c[3]": 2890, "ram_data_out2~3": 2891, "ram_in_reg[2][16]~feeder": 2892, "result_ib[8]": 2893, "swa_tdl[3][0]~feeder": 2894, "ram_a_not_b_vec~25": 2895, "ram_in_reg[3][4]": 2896, "ram_data_out0~5": 2897, "add_in_i_b[1]": 2898, "core_real_in[4]": 2899, "reg_no_twiddle[1][0][17]~feeder": 2900, "twiddle_data[0][1][15]~feeder": 2901, "lpp_ram_data_out[1][0]": 2902, "lpp_ram_data_out~93": 2903, "Mux64~1": 2904, "reg_no_twiddle[4][1][9]": 2905, "a_ram_data_in_bus[58]": 2906, "Mux139~1": 2907, "reg_no_twiddle[3][1][11]~feeder": 2908, "add_in_r_a[8]": 2909, "Add6~13": 2910, "reg_no_twiddle[1][0][4]": 2911, "butterfly_st2[3][1][6]": 2912, "wc_vec[0]": 2913, "b_ram_data_in_bus[67]": 2914, "a_ram_data_in_bus[60]": 2915, "a_ram_data_in_bus[55]~feeder": 2916, "add_in_r_d[6]": 2917, "data_in_r[15]~feeder": 2918, "reg_no_twiddle[6][0][4]": 2919, "reg_no_twiddle[3][0][8]": 2920, "ram_a_not_b_vec[2]": 2921, "swd_tdl[15][1]": 2922, "lpp_count_offset[2]": 2923, "Mux72~4": 2924, "lpp_ram_data_out~127": 2925, "Mux78~1": 2926, "lpp_ram_data_out~87": 2927, "master_source_sop": 2928, "data_int1[32]": 2929, "b_ram_data_in_bus[66]~feeder": 2930, "lpp_ram_data_out~18": 2931, "data_count_sig[4]~2": 2932, "Equal4~0": 2933, "reg_no_twiddle[1][1][17]": 2934, "b_ram_data_in_bus[23]~feeder": 2935, "Mux4~1": 2936, "ram_in_reg[5][16]~feeder": 2937, "usedw_will_be_1~0": 2938, "ram_data_out0[5]": 2939, "sign_vec[1]": 2940, "Mux45~2": 2941, "lpp_ram_data_out[1][8]": 2942, "Add2~73": 2943, "Add7~49": 2944, "Mux69~0": 2945, "lpp_ram_data_out[3][23]": 2946, "butterfly_st2[1][1][8]": 2947, "wraddress_a_bus[12]": 2948, "butterfly_st1[0][0][13]": 2949, "swd_tdl[2][0]": 2950, "reg_no_twiddle[2][0][4]": 2951, "sw_0_arr[6][0]~feeder": 2952, "a_ram_data_in_bus[19]": 2953, "max_reached~1": 2954, "Add13~25": 2955, "add_in_r_a[17]": 2956, "sw_0_arr[4][2]": 2957, "b_ram_data_in_bus[94]~feeder": 2958, "twad_tdl[1][1]": 2959, "result_ib[2]": 2960, "Mux141~0": 2961, "Add6~25": 2962, "a_ram_data_in_bus[122]~feeder": 2963, "tdl_arr[18]~feeder": 2964, "swa_tdl[4][0]": 2965, "butterfly_st1[3][0][8]": 2966, "swa[1]": 2967, "Add15~33": 2968, "b_ram_data_in_bus[68]~feeder": 2969, "ram_in_reg[7][6]~feeder": 2970, "Add8~17": 2971, "Mux82~3": 2972, "Add9~41": 2973, "data_real_o[17]~feeder": 2974, "sdetd.DISABLE": 2975, "add_in_i_a[4]": 2976, "swd_tdl[6][0]": 2977, "swa_tdl[3][0]": 2978, "core_imag_in[14]": 2979, "sw_0_arr[0][0]": 2980, "ram_in_reg[4][15]": 2981, "Mux67~3": 2982, "b_ram_data_in_bus[98]~feeder": 2983, "add_in_i_b[15]": 2984, "Mux61~0": 2985, "b_ram_data_in_bus[116]~feeder": 2986, "a_ram_data_in_bus[78]": 2987, "data_in_r[6]~feeder": 2988, "ram_a_not_b_vec[22]": 2989, "p_tdl[10][0]": 2990, "sink_stall_reg": 2991, "sw_0_arr[6][2]": 2992, "add_in_r_c[1]~feeder": 2993, "ram_in_reg[0][6]": 2994, "gain_lut_8pts~2": 2995, "sw_2_arr[2][1]": 2996, "blk_exp_acc[0]~1": 2997, "Add11~69": 2998, "swd_tdl[16][0]": 2999, "Mux70~2": 3000, "swd_tdl[10][0]": 3001, "twiddle_data~50": 3002, "Add7~61": 3003, "ram_in_reg[0][5]~feeder": 3004, "fft_imag_out[2]": 3005, "sw_1_arr[1][1]": 3006, "ram_in_reg[0][11]": 3007, "data_int1[15]~feeder": 3008, "reg_no_twiddle[5][0][12]": 3009, "Mux126~1": 3010, "wc_vec[2]": 3011, "data_int1[31]~feeder": 3012, "data_int[26]": 3013, "lpp_ram_data_out[1][20]": 3014, "butterfly_st2[1][0][10]": 3015, "slb_i[2]": 3016, "offset_counter~5": 3017, "Mux141~1": 3018, "at_source_data[7]~feeder": 3019, "data_rdy_int~0": 3020, "reg_no_twiddle[4][1][13]": 3021, "Mux67~0": 3022, "lut_out_tmp[0]": 3023, "a_ram_data_in_bus[66]~feeder": 3024, "data_real_in_reg[6]": 3025, "Add8~29": 3026, "reg_no_twiddle[1][0][10]~feeder": 3027, "ram_in_reg[1][7]~feeder": 3028, "a_ram_data_in_bus[58]~feeder": 3029, "wraddress_a_bus[11]": 3030, "data_in_r[8]": 3031, "Add1~2": 3032, "reg_no_twiddle[1][1][1]~feeder": 3033, "a_ram_data_in_bus[115]~feeder": 3034, "sdetd.BLOCK_READY": 3035, "a_ram_data_in_bus[31]~feeder": 3036, "Mux143~3": 3037, "add_in_r_a[9]": 3038, "counter_i~0": 3039, "a_ram_data_in_bus[47]~feeder": 3040, "Add17~33": 3041, "i_array_out[1][7]": 3042, "k_state.HOLD~0": 3043, "offset_counter[0]": 3044, "b_ram_data_in_bus[56]~feeder": 3045, "data_imag_o[0]": 3046, "b_ram_data_in_bus[88]": 3047, "dat_A": 3048, "Add13~53": 3049, "a_ram_data_in_bus[42]": 3050, "butterfly_st1[3][1][8]": 3051, "k_count[3]": 3052, "sw_0_arr[12][2]": 3053, "at_source_data[9]~feeder": 3054, "lut_out_tmp[2]~1": 3055, "Add6~49": 3056, "b_ram_data_in_bus[79]": 3057, "b_ram_data_in_bus[105]": 3058, "reg_no_twiddle[1][0][7]~feeder": 3059, "Add17~25": 3060, "data_real_o[12]": 3061, "Mux46~1": 3062, "sw_0_arr[9][3]": 3063, "at_source_data[8]~feeder": 3064, "lpp_ram_data_out[0][17]": 3065, "result_r_tmp[35]": 3066, "add_in_i_a[14]~feeder": 3067, "ram_in_reg[2][11]~feeder": 3068, "sink_ready~output": 3069, "lpp_ram_data_out~111": 3070, "reg_no_twiddle[3][0][0]": 3071, "i_array_out[0][3]~feeder": 3072, "Mux57~1": 3073, "Mux127~0": 3074, "lpp_ram_data_out~78": 3075, "sink_imag[5]~input": 3076, "lpp_ram_data_out[0][13]": 3077, "twiddle_data[0][1][0]~feeder": 3078, "data_int[35]": 3079, "result_ib[15]": 3080, "del_np_cnt[4]": 3081, "sw_3_arr[13][1]": 3082, "twiddle_data[0][0][3]": 3083, "butterfly_st1[1][1][14]": 3084, "Add14~53": 3085, "twiddle_data[1][0][8]": 3086, "data_real_in_reg[7]~feeder": 3087, "del_npi_cnt[0]": 3088, "add_in_r_a[6]": 3089, "swa_tdl[4][1]": 3090, "Mux142~2": 3091, "ram_data_out1[28]": 3092, "lpp_ram_data_out~96": 3093, "Add3~45": 3094, "b_ram_data_in_bus[135]": 3095, "butterfly_st1[0][1][15]": 3096, "ram_data_out1[18]": 3097, "butterfly_st1[0][0][17]": 3098, "lpp_ram_data_out[1][5]": 3099, "Mux37~2": 3100, "lpp_ram_data_out[3][2]": 3101, "swd_tdl[3][1]": 3102, "twiddle_data~39": 3103, "at_source_valid_int~1": 3104, "lpp_ram_data_out~34": 3105, "sink_real[13]~input": 3106, "reg_no_twiddle[2][0][13]~feeder": 3107, "result_ia[15]": 3108, "data_int[34]": 3109, "ram_in_reg[6][9]~feeder": 3110, "reg_no_twiddle[2][0][0]~feeder": 3111, "lpp_count_offset[3]": 3112, "a_ram_data_in_bus[126]": 3113, "reg_no_twiddle[4][0][16]": 3114, "Add3~37": 3115, "lpp_ram_data_out~39": 3116, "a_ram_data_in_bus[68]": 3117, "Add17~65": 3118, "data_int[33]": 3119, "ram_in_reg[1][2]~feeder": 3120, "ram_data_out0~6": 3121, "result_i_tmp[30]~feeder": 3122, "lpp_ram_data_out~0": 3123, "wraddress_a_bus[1]~feeder": 3124, "result_r_tmp[23]": 3125, "data_in_r[13]~feeder": 3126, "Mux78~2": 3127, "twiddle_data[0][0][8]": 3128, "reg_no_twiddle[6][1][5]~feeder": 3129, "Mux57~2": 3130, "ram_in_reg[5][14]": 3131, "data_int1[27]~feeder": 3132, "Add3~2": 3133, "ram_data_out0[23]": 3134, "sw_0_arr[9][0]": 3135, "at_sink_data_int[18]": 3136, "butterfly_st1[1][0][16]": 3137, "Mux15~0": 3138, "Mux134~3": 3139, "lpp_ram_data_out~118": 3140, "core_real_in[3]": 3141, "reg_no_twiddle[0][0][9]": 3142, "rdaddress_b_bus[11]": 3143, "b_ram_data_in_bus[29]~feeder": 3144, "butterfly_st2[3][0][10]": 3145, "Add4~77": 3146, "Mux74~1": 3147, "butterfly_st1[0][1][7]": 3148, "gen_rams:3:dat_A": 3149, "Add6~1": 3150, "offset_counter~1": 3151, "a_ram_data_in_bus[79]~feeder": 3152, "b_ram_data_in_bus[65]": 3153, "data_imag_in_reg[13]~feeder": 3154, "Add3~49": 3155, "Add0~9": 3156, "add_in_i_c[0]": 3157, "swd_tdl[16][0]~feeder": 3158, "Mux90~5": 3159, "Add6~69": 3160, "k[0]~1": 3161, "sink_real[10]~input": 3162, "ram_in_reg[0][2]": 3163, "add_in_i_d[17]": 3164, "sw_0_arr[0][2]": 3165, "data_int[21]": 3166, "ram_in_reg[4][8]~feeder": 3167, "b_ram_data_in_bus[140]": 3168, "r_array_out[1][8]": 3169, "Mux60~0": 3170, "swa_tdl[2][0]~feeder": 3171, "b_ram_data_in_bus[71]": 3172, "i_array_out[0][10]": 3173, "b_ram_data_in_bus[55]~feeder": 3174, "ram_data_out2[22]": 3175, "at_source_data[20]~feeder": 3176, "lpp_ram_data_out[0][21]": 3177, "fft_s2_cur~9": 3178, "Mux38~0": 3179, "add_in_r_b[14]": 3180, "add_in_i_a[1]": 3181, "lpp_ram_data_out~91": 3182, "b_ram_data_in_bus[70]": 3183, "Mux57~3": 3184, "at_source_data[4]~feeder": 3185, "Mux94~0": 3186, "k~3": 3187, "ram_data_out3~26": 3188, "sink_real[5]~input": 3189, "a_ram_data_in_bus[50]": 3190, "ram_data_out0~17": 3191, "a_ram_data_in_bus[80]": 3192, "a_ram_data_in_bus[67]": 3193, "tdl_arr[1][4]~feeder": 3194, "ram_a_not_b_vec~23": 3195, "twiddle_data[1][0][11]": 3196, "ram_data_out3~2": 3197, "ram_data_out3[34]": 3198, "butterfly_st2[1][0][3]": 3199, "butterfly_st2[3][1][11]": 3200, "Add9~57": 3201, "fft_dirn": 3202, "a_ram_data_in_bus[18]~feeder": 3203, "r_array_out[3][11]": 3204, "sink_imag[7]~input": 3205, "Mux44~2": 3206, "result_r_tmp[34]": 3207, "butterfly_st1[2][1][14]": 3208, "sgn_2i": 3209, "butterfly_st1[2][0][1]": 3210, "b_ram_data_in_bus[69]": 3211, "rd_addr_b[1]": 3212, "butterfly_st2[0][1][0]": 3213, "Mux36~1": 3214, "max_reached~0": 3215, "sw_0_arr[13][1]~feeder": 3216, "twiddle_data[1][1][1]~feeder": 3217, "source_imag[9]~output": 3218, "at_sink_data_int[17]": 3219, "a_ram_data_in_bus[109]~feeder": 3220, "i_array_out[1][5]": 3221, "butterfly_st2[3][1][1]": 3222, "Add8~53": 3223, "ram_data_out1~26": 3224, "i_array_out[3][11]": 3225, "source_real[11]~output": 3226, "data_int1[38]": 3227, "wren_b~3": 3228, "r_array_out[3][1]": 3229, "sw_0_arr[2][1]": 3230, "Mux111~0": 3231, "b_ram_data_in_bus[58]~feeder": 3232, "sink_sop~input": 3233, "butterfly_st2[1][0][15]": 3234, "twiddle_data~38": 3235, "source_valid_ctrl_sop~0": 3236, "b_ram_data_in_bus[15]~feeder": 3237, "b_ram_data_in_bus[130]": 3238, "data_int1[11]": 3239, "ram_data_out0~3": 3240, "data_imag_o[14]~14": 3241, "lpp_ram_data_out~26": 3242, "butterfly_st1[3][0][15]": 3243, "Add8~37": 3244, "add_in_i_c[15]": 3245, "b_ram_data_in_bus[66]": 3246, "butterfly_st1[0][1][6]": 3247, "swd_tdl[3][1]~feeder": 3248, "ram_a_not_b_vec~11": 3249, "b_ram_data_in_bus[20]~feeder": 3250, "reg_no_twiddle[1][1][6]~feeder": 3251, "reg_no_twiddle[5][0][7]~feeder": 3252, "out_cnt~0": 3253, "result_r_tmp[26]": 3254, "gain_lut_8pts~7": 3255, "reg_no_twiddle[2][1][8]~feeder": 3256, "twiddle_data~48": 3257, "data_count_sig[3]": 3258, "data_in_r[11]": 3259, "reg_no_twiddle[0][0][0]": 3260, "tdl_arr[0][8]~feeder": 3261, "ram_a_not_b_vec[10]": 3262, "fft_imag_out[17]": 3263, "ram_in_reg[3][12]": 3264, "ram_data_out1~17": 3265, "lpp_ram_data_out[1][30]": 3266, "butterfly_st2[2][0][19]": 3267, "twad_tdl[2][3]": 3268, "Add1~5": 3269, "ram_data_out1~2": 3270, "b_ram_data_in_bus[75]~feeder": 3271, "reg_no_twiddle[4][0][0]": 3272, "Add0~41": 3273, "result_rb[16]": 3274, "swa_tdl[16][1]": 3275, "b_ram_data_in_bus[54]~feeder": 3276, "rdaddress_b_bus[10]": 3277, "data_int1[16]": 3278, "reg_no_twiddle[4][1][7]~feeder": 3279, "lpp_ram_data_out[2][31]": 3280, "exponent_out[3]~6": 3281, "b_ram_data_in_bus[106]": 3282, "Add7~53": 3283, "Mux56~3": 3284, "gain_lut_8pts~5": 3285, "sink_real[14]~input": 3286, "tdl_arr[9]~feeder": 3287, "butterfly_st1[1][1][6]": 3288, "b_ram_data_in_bus[14]": 3289, "Mux2~2": 3290, "swd_tdl[15][1]~feeder": 3291, "reg_no_twiddle[6][0][13]": 3292, "b_ram_data_in_bus[18]": 3293, "add_in_r_c[3]": 3294, "Mux18~3": 3295, "tdl_arr[3][1]~feeder": 3296, "data_real_o[15]~feeder": 3297, "at_sink_data_int[10]": 3298, "reg_no_twiddle[6][0][14]": 3299, "data_imag_o[10]": 3300, "reg_no_twiddle[4][1][14]": 3301, "reg_no_twiddle[2][0][4]~feeder": 3302, "tdl_arr[6]~feeder": 3303, "a_ram_data_in_bus[39]~feeder": 3304, "core_real_in[13]~feeder": 3305, "reg_no_twiddle[1][0][6]": 3306, "wr_address_i_int[2]": 3307, "butterfly_st1[3][1][14]": 3308, "ram_in_reg[6][6]": 3309, "core_real_in[14]": 3310, "Mux43~3": 3311, "core_real_in[8]~feeder": 3312, "reg_no_twiddle[4][1][6]": 3313, "a_ram_data_in_bus[49]": 3314, "i_array_out[3][4]": 3315, "output_i[16]": 3316, "Mux53~3": 3317, "reg_no_twiddle[3][1][8]": 3318, "swd_tdl[8][1]~feeder": 3319, "b_ram_data_in_bus[101]~feeder": 3320, "tdl_arr[0][4]~feeder": 3321, "ram_a_not_b_vec~22": 3322, "lpp_ram_data_out[0][19]": 3323, "lpp_ram_data_out~11": 3324, "sw_r_tdl[2][0]": 3325, "result_ra[18]": 3326, "add_in_i_a[11]": 3327, "Mux87~1": 3328, "lpp_ram_data_out~54": 3329, "a_ram_data_in_bus[130]": 3330, "data_int[2]": 3331, "r_array_out[3][8]": 3332, "sw_0_arr[5][2]": 3333, "r_array_out[3][4]": 3334, "ram_data_out2[32]": 3335, "at_source_data[17]~feeder": 3336, "data_in_r[5]~feeder": 3337, "fft_real_out[11]": 3338, "reg_no_twiddle[5][1][13]": 3339, "sink_imag[6]~input": 3340, "swa_tdl[5][1]": 3341, "data_int[3]~feeder": 3342, "reg_no_twiddle[2][0][5]": 3343, "data_in_r[9]~feeder": 3344, "add_in_i_b[4]": 3345, "tdl_arr[0][1]~feeder": 3346, "ram_data_out3~7": 3347, "sop": 3348, "Mux80~1": 3349, "r_array_out[3][3]~feeder": 3350, "Add14~9": 3351, "ram_read_address[1]~1": 3352, "data_int[10]~feeder": 3353, "reg_no_twiddle[5][1][10]": 3354, "data_imag_in_reg[8]": 3355, "add_in_i_d[15]~feeder": 3356, "p_tdl[6][1]": 3357, "ram_data_out0[31]": 3358, "add_in_i_d[8]~feeder": 3359, "Mux117~0": 3360, "reg_no_twiddle[2][1][1]~feeder": 3361, "swa_tdl[16][0]": 3362, "Mux75~2": 3363, "fft_imag_out[7]~feeder": 3364, "ram_data_out2~26": 3365, "at_sink_data_int[2]": 3366, "lpp_ram_data_out[0][4]": 3367, "Add5~61": 3368, "sink_imag[13]~input": 3369, "Add5~45": 3370, "Mux61~1": 3371, "core_imag_in[0]": 3372, "sink_real[2]~input": 3373, "wren_a[2]": 3374, "FIFOram": 3375, "Mux83~1": 3376, "ram_in_reg[2][3]~_wirecell": 3377, "Mux6~1": 3378, "Mux66~1": 3379, "butterfly_st2[2][1][19]": 3380, "ram_data_out2[21]": 3381, "Add2~61": 3382, "Selector4~0": 3383, "r_array_out[1][16]": 3384, "ram_data_out0[4]": 3385, "ram_a_not_b_vec[6]": 3386, "sw_2_arr[8][1]": 3387, "add_in_r_c[7]~feeder": 3388, "twiddle_data~12": 3389, "ram_data_out1~23": 3390, "butterfly_st2[3][1][7]": 3391, "butterfly_st1[0][0][11]": 3392, "Mux133~1": 3393, "Mux46~2": 3394, "lpp_ram_data_out~30": 3395, "output_r[5]": 3396, "twiddle_data~40": 3397, "r_array_out[3][16]": 3398, "twiddle_data[1][1][9]": 3399, "sink_comb_update_2~0": 3400, "r_array_out[0][14]": 3401, "Add4~69": 3402, "i_array_out[1][10]": 3403, "data_imag_o[7]~7": 3404, "lpp_ram_data_out~110": 3405, "output_i[5]": 3406, "a_ram_data_in_bus[12]": 3407, "sw_0_arr[13][0]~feeder": 3408, "Add4~65": 3409, "add_in_r_c[13]": 3410, "a_ram_data_in_bus[17]~feeder": 3411, "add_in_r_a[11]": 3412, "Mux63~1": 3413, "b_ram_data_in_bus[76]": 3414, "data_in_i[2]": 3415, "sw_0_arr[4][0]": 3416, "result_r_tmp[32]~feeder": 3417, "butterfly_st2[1][1][18]": 3418, "b_ram_data_in_bus[119]~feeder": 3419, "i_array_out[2][3]": 3420, "twiddle_data[2][1][8]": 3421, "reg_no_twiddle[6][0][3]": 3422, "twiddle_data~36": 3423, "source_imag[16]~output": 3424, "Mux15~1": 3425, "reg_no_twiddle[5][0][16]": 3426, "output_i[13]": 3427, "p_tdl[3][0]": 3428, "k[2]": 3429, "butterfly_st1[2][1][11]": 3430, "ram_data_out3[23]": 3431, "ram_data_out1[26]": 3432, "Mux52~1": 3433, "ram_in_reg[4][17]": 3434, "ram_data_out0[18]": 3435, "swd_tdl[13][1]": 3436, "ram_data_out1~13": 3437, "result_ia[5]": 3438, "gain_lut_8pts~12": 3439, "fft_real_out[4]~feeder": 3440, "reg_no_twiddle[2][0][3]": 3441, "ram_in_reg[6][10]~feeder": 3442, "at_source_eop_s": 3443, "gain_lut_8pts~15": 3444, "Mux131~3": 3445, "b_ram_data_in_bus[21]~feeder": 3446, "data_int1[8]": 3447, "empty_dff": 3448, "data_real_in_reg[10]": 3449, "output_i[12]": 3450, "Mux85~0": 3451, "result_i_tmp[18]": 3452, "twiddle_data[0][0][1]": 3453, "twiddle_data[2][1][9]": 3454, "lpp_ram_data_out~132": 3455, "p_tdl[11][0]~feeder": 3456, "result_r_tmp[14]~feeder": 3457, "butterfly_st1[2][0][17]": 3458, "sw_3_arr[7][1]~feeder": 3459, "swa_tdl[2][1]": 3460, "Add3~17": 3461, "twiddle_data~8": 3462, "lpp_count[3]": 3463, "a_ram_data_in_bus[102]~feeder": 3464, "count~4": 3465, "Add15~17": 3466, "b_ram_data_in_bus[96]": 3467, "b_ram_data_in_bus[114]": 3468, "ram_in_reg[5][8]": 3469, "a_ram_data_in_bus[71]": 3470, "butterfly_st1[3][0][0]": 3471, "next_block_d": 3472, "b_ram_data_in_bus[33]~feeder": 3473, "butterfly_st2[3][0][14]": 3474, "a_ram_data_in_bus[33]~feeder": 3475, "add_in_r_d[13]": 3476, "lpp_count[0]": 3477, "i_array_out[2][9]": 3478, "Mux88~1": 3479, "data_int1[17]": 3480, "ram_data_out3~13": 3481, "reg_no_twiddle[2][0][6]": 3482, "fft_imag_out[4]~feeder": 3483, "i_array_out[0][0]": 3484, "fft_dirn_held_o2~0": 3485, "ram_data_out3[4]": 3486, "butterfly_st1[3][1][17]": 3487, "butterfly_st2[3][1][17]": 3488, "b_ram_data_in_bus[65]~feeder": 3489, "add_in_r_b[4]~feeder": 3490, "a_ram_data_in_bus[47]": 3491, "b_ram_data_in_bus[135]~feeder": 3492, "wraddress_a_bus[11]~feeder": 3493, "output_i[6]": 3494, "add_in_i_d[10]~feeder": 3495, "ram_in_reg[1][2]~0": 3496, "a_ram_data_in_bus[16]": 3497, "ram_a_not_b_vec~4": 3498, "twiddle_data[0][0][7]": 3499, "Mux51~2": 3500, "ram_data_out3~30": 3501, "a_ram_data_in_bus[101]": 3502, "a_ram_data_in_bus[34]": 3503, "swd_tdl[8][1]": 3504, "twiddle_data[1][1][5]": 3505, "butterfly_st1[0][0][0]~feeder": 3506, "reg_no_twiddle[1][1][7]~feeder": 3507, "result_ra[4]": 3508, "reg_no_twiddle[4][1][8]~feeder": 3509, "i_array_out[2][2]": 3510, "b_ram_data_in_bus[61]": 3511, "Add7~65": 3512, "b_ram_data_in_bus[126]~feeder": 3513, "ram_in_reg[1][5]~feeder": 3514, "ram_in_reg[2][14]": 3515, "add_in_i_b[0]": 3516, "Mux134~0": 3517, "ram_data_out3[12]": 3518, "Add14~29": 3519, "Mux71~3": 3520, "result_i_tmp[20]": 3521, "reg_no_twiddle[1][1][9]": 3522, "a_ram_data_in_bus[84]~feeder": 3523, "butterfly_st1[1][0][7]": 3524, "ram_data_out1~19": 3525, "ram_data_out2~15": 3526, "data_int1[26]": 3527, "lpp_ram_data_out~61": 3528, "ram_data_out3[24]": 3529, "data_real_in_reg[8]": 3530, "ram_data_out3~31": 3531, "at_source_data[23]": 3532, "ram_data_out0~32": 3533, "butterfly_st1[1][0][15]": 3534, "butterfly_st1[1][0][12]": 3535, "at_source_data[30]": 3536, "result_ra[11]": 3537, "lpp_ram_data_out[1][16]": 3538, "add_in_i_d[6]": 3539, "i_array_out[3][2]": 3540, "ram_in_reg[1][12]": 3541, "a_ram_data_in_bus[124]": 3542, "data_int1[13]": 3543, "b_ram_data_in_bus[83]~feeder": 3544, "butterfly_st2[1][0][0]": 3545, "b_ram_data_in_bus[78]~feeder": 3546, "Mux87~0": 3547, "reg_no_twiddle[1][0][17]": 3548, "r_array_out[3][14]": 3549, "add_in_r_c[15]~feeder": 3550, "ram_a_not_b_vec[12]": 3551, "fft_real_out[2]": 3552, "data_imag_o[6]": 3553, "data_real_o[11]": 3554, "fft_imag_out[5]~feeder": 3555, "ram_in_reg[3][9]~feeder": 3556, "reg_no_twiddle[0][1][9]": 3557, "at_source_data[18]": 3558, "data_int1[18]~feeder": 3559, "Mux76~3": 3560, "a_ram_data_in_bus[57]": 3561, "r_array_out[1][5]~feeder": 3562, "Mux36~0": 3563, "data_int1[5]": 3564, "stall_int": 3565, "at_sink_ready_s": 3566, "out_cnt~2": 3567, "reg_no_twiddle[0][0][7]": 3568, "butterfly_st1[0][1][13]": 3569, "ram_data_out3[7]": 3570, "Mux8~0": 3571, "ram_data_out0[14]": 3572, "Mux76~2": 3573, "rdaddress_c_bus[7]": 3574, "at_source_data[33]~feeder": 3575, "lpp_ram_data_out[2][1]": 3576, "wren[0]": 3577, "add_in_i_d[14]": 3578, "data_select~0": 3579, "add_in_r_c[9]~feeder": 3580, "at_source_data[15]~feeder": 3581, "b_ram_data_in_bus[63]": 3582, "lpp_count_offset[0]~1": 3583, "a_ram_data_in_bus[79]": 3584, "butterfly_st2[3][1][18]": 3585, "a_ram_data_in_bus[55]": 3586, "a_ram_data_in_bus[53]": 3587, "reg_no_twiddle[0][0][17]": 3588, "Mux129~0": 3589, "at_sink_data_int[1]": 3590, "at_sink_data_int[19]": 3591, "Add12~1": 3592, "lpp_ram_data_out[0][22]": 3593, "Add5~29": 3594, "at_source_data[0]": 3595, "twad_tdl[5][2]": 3596, "add_in_i_a[2]": 3597, "r_array_out[3][2]": 3598, "lut_out_tmp~2": 3599, "b_ram_data_in_bus[38]~feeder": 3600, "i_array_out[1][15]": 3601, "Add5~9": 3602, "b_ram_data_in_bus[43]": 3603, "butterfly_st2[2][1][7]": 3604, "tdl_arr[5]~feeder": 3605, "b_ram_data_in_bus[108]~feeder": 3606, "source_real[8]~output": 3607, "reg_no_twiddle[3][0][2]": 3608, "ram_data_out1~0": 3609, "b_ram_data_in_bus[98]": 3610, "Add10~9": 3611, "twiddle_data~33": 3612, "ram_data_out1[13]~feeder": 3613, "lpp_ram_data_out[3][17]": 3614, "ram_data_out1[21]": 3615, "lpp_ram_data_out[0][2]": 3616, "swd_tdl[10][1]": 3617, "result_ib[4]": 3618, "sink_ready_ctrl_d": 3619, "add_in_i_c[15]~feeder": 3620, "b_ram_data_in_bus[101]": 3621, "butterfly_st2[1][1][19]": 3622, "butterfly_st2[0][1][7]": 3623, "data_int1[24]": 3624, "reg_no_twiddle[0][0][2]": 3625, "reg_no_twiddle[2][1][12]": 3626, "butterfly_st1[2][1][17]": 3627, "Mux73~2": 3628, "Mux66~3": 3629, "Add9~17": 3630, "valid_ctrl_int1": 3631, "i_array_out[0][13]": 3632, "reg_no_twiddle[2][1][1]": 3633, "Mux45~1": 3634, "ram_data_out0~33": 3635, "core_imag_in[3]~feeder": 3636, "k_count[2]": 3637, "lpp_ram_data_out~119": 3638, "butterfly_st1[1][0][10]": 3639, "Mux100~0": 3640, "sw_2_arr[13][1]~feeder": 3641, "out_cnt[4]": 3642, "ram_data_out2[3]": 3643, "Mux54~2": 3644, "butterfly_st2[3][0][16]": 3645, "butterfly_st2[2][0][1]": 3646, "butterfly_st2[3][1][15]": 3647, "ram_data_out3[18]": 3648, "data_take": 3649, "sw_1_arr[11][1]~feeder": 3650, "result_ia[17]": 3651, "ram_a_not_b_vec~12": 3652, "lpp_ram_data_out[2][11]": 3653, "add_in_i_c[12]~feeder": 3654, "exponent_out~3": 3655, "rdaddress_a_bus[0]": 3656, "output_i[15]": 3657, "twiddle_data[2][1][14]": 3658, "a_ram_data_in_bus[29]": 3659, "butterfly_st2[3][0][19]": 3660, "twiddle_data[1][1][10]": 3661, "Mux130~1": 3662, "ram_in_reg[3][4]~feeder": 3663, "add_in_i_d[14]~feeder": 3664, "add_in_i_c[5]": 3665, "twiddle_data[2][1][10]": 3666, "output_r[9]": 3667, "b_ram_data_in_bus[89]": 3668, "data_in_i[7]": 3669, "butterfly_st1[2][1][8]": 3670, "lpp_ram_data_out[2][6]": 3671, "ram_data_out1[30]": 3672, "reg_no_twiddle[0][1][11]": 3673, "twiddle_data[1][1][17]~feeder": 3674, "Mux76~0": 3675, "ram_a_not_b_vec[4]": 3676, "ram_data_out0~34": 3677, "p~2": 3678, "ram_in_reg[2][17]": 3679, "Mux132~2": 3680, "rdaddress_a_bus[12]": 3681, "result_ib[14]": 3682, "data_imag_in_reg[16]": 3683, "butterfly_st1[2][1][13]": 3684, "result_i_tmp[10]~feeder": 3685, "ram_in_reg[5][3]~feeder": 3686, "global_clock_enable~0": 3687, "a_ram_data_in_bus[5]~feeder": 3688, "Mux58~0": 3689, "reg_no_twiddle[4][0][7]": 3690, "lpp_ram_data_out[2][25]": 3691, "Add3~61": 3692, "op_1~89": 3693, "lpp_ram_data_out[3][34]": 3694, "lpp_count[5]": 3695, "butterfly_st2[2][1][14]": 3696, "reg_no_twiddle[1][0][8]": 3697, "Mux10~1": 3698, "ram_a_not_b_vec[19]": 3699, "a_ram_data_in_bus[49]~feeder": 3700, "Add12~61": 3701, "out_cnt[5]": 3702, "sw_2_arr[7][1]": 3703, "lpp_ram_data_out[3][4]": 3704, "Add8~77": 3705, "butterfly_st1[3][1][9]": 3706, "twiddle_data[1][1][16]": 3707, "twad_tdl[5][1]": 3708, "add_in_r_c[6]": 3709, "lpp_ram_data_out[3][31]": 3710, "r_array_out[0][5]": 3711, "Mux37~0": 3712, "a_ram_data_in_bus[6]~feeder": 3713, "ram_in_reg[5][15]~feeder": 3714, "butterfly_st2[2][0][8]": 3715, "ram_data_out0~27": 3716, "at_source_data[0]~feeder": 3717, "data_imag_o[10]~10": 3718, "Add17~45": 3719, "source_stall_reg": 3720, "sw_0_arr[13][1]": 3721, "data_int1[36]~feeder": 3722, "b_ram_data_in_bus[140]~feeder": 3723, "ram_a_not_b_vec~2": 3724, "butterfly_st2[2][1][5]": 3725, "data_int1[33]": 3726, "lpp_ram_data_out~57": 3727, "sdetd.GBLK": 3728, "swa_tdl[2][1]~feeder": 3729, "i_array_out[1][12]": 3730, "ram_in_reg[5][13]~feeder": 3731, "sdetd.ENABLE": 3732, "sink_state.st_err": 3733, "b_ram_data_in_bus[112]": 3734, "reg_no_twiddle[5][0][9]~feeder": 3735, "at_source_data[37]": 3736, "data_int[19]": 3737, "b_ram_data_in_bus[141]~feeder": 3738, "Mux2~3": 3739, "twad_tdl[3][1]": 3740, "add_in_i_a[3]": 3741, "add_in_i_d[15]": 3742, "reg_no_twiddle[2][1][10]~feeder": 3743, "data_imag_in_reg[1]": 3744, "i_array_out[2][0]": 3745, "butterfly_st1[3][0][1]": 3746, "ram_a_not_b_vec[3]": 3747, "ram_data_out0~4": 3748, "ram_in_reg[4][9]~feeder": 3749, "butterfly_st2[3][0][5]": 3750, "output_r[12]": 3751, "ram_data_out3~19": 3752, "ram_data_out3[33]": 3753, "wr_addr[2]": 3754, "twiddle_data~1": 3755, "Add3~57": 3756, "lpp_ram_data_out~113": 3757, "Add3~21": 3758, "wren_a[3]": 3759, "sw_0_arr[12][0]~feeder": 3760, "Add5~49": 3761, "tdl_arr[0][10]~feeder": 3762, "a_ram_data_in_bus[1]~feeder": 3763, "sink_imag[9]~input": 3764, "tdl_arr[2][1]": 3765, "result_rb[9]": 3766, "ram_in_reg[1][13]": 3767, "output_r[16]": 3768, "source_comb_update_2~0": 3769, "r_array_out[2][3]~feeder": 3770, "core_imag_in[10]": 3771, "sw_2_arr[15][1]": 3772, "reg_no_twiddle[6][1][11]": 3773, "butterfly_st1[3][1][3]": 3774, "butterfly_st1[2][0][10]": 3775, "butterfly_st2[0][1][5]": 3776, "a_ram_data_in_bus[140]~feeder": 3777, "wren[1]": 3778, "reg_no_twiddle[1][0][7]": 3779, "add_in_i_c[11]~feeder": 3780, "at_sink_data_int[9]": 3781, "ram_in_reg[7][6]": 3782, "master_source_sop~feeder": 3783, "lpp_ram_data_out~121": 3784, "butterfly_st1[3][1][12]": 3785, "add_in_i_c[11]": 3786, "add_in_r_c[11]~feeder": 3787, "reg_no_twiddle[6][0][16]": 3788, "twiddle_data~41": 3789, "sw_2_arr[11][1]": 3790, "Selector3~0": 3791, "sw_0_arr[6][3]": 3792, "sink_real[11]~input": 3793, "blk_exp_acc[1]": 3794, "p_tdl[5][1]~feeder": 3795, "Mux31~0": 3796, "b_ram_data_in_bus[109]": 3797, "rdaddress_a_bus[13]": 3798, "result_i_tmp[7]": 3799, "data_int[38]": 3800, "slb_last[0]": 3801, "Mux133~3": 3802, "sw_0_arr[1][1]": 3803, "blk_exp_acc[4]": 3804, "Mux129~1": 3805, "Mux141~2": 3806, "Add14~49": 3807, "Mux40~3": 3808, "ram_data_out2~8": 3809, "r_array_out[1][1]": 3810, "lpp_ram_data_out~5": 3811, "b_ram_data_in_bus[100]": 3812, "k_count[0]": 3813, "a_ram_data_in_bus[137]": 3814, "twiddle_data[0][0][11]": 3815, "butterfly_st1[3][0][6]": 3816, "reg_no_twiddle[0][1][15]": 3817, "reg_no_twiddle[6][0][6]": 3818, "reg_no_twiddle[3][0][17]": 3819, "Add2~57": 3820, "source_real[6]~output": 3821, "b_ram_data_in_bus[69]~feeder": 3822, "twiddle_data~13": 3823, "Mux18~4": 3824, "ram_in_reg[4][17]~feeder": 3825, "Add13~77": 3826, "data_rdy_vec[6]": 3827, "reg_no_twiddle[1][1][5]": 3828, "twiddle_data[2][1][5]": 3829, "add_in_i_a[15]~feeder": 3830, "ram_data_out3~1": 3831, "ram_data_out0~30": 3832, "twiddle_data[2][0][3]": 3833, "Add8~21": 3834, "Mux11~3": 3835, "reg_no_twiddle[5][1][9]": 3836, "swa_tdl[13][1]~feeder": 3837, "b_ram_data_in_bus[136]~feeder": 3838, "ram_data_out1[5]": 3839, "add_in_i_c[4]~feeder": 3840, "Add14~25": 3841, "reg_no_twiddle[5][1][16]": 3842, "lpp_ram_data_out~52": 3843, "butterfly_st2[0][1][18]": 3844, "reg_no_twiddle[3][1][11]": 3845, "twiddle_data~30": 3846, "b_ram_data_in_bus[143]~feeder": 3847, "b_ram_data_in_bus[72]~feeder": 3848, "lpp_ram_data_out[1][19]": 3849, "Mux0~5": 3850, "sink_stall": 3851, "data_imag_o[9]": 3852, "sgn_2r": 3853, "result_r_tmp[25]~feeder": 3854, "gen_M4K:cos_3n": 3855, "a_ram_data_in_bus[60]~feeder": 3856, "a_ram_data_in_bus[127]": 3857, "reg_no_twiddle[2][0][9]~feeder": 3858, "at_source_data[1]~feeder": 3859, "core_imag_in[6]": 3860, "Add11~73": 3861, "sw_3_arr[9][1]~feeder": 3862, "sign_vec[1]~0": 3863, "output_r[1]": 3864, "a_ram_data_in_bus[103]": 3865, "op_1~141": 3866, "sink_stall_reg~0": 3867, "reg_no_twiddle[0][1][1]": 3868, "Add14~65": 3869, "Add0~3": 3870, "Add12~49": 3871, "twiddle_data[1][0][13]": 3872, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 3873, "Mux14~3": 3874, "Mux1~1": 3875, "ram_data_out3~9": 3876, "i_array_out[3][3]~feeder": 3877, "source_real[7]~output": 3878, "rdaddress_b_bus[9]~feeder": 3879, "butterfly_st2[1][0][11]": 3880, "Add8~57": 3881, "tdl_arr[4]": 3882, "at_source_data[31]~feeder": 3883, "rdaddress_b_bus[0]": 3884, "Mux23~0": 3885, "at_sink_data_int[15]": 3886, "butterfly_st1[1][1][11]": 3887, "blk_exp[3]": 3888, "b_ram_data_in_bus[109]~feeder": 3889, "Mux140~0": 3890, "butterfly_st2[2][1][9]": 3891, "ram_a_not_b_vec~1": 3892, "next_pass_i": 3893, "lpp_ram_data_out~126": 3894, "a_ram_data_in_bus[98]~feeder": 3895, "source_comb_update_2~1": 3896, "data_imag_o[11]~11": 3897, "data_imag_o[17]~17": 3898, "wd_vec[2]": 3899, "result_ib[0]": 3900, "sink_ready_ctrl~0": 3901, "a_ram_data_in_bus[51]~feeder": 3902, "swd_tdl[15][0]": 3903, "result_i_tmp[26]": 3904, "swd_tdl[6][1]": 3905, "Add9~53": 3906, "butterfly_st2[0][0][19]": 3907, "Add1~41": 3908, "sign_sel[1]": 3909, "tdl_arr[18]": 3910, "data_real_o[4]": 3911, "reg_no_twiddle[6][1][12]": 3912, "add_in_i_c[3]~feeder": 3913, "Mux143~1": 3914, "butterfly_st2[2][0][13]": 3915, "b_ram_data_in_bus[4]": 3916, "twad_tdl[2][2]": 3917, "i_array_out[1][3]": 3918, "Mux101~0": 3919, "oe": 3920, "sw_0_arr[14][2]": 3921, "add_in_r_c[13]~feeder": 3922, "reg_no_twiddle[2][1][4]": 3923, "reg_no_twiddle[3][1][5]": 3924, "at_source_data[13]~feeder": 3925, "a_ram_data_in_bus[40]": 3926, "Mux131~0": 3927, "butterfly_st1[1][0][14]": 3928, "b_ram_data_in_bus[93]": 3929, "twad_tdl[1][2]": 3930, "result_r_tmp[33]~feeder": 3931, "fft_real_out[12]~feeder": 3932, "Mux99~0": 3933, "b_ram_data_in_bus[2]": 3934, "a_ram_data_in_bus[20]": 3935, "Selector3~1": 3936, "ram_data_out0[35]": 3937, "Add17~5": 3938, "usedw_is_1_dff": 3939, "reg_no_twiddle[5][0][6]": 3940, "b_ram_data_in_bus[57]": 3941, "swa_tdl[8][1]": 3942, "b_ram_data_in_bus[97]": 3943, "a_ram_data_in_bus[138]~feeder": 3944, "anb": 3945, "ram_data_out3~32": 3946, "add_in_i_c[17]": 3947, "butterfly_st1[2][0][6]": 3948, "add_in_i_d[5]": 3949, "twad_tdl[5][3]": 3950, "i_array_out[2][8]": 3951, "a_ram_data_in_bus[26]~feeder": 3952, "reg_no_twiddle[1][0][0]": 3953, "ram_data_out2~6": 3954, "exponent_out~1": 3955, "i_array_out[3][8]": 3956, "a_ram_data_in_bus[97]~feeder": 3957, "r_array_out[0][0]": 3958, "fft_imag_out[1]": 3959, "sw_3_arr[3][1]~feeder": 3960, "Mux36~4": 3961, "twiddle_data[2][1][2]": 3962, "tdl_arr[0][17]~feeder": 3963, "data_in_r[17]": 3964, "fft_dirn_held_o": 3965, "Mux16~0": 3966, "data_int1[7]": 3967, "twiddle_data[1][1][14]": 3968, "reg_no_twiddle[4][0][5]~feeder": 3969, "data_real_in_reg[7]": 3970, "Mux7~3": 3971, "reg_no_twiddle[0][0][14]": 3972, "reg_no_twiddle[0][1][6]": 3973, "data_imag_in_reg[13]": 3974, "result_i_tmp[31]~feeder": 3975, "lpp_ram_data_out[1][35]": 3976, "a_ram_data_in_bus[99]": 3977, "a_ram_data_in_bus[119]": 3978, "lpp_ram_data_out[3][7]": 3979, "ram_data_out2~9": 3980, "count~5": 3981, "a_ram_data_in_bus[134]": 3982, "Add12~65": 3983, "i_array_out[3][15]": 3984, "twiddle_data[0][1][14]~feeder": 3985, "Add5~57": 3986, "lut_out_tmp~3": 3987, "sw_1_arr[5][1]": 3988, "del_npi_cnt[3]": 3989, "output_r[13]": 3990, "add_in_r_c[14]": 3991, "tdl_arr[17]": 3992, "reg_no_twiddle[3][1][12]~feeder": 3993, "a_ram_data_in_bus[114]~feeder": 3994, "data_real_in_reg[11]": 3995, "exponent_out[5]": 3996, "b_ram_data_in_bus[115]~feeder": 3997, "exponent_out[3]": 3998, "a_ram_data_in_bus[18]": 3999, "rdaddress_c_bus[15]": 4000, "data_int1[34]": 4001, "core_imag_in[8]~feeder": 4002, "butterfly_st2[3][0][0]": 4003, "master_sink_ena": 4004, "lpp_ram_data_out~56": 4005, "ram_in_reg[6][7]~feeder": 4006, "add_in_r_d[3]": 4007, "lpp_ram_data_out~115": 4008, "result_ra[13]": 4009, "ram_data_out3~18": 4010, "at_sink_data_int[0]": 4011, "data_imag_in_reg[3]": 4012, "Add7~37": 4013, "Mux54~6": 4014, "ram_data_out0~31": 4015, "a_ram_data_in_bus[28]~feeder": 4016, "add_in_r_c[11]": 4017, "Mux55~2": 4018, "sink_state.run1": 4019, "add_in_i_c[10]~feeder": 4020, "result_r_tmp[28]~feeder": 4021, "source_packet_error[1]": 4022, "b_ram_data_in_bus[81]": 4023, "b_ram_data_in_bus[114]~feeder": 4024, "result_r_tmp[30]~feeder": 4025, "lpp_ram_data_out~129": 4026, "out_cnt~4": 4027, "Mux58~3": 4028, "core_real_in[17]~feeder": 4029, "b_ram_data_in_bus[30]~feeder": 4030, "lpp_ram_data_out[0][1]": 4031, "Mux15~2": 4032, "at_sink_data_int[16]": 4033, "sw_0_arr[0][0]~feeder": 4034, "ram_data_out0[7]": 4035, "core_imag_in[12]": 4036, "lpp_ram_data_out[1][18]": 4037, "reg_no_twiddle[5][1][16]~feeder": 4038, "ram_data_out1~34": 4039, "twiddle_data[0][1][1]": 4040, "butterfly_st2[0][0][18]": 4041, "add_in_i_d[3]~feeder": 4042, "reg_no_twiddle[3][0][1]": 4043, "ram_data_out1[27]": 4044, "Add9~49": 4045, "b_ram_data_in_bus[26]": 4046, "ram_data_out2~30": 4047, "butterfly_st2[0][1][16]": 4048, "at_source_data[32]": 4049, "b_ram_data_in_bus[132]~feeder": 4050, "result_ra[6]": 4051, "at_source_data[41]~feeder": 4052, "Mux6~3": 4053, "source_real[5]~output": 4054, "fft_imag_out[5]": 4055, "wraddress_a_bus[5]": 4056, "reg_no_twiddle[2][1][7]": 4057, "Mux14~1": 4058, "sw_0_arr[7][0]": 4059, "result_i_tmp[20]~feeder": 4060, "sink_imag[2]~input": 4061, "i_array_out[2][5]": 4062, "i_array_out[3][14]": 4063, "data_imag_o[1]": 4064, "reg_no_twiddle[1][1][5]~feeder": 4065, "Add11~5": 4066, "data_rdy_vec[5]": 4067, "Add9~69": 4068, "data_int1[37]": 4069, "reg_no_twiddle[3][1][7]": 4070, "del_npi_cnt[1]": 4071, "Mux89~3": 4072, "lpp_ram_data_out[1][24]": 4073, "data_imag_in_reg[15]": 4074, "lpp_count~0": 4075, "r_array_out[2][2]": 4076, "i_array_out[0][16]": 4077, "Mux81~0": 4078, "sw_1_arr[1][1]~feeder": 4079, "core_real_in[11]": 4080, "reg_no_twiddle[3][1][16]": 4081, "reg_no_twiddle[4][0][11]": 4082, "ram_data_out2[29]": 4083, "sw_0_arr[14][3]": 4084, "a_ram_data_in_bus[1]": 4085, "Mux127~3": 4086, "a_ram_data_in_bus[27]": 4087, "a_ram_data_in_bus[131]~feeder": 4088, "Add12~77": 4089, "b_ram_data_in_bus[53]": 4090, "ram_data_out0[1]": 4091, "Add10~25": 4092, "add_in_r_c[15]": 4093, "Add14~77": 4094, "ram_data_out2[12]": 4095, "ram_in_reg[5][7]": 4096, "sw_0_arr[2][1]~feeder": 4097, "r_array_out[0][6]": 4098, "twiddle_data[1][1][11]": 4099, "b_ram_data_in_bus[122]": 4100, "twiddle_data[1][1][4]~feeder": 4101, "reg_no_twiddle[5][1][7]": 4102, "result_i_tmp[25]": 4103, "data_int1[27]": 4104, "b_ram_data_in_bus[55]": 4105, "ram_data_out1[0]": 4106, "butterfly_st1[0][1][0]": 4107, "WideNor1": 4108, "b_ram_data_in_bus[121]~feeder": 4109, "sw_0_arr[2][0]": 4110, "i_array_out[3][9]": 4111, "data_int1[29]": 4112, "counter_comb_bita2": 4113, "data_count_int1[3]": 4114, "butterfly_st1[3][1][5]": 4115, "b_ram_data_in_bus[132]": 4116, "a_ram_data_in_bus[113]~feeder": 4117, "swa_tdl[15][0]": 4118, "Add0~53": 4119, "reg_no_twiddle[3][1][17]": 4120, "count~6": 4121, "wraddress_a_bus[9]~feeder": 4122, "butterfly_st1[3][1][2]": 4123, "Mux16~3": 4124, "LessThan0~0": 4125, "swa_tdl[2][0]": 4126, "swd_tdl[1][0]": 4127, "butterfly_st2[0][0][3]": 4128, "fft_imag_out[0]": 4129, "add_in_i_d[17]~feeder": 4130, "data_real_o[8]": 4131, "sw_1_arr[15][1]": 4132, "result_rb[10]": 4133, "r_array_out[2][1]": 4134, "sw_0_arr[3][1]~feeder": 4135, "add_in_i_a[4]~feeder": 4136, "reg_no_twiddle[6][1][2]": 4137, "ram_a_not_b_vec[11]": 4138, "swd_tdl[7][1]": 4139, "butterfly_st1[2][0][7]": 4140, "lpp_ram_data_out[0][7]": 4141, "sink_real[7]~input": 4142, "wraddress_b_bus[12]~feeder": 4143, "ram_data_out3~25": 4144, "r_array_out[2][13]": 4145, "add_in_i_a[17]": 4146, "a_ram_data_in_bus[124]~feeder": 4147, "lpp_ram_data_out[2][19]": 4148, "swa_tdl[11][1]~feeder": 4149, "data_int1[30]": 4150, "Mux132~3": 4151, "wc_vec[1]": 4152, "p[0]~1": 4153, "reg_no_twiddle[0][0][10]": 4154, "blk_exp_accum[1]": 4155, "core_real_in[8]": 4156, "data_imag_o[16]": 4157, "output_r[3]": 4158, "ram_in_reg[3][9]": 4159, "twiddle_data[1][1][15]": 4160, "tdl_arr[16]": 4161, "Add3~29": 4162, "b_ram_data_in_bus[57]~feeder": 4163, "ram_data_out3~4": 4164, "ram_data_out0~25": 4165, "Mux90~2DUPLICATE": 4166, "add_in_r_a[0]": 4167, "swd[1]": 4168, "Add7~45": 4169, "twiddle_data[2][0][7]": 4170, "Add13~13": 4171, "b_ram_data_in_bus[112]~feeder": 4172, "Mux67~2": 4173, "sw_r_tdl[3][0]": 4174, "Add7~1": 4175, "add_in_r_d[9]~feeder": 4176, "ram_data_out2[26]": 4177, "data_int[22]~feeder": 4178, "at_source_data[29]~feeder": 4179, "ram_data_out2~31": 4180, "add_in_i_a[5]": 4181, "Mux12~2": 4182, "gain_lut_8pts~14": 4183, "offset_counter~0": 4184, "r_array_out[1][2]": 4185, "a_ram_data_in_bus[43]": 4186, "Add16~29": 4187, "result_rb[15]": 4188, "a_ram_data_in_bus[51]": 4189, "Add8~73": 4190, "ram_a_not_b_vec[18]": 4191, "a_ram_data_in_bus[97]": 4192, "sw_0_arr[9][1]": 4193, "lpp_ram_data_out~109": 4194, "data_real_in_reg[12]": 4195, "r_array_out[0][2]": 4196, "b_ram_data_in_bus[2]~feeder": 4197, "reg_no_twiddle[5][1][10]~feeder": 4198, "a_ram_data_in_bus[142]": 4199, "result_ra[12]": 4200, "lpp_ram_data_out[2][4]": 4201, "Add8~61": 4202, "Add5~73": 4203, "sw_3_arr[6][1]~feeder": 4204, "a_ram_data_in_bus[59]": 4205, "Mux9~3": 4206, "add_in_i_d[12]~feeder": 4207, "add_in_r_b[17]": 4208, "Add10~1": 4209, "Mux40~2": 4210, "result_r_tmp[27]": 4211, "butterfly_st1[0][0][9]": 4212, "reg_no_twiddle[4][1][0]": 4213, "add_in_r_d[12]~feeder": 4214, "at_source_data[1]": 4215, "wr_address_i_int[1]": 4216, "data_int1[22]": 4217, "Add10~49": 4218, "result_ib[17]": 4219, "ram_data_out1~3": 4220, "reg_no_twiddle[0][1][8]": 4221, "at_source_data[5]~feeder": 4222, "twiddle_data[2][1][16]": 4223, "wd_i~0": 4224, "Mux72~5": 4225, "lpp_ram_data_out~50": 4226, "result_ra[1]": 4227, "lpp_ram_data_out[1][9]": 4228, "at_sink_data_int[14]": 4229, "Add14~73": 4230, "ram_data_out3~10": 4231, "twiddle_data[0][0][16]": 4232, "butterfly_st2[3][0][8]": 4233, "ram_data_out2[25]": 4234, "ram_data_out2[35]": 4235, "ram_data_out1[33]": 4236, "b_ram_data_in_bus[123]~feeder": 4237, "result_rb[1]": 4238, "ram_in_reg[6][15]": 4239, "butterfly_st1[0][0][0]": 4240, "Add15~29": 4241, "a_ram_data_in_bus[81]": 4242, "add_in_i_a[12]": 4243, "Mux60~2": 4244, "lpp_ram_data_out~131": 4245, "data_in_r[3]": 4246, "fft_real_out[16]~feeder": 4247, "butterfly_st2[3][1][16]": 4248, "ram_data_out0[11]": 4249, "sw_3_arr[2][1]~feeder": 4250, "Mux71~2": 4251, "a_ram_data_in_bus[24]~feeder": 4252, "Mux77~3": 4253, "rdaddress_b_bus[13]~feeder": 4254, "sw_0_arr[7][3]": 4255, "fft_imag_out[15]": 4256, "twiddle_data[1][1][0]": 4257, "b_ram_data_in_bus[96]~feeder": 4258, "sdetd~8": 4259, "ram_data_out3~27": 4260, "out_cnt[2]": 4261, "data_imag_o[9]~9": 4262, "ram_data_out2~11": 4263, "add_in_r_c[2]": 4264, "twiddle_data[0][1][11]": 4265, "data_int[22]": 4266, "source_valid~output": 4267, "p_tdl[3][1]~feeder": 4268, "ram_read_address[2]~2": 4269, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 4270, "at_source_data[40]~feeder": 4271, "core_real_in[7]": 4272, "data_int1[40]": 4273, "i_array_out[2][16]~0": 4274, "p_tdl[12][1]": 4275, "b_ram_data_in_bus[25]": 4276, "result_rb[8]": 4277, "b_ram_data_in_bus[64]": 4278, "add_in_i_d[2]": 4279, "i_array_out[3][2]~feeder": 4280, "a_ram_data_in_bus[90]": 4281, "sw_0_arr[11][3]": 4282, "Add0~57": 4283, "reg_no_twiddle[3][1][2]": 4284, "twiddle_data[0][0][10]": 4285, "swa_tdl[7][0]": 4286, "sw_0_arr[13][0]": 4287, "Add5~65": 4288, "butterfly_st1[1][1][4]": 4289, "reg_no_twiddle[4][0][14]": 4290, "blk_exp~6": 4291, "twad_tdl[3][0]": 4292, "a_ram_data_in_bus[73]~feeder": 4293, "lpp_ram_data_out[2][10]": 4294, "Add9~9": 4295, "ram_data_out0[22]": 4296, "lpp_ram_data_out[0][32]": 4297, "reg_no_twiddle[3][1][8]~feeder": 4298, "fft_real_out[17]": 4299, "lpp_ram_data_out~14": 4300, "Add4~61": 4301, "Mux51~1": 4302, "i_array_out[3][6]": 4303, "Mux79~2": 4304, "reg_no_twiddle[6][0][0]": 4305, "sink_error[0]~input": 4306, "reg_no_twiddle[2][0][9]": 4307, "lpp_ram_data_out~65": 4308, "p_tdl[2][0]": 4309, "ram_data_out0[12]": 4310, "_~1": 4311, "k_count[3]~feeder": 4312, "data_in_r[12]~feeder": 4313, "butterfly_st2[0][1][14]": 4314, "add_in_i_a[8]~feeder": 4315, "add_in_r_a[13]~feeder": 4316, "i_array_out[2][14]": 4317, "output_i[11]": 4318, "lpp_ram_data_out~138": 4319, "ram_data_out2[11]": 4320, "ram_data_out1[34]": 4321, "reg_no_twiddle[2][0][2]~feeder": 4322, "add_in_r_d[14]": 4323, "add_in_i_c[2]": 4324, "Add9~2": 4325, "sw_3_arr[9][1]": 4326, "reg_no_twiddle[2][1][10]": 4327, "lpp_ram_data_out~100": 4328, "ram_data_out2[1]": 4329, "add_in_r_c[9]": 4330, "twiddle_data[0][1][7]": 4331, "r_array_out[1][0]~feeder": 4332, "sw_0_arr[14][2]~feeder": 4333, "i_array_out[2][16]~1": 4334, "result_ib[18]": 4335, "reg_no_twiddle[3][1][13]": 4336, "b_ram_data_in_bus[50]~feeder": 4337, "reg_no_twiddle[6][0][5]~feeder": 4338, "b_ram_data_in_bus[141]": 4339, "a_ram_data_in_bus[43]~feeder": 4340, "Mux18~6": 4341, "butterfly_st2[1][0][7]": 4342, "b_ram_data_in_bus[117]~feeder": 4343, "Mux70~3": 4344, "swa_tdl[12][1]~feeder": 4345, "twiddle_data[2][0][14]": 4346, "lpp_ram_data_out[1][11]": 4347, "reg_no_twiddle[3][0][12]": 4348, "del_npi_cnt~1": 4349, "swa_tdl[9][1]~feeder": 4350, "add_in_i_c[6]": 4351, "reg_no_twiddle[5][1][5]~feeder": 4352, "lpp_ram_data_out[0][26]": 4353, "core_imag_in[7]": 4354, "p_tdl[9][1]": 4355, "r_array_out[0][9]": 4356, "reg_no_twiddle[0][0][13]": 4357, "Mux138~2": 4358, "a_ram_data_in_bus[139]": 4359, "data_imag_o[15]~15": 4360, "add_in_i_d[7]~feeder": 4361, "Add0~2": 4362, "swd_tdl[7][0]": 4363, "Mux87~3": 4364, "add_in_i_c[1]~feeder": 4365, "b_ram_data_in_bus[12]": 4366, "tdl_arr[1][0]~feeder": 4367, "reg_no_twiddle[3][1][10]~feeder": 4368, "sw_1_arr[5][0]": 4369, "reg_no_twiddle[2][0][3]~feeder": 4370, "add_in_r_b[4]": 4371, "ram_data_out3~12": 4372, "add_in_r_d[17]": 4373, "ram_data_out3~20": 4374, "twiddle_data[0][1][8]": 4375, "result_ia[3]": 4376, "ram_data_out2[34]": 4377, "add_in_i_a[0]": 4378, "a_ram_data_in_bus[134]~feeder": 4379, "sw_3_arr[10][1]~feeder": 4380, "butterfly_st2[0][0][15]": 4381, "a_ram_data_in_bus[130]~feeder": 4382, "output_i[2]": 4383, "ram_data_out3~8": 4384, "packet_error_s[0]": 4385, "b_ram_data_in_bus[108]": 4386, "data_in_i[2]~feeder": 4387, "Mux83~3": 4388, "at_source_data[32]~feeder": 4389, "rdaddress_c_bus[10]": 4390, "wren_b~0": 4391, "butterfly_st2[1][1][13]": 4392, "swa_tdl[11][0]": 4393, "blk_exp_accum[0]": 4394, "lpp_ram_data_out~136": 4395, "Add15~9": 4396, "at_sink_data_int[33]~feeder": 4397, "butterfly_st2[0][1][6]": 4398, "reg_no_twiddle[5][0][14]": 4399, "b_ram_data_in_bus[80]": 4400, "reg_no_twiddle[5][0][8]": 4401, "Add12~45": 4402, "butterfly_st1[3][0][13]": 4403, "at_sink_data_int[6]": 4404, "ram_a_not_b_vec[24]": 4405, "reg_no_twiddle[3][0][6]": 4406, "Add13~37": 4407, "butterfly_st2[3][1][14]": 4408, "fft_imag_out[8]~feeder": 4409, "gain_lut_8pts[3]": 4410, "butterfly_st2[2][1][1]": 4411, "reg_no_twiddle[4][0][13]": 4412, "lpp_ram_data_out~12": 4413, "Mux87~2": 4414, "b_ram_data_in_bus[125]": 4415, "Selector5~1": 4416, "tdl_arr[10]~feeder": 4417, "Add13~1": 4418, "p_tdl[2][1]~feeder": 4419, "ram_in_reg[3][2]~feeder": 4420, "ram_in_reg[7][5]~feeder": 4421, "Mux89~0": 4422, "b_ram_data_in_bus[136]": 4423, "data_int1[30]~feeder": 4424, "reg_no_twiddle[6][1][9]": 4425, "swd_tdl[8][0]": 4426, "sw_1_arr[3][0]": 4427, "ram_data_out2~21": 4428, "reg_no_twiddle[2][0][17]~feeder": 4429, "reg_no_twiddle[5][1][6]": 4430, "Mux50~2": 4431, "fft_imag_out[12]": 4432, "result_ib[11]": 4433, "reg_no_twiddle[4][1][1]": 4434, "reg_no_twiddle[3][1][12]": 4435, "data_in_i[3]~feeder": 4436, "fft_imag_out[13]~feeder": 4437, "del_npi_cnt~2": 4438, "Add7~25": 4439, "Mux50~0": 4440, "reg_no_twiddle[3][1][0]~feeder": 4441, "Mux64~2": 4442, "butterfly_st1[3][1][11]": 4443, "lpp_ram_data_out[2][28]": 4444, "sw_2_arr[12][1]": 4445, "p_tdl[0][0]": 4446, "butterfly_st2[0][0][9]": 4447, "core_real_in[1]": 4448, "Mux42~2": 4449, "twiddle_data[1][0][16]": 4450, "reg_no_twiddle[6][1][14]": 4451, "data_real_o[17]": 4452, "lpp_ram_data_out[2][20]": 4453, "ram_data_out0[10]": 4454, "lpp_ram_data_out~42": 4455, "a_ram_data_in_bus[131]": 4456, "ram_data_out0~10": 4457, "k_count[1]~feeder": 4458, "Mux85~3": 4459, "b_ram_data_in_bus[104]": 4460, "sw_0_arr[7][2]": 4461, "del_np_cnt~1": 4462, "ram_a_not_b_vec[1]": 4463, "WideNor1~_wirecell": 4464, "add_in_r_d[11]": 4465, "lpp_ram_data_out[2][8]": 4466, "first_data": 4467, "result_ra[15]": 4468, "ram_a_not_b_vec[7]": 4469, "reg_no_twiddle[3][0][7]": 4470, "reg_no_twiddle[4][0][9]": 4471, "lpp_ram_data_out~63": 4472, "lpp_ram_data_out~123": 4473, "output_i[0]": 4474, "data_int[36]": 4475, "k_state.RUN_CNT": 4476, "p_tdl[12][1]~feeder": 4477, "data_rdy_vec[1]~feeder": 4478, "output_i[9]": 4479, "a_ram_data_in_bus[9]~feeder": 4480, "Add5~37": 4481, "a_ram_data_in_bus[44]": 4482, "lpp_ram_data_out[2][24]": 4483, "b_ram_data_in_bus[83]": 4484, "data_imag_o[13]~13": 4485, "at_source_data[19]": 4486, "blk_exp~0": 4487, "i_array_out[3][3]": 4488, "b_ram_data_in_bus[34]~feeder": 4489, "add_in_i_a[7]": 4490, "result_ra[8]": 4491, "ram_data_out3[13]~feeder": 4492, "source_imag[17]~output": 4493, "r_array_out[2][17]": 4494, "lpp_ram_data_out[0][14]": 4495, "rd_addr_d[3]~feeder": 4496, "Add6~57": 4497, "reg_no_twiddle[0][1][2]": 4498, "sw_r_tdl[4][0]~feeder": 4499, "blk_exp[4]": 4500, "sw_0_arr[9][2]": 4501, "ram_data_out0~22": 4502, "reg_no_twiddle[2][1][4]~feeder": 4503, "reg_no_twiddle[4][1][3]~feeder": 4504, "Mux70~0": 4505, "twad_temp[1]": 4506, "ram_data_out3[27]": 4507, "butterfly_st2[0][1][11]": 4508, "a_ram_data_in_bus[132]": 4509, "Mux63~3": 4510, "reg_no_twiddle[6][0][6]~feeder": 4511, "lpp_ram_data_out~90": 4512, "Add7~5": 4513, "lpp_ram_data_out~4": 4514, "Add14~17": 4515, "wc_i": 4516, "i_array_out[2][16]": 4517, "a_ram_data_in_bus[56]": 4518, "a_ram_data_in_bus[63]~feeder": 4519, "reg_no_twiddle[1][0][14]": 4520, "a_ram_data_in_bus[128]": 4521, "b_ram_data_in_bus[3]~feeder": 4522, "Add6~41": 4523, "reg_no_twiddle[1][1][12]": 4524, "data_int1[19]~feeder": 4525, "sw_1_arr[0][0]~feeder": 4526, "butterfly_st1[2][1][10]": 4527, "ram_data_out3~11": 4528, "a_ram_data_in_bus[38]~feeder": 4529, "p_tdl[2][1]": 4530, "blk_exp[0]~1": 4531, "r_array_out[1][17]": 4532, "wraddress_b_bus[0]": 4533, "b_ram_data_in_bus[45]": 4534, "data_rdy_vec[7]": 4535, "lpp_ram_data_out~62": 4536, "a_ram_data_in_bus[65]": 4537, "Add7~29": 4538, "butterfly_st1[0][1][1]": 4539, "b_ram_data_in_bus[54]": 4540, "add_in_i_c[0]~feeder": 4541, "tdl_arr[4][1]": 4542, "rdaddress_a_bus[9]~feeder": 4543, "twiddle_data[1][1][12]": 4544, "a_ram_data_in_bus[14]": 4545, "twiddle_data[1][1][2]": 4546, "Add4~2": 4547, "Mux38~1": 4548, "reg_no_twiddle[5][1][17]": 4549, "fft_imag_out[17]~feeder": 4550, "slb_i[0]": 4551, "ram_data_out3[35]": 4552, "a_ram_data_in_bus[35]~feeder": 4553, "at_source_valid_int~0": 4554, "swa_tdl[7][1]": 4555, "butterfly_st2[1][1][5]": 4556, "butterfly_st2[3][0][4]": 4557, "ram_a_not_b_vec[20]": 4558, "gain_lut_8pts[2]": 4559, "k_state.IDLE": 4560, "i_array_out[1][8]": 4561, "at_source_data[13]": 4562, "a_ram_data_in_bus[33]": 4563, "Mux48~2": 4564, "Mux28~0": 4565, "at_source_data[11]~feeder": 4566, "a_ram_data_in_bus[26]": 4567, "lpp_ram_data_out~41": 4568, "butterfly_st1[1][0][5]": 4569, "butterfly_st1[3][0][4]": 4570, "sw_r_tdl[1][0]": 4571, "ram_in_reg[6][11]~feeder": 4572, "Add11~2": 4573, "twad_tdl[0][1]": 4574, "i_array_out[3][12]": 4575, "ram_data_out1[29]": 4576, "Mux55~1": 4577, "a_ram_data_in_bus[30]~feeder": 4578, "r_array_out[2][10]": 4579, "butterfly_st1[0][0][8]": 4580, "a_ram_data_in_bus[57]~feeder": 4581, "ram_data_out1[7]": 4582, "gain_lut_8pts~8": 4583, "offset_counter~4": 4584, "r_array_out[0][16]": 4585, "a_ram_data_in_bus[74]~feeder": 4586, "i_array_out[2][7]": 4587, "twiddle_data[1][0][2]": 4588, "lpp_ram_data_out~21": 4589, "sw_r_tdl[2][1]": 4590, "reg_no_twiddle[2][0][0]": 4591, "Add5~21": 4592, "result_ia[0]": 4593, "source_state.end1": 4594, "Mux112~0": 4595, "at_source_data[41]": 4596, "result_ra[16]": 4597, "a_ram_data_in_bus[32]~feeder": 4598, "a_ram_data_in_bus[119]~feeder": 4599, "a_ram_data_in_bus[120]": 4600, "ram_a_not_b_vec~14": 4601, "sink_imag[3]~input": 4602, "ram_data_out1~5": 4603, "swd_tdl[1][1]": 4604, "Mux82~2": 4605, "a_ram_data_in_bus[139]~feeder": 4606, "a_ram_data_in_bus[111]": 4607, "Add0~4": 4608, "output_i[4]": 4609, "sw_3_arr[7][1]": 4610, "wraddress_a_bus[0]": 4611, "swa_tdl[9][1]": 4612, "b_ram_data_in_bus[121]": 4613, "twiddle_data[1][0][12]": 4614, "data_int[12]": 4615, "lpp_ram_data_out[0][10]": 4616, "i_array_out[0][8]": 4617, "result_ra[9]": 4618, "data_int1[28]": 4619, "reg_no_twiddle[6][1][17]": 4620, "add_in_r_d[7]": 4621, "twiddle_data~7": 4622, "twiddle_data[2][0][12]": 4623, "reg_no_twiddle[1][0][11]": 4624, "reg_no_twiddle[3][0][0]~feeder": 4625, "lpp_ram_data_out~68": 4626, "twiddle_data[1][1][17]": 4627, "b_ram_data_in_bus[43]~feeder": 4628, "twiddle_data~37": 4629, "r_array_out[0][3]~feeder": 4630, "twiddle_data[0][1][4]~feeder": 4631, "p_tdl[7][1]": 4632, "data_imag_o[6]~6": 4633, "ram_data_out0~8": 4634, "sw_1_arr[0][0]": 4635, "swa_tdl[0][0]": 4636, "a_ram_data_in_bus[110]": 4637, "twiddle_data~4": 4638, "at_sink_data_int[22]": 4639, "b_ram_data_in_bus[60]": 4640, "butterfly_st2[1][0][2]": 4641, "i_array_out[2][11]": 4642, "swa_tdl[5][0]": 4643, "source_imag[15]~output": 4644, "sink_real[6]~input": 4645, "result_ia[13]": 4646, "add_in_r_c[10]~feeder": 4647, "Mux81~2": 4648, "ram_data_out3[8]": 4649, "at_source_valid_s": 4650, "b_ram_data_in_bus[131]": 4651, "offset_counter[3]": 4652, "Add3~77": 4653, "sel_anb_ram": 4654, "data_real_in_reg[4]": 4655, "b_ram_data_in_bus[68]": 4656, "data_real_o[5]": 4657, "Add10~29": 4658, "add_in_r_d[1]": 4659, "rdaddress_c_bus[14]": 4660, "twiddle_data[1][0][7]": 4661, "send_sop_s": 4662, "lpp_ram_data_out[3][12]": 4663, "ram_data_out1~22": 4664, "b_ram_data_in_bus[77]~feeder": 4665, "butterfly_st2[2][1][16]": 4666, "swa_tdl[1][0]": 4667, "lpp_count_offset~0": 4668, "i_array_out[2][12]": 4669, "a_ram_data_in_bus[39]": 4670, "at_source_data[19]~feeder": 4671, "butterfly_st2[0][0][4]": 4672, "Mux96~0": 4673, "lpp_ram_data_out[3][16]": 4674, "source_state.st_err": 4675, "butterfly_st2[0][1][9]": 4676, "a_ram_data_in_bus[109]": 4677, "r_array_out[2][1]~feeder": 4678, "ram_in_reg[3][11]~feeder": 4679, "core_real_in[6]": 4680, "butterfly_st2[1][1][3]": 4681, "b_ram_data_in_bus[52]": 4682, "a_ram_data_in_bus[82]": 4683, "sw_0_arr[0][1]": 4684, "at_source_data[15]": 4685, "a_ram_data_in_bus[70]": 4686, "lpp_ram_data_out~79": 4687, "source_real[3]~output": 4688, "sign_vec[0]": 4689, "b_ram_data_in_bus[61]~feeder": 4690, "data_int1[25]~feeder": 4691, "Add0~45": 4692, "ram_data_out0[34]": 4693, "a_ram_data_in_bus[114]": 4694, "butterfly_st2[1][1][16]": 4695, "ram_data_out2[13]": 4696, "r_array_out[1][6]": 4697, "ram_in_reg[2][0]": 4698, "data_real_o[10]": 4699, "at_sink_data_int[25]": 4700, "swd_tdl[2][1]": 4701, "b_ram_data_in_bus[31]~feeder": 4702, "r_array_out[3][12]": 4703, "wren_a[1]": 4704, "core_real_in[1]~feeder": 4705, "ram_in_reg[3][7]~feeder": 4706, "p[0]": 4707, "twiddle_data[2][1][12]": 4708, "sw_r_tdl[4][0]": 4709, "fft_real_out[14]~feeder": 4710, "Add11~29": 4711, "p_cd_en[1]": 4712, "wraddress_b_bus[0]~feeder": 4713, "lpp_ram_data_out~98": 4714, "ram_data_out2[20]": 4715, "ram_data_out2[33]": 4716, "sw_0_arr[4][3]": 4717, "Mux17~3": 4718, "Mux108~2": 4719, "core_imag_in[13]": 4720, "butterfly_st1[0][0][14]": 4721, "ram_in_reg[4][3]~feeder": 4722, "at_source_data[25]": 4723, "a_ram_data_in_bus[38]": 4724, "Mux68~0": 4725, "Add15~1": 4726, "ram_data_out2~29": 4727, "Mux45~3": 4728, "data_int[28]": 4729, "data_real_o[3]": 4730, "butterfly_st2[2][1][11]": 4731, "twiddle_data[1][0][14]": 4732, "lpp_ram_data_out[1][22]": 4733, "lpp_ram_data_out[3][10]": 4734, "ram_a_not_b_vec~9": 4735, "data_int1[22]~feeder": 4736, "Add0~29": 4737, "add_in_r_c[4]~feeder": 4738, "twiddle_data[0][1][10]": 4739, "sw_r_tdl[4][1]": 4740, "add_in_i_b[10]": 4741, "lpp_ram_data_out~10": 4742, "result_rb[12]": 4743, "twiddle_data[2][0][17]": 4744, "Mux50~1": 4745, "source_exp[2]~output": 4746, "a_ram_data_in_bus[31]": 4747, "reg_no_twiddle[1][0][11]~feeder": 4748, "i_array_out[0][5]": 4749, "reg_no_twiddle[2][1][15]~feeder": 4750, "ram_a_not_b_vec[25]": 4751, "data_imag_in_reg[10]": 4752, "reg_no_twiddle[4][0][7]~feeder": 4753, "reg_no_twiddle[5][0][4]": 4754, "swd_tdl[16][1]~feeder": 4755, "ram_data_out0~11": 4756, "add_in_r_d[10]": 4757, "lpp_ram_data_out~142": 4758, "data_imag_in_reg[12]": 4759, "lpp_ram_data_out[2][21]": 4760, "count~2": 4761, "ram_in_reg[5][10]~feeder": 4762, "ram_in_reg[4][2]": 4763, "reg_no_twiddle[5][1][14]~feeder": 4764, "ram_data_out0~19": 4765, "butterfly_st2[0][0][8]": 4766, "r_array_out[2][2]~feeder": 4767, "add_in_r_b[15]": 4768, "Mux16~1": 4769, "sw_0_arr[0][3]": 4770, "rd_addr_d[0]~feeder": 4771, "a_ram_data_in_bus[86]~feeder": 4772, "butterfly_st2[2][0][6]": 4773, "ram_a_not_b_vec~6": 4774, "ram_in_reg[5][7]~feeder": 4775, "Add8~5": 4776, "butterfly_st1[3][1][4]": 4777, "result_r_tmp[3]": 4778, "a_ram_data_in_bus[45]": 4779, "ram_a_not_b_vec[4]~feeder": 4780, "Add14~37": 4781, "a_ram_data_in_bus[23]~feeder": 4782, "lpp_ram_data_out~48": 4783, "lpp_ram_data_out[2][18]": 4784, "data_real_o[1]~feeder": 4785, "i_array_out[3][13]": 4786, "data_imag_o[14]": 4787, "ram_in_reg[7][0]~feeder": 4788, "lpp_ram_data_out[2][23]": 4789, "b_ram_data_in_bus[14]~feeder": 4790, "b_ram_data_in_bus[85]": 4791, "b_ram_data_in_bus[84]~feeder": 4792, "i_array_out[3][1]": 4793, "a_ram_data_in_bus[133]~feeder": 4794, "reg_no_twiddle[2][0][10]": 4795, "a_ram_data_in_bus[112]": 4796, "Mux36~5": 4797, "sw_1_arr[7][0]": 4798, "ram_data_out2~16": 4799, "tdl_arr[19]": 4800, "Mux0~4": 4801, "swa_tdl[16][1]~feeder": 4802, "swd_tdl[11][0]~feeder": 4803, "butterfly_st1[3][0][10]": 4804, "reg_no_twiddle[3][0][9]~feeder": 4805, "ram_data_out0~21": 4806, "b_ram_data_in_bus[59]~feeder": 4807, "source_comb_update_2~2": 4808, "b_ram_data_in_bus[13]": 4809, "clk~input": 4810, "Add12~73": 4811, "ram_data_out0[23]~feeder": 4812, "Mux126~5": 4813, "at_sink_data_int[20]": 4814, "reg_no_twiddle[1][0][3]": 4815, "wraddress_b_bus[13]~feeder": 4816, "wraddress_a_bus[12]~feeder": 4817, "source_exp[0]~output": 4818, "Mux67~1": 4819, "a_ram_data_in_bus[29]~feeder": 4820, "core_real_in[7]~feeder": 4821, "Mux90~2": 4822, "lpp_ram_data_out~22": 4823, "butterfly_st2[1][0][1]": 4824, "ram_data_out3[17]": 4825, "r_array_out[1][3]~feeder": 4826, "ram_data_out0[20]": 4827, "Add6~61": 4828, "b_ram_data_in_bus[16]~feeder": 4829, "b_ram_data_in_bus[34]": 4830, "reg_no_twiddle[2][0][8]": 4831, "wren_b[1]": 4832, "reg_no_twiddle[5][0][11]": 4833, "twiddle_data[0][0][4]": 4834, "twiddle_data[2][0][0]": 4835, "Add2~2": 4836, "butterfly_st2[1][0][13]": 4837, "a_ram_data_in_bus[73]": 4838, "ram_in_reg[5][8]~feeder": 4839, "lpp_ram_data_out[2][0]": 4840, "result_i_tmp[10]": 4841, "twiddle_data[0][0][2]": 4842, "Mux69~3": 4843, "Mux30~0": 4844, "b_ram_data_in_bus[99]": 4845, "sw_2_arr[5][1]~feeder": 4846, "ram_data_out3[30]": 4847, "reg_no_twiddle[5][0][10]": 4848, "rdaddress_a_bus[9]": 4849, "Mux75~3": 4850, "wren_a[0]": 4851, "at_sink_data_int[27]~feeder": 4852, "data_in_i[6]": 4853, "add_in_i_a[13]": 4854, "gain_lut_blk[2]": 4855, "result_ib[12]": 4856, "add_in_i_d[0]": 4857, "Selector1~2": 4858, "add_in_i_a[7]~feeder": 4859, "sink_real[12]~input": 4860, "twiddle_data[2][0][1]": 4861, "Add0~37": 4862, "Add17~41": 4863, "b_ram_data_in_bus[63]~feeder": 4864, "at_source_data[14]": 4865, "blk_exp~3": 4866, "butterfly_st2[1][1][1]": 4867, "butterfly_st2[3][1][3]": 4868, "add_in_r_b[0]~feeder": 4869, "data_int1[31]": 4870, "data_real_o[2]": 4871, "Mux53~1": 4872, "core_real_in[14]~feeder": 4873, "source_state.run1": 4874, "lpp_ram_data_out[2][32]": 4875, "butterfly_st1[1][0][8]": 4876, "reset_n~inputclkctrl": 4877, "add_in_r_d[4]": 4878, "sink_imag[17]~input": 4879, "butterfly_st2[2][1][12]": 4880, "reg_no_twiddle[2][1][0]~feeder": 4881, "at_source_data[36]": 4882, "reg_no_twiddle[1][1][10]~feeder": 4883, "data_in_r[8]~feeder": 4884, "reg_no_twiddle[4][1][4]~feeder": 4885, "a_ram_data_in_bus[90]~feeder": 4886, "butterfly_st1[2][0][13]": 4887, "ram_a_not_b_vec[9]": 4888, "ram_data_out3[3]": 4889, "p_tdl[5][0]": 4890, "Add6~73": 4891, "result_ia[11]": 4892, "a_ram_data_in_bus[11]": 4893, "blk_exp[1]": 4894, "Mux79~0": 4895, "out_cnt[1]": 4896, "at_sink_data_int[24]": 4897, "a_ram_data_in_bus[85]": 4898, "gain_lut_8pts~13": 4899, "ram_data_out0[16]": 4900, "lpp_ram_data_out~74": 4901, "ram_data_out3[19]": 4902, "sw_2_arr[14][1]": 4903, "Mux18~5": 4904, "butterfly_st2[1][1][12]": 4905, "sw_0_arr[15][2]~feeder": 4906, "add_in_i_c[6]~feeder": 4907, "Mux88~2": 4908, "sink_real[8]~input": 4909, "Add1~65": 4910, "a_ram_data_in_bus[70]~feeder": 4911, "count[2]~1": 4912, "reg_no_twiddle[2][1][11]": 4913, "sw_1_arr[6][0]": 4914, "add_in_i_c[8]~feeder": 4915, "lut_out_tmp[1]": 4916, "reg_no_twiddle[1][1][15]~feeder": 4917, "ram_data_out3~6": 4918, "add_in_r_b[11]": 4919, "add_in_i_c[9]~feeder": 4920, "swa_tdl[9][0]": 4921, "swa_tdl[11][1]": 4922, "lpp_ram_data_out~116": 4923, "butterfly_st2[3][0][3]": 4924, "a_ram_data_in_bus[123]~feeder": 4925, "twiddle_data~17": 4926, "swa_tdl[12][0]": 4927, "b_ram_data_in_bus[40]": 4928, "add_in_r_b[10]": 4929, "i_array_out[0][1]": 4930, "b_ram_data_in_bus[4]~feeder": 4931, "wr_address_i_int[1]~feeder": 4932, "b_ram_data_in_bus[78]": 4933, "add_in_i_d[1]~feeder": 4934, "data_int[20]~feeder": 4935, "butterfly_st1[1][1][1]": 4936, "b_ram_data_in_bus[9]": 4937, "ram_in_reg[5][17]~feeder": 4938, "Add17~9": 4939, "add_in_i_d[16]~feeder": 4940, "butterfly_st2[1][0][17]": 4941, "Add10~57": 4942, "data_imag_in_reg[14]": 4943, "swa_tdl[0][1]": 4944, "data_real_o[13]~feeder": 4945, "Add0~49": 4946, "tdl_arr[0][5]~feeder": 4947, "fft_imag_out[10]": 4948, "twiddle_data[0][1][16]": 4949, "reg_no_twiddle[6][1][5]": 4950, "data_count_int1[1]": 4951, "Add17~53": 4952, "a_ram_data_in_bus[19]~feeder": 4953, "Add8~25": 4954, "data_int1[0]~feeder": 4955, "twiddle_data[1][1][1]": 4956, "ram_data_out0~29": 4957, "wd_vec[3]": 4958, "data_sample_counter~0": 4959, "Mux89~2": 4960, "twad_tdl[6][1]": 4961, "lpp_ram_data_out~106": 4962, "i_array_out[1][11]": 4963, "reg_no_twiddle[6][1][0]~feeder": 4964, "lpp_ram_data_out[1][10]": 4965, "Add5~1": 4966, "lpp_ram_data_out~128": 4967, "Mux39~3": 4968, "a_ram_data_in_bus[22]~feeder": 4969, "data_count_sig[5]~0": 4970, "result_ib[13]": 4971, "data_imag_o[2]~2": 4972, "at_sink_data_int[17]~feeder": 4973, "add_in_r_b[9]": 4974, "data_int1[9]~feeder": 4975, "exponent_out[4]": 4976, "b_ram_data_in_bus[23]": 4977, "twiddle_data~14": 4978, "reg_no_twiddle[1][1][11]": 4979, "fft_real_out[12]": 4980, "a_ram_data_in_bus[25]": 4981, "Add16~33": 4982, "swa_tdl[13][0]": 4983, "dffe_af": 4984, "Mux61~3": 4985, "tdl_arr[10]": 4986, "b_ram_data_in_bus[95]": 4987, "twiddle_data[1][1][3]": 4988, "sink_imag[10]~input": 4989, "add_in_i_b[12]": 4990, "a_ram_data_in_bus[23]": 4991, "data_int[24]": 4992, "butterfly_st1[3][1][7]": 4993, "p_tdl[5][1]": 4994, "data_in_i[12]~feeder": 4995, "a_ram_data_in_bus[7]~feeder": 4996, "exponent_out~4": 4997, "ram_in_reg[5][4]~feeder": 4998, "wraddress_b_bus[1]~feeder": 4999, "data_int[18]~feeder": 5000, "core_imag_in[11]~feeder": 5001, "result_ra[17]": 5002, "lpp_ram_data_out~80": 5003, "b_ram_data_in_bus[67]~feeder": 5004, "core_real_in[12]~feeder": 5005, "wraddress_b_bus[5]~feeder": 5006, "butterfly_st2[3][1][13]": 5007, "blk_exp[2]": 5008, "lpp_ram_data_out~135": 5009, "add_in_i_c[10]": 5010, "lpp_ram_data_out[1][6]": 5011, "Mux116~0": 5012, "sink_imag[12]~input": 5013, "reg_no_twiddle[4][1][5]": 5014, "swd_tdl[5][0]": 5015, "reg_no_twiddle[6][1][0]": 5016, "data_int1[21]": 5017, "twiddle_data[1][0][9]": 5018, "at_sink_data_int[12]": 5019, "twiddle_data[2][0][2]": 5020, "slb_i[1]": 5021, "lpp_sel~0": 5022, "data_real_o[6]": 5023, "reg_no_twiddle[5][1][0]": 5024, "Mux12~1": 5025, "butterfly_st2[0][0][2]": 5026, "ram_data_out3~33": 5027, "twiddle_data~32": 5028, "rdaddress_a_bus[11]": 5029, "add_in_r_c[16]": 5030, "lpp_ram_data_out~101": 5031, "tdl_arr[15]": 5032, "butterfly_st1[3][0][17]": 5033, "ram_data_out1~28": 5034, "b_ram_data_in_bus[73]~feeder": 5035, "ram_data_out3[26]": 5036, "ram_data_out0~0": 5037, "butterfly_st2[2][0][4]": 5038, "a_ram_data_in_bus[127]~feeder": 5039, "ram_data_out1~25": 5040, "wraddress_b_bus[1]": 5041, "data_int[9]": 5042, "at_source_data[10]": 5043, "exponent_out~2": 5044, "slb_i[3]": 5045, "reg_no_twiddle[2][0][15]": 5046, "sw_1_arr[14][0]": 5047, "a_ram_data_in_bus[95]~feeder": 5048, "lpp_count[4]": 5049, "a_ram_data_in_bus[9]": 5050, "a_ram_data_in_bus[3]~feeder": 5051, "Mux14~2": 5052, "lpp_ram_data_out~85": 5053, "lpp_ram_data_out[3][21]": 5054, "fft_imag_out[3]": 5055, "at_source_data[3]~feeder": 5056, "wraddress_b_bus[11]": 5057, "data_rdy_vec[0]": 5058, "add_in_i_a[15]": 5059, "ram_data_out1~30": 5060, "a_ram_data_in_bus[91]~feeder": 5061, "bfp~0": 5062, "lpp_ram_data_out[3][9]": 5063, "Mux50~3": 5064, "data_in_r[4]": 5065, "data_imag_o[13]": 5066, "fft_real_out[8]": 5067, "butterfly_st1[2][1][4]": 5068, "Selector3~2": 5069, "butterfly_st2[2][0][3]": 5070, "ram_data_out1[14]": 5071, "lpp_ram_data_out[1][3]": 5072, "lpp_ram_data_out~51": 5073, "reg_no_twiddle[6][1][1]~feeder": 5074, "i_array_out[3][7]": 5075, "swd_tdl[2][0]~feeder": 5076, "reg_no_twiddle[3][1][0]": 5077, "sw_3_arr[3][1]": 5078, "b_ram_data_in_bus[42]": 5079, "Add5~5": 5080, "swd_tdl[10][0]~feeder": 5081, "butterfly_st2[0][0][1]": 5082, "data_real_in_reg[10]~feeder": 5083, "core_imag_in[1]~feeder": 5084, "add_in_r_b[1]": 5085, "data_int[14]": 5086, "a_ram_data_in_bus[81]~feeder": 5087, "reg_no_twiddle[5][0][4]~feeder": 5088, "lpp_ram_data_out[3][13]": 5089, "a_ram_data_in_bus[122]": 5090, "twiddle_data~29": 5091, "data_rdy_vec[0]~feeder": 5092, "a_ram_data_in_bus[95]": 5093, "twad_tdl[4][2]": 5094, "tdl_arr[12]~feeder": 5095, "Mux131~2": 5096, "i_array_out[0][6]": 5097, "Mux108~0": 5098, "result_rb[13]": 5099, "a_ram_data_in_bus[6]": 5100, "Mux38~2": 5101, "r_array_out[3][0]": 5102, "reg_no_twiddle[5][1][2]": 5103, "butterfly_st1[1][0][17]": 5104, "b_ram_data_in_bus[44]~feeder": 5105, "butterfly_st1[2][0][16]": 5106, "reg_no_twiddle[2][1][14]~feeder": 5107, "Mux119~0": 5108, "twiddle_data[0][1][16]~feeder": 5109, "twad_tdl[2][1]": 5110, "sw_0_arr[3][3]": 5111, "output_r[4]": 5112, "butterfly_st2[2][0][2]": 5113, "add_in_r_a[12]": 5114, "Selector6~3": 5115, "ram_data_out1~32": 5116, "Add7~57": 5117, "sw_0_arr[11][1]": 5118, "p_tdl[11][1]": 5119, "r_array_out[2][14]": 5120, "ram_data_out0~7": 5121, "p~0": 5122, "data_int1[20]~feeder": 5123, "reg_no_twiddle[0][1][3]": 5124, "butterfly_st1[2][0][8]": 5125, "r_array_out[2][11]": 5126, "k~2": 5127, "add_in_i_d[0]~feeder": 5128, "b_ram_data_in_bus[17]": 5129, "data_real_o[15]": 5130, "add_in_r_d[15]~feeder": 5131, "Mux103~0": 5132, "a_ram_data_in_bus[59]~feeder": 5133, "reg_no_twiddle[3][0][10]~feeder": 5134, "data_in_i[8]": 5135, "i_array_out[2][2]~feeder": 5136, "butterfly_st1[1][1][17]": 5137, "sw_0_arr[5][3]": 5138, "reg_no_twiddle[1][0][12]~feeder": 5139, "b_ram_data_in_bus[127]": 5140, "data_rdy_vec[4]": 5141, "b_ram_data_in_bus[46]~feeder": 5142, "fft_real_out[11]~feeder": 5143, "r_array_out[3][2]~feeder": 5144, "b_ram_data_in_bus[82]": 5145, "data_in_r[10]~feeder": 5146, "i_array_out[2][6]": 5147, "wraddress_b_bus[9]": 5148, "twad_tdl[0][1]~feeder": 5149, "ram_in_reg[2][9]~feeder": 5150, "butterfly_st1[0][1][17]": 5151, "butterfly_st1[3][1][18]": 5152, "reg_no_twiddle[1][0][10]": 5153, "reg_no_twiddle[4][1][2]~feeder": 5154, "lpp_ram_data_out~43": 5155, "Add6~53": 5156, "swd_tdl[7][1]~feeder": 5157, "sw_1_arr[15][0]~feeder": 5158, "reg_no_twiddle[2][1][2]~feeder": 5159, "data_int[31]": 5160, "reg_no_twiddle[5][0][15]~feeder": 5161, "ram_data_out3~22": 5162, "Add5~25": 5163, "b_ram_data_in_bus[107]~feeder": 5164, "Mux78~3": 5165, "at_sink_data_int[29]": 5166, "Mux13~1": 5167, "Mux59~3": 5168, "twiddle_data~10": 5169, "sw_1_arr[12][0]~feeder": 5170, "at_source_data[6]~feeder": 5171, "b_ram_data_in_bus[51]": 5172, "swd_tdl[16][1]": 5173, "Add15~45": 5174, "result_r_tmp[27]~feeder": 5175, "reg_no_twiddle[2][1][14]": 5176, "b_ram_data_in_bus[36]~feeder": 5177, "ram_data_out2~24": 5178, "fft_imag_out[0]~feeder": 5179, "reg_no_twiddle[4][0][10]": 5180, "_~3": 5181, "reg_no_twiddle[1][0][5]~feeder": 5182, "ram_data_out0~12": 5183, "Mux54~0": 5184, "lpp_ram_data_out~19": 5185, "blk_exp~2": 5186, "reg_no_twiddle[5][1][4]": 5187, "data_imag_in_reg[0]": 5188, "sw_3_arr[10][1]": 5189, "Mux59~2": 5190, "data_int[15]": 5191, "core_real_in[13]": 5192, "ram_data_out0[17]": 5193, "Add14~61": 5194, "at_sink_data_int[20]~feeder": 5195, "source_imag[1]~output": 5196, "Mux98~0": 5197, "was_stalled~0": 5198, "reg_no_twiddle[1][1][6]": 5199, "butterfly_st1[1][0][18]": 5200, "Mux82~1": 5201, "ram_read_address[0]~0": 5202, "ram_a_not_b_vec[26]": 5203, "b_ram_data_in_bus[120]": 5204, "twad_tdl[6][3]": 5205, "ram_data_out2[16]": 5206, "sw_1_arr[3][0]~feeder": 5207, "lpp_count_offset[4]": 5208, "at_source_data[37]~feeder": 5209, "reg_no_twiddle[4][0][17]": 5210, "reg_no_twiddle[5][1][5]": 5211, "sw_1_arr[14][1]": 5212, "core_imag_in[6]~feeder": 5213, "sop_out": 5214, "a_ram_data_in_bus[64]": 5215, "butterfly_st2[0][1][13]": 5216, "sw_0_arr[3][0]": 5217, "ram_data_out0[6]": 5218, "twiddle_data~0": 5219, "lpp_ram_data_out~23": 5220, "i_array_out[0][17]": 5221, "reg_no_twiddle[6][0][15]": 5222, "ram_data_out3[28]": 5223, "core_real_in[16]": 5224, "i_array_out[1][3]~feeder": 5225, "a_ram_data_in_bus[89]": 5226, "fft_dirn_held": 5227, "butterfly_st1[2][0][12]": 5228, "twiddle_data[2][0][13]": 5229, "a_ram_data_in_bus[102]": 5230, "Mux52~0": 5231, "source_stall_int_d": 5232, "a_ram_data_in_bus[94]~feeder": 5233, "i_array_out[0][14]": 5234, "reg_no_twiddle[1][1][0]": 5235, "butterfly_st1[1][0][1]": 5236, "output_r[19]": 5237, "Add0~73": 5238, "twiddle_data~28": 5239, "data_int1[2]": 5240, "lpp_ram_data_out[1][28]": 5241, "Add0~33": 5242, "reg_no_twiddle[3][1][3]": 5243, "sw_0_arr[12][1]~feeder": 5244, "output_r[8]": 5245, "i_array_out[1][13]": 5246, "sw_0_arr[13][3]": 5247, "lpp_count_offset[0]": 5248, "sw_0_arr[11][0]": 5249, "data_rdy_vec[7]~feeder": 5250, "a_ram_data_in_bus[105]": 5251, "lpp_ram_data_out~47": 5252, "ram_data_out2[18]": 5253, "Add6~33": 5254, "core_real_in[6]~feeder": 5255, "twiddle_data[0][0][13]": 5256, "Add10~37": 5257, "Mux52~3": 5258, "core_imag_in[15]": 5259, "Add13~21": 5260, "sw_1_arr[2][0]~feeder": 5261, "butterfly_st2[2][1][2]": 5262, "valid_ctrl_int": 5263, "b_ram_data_in_bus[128]~feeder": 5264, "ram_data_out1~16": 5265, "r_array_out[1][14]": 5266, "twiddle_data[1][0][1]": 5267, "reg_no_twiddle[1][1][1]": 5268, "r_array_out[0][3]": 5269, "data_int[20]": 5270, "lpp_ram_data_out[0][3]": 5271, "reg_no_twiddle[6][0][4]~feeder": 5272, "ram_data_out1~35": 5273, "lpp_ram_data_out~13": 5274, "lpp_ram_data_out[2][13]": 5275, "offset_counter[5]": 5276, "Add10~61": 5277, "lpp_ram_data_out~44": 5278, "ram_a_not_b_vec~24": 5279, "a_ram_data_in_bus[83]~feeder": 5280, "sdetd.IDLE": 5281, "butterfly_st2[2][1][15]": 5282, "sw_2_arr[9][1]": 5283, "ram_in_reg[3][13]~feeder": 5284, "fft_real_out[10]": 5285, "lpp_ram_data_out[0][18]": 5286, "reg_no_twiddle[3][0][4]": 5287, "at_sink_data_int[29]~feeder": 5288, "Mux5~1": 5289, "butterfly_st2[2][0][17]": 5290, "data_int[39]": 5291, "a_ram_data_in_bus[10]~feeder": 5292, "Mux93~0": 5293, "at_source_sop_s": 5294, "fft_imag_out[12]~feeder": 5295, "reg_no_twiddle[6][1][3]": 5296, "b_ram_data_in_bus[102]~feeder": 5297, "a_ram_data_in_bus[69]~feeder": 5298, "sw_1_arr[12][1]": 5299, "fft_imag_out[1]~feeder": 5300, "data_in_r[0]~feeder": 5301, "data_int[29]": 5302, "twiddle_data[2][1][14]~feeder": 5303, "butterfly_st1[2][1][3]": 5304, "lpp_ram_data_out[0][33]": 5305, "ram_data_out3~23": 5306, "data_imag_o[1]~1": 5307, "sw_1_arr[10][1]": 5308, "core_imag_in[5]~feeder": 5309, "b_ram_data_in_bus[22]~feeder": 5310, "add_in_r_c[10]": 5311, "butterfly_st2[0][0][5]": 5312, "Mux62~1": 5313, "Mux0~6": 5314, "b_ram_data_in_bus[62]~feeder": 5315, "butterfly_st1[1][1][8]": 5316, "at_source_data[36]~feeder": 5317, "Mux41~3": 5318, "b_ram_data_in_bus[42]~feeder": 5319, "reg_no_twiddle[1][0][9]": 5320, "Add6~5": 5321, "reg_no_twiddle[4][0][1]": 5322, "en_d": 5323, "tdl_arr[8]~feeder": 5324, "wr_address_i_int[3]": 5325, "fft_dirn_held_o2": 5326, "a_ram_data_in_bus[66]": 5327, "sw_2_arr[3][1]": 5328, "butterfly_st2[2][0][15]": 5329, "b_ram_data_in_bus[51]~feeder": 5330, "ram_in_reg[5][14]~feeder": 5331, "data_real_o[1]": 5332, "at_source_data[21]": 5333, "i_array_out[0][7]": 5334, "ram_in_reg[3][6]~feeder": 5335, "reg_no_twiddle[2][1][11]~feeder": 5336, "Mux37~3": 5337, "result_rb[0]": 5338, "Mux27~0": 5339, "lpp_ram_data_out[3][20]": 5340, "ram_data_out3[13]": 5341, "add_in_i_b[2]": 5342, "sink_out_state.empty_and_ready": 5343, "a_ram_data_in_bus[14]~feeder": 5344, "add_in_i_d[13]": 5345, "sw_1_arr[9][1]": 5346, "b_ram_data_in_bus[24]": 5347, "a_ram_data_in_bus[141]~feeder": 5348, "reg_no_twiddle[0][0][3]": 5349, "sw_0_arr[8][2]": 5350, "fft_real_out[6]": 5351, "twiddle_data[0][1][6]": 5352, "butterfly_st2[2][1][6]": 5353, "Mux48~1": 5354, "data_int[18]": 5355, "Mux24~0": 5356, "data_real_in_reg[4]~feeder": 5357, "Selector2~1": 5358, "i_array_out[1][6]": 5359, "swd_tdl[0][0]": 5360, "swa_tdl[4][0]~feeder": 5361, "Mux39~2": 5362, "lpp_ram_data_out~36": 5363, "reg_no_twiddle[2][0][2]": 5364, "lpp_ram_data_out[1][17]": 5365, "b_ram_data_in_bus[10]": 5366, "a_ram_data_in_bus[82]~feeder": 5367, "b_ram_data_in_bus[74]~feeder": 5368, "r_array_out[1][5]": 5369, "lpp_ram_data_out[3][26]": 5370, "Mux108~6": 5371, "ram_in_reg[3][3]~feeder": 5372, "blk_exp_accum[2]": 5373, "out_cnt[0]": 5374, "swd_tdl[3][0]": 5375, "data_int1[35]": 5376, "reg_no_twiddle[2][0][5]~feeder": 5377, "a_ram_data_in_bus[68]~feeder": 5378, "Mux79~1": 5379, "butterfly_st1[1][1][15]": 5380, "data_int[15]~feeder": 5381, "ram_in_reg[6][16]~feeder": 5382, "reg_no_twiddle[5][0][3]": 5383, "twiddle_data[1][1][7]": 5384, "Mux17~1": 5385, "butterfly_st1[0][1][11]": 5386, "tdl_arr[11]~feeder": 5387, "twiddle_data[2][0][5]": 5388, "data_count_int[2]": 5389, "reg_no_twiddle[1][0][15]~feeder": 5390, "butterfly_st2[3][0][12]": 5391, "butterfly_st2[0][1][1]": 5392, "sw_0_arr[6][1]": 5393, "reg_no_twiddle[3][0][9]": 5394, "source_imag[13]~output": 5395, "a_ram_data_in_bus[112]~feeder": 5396, "butterfly_st1[0][0][10]": 5397, "twiddle_data[2][0][10]": 5398, "reg_no_twiddle[5][0][0]": 5399, "butterfly_st1[0][0][4]": 5400, "Mux109~0": 5401, "lpp_ram_data_out~53": 5402, "reg_no_twiddle[1][0][2]": 5403, "r_array_out[0][7]": 5404, "Mux47~2": 5405, "lpp_ram_data_out[1][23]": 5406, "sink_imag[8]~input": 5407, "a_ram_data_in_bus[105]~feeder": 5408, "Add16~57": 5409, "r_array_out[2][11]~feeder": 5410, "data_int[10]": 5411, "add_in_r_b[6]": 5412, "Mux61~2": 5413, "inverse~input": 5414, "a_ram_data_in_bus[115]": 5415, "r_array_out[2][0]": 5416, "core_imag_in[15]~feeder": 5417, "sw_0_arr[8][3]": 5418, "sw_0_arr[15][3]": 5419, "Mux77~2": 5420, "swd_tdl[9][0]": 5421, "ram_a_not_b_vec~19": 5422, "Add8~9": 5423, "Mux86~0": 5424, "at_source_data[26]~feeder": 5425, "reg_no_twiddle[2][1][13]~feeder": 5426, "twiddle_data[0][0][15]": 5427, "sink_imag[14]~input": 5428, "Add13~33": 5429, "b_ram_data_in_bus[119]": 5430, "butterfly_st1[0][0][2]": 5431, "fft_dirn_stream~0": 5432, "sink_imag[0]~input": 5433, "Mux73~3": 5434, "data_imag_in_reg[0]~feeder": 5435, "reg_no_twiddle[1][1][3]": 5436, "fft_real_out[13]": 5437, "reg_no_twiddle[3][0][10]": 5438, "twiddle_data[2][0][15]": 5439, "twiddle_data[2][0][16]": 5440, "b_ram_data_in_bus[137]~feeder": 5441, "twiddle_data[2][1][9]~feeder": 5442, "add_in_i_d[11]": 5443, "Add16~13": 5444, "a_ram_data_in_bus[98]": 5445, "result_ia[12]": 5446, "add_in_r_a[10]": 5447, "reg_no_twiddle[0][0][1]": 5448, "add_in_r_b[7]": 5449, "twad_temp[3]": 5450, "ram_a_not_b_vec~7": 5451, "ram_in_reg[6][14]~feeder": 5452, "twiddle_data[1][1][13]": 5453, "core_imag_in[5]": 5454, "add_in_i_d[16]": 5455, "p_tdl[12][0]": 5456, "at_sink_data_int[28]": 5457, "reg_no_twiddle[6][0][17]": 5458, "twiddle_data~35": 5459, "wc_vec[3]": 5460, "data_real_in_reg[1]": 5461, "data_in_i[3]": 5462, "sw_0_arr[5][1]": 5463, "b_ram_data_in_bus[45]~feeder": 5464, "Add8~33": 5465, "Add17~21": 5466, "reg_no_twiddle[4][0][3]~feeder": 5467, "data_imag_o[2]": 5468, "b_ram_data_in_bus[124]~feeder": 5469, "Mux9~1": 5470, "count_finished~0": 5471, "sw_1_arr[10][0]~feeder": 5472, "reg_no_twiddle[1][1][16]": 5473, "ram_data_out2[0]": 5474, "fft_real_out[3]~feeder": 5475, "data_in_r[12]": 5476, "gain_lut_8pts~3": 5477, "result_i_tmp[28]~feeder": 5478, "data_in_i[7]~feeder": 5479, "Add0~69": 5480, "b_ram_data_in_bus[122]~feeder": 5481, "a_ram_data_in_bus[61]": 5482, "lpp_ram_data_out~89": 5483, "Selector4~3": 5484, "add_in_i_b[14]": 5485, "ram_data_out0[27]": 5486, "butterfly_st1[1][1][18]": 5487, "ram_in_reg[1][9]~feeder": 5488, "r_array_out[1][0]": 5489, "ram_data_out0[19]": 5490, "sw_0_arr[14][3]~feeder": 5491, "Add17~69": 5492, "ram_a_not_b_vec[13]": 5493, "a_ram_data_in_bus[40]~feeder": 5494, "data_imag_in_reg[12]~feeder": 5495, "Mux114~0": 5496, "Mux113~0": 5497, "core_imag_in[4]~feeder": 5498, "b_ram_data_in_bus[104]~feeder": 5499, "twiddle_data~49": 5500, "reg_no_twiddle[6][0][1]": 5501, "Mux29~0": 5502, "a_ram_data_in_bus[128]~feeder": 5503, "core_real_in[5]~feeder": 5504, "at_sink_data_int[3]": 5505, "sink_real[16]~input": 5506, "Add15~77": 5507, "Add17~61": 5508, "core_imag_in[7]~feeder": 5509, "blk_exp_acc[0]": 5510, "fft_real_out[9]": 5511, "del_np_cnt[3]": 5512, "lpp_ram_data_out~94": 5513, "p_tdl[7][0]": 5514, "ram_data_out2~4": 5515, "a_ram_data_in_bus[0]~feeder": 5516, "a_ram_data_in_bus[8]~feeder": 5517, "data_real_in_reg[11]~feeder": 5518, "core_real_in[16]~feeder": 5519, "result_rb[11]": 5520, "ram_a_not_b_vec[21]": 5521, "add_in_i_a[9]~feeder": 5522, "Add16~61": 5523, "butterfly_st1[0][1][18]": 5524, "Add7~73": 5525, "reg_no_twiddle[2][1][8]": 5526, "fft_s2_cur.IDLE": 5527, "ram_data_out3~17": 5528, "butterfly_st2[2][1][4]": 5529, "del_np_cnt[2]": 5530, "r_array_out[3][5]": 5531, "butterfly_st2[1][0][12]": 5532, "ram_a_not_b_vec[8]": 5533, "b_ram_data_in_bus[142]": 5534, "Mux36~6": 5535, "lpp_ram_data_out~72": 5536, "twiddle_data[1][0][5]": 5537, "butterfly_st2[0][1][8]": 5538, "b_ram_data_in_bus[37]": 5539, "b_ram_data_in_bus[120]~feeder": 5540, "add_in_r_c[17]": 5541, "wraddress_b_bus[10]": 5542, "sw_0_arr[7][1]~feeder": 5543, "a_ram_data_in_bus[16]~feeder": 5544, "sw_0_arr[10][2]": 5545, "a_ram_data_in_bus[136]~feeder": 5546, "reg_no_twiddle[0][1][17]": 5547, "rdaddress_b_bus[5]": 5548, "i_array_out[2][10]": 5549, "usedw_is_0_dff": 5550, "Mux26~0": 5551, "source_state.start": 5552, "butterfly_st1[1][1][16]": 5553, "b_ram_data_in_bus[12]~feeder": 5554, "ram_data_out2~17": 5555, "add_in_r_a[15]": 5556, "Add10~77": 5557, "lpp_ram_data_out~114": 5558, "sink_error[1]~input": 5559, "sw_0_arr[1][3]": 5560, "b_ram_data_in_bus[27]": 5561, "b_ram_data_in_bus[6]~feeder": 5562, "data_in_r[1]": 5563, "add_in_r_a[14]": 5564, "ram_data_out1[1]": 5565, "reg_no_twiddle[6][1][6]": 5566, "lpp_ram_data_out~55": 5567, "lpp_ram_data_out[1][15]": 5568, "data_in_r[3]~feeder": 5569, "a_ram_data_in_bus[107]~feeder": 5570, "reg_no_twiddle[3][0][5]": 5571, "data_int1[21]~feeder": 5572, "data_real_in_reg[17]": 5573, "ram_in_reg[1][11]~feeder": 5574, "ram_in_reg[1][2]~_wirecell": 5575, "reg_no_twiddle[3][1][13]~feeder": 5576, "add_in_i_d[4]": 5577, "b_ram_data_in_bus[73]": 5578, "Mux15~3": 5579, "at_source_data[34]~feeder": 5580, "ram_in_reg[5][5]~feeder": 5581, "ram_a_not_b_vec~26": 5582, "Mux126~4": 5583, "a_ram_data_in_bus[54]": 5584, "butterfly_st1[1][0][2]": 5585, "at_source_data[16]~feeder": 5586, "Add12~13": 5587, "reg_no_twiddle[0][0][6]": 5588, "a_ram_data_in_bus[3]": 5589, "sdetd.BLOCK_READY~0": 5590, "butterfly_st2[2][1][13]": 5591, "twiddle_data~42": 5592, "sw_1_arr[7][0]~feeder": 5593, "butterfly_st1[1][1][12]": 5594, "Add10~41": 5595, "a_ram_data_in_bus[118]~feeder": 5596, "twad_tdl[4][0]~feeder": 5597, "swa_tdl[14][0]~feeder": 5598, "butterfly_st1[3][0][7]": 5599, "data_real_in_reg[13]~feeder": 5600, "del_np_cnt~4": 5601, "next_block_d2": 5602, "ram_in_reg[1][4]~feeder": 5603, "add_in_r_a[7]": 5604, "sink_eop~input": 5605, "p_tdl[0][1]": 5606, "twiddle_data[0][1][5]": 5607, "b_ram_data_in_bus[18]~feeder": 5608, "i_array_out[0][11]": 5609, "Mux10~2": 5610, "lpp_ram_data_out[1][31]": 5611, "at_source_data[25]~feeder": 5612, "swd_tdl[4][1]": 5613, "swa_tdl[1][1]": 5614, "r_array_out[3][13]": 5615, "b_ram_data_in_bus[35]~feeder": 5616, "result_ra[0]": 5617, "b_ram_data_in_bus[111]~feeder": 5618, "a_ram_data_in_bus[135]~feeder": 5619, "Add7~33": 5620, "p_tdl[6][0]": 5621, "gain_lut_8pts~10": 5622, "core_imag_in[12]~feeder": 5623, "data_in_r[16]": 5624, "Add12~17": 5625, "source_real[16]~output": 5626, "add_in_i_c[13]": 5627, "swa_tdl[14][0]": 5628, "reg_no_twiddle[4][0][2]": 5629, "reg_no_twiddle[4][1][7]": 5630, "b_ram_data_in_bus[64]~feeder": 5631, "ram_in_reg[3][1]~feeder": 5632, "fft_real_out[14]": 5633, "14'b00000000000000": 5634, "1'b1": 5635, "36'b000000000000000000000000000000000000": 5636, "sink_real[1]": 5637, "sink_real[17]": 5638, "1'b0": 5639, "sink_imag[11]": 5640, "sink_real[4]": 5641, "sink_valid": 5642, "sink_imag[4]": 5643, "sink_real[0]": 5644, "4'b0000": 5645, "sink_real[3]": 5646, "sink_imag[16]": 5647, "sink_real[15]": 5648, "sink_imag[1]": 5649, "source_ready": 5650, "sink_real[9]": 5651, "sink_imag[15]": 5652, "sink_imag[5]": 5653, "sink_real[13]": 5654, "sink_real[10]": 5655, "sink_real[5]": 5656, "sink_imag[7]": 5657, "sink_sop": 5658, "sink_real[14]": 5659, "sink_imag[6]": 5660, "sink_imag[13]": 5661, "sink_real[2]": 5662, "sink_imag[9]": 5663, "sink_real[11]": 5664, "sink_imag[2]": 5665, "sink_real[7]": 5666, "sink_error[0]": 5667, "sink_imag[3]": 5668, "sink_real[6]": 5669, "sink_real[12]": 5670, "sink_imag[17]": 5671, "sink_real[8]": 5672, "sink_imag[10]": 5673, "sink_imag[12]": 5674, "sink_imag[8]": 5675, "inverse": 5676, "sink_imag[14]": 5677, "sink_imag[0]": 5678, "sink_real[16]": 5679, "sink_error[1]": 5680, "sink_eop": 5681}