INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/EmbeddedSystems/Lecture4_Exercise1/Lecture4_Exercise1.srcs/sources_1/new/stopwatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch'
