
DS18B20-UART-DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086c0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c24  08008860  08008860  00009860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009484  08009484  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009484  08009484  0000a484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800948c  0800948c  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800948c  0800948c  0000a48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009490  08009490  0000a490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009494  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007d0  200001d8  0800966c  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a8  0800966c  0000b9a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c323  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000220e  00000000  00000000  0001752b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  00019740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000818  00000000  00000000  0001a1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e7b  00000000  00000000  0001aa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf56  00000000  00000000  0003188b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089f3b  00000000  00000000  0003e7e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c871c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c2c  00000000  00000000  000c8760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000cc38c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008848 	.word	0x08008848

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008848 	.word	0x08008848

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <DS18B20_Init>:

// Bus lock to prevent concurrent access
DS18B20_t *ds_bus_owner = NULL;

// Initialize DS18B20 driver and reset ROM search state
void DS18B20_Init(UART_HandleTypeDef *huart){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    ds_huart = huart;
 8000eec:	4a0e      	ldr	r2, [pc, #56]	@ (8000f28 <DS18B20_Init+0x44>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
    last_discrepancy = 0;
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <DS18B20_Init+0x48>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
    last_device_flag = 0;
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <DS18B20_Init+0x4c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < 8; i++){
 8000efe:	2300      	movs	r3, #0
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	e006      	b.n	8000f12 <DS18B20_Init+0x2e>
    	last_rom[i] = 0;
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	4a0b      	ldr	r2, [pc, #44]	@ (8000f34 <DS18B20_Init+0x50>)
 8000f08:	2100      	movs	r1, #0
 8000f0a:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 0; i < 8; i++){
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	2b07      	cmp	r3, #7
 8000f16:	d9f5      	bls.n	8000f04 <DS18B20_Init+0x20>
    }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000248 	.word	0x20000248
 8000f2c:	2000023e 	.word	0x2000023e
 8000f30:	2000023f 	.word	0x2000023f
 8000f34:	20000240 	.word	0x20000240

08000f38 <uart_init>:

// Reinitialize UART with selected baudrate
static void uart_init(uint32_t baudrate){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
    ds_huart->Init.BaudRate = baudrate;
 8000f40:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <uart_init+0x2c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	605a      	str	r2, [r3, #4]

    if (HAL_UART_Init(ds_huart) != HAL_OK) {
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <uart_init+0x2c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f003 fab9 	bl	80044c4 <HAL_UART_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <uart_init+0x24>
        Error_Handler();
 8000f58:	f000 fdf5 	bl	8001b46 <Error_Handler>
    }
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000248 	.word	0x20000248

08000f68 <ds_read>:

// Read one byte from 1-Wire bus using read slots
static void ds_read(void){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
    for (int i = 0; i < 8; i++) {
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	e007      	b.n	8000f84 <ds_read+0x1c>
        ds_tx_buf[i] = DS_ONE;
 8000f74:	4a11      	ldr	r2, [pc, #68]	@ (8000fbc <ds_read+0x54>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	22ff      	movs	r2, #255	@ 0xff
 8000f7c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	3301      	adds	r3, #1
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b07      	cmp	r3, #7
 8000f88:	ddf4      	ble.n	8000f74 <ds_read+0xc>
    }

    ds_rx_done = 0;
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc0 <ds_read+0x58>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
    ds_tx_done = 0;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <ds_read+0x5c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]

    HAL_UART_Receive_DMA(ds_huart, ds_rx_buf, 8);
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <ds_read+0x60>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2208      	movs	r2, #8
 8000f9c:	490b      	ldr	r1, [pc, #44]	@ (8000fcc <ds_read+0x64>)
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 fc7e 	bl	80048a0 <HAL_UART_Receive_DMA>
    HAL_UART_Transmit_DMA(ds_huart, ds_tx_buf, 8);
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <ds_read+0x60>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2208      	movs	r2, #8
 8000faa:	4904      	ldr	r1, [pc, #16]	@ (8000fbc <ds_read+0x54>)
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 fbfb 	bl	80047a8 <HAL_UART_Transmit_DMA>
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200001f4 	.word	0x200001f4
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	20000001 	.word	0x20000001
 8000fc8:	20000248 	.word	0x20000248
 8000fcc:	20000234 	.word	0x20000234

08000fd0 <ds_convert>:

// Convert received UART symbols into data byte
static uint8_t ds_convert(void){
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	71fb      	strb	r3, [r7, #7]

    for (int i = 0; i < 8; i++) {
 8000fda:	2300      	movs	r3, #0
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	e012      	b.n	8001006 <ds_convert+0x36>
        if (ds_rx_buf[i] == 0xFF) {
 8000fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <ds_convert+0x4c>)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2bff      	cmp	r3, #255	@ 0xff
 8000fea:	d109      	bne.n	8001000 <ds_convert+0x30>
            value |= (1 << i);
 8000fec:	2201      	movs	r2, #1
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	b25a      	sxtb	r2, r3
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	603b      	str	r3, [r7, #0]
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	2b07      	cmp	r3, #7
 800100a:	dde9      	ble.n	8000fe0 <ds_convert+0x10>
        }
    }

    return value;
 800100c:	79fb      	ldrb	r3, [r7, #7]
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000234 	.word	0x20000234

08001020 <ds_write>:

// Write one byte to 1-Wire bus
static void ds_write(uint8_t value){
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	e015      	b.n	800105c <ds_write+0x3c>
        if (value & (1 << i)) {
 8001030:	79fa      	ldrb	r2, [r7, #7]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	fa42 f303 	asr.w	r3, r2, r3
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	d005      	beq.n	800104c <ds_write+0x2c>
            ds_tx_buf[i] = DS_ONE;
 8001040:	4a0f      	ldr	r2, [pc, #60]	@ (8001080 <ds_write+0x60>)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4413      	add	r3, r2
 8001046:	22ff      	movs	r2, #255	@ 0xff
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e004      	b.n	8001056 <ds_write+0x36>
        } else {
            ds_tx_buf[i] = DS_ZERO;
 800104c:	4a0c      	ldr	r2, [pc, #48]	@ (8001080 <ds_write+0x60>)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4413      	add	r3, r2
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3301      	adds	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2b07      	cmp	r3, #7
 8001060:	dde6      	ble.n	8001030 <ds_write+0x10>
        }
    }

    ds_tx_done = 0;
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <ds_write+0x64>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit_DMA(ds_huart, ds_tx_buf, 8);
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <ds_write+0x68>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2208      	movs	r2, #8
 800106e:	4904      	ldr	r1, [pc, #16]	@ (8001080 <ds_write+0x60>)
 8001070:	4618      	mov	r0, r3
 8001072:	f003 fb99 	bl	80047a8 <HAL_UART_Transmit_DMA>
}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200001f4 	.word	0x200001f4
 8001084:	20000001 	.word	0x20000001
 8001088:	20000248 	.word	0x20000248

0800108c <ds_reset>:

// Generate 1-Wire reset pulse and detect presence
static int8_t ds_reset(){
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
	uart_init(9600);
 8001092:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8001096:	f7ff ff4f 	bl	8000f38 <uart_init>
	uint8_t data = 0xF0;
 800109a:	23f0      	movs	r3, #240	@ 0xf0
 800109c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(ds_huart, &data, 1, 100);
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <ds_reset+0x5c>)
 80010a0:	6818      	ldr	r0, [r3, #0]
 80010a2:	1df9      	adds	r1, r7, #7
 80010a4:	2364      	movs	r3, #100	@ 0x64
 80010a6:	2201      	movs	r2, #1
 80010a8:	f003 fa5c 	bl	8004564 <HAL_UART_Transmit>
	if(HAL_UART_Receive(ds_huart, &data, 1, 1000) != HAL_OK){
 80010ac:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <ds_reset+0x5c>)
 80010ae:	6818      	ldr	r0, [r3, #0]
 80010b0:	1df9      	adds	r1, r7, #7
 80010b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b6:	2201      	movs	r2, #1
 80010b8:	f003 fadf 	bl	800467a <HAL_UART_Receive>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <ds_reset+0x3c>
		return -1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	e00a      	b.n	80010de <ds_reset+0x52>
	}
	if(data == 0xF0){
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2bf0      	cmp	r3, #240	@ 0xf0
 80010cc:	d102      	bne.n	80010d4 <ds_reset+0x48>
		return -2;
 80010ce:	f06f 0301 	mvn.w	r3, #1
 80010d2:	e004      	b.n	80010de <ds_reset+0x52>
	}
	uart_init(115200);
 80010d4:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80010d8:	f7ff ff2e 	bl	8000f38 <uart_init>

	return 1;
 80010dc:	2301      	movs	r3, #1
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000248 	.word	0x20000248

080010ec <ds_write_address>:

// Write ROM or data bytes bit-by-bit
static void ds_write_address(const uint8_t *data, uint8_t len){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	70fb      	strb	r3, [r7, #3]
    for (uint8_t byte = 0; byte < len; byte++) {
 80010f8:	2300      	movs	r3, #0
 80010fa:	73fb      	strb	r3, [r7, #15]
 80010fc:	e026      	b.n	800114c <ds_write_address+0x60>
        for (uint8_t bit = 0; bit < 8; bit++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	73bb      	strb	r3, [r7, #14]
 8001102:	e01d      	b.n	8001140 <ds_write_address+0x54>
            if (data[byte] & (1 << bit)) {
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	fa42 f303 	asr.w	r3, r2, r3
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	2b00      	cmp	r3, #0
 800111a:	d007      	beq.n	800112c <ds_write_address+0x40>
                ds_tx_buf[byte * 8 + bit] = DS_ONE;
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	00da      	lsls	r2, r3, #3
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	4413      	add	r3, r2
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <ds_write_address+0x8c>)
 8001126:	21ff      	movs	r1, #255	@ 0xff
 8001128:	54d1      	strb	r1, [r2, r3]
 800112a:	e006      	b.n	800113a <ds_write_address+0x4e>
            } else {
                ds_tx_buf[byte * 8 + bit] = DS_ZERO;
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	00da      	lsls	r2, r3, #3
 8001130:	7bbb      	ldrb	r3, [r7, #14]
 8001132:	4413      	add	r3, r2
 8001134:	4a10      	ldr	r2, [pc, #64]	@ (8001178 <ds_write_address+0x8c>)
 8001136:	2100      	movs	r1, #0
 8001138:	54d1      	strb	r1, [r2, r3]
        for (uint8_t bit = 0; bit < 8; bit++) {
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	3301      	adds	r3, #1
 800113e:	73bb      	strb	r3, [r7, #14]
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	2b07      	cmp	r3, #7
 8001144:	d9de      	bls.n	8001104 <ds_write_address+0x18>
    for (uint8_t byte = 0; byte < len; byte++) {
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	3301      	adds	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
 800114c:	7bfa      	ldrb	r2, [r7, #15]
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	429a      	cmp	r2, r3
 8001152:	d3d4      	bcc.n	80010fe <ds_write_address+0x12>
            }
        }
    }

    ds_tx_done = 0;
 8001154:	4b09      	ldr	r3, [pc, #36]	@ (800117c <ds_write_address+0x90>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(ds_huart, ds_tx_buf, len * 8);
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <ds_write_address+0x94>)
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	b29b      	uxth	r3, r3
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	b29b      	uxth	r3, r3
 8001166:	461a      	mov	r2, r3
 8001168:	4903      	ldr	r1, [pc, #12]	@ (8001178 <ds_write_address+0x8c>)
 800116a:	f003 fb1d 	bl	80047a8 <HAL_UART_Transmit_DMA>
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	200001f4 	.word	0x200001f4
 800117c:	20000001 	.word	0x20000001
 8001180:	20000248 	.word	0x20000248

08001184 <ds_read_bit>:

// Read single 1-Wire bit
uint8_t ds_read_bit(void){
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
    ds_rx_done = 0;
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <ds_read_bit+0x58>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
    ds_tx_done = 0;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <ds_read_bit+0x5c>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]

    uint8_t ds_rx_bit = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	71fb      	strb	r3, [r7, #7]
    uint8_t ds_tx_bit = DS_ONE;
 800119a:	23ff      	movs	r3, #255	@ 0xff
 800119c:	71bb      	strb	r3, [r7, #6]

    HAL_UART_Receive_DMA(ds_huart, &ds_rx_bit, 1);
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <ds_read_bit+0x60>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	1df9      	adds	r1, r7, #7
 80011a4:	2201      	movs	r2, #1
 80011a6:	4618      	mov	r0, r3
 80011a8:	f003 fb7a 	bl	80048a0 <HAL_UART_Receive_DMA>
    HAL_UART_Transmit_DMA(ds_huart, &ds_tx_bit, 1);
 80011ac:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <ds_read_bit+0x60>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	1db9      	adds	r1, r7, #6
 80011b2:	2201      	movs	r2, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f003 faf7 	bl	80047a8 <HAL_UART_Transmit_DMA>

    while (!ds_rx_done);
 80011ba:	bf00      	nop
 80011bc:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <ds_read_bit+0x58>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0fa      	beq.n	80011bc <ds_read_bit+0x38>
    if(ds_rx_bit == 0xFF){
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	2bff      	cmp	r3, #255	@ 0xff
 80011ca:	d101      	bne.n	80011d0 <ds_read_bit+0x4c>
    	return 1;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e000      	b.n	80011d2 <ds_read_bit+0x4e>
    }
    return 0;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000000 	.word	0x20000000
 80011e0:	20000001 	.word	0x20000001
 80011e4:	20000248 	.word	0x20000248

080011e8 <ds_write_bit>:

// Write single 1-Wire bit
static void ds_write_bit(uint8_t bit){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	uint8_t b = DS_ZERO;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]
	if(bit){
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <ds_write_bit+0x18>
		b = DS_ONE;
 80011fc:	23ff      	movs	r3, #255	@ 0xff
 80011fe:	73fb      	strb	r3, [r7, #15]
	}
    HAL_UART_Transmit(ds_huart, &b, 1, 5);
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <ds_write_bit+0x30>)
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	f107 010f 	add.w	r1, r7, #15
 8001208:	2305      	movs	r3, #5
 800120a:	2201      	movs	r2, #1
 800120c:	f003 f9aa 	bl	8004564 <HAL_UART_Transmit>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000248 	.word	0x20000248

0800121c <DS18B20_SearchRom>:

// Perform ROM search algorithm to find next device
uint8_t DS18B20_SearchRom(DS18B20_t* thermometer){
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
    uint8_t bit_number = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	77fb      	strb	r3, [r7, #31]
    uint8_t last_zero = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	77bb      	strb	r3, [r7, #30]
    uint8_t rom_byte_number = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	777b      	strb	r3, [r7, #29]
    uint8_t rom_byte_mask = 1;
 8001230:	2301      	movs	r3, #1
 8001232:	773b      	strb	r3, [r7, #28]
    uint8_t rom[8] = {0};
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]

    if (last_device_flag) {
 800123e:	4b57      	ldr	r3, [pc, #348]	@ (800139c <DS18B20_SearchRom+0x180>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <DS18B20_SearchRom+0x2e>
        return 0;
 8001246:	2300      	movs	r3, #0
 8001248:	e0a3      	b.n	8001392 <DS18B20_SearchRom+0x176>
    }

    if (ds_reset() != 1) {
 800124a:	f7ff ff1f 	bl	800108c <ds_reset>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	d007      	beq.n	8001264 <DS18B20_SearchRom+0x48>
    	last_discrepancy = 0;
 8001254:	4b52      	ldr	r3, [pc, #328]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
    	last_device_flag  = 0;
 800125a:	4b50      	ldr	r3, [pc, #320]	@ (800139c <DS18B20_SearchRom+0x180>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
        return 0;
 8001260:	2300      	movs	r3, #0
 8001262:	e096      	b.n	8001392 <DS18B20_SearchRom+0x176>
    }

    ds_write(CMD_SEARCH_ROM);
 8001264:	20f0      	movs	r0, #240	@ 0xf0
 8001266:	f7ff fedb 	bl	8001020 <ds_write>
    while(!ds_tx_done);
 800126a:	bf00      	nop
 800126c:	4b4d      	ldr	r3, [pc, #308]	@ (80013a4 <DS18B20_SearchRom+0x188>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0fa      	beq.n	800126c <DS18B20_SearchRom+0x50>

    while (rom_byte_number < 8) {
 8001276:	e061      	b.n	800133c <DS18B20_SearchRom+0x120>
        uint8_t r0 = ds_read_bit();
 8001278:	f7ff ff84 	bl	8001184 <ds_read_bit>
 800127c:	4603      	mov	r3, r0
 800127e:	74fb      	strb	r3, [r7, #19]
        uint8_t r1 = ds_read_bit();
 8001280:	f7ff ff80 	bl	8001184 <ds_read_bit>
 8001284:	4603      	mov	r3, r0
 8001286:	74bb      	strb	r3, [r7, #18]

        if (r0 == 1 && r1 == 1) {
 8001288:	7cfb      	ldrb	r3, [r7, #19]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d10a      	bne.n	80012a4 <DS18B20_SearchRom+0x88>
 800128e:	7cbb      	ldrb	r3, [r7, #18]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d107      	bne.n	80012a4 <DS18B20_SearchRom+0x88>
        	last_discrepancy = 0;
 8001294:	4b42      	ldr	r3, [pc, #264]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
        	last_device_flag  = 0;
 800129a:	4b40      	ldr	r3, [pc, #256]	@ (800139c <DS18B20_SearchRom+0x180>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
            return 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	e076      	b.n	8001392 <DS18B20_SearchRom+0x176>
        }

        uint8_t chosen_bit;

        if (r0 == 0 && r1 == 0) {
 80012a4:	7cfb      	ldrb	r3, [r7, #19]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d122      	bne.n	80012f0 <DS18B20_SearchRom+0xd4>
 80012aa:	7cbb      	ldrb	r3, [r7, #18]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d11f      	bne.n	80012f0 <DS18B20_SearchRom+0xd4>
            if (bit_number < last_discrepancy) {
 80012b0:	4b3b      	ldr	r3, [pc, #236]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	7ffa      	ldrb	r2, [r7, #31]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d20d      	bcs.n	80012d6 <DS18B20_SearchRom+0xba>
            	if(last_rom[rom_byte_number] & rom_byte_mask){
 80012ba:	7f7b      	ldrb	r3, [r7, #29]
 80012bc:	4a3a      	ldr	r2, [pc, #232]	@ (80013a8 <DS18B20_SearchRom+0x18c>)
 80012be:	5cd2      	ldrb	r2, [r2, r3]
 80012c0:	7f3b      	ldrb	r3, [r7, #28]
 80012c2:	4013      	ands	r3, r2
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d002      	beq.n	80012d0 <DS18B20_SearchRom+0xb4>
            		chosen_bit = 1;
 80012ca:	2301      	movs	r3, #1
 80012cc:	76fb      	strb	r3, [r7, #27]
            if (bit_number < last_discrepancy) {
 80012ce:	e011      	b.n	80012f4 <DS18B20_SearchRom+0xd8>
            	}
            	else{
            		chosen_bit = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	76fb      	strb	r3, [r7, #27]
            if (bit_number < last_discrepancy) {
 80012d4:	e00e      	b.n	80012f4 <DS18B20_SearchRom+0xd8>
            	}
            } else if (bit_number == last_discrepancy) {
 80012d6:	4b32      	ldr	r3, [pc, #200]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	7ffa      	ldrb	r2, [r7, #31]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d102      	bne.n	80012e6 <DS18B20_SearchRom+0xca>
                chosen_bit = 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	76fb      	strb	r3, [r7, #27]
            if (bit_number < last_discrepancy) {
 80012e4:	e006      	b.n	80012f4 <DS18B20_SearchRom+0xd8>
            } else {
                chosen_bit = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	76fb      	strb	r3, [r7, #27]
                last_zero = bit_number;
 80012ea:	7ffb      	ldrb	r3, [r7, #31]
 80012ec:	77bb      	strb	r3, [r7, #30]
            if (bit_number < last_discrepancy) {
 80012ee:	e001      	b.n	80012f4 <DS18B20_SearchRom+0xd8>
            }
        } else {
            chosen_bit = r0;
 80012f0:	7cfb      	ldrb	r3, [r7, #19]
 80012f2:	76fb      	strb	r3, [r7, #27]
        }

        ds_write_bit(chosen_bit);
 80012f4:	7efb      	ldrb	r3, [r7, #27]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff76 	bl	80011e8 <ds_write_bit>

        if (chosen_bit) {
 80012fc:	7efb      	ldrb	r3, [r7, #27]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00c      	beq.n	800131c <DS18B20_SearchRom+0x100>
            rom[rom_byte_number] |= rom_byte_mask;
 8001302:	7f7b      	ldrb	r3, [r7, #29]
 8001304:	3320      	adds	r3, #32
 8001306:	443b      	add	r3, r7
 8001308:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800130c:	7f7b      	ldrb	r3, [r7, #29]
 800130e:	7f3a      	ldrb	r2, [r7, #28]
 8001310:	430a      	orrs	r2, r1
 8001312:	b2d2      	uxtb	r2, r2
 8001314:	3320      	adds	r3, #32
 8001316:	443b      	add	r3, r7
 8001318:	f803 2c18 	strb.w	r2, [r3, #-24]
        }

        bit_number++;
 800131c:	7ffb      	ldrb	r3, [r7, #31]
 800131e:	3301      	adds	r3, #1
 8001320:	77fb      	strb	r3, [r7, #31]
        if (rom_byte_mask & 0x80) {
 8001322:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001326:	2b00      	cmp	r3, #0
 8001328:	da05      	bge.n	8001336 <DS18B20_SearchRom+0x11a>
            rom_byte_mask = 1;
 800132a:	2301      	movs	r3, #1
 800132c:	773b      	strb	r3, [r7, #28]
            rom_byte_number++;
 800132e:	7f7b      	ldrb	r3, [r7, #29]
 8001330:	3301      	adds	r3, #1
 8001332:	777b      	strb	r3, [r7, #29]
 8001334:	e002      	b.n	800133c <DS18B20_SearchRom+0x120>
        } else {
            rom_byte_mask <<= 1;
 8001336:	7f3b      	ldrb	r3, [r7, #28]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	773b      	strb	r3, [r7, #28]
    while (rom_byte_number < 8) {
 800133c:	7f7b      	ldrb	r3, [r7, #29]
 800133e:	2b07      	cmp	r3, #7
 8001340:	d99a      	bls.n	8001278 <DS18B20_SearchRom+0x5c>
        }

    }

    last_discrepancy = last_zero;
 8001342:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 8001344:	7fbb      	ldrb	r3, [r7, #30]
 8001346:	7013      	strb	r3, [r2, #0]
    if (last_discrepancy == 0) {
 8001348:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <DS18B20_SearchRom+0x184>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d102      	bne.n	8001356 <DS18B20_SearchRom+0x13a>
    	last_device_flag = 1;
 8001350:	4b12      	ldr	r3, [pc, #72]	@ (800139c <DS18B20_SearchRom+0x180>)
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 0; i < 8; i++) {
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	e016      	b.n	800138a <DS18B20_SearchRom+0x16e>
    	thermometer->address[i] = rom[i];
 800135c:	f107 0208 	add.w	r2, r7, #8
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	4413      	add	r3, r2
 8001364:	7819      	ldrb	r1, [r3, #0]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	4413      	add	r3, r2
 800136c:	460a      	mov	r2, r1
 800136e:	701a      	strb	r2, [r3, #0]
        last_rom[i] = rom[i];
 8001370:	f107 0208 	add.w	r2, r7, #8
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	4413      	add	r3, r2
 8001378:	7819      	ldrb	r1, [r3, #0]
 800137a:	4a0b      	ldr	r2, [pc, #44]	@ (80013a8 <DS18B20_SearchRom+0x18c>)
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	4413      	add	r3, r2
 8001380:	460a      	mov	r2, r1
 8001382:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	3301      	adds	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	2b07      	cmp	r3, #7
 800138e:	dde5      	ble.n	800135c <DS18B20_SearchRom+0x140>
    }

    return 1;
 8001390:	2301      	movs	r3, #1
}
 8001392:	4618      	mov	r0, r3
 8001394:	3720      	adds	r7, #32
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000023f 	.word	0x2000023f
 80013a0:	2000023e 	.word	0x2000023e
 80013a4:	20000001 	.word	0x20000001
 80013a8:	20000240 	.word	0x20000240

080013ac <DS18B20_Handle>:

// Main DS18B20 state machine
void DS18B20_Handle(DS18B20_t* thermometer){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
    if (ds_bus_owner != NULL && ds_bus_owner != thermometer) {
 80013b4:	4b95      	ldr	r3, [pc, #596]	@ (800160c <DS18B20_Handle+0x260>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d005      	beq.n	80013c8 <DS18B20_Handle+0x1c>
 80013bc:	4b93      	ldr	r3, [pc, #588]	@ (800160c <DS18B20_Handle+0x260>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	f040 8159 	bne.w	800167a <DS18B20_Handle+0x2ce>
        return;
    }
	uint32_t now = GET_MILLIS_F();
 80013c8:	f001 f950 	bl	800266c <HAL_GetTick>
 80013cc:	60f8      	str	r0, [r7, #12]
    switch (thermometer->state) {
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	7bdb      	ldrb	r3, [r3, #15]
 80013d2:	2b0e      	cmp	r3, #14
 80013d4:	f200 8153 	bhi.w	800167e <DS18B20_Handle+0x2d2>
 80013d8:	a201      	add	r2, pc, #4	@ (adr r2, 80013e0 <DS18B20_Handle+0x34>)
 80013da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013de:	bf00      	nop
 80013e0:	0800167f 	.word	0x0800167f
 80013e4:	0800141d 	.word	0x0800141d
 80013e8:	0800142b 	.word	0x0800142b
 80013ec:	0800146d 	.word	0x0800146d
 80013f0:	08001493 	.word	0x08001493
 80013f4:	080014bd 	.word	0x080014bd
 80013f8:	080014ef 	.word	0x080014ef
 80013fc:	08001527 	.word	0x08001527
 8001400:	08001551 	.word	0x08001551
 8001404:	08001577 	.word	0x08001577
 8001408:	0800159d 	.word	0x0800159d
 800140c:	080015bf 	.word	0x080015bf
 8001410:	080015df 	.word	0x080015df
 8001414:	08001619 	.word	0x08001619
 8001418:	0800167f 	.word	0x0800167f
    case DS_IDLE:
        break;
    case DS_WAIT_ACCESS:
    	ds_bus_owner = thermometer;
 800141c:	4a7b      	ldr	r2, [pc, #492]	@ (800160c <DS18B20_Handle+0x260>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
    	thermometer->state = DS_RESET;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2202      	movs	r2, #2
 8001426:	73da      	strb	r2, [r3, #15]
        break;
 8001428:	e12a      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_RESET:
    	if (!ds_tx_done || !ds_rx_done) {
 800142a:	4b79      	ldr	r3, [pc, #484]	@ (8001610 <DS18B20_Handle+0x264>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	f000 8125 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 8001436:	4b77      	ldr	r3, [pc, #476]	@ (8001614 <DS18B20_Handle+0x268>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 811f 	beq.w	8001680 <DS18B20_Handle+0x2d4>
    		break;
    	}
    	thermometer->presence = ds_reset();
 8001442:	f7ff fe23 	bl	800108c <ds_reset>
 8001446:	4603      	mov	r3, r0
 8001448:	b2da      	uxtb	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	739a      	strb	r2, [r3, #14]
    	if(thermometer->presence != 1){
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7b9b      	ldrb	r3, [r3, #14]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d006      	beq.n	8001464 <DS18B20_Handle+0xb8>
    		thermometer->state = DS_ERROR;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	220e      	movs	r2, #14
 800145a:	73da      	strb	r2, [r3, #15]
    		ds_bus_owner = NULL;
 800145c:	4b6b      	ldr	r3, [pc, #428]	@ (800160c <DS18B20_Handle+0x260>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
    		break;
 8001462:	e10d      	b.n	8001680 <DS18B20_Handle+0x2d4>
    	}
    	thermometer->state = DS_MATCH_ROM;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2203      	movs	r2, #3
 8001468:	73da      	strb	r2, [r3, #15]
        break;
 800146a:	e109      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_MATCH_ROM:
    	if (!ds_tx_done || !ds_rx_done) break;
 800146c:	4b68      	ldr	r3, [pc, #416]	@ (8001610 <DS18B20_Handle+0x264>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	f000 8104 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 8001478:	4b66      	ldr	r3, [pc, #408]	@ (8001614 <DS18B20_Handle+0x268>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 80fe 	beq.w	8001680 <DS18B20_Handle+0x2d4>
        ds_write(CMD_MATCH_ROM);
 8001484:	2055      	movs	r0, #85	@ 0x55
 8001486:	f7ff fdcb 	bl	8001020 <ds_write>
        thermometer->state = DS_SEND_ADDRESS;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2204      	movs	r2, #4
 800148e:	73da      	strb	r2, [r3, #15]
        break;
 8001490:	e0f6      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_SEND_ADDRESS:
    	if (!ds_tx_done || !ds_rx_done) break;
 8001492:	4b5f      	ldr	r3, [pc, #380]	@ (8001610 <DS18B20_Handle+0x264>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 80f1 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 800149e:	4b5d      	ldr	r3, [pc, #372]	@ (8001614 <DS18B20_Handle+0x268>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 80eb 	beq.w	8001680 <DS18B20_Handle+0x2d4>
    	ds_write_address(thermometer->address, 8);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2108      	movs	r1, #8
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fe1c 	bl	80010ec <ds_write_address>
    	thermometer->state = DS_CONVERT_T;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2205      	movs	r2, #5
 80014b8:	73da      	strb	r2, [r3, #15]
    	break;
 80014ba:	e0e1      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_CONVERT_T:
    	if (!ds_tx_done || !ds_rx_done) break;
 80014bc:	4b54      	ldr	r3, [pc, #336]	@ (8001610 <DS18B20_Handle+0x264>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f000 80dc 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 80014c8:	4b52      	ldr	r3, [pc, #328]	@ (8001614 <DS18B20_Handle+0x268>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 80d6 	beq.w	8001680 <DS18B20_Handle+0x2d4>
        ds_write(CMD_CONVERT);
 80014d4:	2044      	movs	r0, #68	@ 0x44
 80014d6:	f7ff fda3 	bl	8001020 <ds_write>
        thermometer->last_conv = now;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	611a      	str	r2, [r3, #16]
        thermometer->state = DS_WAIT_CONVERSION;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2206      	movs	r2, #6
 80014e4:	73da      	strb	r2, [r3, #15]
        ds_bus_owner = NULL;
 80014e6:	4b49      	ldr	r3, [pc, #292]	@ (800160c <DS18B20_Handle+0x260>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
        break;
 80014ec:	e0c8      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_WAIT_CONVERSION:
    	if (!ds_tx_done || !ds_rx_done) {
 80014ee:	4b48      	ldr	r3, [pc, #288]	@ (8001610 <DS18B20_Handle+0x264>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80c3 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 80014fa:	4b46      	ldr	r3, [pc, #280]	@ (8001614 <DS18B20_Handle+0x268>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80bd 	beq.w	8001680 <DS18B20_Handle+0x2d4>
    		break;
    	}
    	if (now - thermometer->last_conv < 750) {
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8001512:	4293      	cmp	r3, r2
 8001514:	d803      	bhi.n	800151e <DS18B20_Handle+0x172>
    		ds_bus_owner = NULL;
 8001516:	4b3d      	ldr	r3, [pc, #244]	@ (800160c <DS18B20_Handle+0x260>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
            break;
 800151c:	e0b0      	b.n	8001680 <DS18B20_Handle+0x2d4>
        }
        thermometer->state = DS_RESET_2;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2207      	movs	r2, #7
 8001522:	73da      	strb	r2, [r3, #15]
        break;
 8001524:	e0ac      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_RESET_2:
    	thermometer->presence = ds_reset();
 8001526:	f7ff fdb1 	bl	800108c <ds_reset>
 800152a:	4603      	mov	r3, r0
 800152c:	b2da      	uxtb	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	739a      	strb	r2, [r3, #14]
    	if(thermometer->presence != 1){
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	7b9b      	ldrb	r3, [r3, #14]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d006      	beq.n	8001548 <DS18B20_Handle+0x19c>
    		thermometer->state = DS_ERROR;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	220e      	movs	r2, #14
 800153e:	73da      	strb	r2, [r3, #15]
    		ds_bus_owner = NULL;
 8001540:	4b32      	ldr	r3, [pc, #200]	@ (800160c <DS18B20_Handle+0x260>)
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
    		break;
 8001546:	e09b      	b.n	8001680 <DS18B20_Handle+0x2d4>
    	}
    	thermometer->state = DS_MATCH_ROM_2;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2208      	movs	r2, #8
 800154c:	73da      	strb	r2, [r3, #15]
        break;
 800154e:	e097      	b.n	8001680 <DS18B20_Handle+0x2d4>

    case DS_MATCH_ROM_2:
    	if (!ds_tx_done || !ds_rx_done) break;
 8001550:	4b2f      	ldr	r3, [pc, #188]	@ (8001610 <DS18B20_Handle+0x264>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 8092 	beq.w	8001680 <DS18B20_Handle+0x2d4>
 800155c:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <DS18B20_Handle+0x268>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	f000 808c 	beq.w	8001680 <DS18B20_Handle+0x2d4>
        ds_write(CMD_MATCH_ROM);
 8001568:	2055      	movs	r0, #85	@ 0x55
 800156a:	f7ff fd59 	bl	8001020 <ds_write>
        thermometer->state = DS_SEND_ADDRESS_2;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2209      	movs	r2, #9
 8001572:	73da      	strb	r2, [r3, #15]
        break;
 8001574:	e084      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_SEND_ADDRESS_2:
    	if (!ds_tx_done || !ds_rx_done) break;
 8001576:	4b26      	ldr	r3, [pc, #152]	@ (8001610 <DS18B20_Handle+0x264>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d07f      	beq.n	8001680 <DS18B20_Handle+0x2d4>
 8001580:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <DS18B20_Handle+0x268>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d07a      	beq.n	8001680 <DS18B20_Handle+0x2d4>
    	ds_write_address(thermometer->address, 8);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2108      	movs	r1, #8
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fdac 	bl	80010ec <ds_write_address>
    	thermometer->state = DS_READ;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	220a      	movs	r2, #10
 8001598:	73da      	strb	r2, [r3, #15]
    	break;
 800159a:	e071      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_READ:
    	if (!ds_tx_done || !ds_rx_done) break;
 800159c:	4b1c      	ldr	r3, [pc, #112]	@ (8001610 <DS18B20_Handle+0x264>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d06c      	beq.n	8001680 <DS18B20_Handle+0x2d4>
 80015a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <DS18B20_Handle+0x268>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d067      	beq.n	8001680 <DS18B20_Handle+0x2d4>
        ds_write(CMD_READ);
 80015b0:	20be      	movs	r0, #190	@ 0xbe
 80015b2:	f7ff fd35 	bl	8001020 <ds_write>
        thermometer->state = DS_READ_LSB;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	220b      	movs	r2, #11
 80015ba:	73da      	strb	r2, [r3, #15]
        break;
 80015bc:	e060      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_READ_LSB:
    	if (!ds_tx_done || !ds_rx_done) break;
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <DS18B20_Handle+0x264>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d05b      	beq.n	8001680 <DS18B20_Handle+0x2d4>
 80015c8:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <DS18B20_Handle+0x268>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d056      	beq.n	8001680 <DS18B20_Handle+0x2d4>
    	ds_read();
 80015d2:	f7ff fcc9 	bl	8000f68 <ds_read>
    	thermometer->state = DS_READ_MSB;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	220c      	movs	r2, #12
 80015da:	73da      	strb	r2, [r3, #15]
    	break;
 80015dc:	e050      	b.n	8001680 <DS18B20_Handle+0x2d4>
    case DS_READ_MSB:
    	if (!ds_tx_done || !ds_rx_done) break;
 80015de:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <DS18B20_Handle+0x264>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d04b      	beq.n	8001680 <DS18B20_Handle+0x2d4>
 80015e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <DS18B20_Handle+0x268>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d046      	beq.n	8001680 <DS18B20_Handle+0x2d4>
    	thermometer->lsb = ds_convert();
 80015f2:	f7ff fced 	bl	8000fd0 <ds_convert>
 80015f6:	4603      	mov	r3, r0
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	731a      	strb	r2, [r3, #12]
    	ds_read();
 80015fe:	f7ff fcb3 	bl	8000f68 <ds_read>
    	thermometer->state = DS_CALC;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	220d      	movs	r2, #13
 8001606:	73da      	strb	r2, [r3, #15]
    	break;
 8001608:	e03a      	b.n	8001680 <DS18B20_Handle+0x2d4>
 800160a:	bf00      	nop
 800160c:	2000024c 	.word	0x2000024c
 8001610:	20000001 	.word	0x20000001
 8001614:	20000000 	.word	0x20000000
    case DS_CALC:
    	if (!ds_tx_done || !ds_rx_done) break;
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <DS18B20_Handle+0x2dc>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d02e      	beq.n	8001680 <DS18B20_Handle+0x2d4>
 8001622:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <DS18B20_Handle+0x2e0>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b00      	cmp	r3, #0
 800162a:	d029      	beq.n	8001680 <DS18B20_Handle+0x2d4>
    	thermometer->msb = ds_convert();
 800162c:	f7ff fcd0 	bl	8000fd0 <ds_convert>
 8001630:	4603      	mov	r3, r0
 8001632:	461a      	mov	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	735a      	strb	r2, [r3, #13]
    	temp = (int16_t)((thermometer->msb << 8) | thermometer->lsb);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	7b5b      	ldrb	r3, [r3, #13]
 800163c:	b21b      	sxth	r3, r3
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b21a      	sxth	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7b1b      	ldrb	r3, [r3, #12]
 8001646:	b21b      	sxth	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b21a      	sxth	r2, r3
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <DS18B20_Handle+0x2e4>)
 800164e:	801a      	strh	r2, [r3, #0]
    	thermometer->temperature = (float)temp / 16.0f;
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <DS18B20_Handle+0x2e4>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	b21b      	sxth	r3, r3
 8001656:	ee07 3a90 	vmov	s15, r3
 800165a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800165e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001662:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	edc3 7a02 	vstr	s15, [r3, #8]
    	thermometer->state = DS_IDLE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	73da      	strb	r2, [r3, #15]
    	ds_bus_owner = NULL;
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <DS18B20_Handle+0x2e8>)
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
		break;
 8001678:	e002      	b.n	8001680 <DS18B20_Handle+0x2d4>
        return;
 800167a:	bf00      	nop
 800167c:	e000      	b.n	8001680 <DS18B20_Handle+0x2d4>

    case DS_ERROR:
    	break;
    default:
        break;
 800167e:	bf00      	nop
    }
}
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000001 	.word	0x20000001
 800168c:	20000000 	.word	0x20000000
 8001690:	2000023c 	.word	0x2000023c
 8001694:	2000024c 	.word	0x2000024c

08001698 <DS18B20_Measure>:
	ds_bus_owner = NULL;
	return 1;
}

// Start temperature measurement
void DS18B20_Measure(DS18B20_t* thermometer){
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	if(thermometer->state == DS_IDLE){
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7bdb      	ldrb	r3, [r3, #15]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d102      	bne.n	80016ae <DS18B20_Measure+0x16>
		thermometer->state = DS_WAIT_ACCESS;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2201      	movs	r2, #1
 80016ac:	73da      	strb	r2, [r3, #15]
	}
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
	...

080016bc <DS18B20_RX_Callback>:

// UART RX DMA completion callback
void DS18B20_RX_Callback(UART_HandleTypeDef *huart){
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
    if (huart == ds_huart) {
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <DS18B20_RX_Callback+0x24>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d102      	bne.n	80016d4 <DS18B20_RX_Callback+0x18>
    	ds_rx_done = 1;
 80016ce:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <DS18B20_RX_Callback+0x28>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	701a      	strb	r2, [r3, #0]
    }

}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	20000248 	.word	0x20000248
 80016e4:	20000000 	.word	0x20000000

080016e8 <DS18B20_TX_Callback>:

// UART TX DMA completion callback
void DS18B20_TX_Callback(UART_HandleTypeDef *huart){
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
    if (huart == ds_huart) {
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <DS18B20_TX_Callback+0x24>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d102      	bne.n	8001700 <DS18B20_TX_Callback+0x18>
    	ds_tx_done = 1;
 80016fa:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <DS18B20_TX_Callback+0x28>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	701a      	strb	r2, [r3, #0]
    }
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	20000248 	.word	0x20000248
 8001710:	20000001 	.word	0x20000001

08001714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	@ 0x28
 8001718:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800171a:	f000 ff41 	bl	80025a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800171e:	f000 f8c1 	bl	80018a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001722:	f000 f9b7 	bl	8001a94 <MX_GPIO_Init>
  MX_DMA_Init();
 8001726:	f000 f985 	bl	8001a34 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800172a:	f000 f959 	bl	80019e0 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800172e:	f000 f921 	bl	8001974 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  OLED_Reset();
 8001732:	f000 fbf3 	bl	8001f1c <OLED_Reset>
  OLED_Init(&hspi1);
 8001736:	484d      	ldr	r0, [pc, #308]	@ (800186c <main+0x158>)
 8001738:	f000 fc06 	bl	8001f48 <OLED_Init>
  DS18B20_Init(&huart1);
 800173c:	484c      	ldr	r0, [pc, #304]	@ (8001870 <main+0x15c>)
 800173e:	f7ff fbd1 	bl	8000ee4 <DS18B20_Init>

  // Clear device counter before ROM search
  found_devices = 0;
 8001742:	4b4c      	ldr	r3, [pc, #304]	@ (8001874 <main+0x160>)
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]

  // Find DS18B20 devices on the bus
  DS18B20_SearchRom(&ds1);
 8001748:	484b      	ldr	r0, [pc, #300]	@ (8001878 <main+0x164>)
 800174a:	f7ff fd67 	bl	800121c <DS18B20_SearchRom>
  DS18B20_SearchRom(&ds2);
 800174e:	484b      	ldr	r0, [pc, #300]	@ (800187c <main+0x168>)
 8001750:	f7ff fd64 	bl	800121c <DS18B20_SearchRom>

  // Prepare initial OLED screen content
  OLED_Clear();
 8001754:	f000 fa3a 	bl	8001bcc <OLED_Clear>
  OLED_WriteText("Temperature:", 0, 0, 8);
 8001758:	2308      	movs	r3, #8
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	4848      	ldr	r0, [pc, #288]	@ (8001880 <main+0x16c>)
 8001760:	f000 fba8 	bl	8001eb4 <OLED_WriteText>
  OLED_WriteText("T1: 00.00 *C", 0, 17, 8);
 8001764:	2308      	movs	r3, #8
 8001766:	2211      	movs	r2, #17
 8001768:	2100      	movs	r1, #0
 800176a:	4846      	ldr	r0, [pc, #280]	@ (8001884 <main+0x170>)
 800176c:	f000 fba2 	bl	8001eb4 <OLED_WriteText>
  OLED_WriteText("T2: 00.00 *C", 0, 33, 8);
 8001770:	2308      	movs	r3, #8
 8001772:	2221      	movs	r2, #33	@ 0x21
 8001774:	2100      	movs	r1, #0
 8001776:	4844      	ldr	r0, [pc, #272]	@ (8001888 <main+0x174>)
 8001778:	f000 fb9c 	bl	8001eb4 <OLED_WriteText>
  OLED_Update();
 800177c:	f000 fa04 	bl	8001b88 <OLED_Update>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t now = HAL_GetTick();
 8001780:	f000 ff74 	bl	800266c <HAL_GetTick>
 8001784:	6238      	str	r0, [r7, #32]

      // Run non-blocking DS18B20 state machines
	  DS18B20_Handle(&ds1);
 8001786:	483c      	ldr	r0, [pc, #240]	@ (8001878 <main+0x164>)
 8001788:	f7ff fe10 	bl	80013ac <DS18B20_Handle>
	  DS18B20_Handle(&ds2);
 800178c:	483b      	ldr	r0, [pc, #236]	@ (800187c <main+0x168>)
 800178e:	f7ff fe0d 	bl	80013ac <DS18B20_Handle>

      // Trigger DS1 measurement every 2 seconds
	  if(now - ds1_last_measure > 2000){
 8001792:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <main+0x178>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6a3a      	ldr	r2, [r7, #32]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800179e:	d905      	bls.n	80017ac <main+0x98>
		  DS18B20_Measure(&ds1);
 80017a0:	4835      	ldr	r0, [pc, #212]	@ (8001878 <main+0x164>)
 80017a2:	f7ff ff79 	bl	8001698 <DS18B20_Measure>
		  ds1_last_measure = now;
 80017a6:	4a39      	ldr	r2, [pc, #228]	@ (800188c <main+0x178>)
 80017a8:	6a3b      	ldr	r3, [r7, #32]
 80017aa:	6013      	str	r3, [r2, #0]
	  }

      // Trigger DS2 measurement every 2 seconds
	  if(now - ds2_last_measure > 2000){
 80017ac:	4b38      	ldr	r3, [pc, #224]	@ (8001890 <main+0x17c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6a3a      	ldr	r2, [r7, #32]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017b8:	d905      	bls.n	80017c6 <main+0xb2>
	      DS18B20_Measure(&ds2);
 80017ba:	4830      	ldr	r0, [pc, #192]	@ (800187c <main+0x168>)
 80017bc:	f7ff ff6c 	bl	8001698 <DS18B20_Measure>
	      ds2_last_measure = now;
 80017c0:	4a33      	ldr	r2, [pc, #204]	@ (8001890 <main+0x17c>)
 80017c2:	6a3b      	ldr	r3, [r7, #32]
 80017c4:	6013      	str	r3, [r2, #0]
	  }

      // Track whether OLED needs refresh
	  uint8_t refresh = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      // Update OLED line for DS1 only when value changes
	  if(ds1_last_value != ds1.temperature){
 80017cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001878 <main+0x164>)
 80017ce:	ed93 7a02 	vldr	s14, [r3, #8]
 80017d2:	4b30      	ldr	r3, [pc, #192]	@ (8001894 <main+0x180>)
 80017d4:	edd3 7a00 	vldr	s15, [r3]
 80017d8:	eeb4 7a67 	vcmp.f32	s14, s15
 80017dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e0:	d019      	beq.n	8001816 <main+0x102>
		  char buff[16];
		  sprintf(buff, "T1: %0.2f *C", ds1.temperature);
 80017e2:	4b25      	ldr	r3, [pc, #148]	@ (8001878 <main+0x164>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe feb6 	bl	8000558 <__aeabi_f2d>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	f107 0010 	add.w	r0, r7, #16
 80017f4:	4928      	ldr	r1, [pc, #160]	@ (8001898 <main+0x184>)
 80017f6:	f004 fef3 	bl	80065e0 <siprintf>
		  OLED_WriteText(buff, 0, 17, 8);
 80017fa:	f107 0010 	add.w	r0, r7, #16
 80017fe:	2308      	movs	r3, #8
 8001800:	2211      	movs	r2, #17
 8001802:	2100      	movs	r1, #0
 8001804:	f000 fb56 	bl	8001eb4 <OLED_WriteText>
		  ds1_last_value = ds1.temperature;
 8001808:	4b1b      	ldr	r3, [pc, #108]	@ (8001878 <main+0x164>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <main+0x180>)
 800180e:	6013      	str	r3, [r2, #0]
		  refresh = 1;
 8001810:	2301      	movs	r3, #1
 8001812:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	  }

      // Update OLED line for DS2 only when value changes
	  if(ds2_last_value != ds2.temperature){
 8001816:	4b19      	ldr	r3, [pc, #100]	@ (800187c <main+0x168>)
 8001818:	ed93 7a02 	vldr	s14, [r3, #8]
 800181c:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <main+0x188>)
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	eeb4 7a67 	vcmp.f32	s14, s15
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	d017      	beq.n	800185c <main+0x148>
		  char buff[16];
		  sprintf(buff, "T2: %0.2f *C", ds2.temperature);
 800182c:	4b13      	ldr	r3, [pc, #76]	@ (800187c <main+0x168>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	4618      	mov	r0, r3
 8001832:	f7fe fe91 	bl	8000558 <__aeabi_f2d>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4638      	mov	r0, r7
 800183c:	4918      	ldr	r1, [pc, #96]	@ (80018a0 <main+0x18c>)
 800183e:	f004 fecf 	bl	80065e0 <siprintf>
		  OLED_WriteText(buff, 0, 33, 8);
 8001842:	4638      	mov	r0, r7
 8001844:	2308      	movs	r3, #8
 8001846:	2221      	movs	r2, #33	@ 0x21
 8001848:	2100      	movs	r1, #0
 800184a:	f000 fb33 	bl	8001eb4 <OLED_WriteText>
		  ds2_last_value = ds2.temperature;
 800184e:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <main+0x168>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	4a12      	ldr	r2, [pc, #72]	@ (800189c <main+0x188>)
 8001854:	6013      	str	r3, [r2, #0]
		  refresh = 1;
 8001856:	2301      	movs	r3, #1
 8001858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	  }

      // Push buffer to display when something changed
	  if(refresh){
 800185c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001860:	2b00      	cmp	r3, #0
 8001862:	d08d      	beq.n	8001780 <main+0x6c>
		  OLED_Update();
 8001864:	f000 f990 	bl	8001b88 <OLED_Update>
  {
 8001868:	e78a      	b.n	8001780 <main+0x6c>
 800186a:	bf00      	nop
 800186c:	20000250 	.word	0x20000250
 8001870:	20000308 	.word	0x20000308
 8001874:	20000410 	.word	0x20000410
 8001878:	20000414 	.word	0x20000414
 800187c:	20000428 	.word	0x20000428
 8001880:	08008860 	.word	0x08008860
 8001884:	08008870 	.word	0x08008870
 8001888:	08008880 	.word	0x08008880
 800188c:	2000043c 	.word	0x2000043c
 8001890:	20000440 	.word	0x20000440
 8001894:	20000444 	.word	0x20000444
 8001898:	08008890 	.word	0x08008890
 800189c:	20000448 	.word	0x20000448
 80018a0:	080088a0 	.word	0x080088a0

080018a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b094      	sub	sp, #80	@ 0x50
 80018a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018aa:	f107 0320 	add.w	r3, r7, #32
 80018ae:	2230      	movs	r2, #48	@ 0x30
 80018b0:	2100      	movs	r1, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f004 fef9 	bl	80066aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b8:	f107 030c 	add.w	r3, r7, #12
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	4b27      	ldr	r3, [pc, #156]	@ (800196c <SystemClock_Config+0xc8>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d0:	4a26      	ldr	r2, [pc, #152]	@ (800196c <SystemClock_Config+0xc8>)
 80018d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d8:	4b24      	ldr	r3, [pc, #144]	@ (800196c <SystemClock_Config+0xc8>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018e4:	2300      	movs	r3, #0
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	4b21      	ldr	r3, [pc, #132]	@ (8001970 <SystemClock_Config+0xcc>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a20      	ldr	r2, [pc, #128]	@ (8001970 <SystemClock_Config+0xcc>)
 80018ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001970 <SystemClock_Config+0xcc>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001900:	2302      	movs	r3, #2
 8001902:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001904:	2301      	movs	r3, #1
 8001906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001908:	2310      	movs	r3, #16
 800190a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800190c:	2302      	movs	r3, #2
 800190e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001910:	2300      	movs	r3, #0
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001914:	2310      	movs	r3, #16
 8001916:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001918:	2390      	movs	r3, #144	@ 0x90
 800191a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800191c:	2302      	movs	r3, #2
 800191e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001920:	2304      	movs	r3, #4
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001924:	f107 0320 	add.w	r3, r7, #32
 8001928:	4618      	mov	r0, r3
 800192a:	f001 fd81 	bl	8003430 <HAL_RCC_OscConfig>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001934:	f000 f907 	bl	8001b46 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001938:	230f      	movs	r3, #15
 800193a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800193c:	2302      	movs	r3, #2
 800193e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001948:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800194e:	f107 030c 	add.w	r3, r7, #12
 8001952:	2102      	movs	r1, #2
 8001954:	4618      	mov	r0, r3
 8001956:	f001 ffe3 	bl	8003920 <HAL_RCC_ClockConfig>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001960:	f000 f8f1 	bl	8001b46 <Error_Handler>
  }
}
 8001964:	bf00      	nop
 8001966:	3750      	adds	r7, #80	@ 0x50
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	40007000 	.word	0x40007000

08001974 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001978:	4b17      	ldr	r3, [pc, #92]	@ (80019d8 <MX_SPI1_Init+0x64>)
 800197a:	4a18      	ldr	r2, [pc, #96]	@ (80019dc <MX_SPI1_Init+0x68>)
 800197c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800197e:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <MX_SPI1_Init+0x64>)
 8001980:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001984:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001986:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <MX_SPI1_Init+0x64>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <MX_SPI1_Init+0x64>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019a8:	2208      	movs	r2, #8
 80019aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019c0:	220a      	movs	r2, #10
 80019c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019c4:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <MX_SPI1_Init+0x64>)
 80019c6:	f002 f98b 	bl	8003ce0 <HAL_SPI_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019d0:	f000 f8b9 	bl	8001b46 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000250 	.word	0x20000250
 80019dc:	40013000 	.word	0x40013000

080019e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019e6:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <MX_USART1_UART_Init+0x50>)
 80019e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a04:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a06:	220c      	movs	r2, #12
 8001a08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a16:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a18:	f002 fd54 	bl	80044c4 <HAL_UART_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a22:	f000 f890 	bl	8001b46 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000308 	.word	0x20000308
 8001a30:	40011000 	.word	0x40011000

08001a34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	607b      	str	r3, [r7, #4]
 8001a3e:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <MX_DMA_Init+0x5c>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a13      	ldr	r2, [pc, #76]	@ (8001a90 <MX_DMA_Init+0x5c>)
 8001a44:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <MX_DMA_Init+0x5c>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2100      	movs	r1, #0
 8001a5a:	203a      	movs	r0, #58	@ 0x3a
 8001a5c:	f000 ff11 	bl	8002882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a60:	203a      	movs	r0, #58	@ 0x3a
 8001a62:	f000 ff2a 	bl	80028ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	203b      	movs	r0, #59	@ 0x3b
 8001a6c:	f000 ff09 	bl	8002882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a70:	203b      	movs	r0, #59	@ 0x3b
 8001a72:	f000 ff22 	bl	80028ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	2046      	movs	r0, #70	@ 0x46
 8001a7c:	f000 ff01 	bl	8002882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001a80:	2046      	movs	r0, #70	@ 0x46
 8001a82:	f000 ff1a 	bl	80028ba <HAL_NVIC_EnableIRQ>

}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800

08001a94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	603b      	str	r3, [r7, #0]
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <MX_GPIO_Init+0x68>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MX_GPIO_Init+0x68>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab8:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <MX_GPIO_Init+0x68>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_GPIO_Init+0x6c>)
 8001aca:	f001 fc97 	bl	80033fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2104      	movs	r1, #4
 8001ad2:	480b      	ldr	r0, [pc, #44]	@ (8001b00 <MX_GPIO_Init+0x6c>)
 8001ad4:	f001 fc92 	bl	80033fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|OLED_DC_Pin;
 8001ad8:	2306      	movs	r3, #6
 8001ada:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	4619      	mov	r1, r3
 8001aec:	4804      	ldr	r0, [pc, #16]	@ (8001b00 <MX_GPIO_Init+0x6c>)
 8001aee:	f001 fb01 	bl	80030f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001af2:	bf00      	nop
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020000 	.word	0x40020000

08001b04 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// Handle Callbacks

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	DS18B20_RX_Callback(huart);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff fdd5 	bl	80016bc <DS18B20_RX_Callback>

}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
	DS18B20_TX_Callback(huart);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff fde0 	bl	80016e8 <DS18B20_TX_Callback>
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	 OLED_SPI_Callback(hspi);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 fa69 	bl	8002010 <OLED_SPI_Callback>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4a:	b672      	cpsid	i
}
 8001b4c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4e:	bf00      	nop
 8001b50:	e7fd      	b.n	8001b4e <Error_Handler+0x8>
	...

08001b54 <oled_write_command>:

// DMA transfer busy flag
uint8_t oled_tx_done = 0;

// Send single SSD1306 command byte
static void oled_write_command(uint8_t data){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2104      	movs	r1, #4
 8001b62:	4807      	ldr	r0, [pc, #28]	@ (8001b80 <oled_write_command+0x2c>)
 8001b64:	f001 fc4a 	bl	80033fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(oled_spi, &data, 1, HAL_MAX_DELAY);
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <oled_write_command+0x30>)
 8001b6a:	6818      	ldr	r0, [r3, #0]
 8001b6c:	1df9      	adds	r1, r7, #7
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b72:	2201      	movs	r2, #1
 8001b74:	f002 f93d 	bl	8003df2 <HAL_SPI_Transmit>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40020000 	.word	0x40020000
 8001b84:	2000044c 	.word	0x2000044c

08001b88 <OLED_Update>:

// Start DMA transfer of framebuffer to display
void OLED_Update(void) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	if(oled_tx_done){
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <OLED_Update+0x34>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d110      	bne.n	8001bb6 <OLED_Update+0x2e>
		return;
	}
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	2104      	movs	r1, #4
 8001b98:	4809      	ldr	r0, [pc, #36]	@ (8001bc0 <OLED_Update+0x38>)
 8001b9a:	f001 fc2f 	bl	80033fc <HAL_GPIO_WritePin>
	oled_tx_done = 1;
 8001b9e:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <OLED_Update+0x34>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_DMA(oled_spi, oled_buffer, OLED_HEIGHT * OLED_WIDTH / 8);
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <OLED_Update+0x3c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bac:	4906      	ldr	r1, [pc, #24]	@ (8001bc8 <OLED_Update+0x40>)
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f002 fa64 	bl	800407c <HAL_SPI_Transmit_DMA>
 8001bb4:	e000      	b.n	8001bb8 <OLED_Update+0x30>
		return;
 8001bb6:	bf00      	nop
}
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000850 	.word	0x20000850
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	2000044c 	.word	0x2000044c
 8001bc8:	20000450 	.word	0x20000450

08001bcc <OLED_Clear>:

// Clear framebuffer to black
void OLED_Clear(){
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
	for(uint8_t x = 0; x < OLED_WIDTH; x++){
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	71fb      	strb	r3, [r7, #7]
 8001bd6:	e027      	b.n	8001c28 <OLED_Clear+0x5c>
		for(uint8_t y = 0; y < OLED_HEIGHT; y++){
 8001bd8:	2300      	movs	r3, #0
 8001bda:	71bb      	strb	r3, [r7, #6]
 8001bdc:	e01e      	b.n	8001c1c <OLED_Clear+0x50>
			uint16_t index = x + (y / 8) * OLED_WIDTH;
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	79bb      	ldrb	r3, [r7, #6]
 8001be4:	08db      	lsrs	r3, r3, #3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	01db      	lsls	r3, r3, #7
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	4413      	add	r3, r2
 8001bee:	80bb      	strh	r3, [r7, #4]
	    	oled_buffer[index] &= ~(1 << (y % 8));
 8001bf0:	88bb      	ldrh	r3, [r7, #4]
 8001bf2:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <OLED_Clear+0x74>)
 8001bf4:	5cd3      	ldrb	r3, [r2, r3]
 8001bf6:	b25a      	sxtb	r2, r3
 8001bf8:	79bb      	ldrb	r3, [r7, #6]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	2101      	movs	r1, #1
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	b25b      	sxtb	r3, r3
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	b25a      	sxtb	r2, r3
 8001c0e:	88bb      	ldrh	r3, [r7, #4]
 8001c10:	b2d1      	uxtb	r1, r2
 8001c12:	4a0b      	ldr	r2, [pc, #44]	@ (8001c40 <OLED_Clear+0x74>)
 8001c14:	54d1      	strb	r1, [r2, r3]
		for(uint8_t y = 0; y < OLED_HEIGHT; y++){
 8001c16:	79bb      	ldrb	r3, [r7, #6]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	71bb      	strb	r3, [r7, #6]
 8001c1c:	79bb      	ldrb	r3, [r7, #6]
 8001c1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c20:	d9dd      	bls.n	8001bde <OLED_Clear+0x12>
	for(uint8_t x = 0; x < OLED_WIDTH; x++){
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	3301      	adds	r3, #1
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	dad3      	bge.n	8001bd8 <OLED_Clear+0xc>
		}
	}
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000450 	.word	0x20000450

08001c44 <OLED_DrawPixel>:
		}
	}
}

// Set or clear a single pixel in framebuffer
void OLED_DrawPixel(uint8_t x, uint8_t y, uint8_t color) {
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT){
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db34      	blt.n	8001cc8 <OLED_DrawPixel+0x84>
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c62:	d831      	bhi.n	8001cc8 <OLED_DrawPixel+0x84>
    	return;
    }

    uint16_t index = x + (y / 8) * OLED_WIDTH;
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	08db      	lsrs	r3, r3, #3
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	01db      	lsls	r3, r3, #7
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	4413      	add	r3, r2
 8001c74:	81fb      	strh	r3, [r7, #14]

    if (color){
 8001c76:	797b      	ldrb	r3, [r7, #5]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d011      	beq.n	8001ca0 <OLED_DrawPixel+0x5c>
        oled_buffer[index] |= (1 << (y % 8));
 8001c7c:	89fb      	ldrh	r3, [r7, #14]
 8001c7e:	4a15      	ldr	r2, [pc, #84]	@ (8001cd4 <OLED_DrawPixel+0x90>)
 8001c80:	5cd3      	ldrb	r3, [r2, r3]
 8001c82:	b25a      	sxtb	r2, r3
 8001c84:	79bb      	ldrb	r3, [r7, #6]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	4313      	orrs	r3, r2
 8001c94:	b25a      	sxtb	r2, r3
 8001c96:	89fb      	ldrh	r3, [r7, #14]
 8001c98:	b2d1      	uxtb	r1, r2
 8001c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd4 <OLED_DrawPixel+0x90>)
 8001c9c:	54d1      	strb	r1, [r2, r3]
 8001c9e:	e014      	b.n	8001cca <OLED_DrawPixel+0x86>
    }
    else{
    	oled_buffer[index] &= ~(1 << (y % 8));
 8001ca0:	89fb      	ldrh	r3, [r7, #14]
 8001ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd4 <OLED_DrawPixel+0x90>)
 8001ca4:	5cd3      	ldrb	r3, [r2, r3]
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	79bb      	ldrb	r3, [r7, #6]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	2101      	movs	r1, #1
 8001cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	4013      	ands	r3, r2
 8001cbc:	b25a      	sxtb	r2, r3
 8001cbe:	89fb      	ldrh	r3, [r7, #14]
 8001cc0:	b2d1      	uxtb	r1, r2
 8001cc2:	4a04      	ldr	r2, [pc, #16]	@ (8001cd4 <OLED_DrawPixel+0x90>)
 8001cc4:	54d1      	strb	r1, [r2, r3]
 8001cc6:	e000      	b.n	8001cca <OLED_DrawPixel+0x86>
    	return;
 8001cc8:	bf00      	nop
    }
}
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	20000450 	.word	0x20000450

08001cd8 <OLED_DrawChar>:

// Draw one character using selected font size
void OLED_DrawChar(uint8_t x, uint8_t y, char c, uint8_t size){
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b08b      	sub	sp, #44	@ 0x2c
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4604      	mov	r4, r0
 8001ce0:	4608      	mov	r0, r1
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4623      	mov	r3, r4
 8001ce8:	71fb      	strb	r3, [r7, #7]
 8001cea:	4603      	mov	r3, r0
 8001cec:	71bb      	strb	r3, [r7, #6]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	717b      	strb	r3, [r7, #5]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	713b      	strb	r3, [r7, #4]
	if(c < 32){
 8001cf6:	797b      	ldrb	r3, [r7, #5]
 8001cf8:	2b1f      	cmp	r3, #31
 8001cfa:	f240 80d2 	bls.w	8001ea2 <OLED_DrawChar+0x1ca>
		return;
	}
	if(size == 6){
 8001cfe:	793b      	ldrb	r3, [r7, #4]
 8001d00:	2b06      	cmp	r3, #6
 8001d02:	d156      	bne.n	8001db2 <OLED_DrawChar+0xda>
			uint8_t height = 8;
 8001d04:	2308      	movs	r3, #8
 8001d06:	73fb      	strb	r3, [r7, #15]
			uint8_t width = 6;
 8001d08:	2306      	movs	r3, #6
 8001d0a:	73bb      	strb	r3, [r7, #14]
			const uint8_t* ch = &(ssd1306xled_font6x8[4 + 6 * (c - 32)]);
 8001d0c:	797b      	ldrb	r3, [r7, #5]
 8001d0e:	f1a3 0220 	sub.w	r2, r3, #32
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	4a63      	ldr	r2, [pc, #396]	@ (8001eac <OLED_DrawChar+0x1d4>)
 8001d1e:	4413      	add	r3, r2
 8001d20:	60bb      	str	r3, [r7, #8]
			for(uint8_t i = 0; i < width; i++){
 8001d22:	2300      	movs	r3, #0
 8001d24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d28:	e03d      	b.n	8001da6 <OLED_DrawChar+0xce>
				for(uint8_t j = 0; j < height; j++){
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d30:	e02f      	b.n	8001d92 <OLED_DrawChar+0xba>
					if(*(ch + i) & (1 << j)){
 8001d32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	4413      	add	r3, r2
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d42:	fa42 f303 	asr.w	r3, r2, r3
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00e      	beq.n	8001d6c <OLED_DrawChar+0x94>
						OLED_DrawPixel(x + i, y + j, 1);
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d54:	4413      	add	r3, r2
 8001d56:	b2d8      	uxtb	r0, r3
 8001d58:	79ba      	ldrb	r2, [r7, #6]
 8001d5a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d5e:	4413      	add	r3, r2
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2201      	movs	r2, #1
 8001d64:	4619      	mov	r1, r3
 8001d66:	f7ff ff6d 	bl	8001c44 <OLED_DrawPixel>
 8001d6a:	e00d      	b.n	8001d88 <OLED_DrawChar+0xb0>
					}
					else{
						OLED_DrawPixel(x + i, y + j, 0);
 8001d6c:	79fa      	ldrb	r2, [r7, #7]
 8001d6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d72:	4413      	add	r3, r2
 8001d74:	b2d8      	uxtb	r0, r3
 8001d76:	79ba      	ldrb	r2, [r7, #6]
 8001d78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d7c:	4413      	add	r3, r2
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2200      	movs	r2, #0
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7ff ff5e 	bl	8001c44 <OLED_DrawPixel>
				for(uint8_t j = 0; j < height; j++){
 8001d88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d92:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d3ca      	bcc.n	8001d32 <OLED_DrawChar+0x5a>
			for(uint8_t i = 0; i < width; i++){
 8001d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001da0:	3301      	adds	r3, #1
 8001da2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001da6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001daa:	7bbb      	ldrb	r3, [r7, #14]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d3bc      	bcc.n	8001d2a <OLED_DrawChar+0x52>
 8001db0:	e078      	b.n	8001ea4 <OLED_DrawChar+0x1cc>
					}
				}
			}
	}
	else if (size == 8) {
 8001db2:	793b      	ldrb	r3, [r7, #4]
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	d175      	bne.n	8001ea4 <OLED_DrawChar+0x1cc>
	    uint8_t width = 8;
 8001db8:	2308      	movs	r3, #8
 8001dba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

	    const uint8_t* ch = &(ssd1306xled_font8x16[4 + 16 * (c - 32)]);
 8001dbe:	797b      	ldrb	r3, [r7, #5]
 8001dc0:	3b20      	subs	r3, #32
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb0 <OLED_DrawChar+0x1d8>)
 8001dc8:	4413      	add	r3, r2
 8001dca:	61fb      	str	r3, [r7, #28]

	    const uint8_t* top = ch;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	61bb      	str	r3, [r7, #24]
	    const uint8_t* bottom = ch + 8;
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	3308      	adds	r3, #8
 8001dd4:	617b      	str	r3, [r7, #20]

	    for (uint8_t col = 0; col < width; col++) {
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ddc:	e05a      	b.n	8001e94 <OLED_DrawChar+0x1bc>

	        uint8_t upper = top[col];
 8001dde:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4413      	add	r3, r2
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	74fb      	strb	r3, [r7, #19]
	        uint8_t lower = bottom[col];
 8001dea:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	4413      	add	r3, r2
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	74bb      	strb	r3, [r7, #18]

	        for (uint8_t row = 0; row < 8; row++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001dfc:	e01b      	b.n	8001e36 <OLED_DrawChar+0x15e>
	            uint8_t pixel = (upper & (1 << row)) ? 1 : 0;
 8001dfe:	7cfa      	ldrb	r2, [r7, #19]
 8001e00:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e04:	fa42 f303 	asr.w	r3, r2, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	743b      	strb	r3, [r7, #16]
	            OLED_DrawPixel(x + col, y + row, pixel);
 8001e10:	79fa      	ldrb	r2, [r7, #7]
 8001e12:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e16:	4413      	add	r3, r2
 8001e18:	b2d8      	uxtb	r0, r3
 8001e1a:	79ba      	ldrb	r2, [r7, #6]
 8001e1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e20:	4413      	add	r3, r2
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	7c3a      	ldrb	r2, [r7, #16]
 8001e26:	4619      	mov	r1, r3
 8001e28:	f7ff ff0c 	bl	8001c44 <OLED_DrawPixel>
	        for (uint8_t row = 0; row < 8; row++) {
 8001e2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e30:	3301      	adds	r3, #1
 8001e32:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001e36:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e3a:	2b07      	cmp	r3, #7
 8001e3c:	d9df      	bls.n	8001dfe <OLED_DrawChar+0x126>
	        }

	        for (uint8_t row = 0; row < 8; row++) {
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e44:	e01d      	b.n	8001e82 <OLED_DrawChar+0x1aa>
	            uint8_t pixel = (lower & (1 << row)) ? 1 : 0;
 8001e46:	7cba      	ldrb	r2, [r7, #18]
 8001e48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e4c:	fa42 f303 	asr.w	r3, r2, r3
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	747b      	strb	r3, [r7, #17]
	            OLED_DrawPixel(x + col, y + 8 + row, pixel);
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e5e:	4413      	add	r3, r2
 8001e60:	b2d8      	uxtb	r0, r3
 8001e62:	79ba      	ldrb	r2, [r7, #6]
 8001e64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e68:	4413      	add	r3, r2
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	3308      	adds	r3, #8
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	7c7a      	ldrb	r2, [r7, #17]
 8001e72:	4619      	mov	r1, r3
 8001e74:	f7ff fee6 	bl	8001c44 <OLED_DrawPixel>
	        for (uint8_t row = 0; row < 8; row++) {
 8001e78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e86:	2b07      	cmp	r3, #7
 8001e88:	d9dd      	bls.n	8001e46 <OLED_DrawChar+0x16e>
	    for (uint8_t col = 0; col < width; col++) {
 8001e8a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e8e:	3301      	adds	r3, #1
 8001e90:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001e94:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001e98:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d39e      	bcc.n	8001dde <OLED_DrawChar+0x106>
 8001ea0:	e000      	b.n	8001ea4 <OLED_DrawChar+0x1cc>
		return;
 8001ea2:	bf00      	nop
	        }
	    }
	}
}
 8001ea4:	372c      	adds	r7, #44	@ 0x2c
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd90      	pop	{r4, r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	080088b0 	.word	0x080088b0
 8001eb0:	08008af8 	.word	0x08008af8

08001eb4 <OLED_WriteText>:

// Draw text starting at x,y
void OLED_WriteText(char* txt, uint8_t x, uint8_t y, uint8_t fontSize){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	4608      	mov	r0, r1
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	70fb      	strb	r3, [r7, #3]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	70bb      	strb	r3, [r7, #2]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	707b      	strb	r3, [r7, #1]
    uint8_t cursorX = x;
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	73fb      	strb	r3, [r7, #15]
    uint8_t cursorY = y;
 8001ed2:	78bb      	ldrb	r3, [r7, #2]
 8001ed4:	73bb      	strb	r3, [r7, #14]

    while (*txt != '\0') {
 8001ed6:	e018      	b.n	8001f0a <OLED_WriteText+0x56>

        if (*txt == '\n') {
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b0a      	cmp	r3, #10
 8001ede:	d106      	bne.n	8001eee <OLED_WriteText+0x3a>
            cursorY += fontSize;
 8001ee0:	7bba      	ldrb	r2, [r7, #14]
 8001ee2:	787b      	ldrb	r3, [r7, #1]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	73bb      	strb	r3, [r7, #14]
            cursorX = x;
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	73fb      	strb	r3, [r7, #15]
 8001eec:	e00a      	b.n	8001f04 <OLED_WriteText+0x50>
        }
        else {
            OLED_DrawChar(cursorX, cursorY, *txt, fontSize);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	781a      	ldrb	r2, [r3, #0]
 8001ef2:	787b      	ldrb	r3, [r7, #1]
 8001ef4:	7bb9      	ldrb	r1, [r7, #14]
 8001ef6:	7bf8      	ldrb	r0, [r7, #15]
 8001ef8:	f7ff feee 	bl	8001cd8 <OLED_DrawChar>
            cursorX += fontSize;
 8001efc:	7bfa      	ldrb	r2, [r7, #15]
 8001efe:	787b      	ldrb	r3, [r7, #1]
 8001f00:	4413      	add	r3, r2
 8001f02:	73fb      	strb	r3, [r7, #15]
        }

        txt++;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3301      	adds	r3, #1
 8001f08:	607b      	str	r3, [r7, #4]
    while (*txt != '\0') {
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1e2      	bne.n	8001ed8 <OLED_WriteText+0x24>
    }
}
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <OLED_Reset>:

// Toggle OLED reset pin
void OLED_Reset(){
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2102      	movs	r1, #2
 8001f24:	4807      	ldr	r0, [pc, #28]	@ (8001f44 <OLED_Reset+0x28>)
 8001f26:	f001 fa69 	bl	80033fc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001f2a:	200a      	movs	r0, #10
 8001f2c:	f000 fbaa 	bl	8002684 <HAL_Delay>
	HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 8001f30:	2201      	movs	r2, #1
 8001f32:	2102      	movs	r1, #2
 8001f34:	4803      	ldr	r0, [pc, #12]	@ (8001f44 <OLED_Reset+0x28>)
 8001f36:	f001 fa61 	bl	80033fc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001f3a:	2064      	movs	r0, #100	@ 0x64
 8001f3c:	f000 fba2 	bl	8002684 <HAL_Delay>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40020000 	.word	0x40020000

08001f48 <OLED_Init>:

// Initialize OLED controller and store SPI handle
void OLED_Init(SPI_HandleTypeDef* hspi){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
	oled_spi = hspi;
 8001f50:	4a2e      	ldr	r2, [pc, #184]	@ (800200c <OLED_Init+0xc4>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]

	OLED_Reset();
 8001f56:	f7ff ffe1 	bl	8001f1c <OLED_Reset>
	// Turn display off during configuration
	oled_write_command(CMD_DISPLAY_OFF);
 8001f5a:	20ae      	movs	r0, #174	@ 0xae
 8001f5c:	f7ff fdfa 	bl	8001b54 <oled_write_command>

	// Set display clock divide ratio
	oled_write_command(CMD_CLOCK_RATIO);
 8001f60:	20d5      	movs	r0, #213	@ 0xd5
 8001f62:	f7ff fdf7 	bl	8001b54 <oled_write_command>
	oled_write_command(0x80);
 8001f66:	2080      	movs	r0, #128	@ 0x80
 8001f68:	f7ff fdf4 	bl	8001b54 <oled_write_command>

	// Set multiplex ratio (display height)
	oled_write_command(CMD_MULTIPLEX_RATIO);
 8001f6c:	20a8      	movs	r0, #168	@ 0xa8
 8001f6e:	f7ff fdf1 	bl	8001b54 <oled_write_command>
	oled_write_command(OLED_HEIGHT - 1);
 8001f72:	203f      	movs	r0, #63	@ 0x3f
 8001f74:	f7ff fdee 	bl	8001b54 <oled_write_command>

	// Set display offset
	oled_write_command(CMD_DISPLAY_OFFSET);
 8001f78:	20d3      	movs	r0, #211	@ 0xd3
 8001f7a:	f7ff fdeb 	bl	8001b54 <oled_write_command>
	oled_write_command(0x00);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f7ff fde8 	bl	8001b54 <oled_write_command>

	// Set display start line
	oled_write_command(CMD_START_LINE);
 8001f84:	2040      	movs	r0, #64	@ 0x40
 8001f86:	f7ff fde5 	bl	8001b54 <oled_write_command>

	// Enable internal charge pump
	oled_write_command(CMD_CHARGE_PUMP);
 8001f8a:	208d      	movs	r0, #141	@ 0x8d
 8001f8c:	f7ff fde2 	bl	8001b54 <oled_write_command>
	oled_write_command(0x14);
 8001f90:	2014      	movs	r0, #20
 8001f92:	f7ff fddf 	bl	8001b54 <oled_write_command>

	// Set horizontal memory addressing mode
	oled_write_command(CMD_MEMORY_ADDRESSING);
 8001f96:	2020      	movs	r0, #32
 8001f98:	f7ff fddc 	bl	8001b54 <oled_write_command>
	oled_write_command(0x00);
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7ff fdd9 	bl	8001b54 <oled_write_command>

	// Set column address range
	oled_write_command(CMD_COLUMN_RANGE);
 8001fa2:	2021      	movs	r0, #33	@ 0x21
 8001fa4:	f7ff fdd6 	bl	8001b54 <oled_write_command>
	oled_write_command(0x00);
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f7ff fdd3 	bl	8001b54 <oled_write_command>
	oled_write_command(0x7F);
 8001fae:	207f      	movs	r0, #127	@ 0x7f
 8001fb0:	f7ff fdd0 	bl	8001b54 <oled_write_command>

	// Set page address range
	oled_write_command(CMD_PAGE_RANGE);
 8001fb4:	2022      	movs	r0, #34	@ 0x22
 8001fb6:	f7ff fdcd 	bl	8001b54 <oled_write_command>
	oled_write_command(0x00);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff fdca 	bl	8001b54 <oled_write_command>
	oled_write_command(0x07);
 8001fc0:	2007      	movs	r0, #7
 8001fc2:	f7ff fdc7 	bl	8001b54 <oled_write_command>

	// Map segment 0 to column 127
	oled_write_command(CMD_SEGMENT_REMAP);
 8001fc6:	20a1      	movs	r0, #161	@ 0xa1
 8001fc8:	f7ff fdc4 	bl	8001b54 <oled_write_command>

	// Set COM scan direction (remapped mode)
	oled_write_command(CMD_COM_OUTPUT_SCAN_DIRECTION);
 8001fcc:	20c8      	movs	r0, #200	@ 0xc8
 8001fce:	f7ff fdc1 	bl	8001b54 <oled_write_command>

	// Configure COM pins hardware
	oled_write_command(CMD_COM_PINS_CONF);
 8001fd2:	20da      	movs	r0, #218	@ 0xda
 8001fd4:	f7ff fdbe 	bl	8001b54 <oled_write_command>
	oled_write_command(0x12);
 8001fd8:	2012      	movs	r0, #18
 8001fda:	f7ff fdbb 	bl	8001b54 <oled_write_command>

	// Set display contrast
	oled_write_command(CMD_CONTRAST_CONTROL);
 8001fde:	207f      	movs	r0, #127	@ 0x7f
 8001fe0:	f7ff fdb8 	bl	8001b54 <oled_write_command>
	oled_write_command(0x7F);
 8001fe4:	207f      	movs	r0, #127	@ 0x7f
 8001fe6:	f7ff fdb5 	bl	8001b54 <oled_write_command>

	// Resume display from RAM content
	oled_write_command(CMD_DISPLAY_RESUME);
 8001fea:	20a4      	movs	r0, #164	@ 0xa4
 8001fec:	f7ff fdb2 	bl	8001b54 <oled_write_command>

	// Set normal (non-inverted) display mode
	oled_write_command(CMD_NORMAL);
 8001ff0:	20a6      	movs	r0, #166	@ 0xa6
 8001ff2:	f7ff fdaf 	bl	8001b54 <oled_write_command>

	// Turn display on
	oled_write_command(CMD_DISPLAY_ON);
 8001ff6:	20af      	movs	r0, #175	@ 0xaf
 8001ff8:	f7ff fdac 	bl	8001b54 <oled_write_command>

	HAL_Delay(100);
 8001ffc:	2064      	movs	r0, #100	@ 0x64
 8001ffe:	f000 fb41 	bl	8002684 <HAL_Delay>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	2000044c 	.word	0x2000044c

08002010 <OLED_SPI_Callback>:


// Clear DMA busy flag when SPI transfer completes
void OLED_SPI_Callback(SPI_HandleTypeDef *hspi){
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
    if (hspi == oled_spi) {
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <OLED_SPI_Callback+0x24>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	d102      	bne.n	8002028 <OLED_SPI_Callback+0x18>
    	oled_tx_done = 0;
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <OLED_SPI_Callback+0x28>)
 8002024:	2200      	movs	r2, #0
 8002026:	701a      	strb	r2, [r3, #0]
    }
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	2000044c 	.word	0x2000044c
 8002038:	20000850 	.word	0x20000850

0800203c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	607b      	str	r3, [r7, #4]
 8002046:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <HAL_MspInit+0x4c>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204a:	4a0f      	ldr	r2, [pc, #60]	@ (8002088 <HAL_MspInit+0x4c>)
 800204c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002050:	6453      	str	r3, [r2, #68]	@ 0x44
 8002052:	4b0d      	ldr	r3, [pc, #52]	@ (8002088 <HAL_MspInit+0x4c>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	4b09      	ldr	r3, [pc, #36]	@ (8002088 <HAL_MspInit+0x4c>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	4a08      	ldr	r2, [pc, #32]	@ (8002088 <HAL_MspInit+0x4c>)
 8002068:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800206c:	6413      	str	r3, [r2, #64]	@ 0x40
 800206e:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <HAL_MspInit+0x4c>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40023800 	.word	0x40023800

0800208c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a30      	ldr	r2, [pc, #192]	@ (800216c <HAL_SPI_MspInit+0xe0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d159      	bne.n	8002162 <HAL_SPI_MspInit+0xd6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020be:	4b2c      	ldr	r3, [pc, #176]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	4b28      	ldr	r3, [pc, #160]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	4a27      	ldr	r2, [pc, #156]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020da:	4b25      	ldr	r3, [pc, #148]	@ (8002170 <HAL_SPI_MspInit+0xe4>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80020e6:	23a0      	movs	r3, #160	@ 0xa0
 80020e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020f6:	2305      	movs	r3, #5
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	481c      	ldr	r0, [pc, #112]	@ (8002174 <HAL_SPI_MspInit+0xe8>)
 8002102:	f000 fff7 	bl	80030f4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002108:	4a1c      	ldr	r2, [pc, #112]	@ (800217c <HAL_SPI_MspInit+0xf0>)
 800210a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800210c:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800210e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002112:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002114:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002116:	2240      	movs	r2, #64	@ 0x40
 8002118:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211a:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800211c:	2200      	movs	r2, #0
 800211e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002120:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002126:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002128:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002134:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800213a:	4b0f      	ldr	r3, [pc, #60]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800213c:	2200      	movs	r2, #0
 800213e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002140:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002142:	2200      	movs	r2, #0
 8002144:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002146:	480c      	ldr	r0, [pc, #48]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 8002148:	f000 fbd2 	bl	80028f0 <HAL_DMA_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002152:	f7ff fcf8 	bl	8001b46 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800215a:	649a      	str	r2, [r3, #72]	@ 0x48
 800215c:	4a06      	ldr	r2, [pc, #24]	@ (8002178 <HAL_SPI_MspInit+0xec>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002162:	bf00      	nop
 8002164:	3728      	adds	r7, #40	@ 0x28
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40013000 	.word	0x40013000
 8002170:	40023800 	.word	0x40023800
 8002174:	40020000 	.word	0x40020000
 8002178:	200002a8 	.word	0x200002a8
 800217c:	40026458 	.word	0x40026458

08002180 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	@ 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a4c      	ldr	r2, [pc, #304]	@ (80022d0 <HAL_UART_MspInit+0x150>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	f040 8091 	bne.w	80022c6 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021a4:	2300      	movs	r3, #0
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	4b4a      	ldr	r3, [pc, #296]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ac:	4a49      	ldr	r2, [pc, #292]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021ae:	f043 0310 	orr.w	r3, r3, #16
 80021b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b4:	4b47      	ldr	r3, [pc, #284]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b8:	f003 0310 	and.w	r3, r3, #16
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	4b43      	ldr	r3, [pc, #268]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	4a42      	ldr	r2, [pc, #264]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d0:	4b40      	ldr	r3, [pc, #256]	@ (80022d4 <HAL_UART_MspInit+0x154>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80021dc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e2:	2302      	movs	r3, #2
 80021e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ea:	2303      	movs	r3, #3
 80021ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021ee:	2307      	movs	r3, #7
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4619      	mov	r1, r3
 80021f8:	4837      	ldr	r0, [pc, #220]	@ (80022d8 <HAL_UART_MspInit+0x158>)
 80021fa:	f000 ff7b 	bl	80030f4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021fe:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002200:	4a37      	ldr	r2, [pc, #220]	@ (80022e0 <HAL_UART_MspInit+0x160>)
 8002202:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002204:	4b35      	ldr	r3, [pc, #212]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002206:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800220a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800220c:	4b33      	ldr	r3, [pc, #204]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002212:	4b32      	ldr	r3, [pc, #200]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002214:	2200      	movs	r2, #0
 8002216:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002218:	4b30      	ldr	r3, [pc, #192]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 800221a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800221e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002220:	4b2e      	ldr	r3, [pc, #184]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002222:	2200      	movs	r2, #0
 8002224:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002226:	4b2d      	ldr	r3, [pc, #180]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800222c:	4b2b      	ldr	r3, [pc, #172]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002232:	4b2a      	ldr	r3, [pc, #168]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002238:	4b28      	ldr	r3, [pc, #160]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800223e:	4827      	ldr	r0, [pc, #156]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002240:	f000 fb56 	bl	80028f0 <HAL_DMA_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800224a:	f7ff fc7c 	bl	8001b46 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a22      	ldr	r2, [pc, #136]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002252:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002254:	4a21      	ldr	r2, [pc, #132]	@ (80022dc <HAL_UART_MspInit+0x15c>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800225a:	4b22      	ldr	r3, [pc, #136]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 800225c:	4a22      	ldr	r2, [pc, #136]	@ (80022e8 <HAL_UART_MspInit+0x168>)
 800225e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002260:	4b20      	ldr	r3, [pc, #128]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002262:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002266:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002268:	4b1e      	ldr	r3, [pc, #120]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 800226a:	2240      	movs	r2, #64	@ 0x40
 800226c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800226e:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002270:	2200      	movs	r2, #0
 8002272:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002274:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800227a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800227c:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 800227e:	2200      	movs	r2, #0
 8002280:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002282:	4b18      	ldr	r3, [pc, #96]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002288:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 800228a:	2200      	movs	r2, #0
 800228c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800228e:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002290:	2200      	movs	r2, #0
 8002292:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002294:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 8002296:	2200      	movs	r2, #0
 8002298:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800229a:	4812      	ldr	r0, [pc, #72]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 800229c:	f000 fb28 	bl	80028f0 <HAL_DMA_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80022a6:	f7ff fc4e 	bl	8001b46 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 80022ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80022b0:	4a0c      	ldr	r2, [pc, #48]	@ (80022e4 <HAL_UART_MspInit+0x164>)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2100      	movs	r1, #0
 80022ba:	2025      	movs	r0, #37	@ 0x25
 80022bc:	f000 fae1 	bl	8002882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022c0:	2025      	movs	r0, #37	@ 0x25
 80022c2:	f000 fafa 	bl	80028ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80022c6:	bf00      	nop
 80022c8:	3728      	adds	r7, #40	@ 0x28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40011000 	.word	0x40011000
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40020000 	.word	0x40020000
 80022dc:	20000350 	.word	0x20000350
 80022e0:	40026440 	.word	0x40026440
 80022e4:	200003b0 	.word	0x200003b0
 80022e8:	400264b8 	.word	0x400264b8

080022ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f0:	bf00      	nop
 80022f2:	e7fd      	b.n	80022f0 <NMI_Handler+0x4>

080022f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022f8:	bf00      	nop
 80022fa:	e7fd      	b.n	80022f8 <HardFault_Handler+0x4>

080022fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <MemManage_Handler+0x4>

08002304 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002308:	bf00      	nop
 800230a:	e7fd      	b.n	8002308 <BusFault_Handler+0x4>

0800230c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002310:	bf00      	nop
 8002312:	e7fd      	b.n	8002310 <UsageFault_Handler+0x4>

08002314 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002342:	f000 f97f 	bl	8002644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002350:	4802      	ldr	r0, [pc, #8]	@ (800235c <USART1_IRQHandler+0x10>)
 8002352:	f002 facb 	bl	80048ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000308 	.word	0x20000308

08002360 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002364:	4802      	ldr	r0, [pc, #8]	@ (8002370 <DMA2_Stream2_IRQHandler+0x10>)
 8002366:	f000 fc5b 	bl	8002c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000350 	.word	0x20000350

08002374 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002378:	4802      	ldr	r0, [pc, #8]	@ (8002384 <DMA2_Stream3_IRQHandler+0x10>)
 800237a:	f000 fc51 	bl	8002c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	200002a8 	.word	0x200002a8

08002388 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800238c:	4802      	ldr	r0, [pc, #8]	@ (8002398 <DMA2_Stream7_IRQHandler+0x10>)
 800238e:	f000 fc47 	bl	8002c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	200003b0 	.word	0x200003b0

0800239c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return 1;
 80023a0:	2301      	movs	r3, #1
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <_kill>:

int _kill(int pid, int sig)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023b6:	f004 f9cb 	bl	8006750 <__errno>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2216      	movs	r2, #22
 80023be:	601a      	str	r2, [r3, #0]
  return -1;
 80023c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <_exit>:

void _exit (int status)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023d4:	f04f 31ff 	mov.w	r1, #4294967295
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff ffe7 	bl	80023ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80023de:	bf00      	nop
 80023e0:	e7fd      	b.n	80023de <_exit+0x12>

080023e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b086      	sub	sp, #24
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	60f8      	str	r0, [r7, #12]
 80023ea:	60b9      	str	r1, [r7, #8]
 80023ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	e00a      	b.n	800240a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023f4:	f3af 8000 	nop.w
 80023f8:	4601      	mov	r1, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	60ba      	str	r2, [r7, #8]
 8002400:	b2ca      	uxtb	r2, r1
 8002402:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	3301      	adds	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	429a      	cmp	r2, r3
 8002410:	dbf0      	blt.n	80023f4 <_read+0x12>
  }

  return len;
 8002412:	687b      	ldr	r3, [r7, #4]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	e009      	b.n	8002442 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	60ba      	str	r2, [r7, #8]
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	3301      	adds	r3, #1
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	dbf1      	blt.n	800242e <_write+0x12>
  }
  return len;
 800244a:	687b      	ldr	r3, [r7, #4]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <_close>:

int _close(int file)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800245c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800247c:	605a      	str	r2, [r3, #4]
  return 0;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_isatty>:

int _isatty(int file)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b085      	sub	sp, #20
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024c4:	4a14      	ldr	r2, [pc, #80]	@ (8002518 <_sbrk+0x5c>)
 80024c6:	4b15      	ldr	r3, [pc, #84]	@ (800251c <_sbrk+0x60>)
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024d0:	4b13      	ldr	r3, [pc, #76]	@ (8002520 <_sbrk+0x64>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d102      	bne.n	80024de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024d8:	4b11      	ldr	r3, [pc, #68]	@ (8002520 <_sbrk+0x64>)
 80024da:	4a12      	ldr	r2, [pc, #72]	@ (8002524 <_sbrk+0x68>)
 80024dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024de:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <_sbrk+0x64>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4413      	add	r3, r2
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d207      	bcs.n	80024fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024ec:	f004 f930 	bl	8006750 <__errno>
 80024f0:	4603      	mov	r3, r0
 80024f2:	220c      	movs	r2, #12
 80024f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024f6:	f04f 33ff 	mov.w	r3, #4294967295
 80024fa:	e009      	b.n	8002510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024fc:	4b08      	ldr	r3, [pc, #32]	@ (8002520 <_sbrk+0x64>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002502:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <_sbrk+0x64>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4413      	add	r3, r2
 800250a:	4a05      	ldr	r2, [pc, #20]	@ (8002520 <_sbrk+0x64>)
 800250c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800250e:	68fb      	ldr	r3, [r7, #12]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3718      	adds	r7, #24
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20020000 	.word	0x20020000
 800251c:	00000400 	.word	0x00000400
 8002520:	20000854 	.word	0x20000854
 8002524:	200009a8 	.word	0x200009a8

08002528 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800252c:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <SystemInit+0x20>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002532:	4a05      	ldr	r2, [pc, #20]	@ (8002548 <SystemInit+0x20>)
 8002534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800254c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002584 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002550:	f7ff ffea 	bl	8002528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002554:	480c      	ldr	r0, [pc, #48]	@ (8002588 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002556:	490d      	ldr	r1, [pc, #52]	@ (800258c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002558:	4a0d      	ldr	r2, [pc, #52]	@ (8002590 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800255a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800255c:	e002      	b.n	8002564 <LoopCopyDataInit>

0800255e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002562:	3304      	adds	r3, #4

08002564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002568:	d3f9      	bcc.n	800255e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256a:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800256c:	4c0a      	ldr	r4, [pc, #40]	@ (8002598 <LoopFillZerobss+0x22>)
  movs r3, #0
 800256e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002570:	e001      	b.n	8002576 <LoopFillZerobss>

08002572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002574:	3204      	adds	r2, #4

08002576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002578:	d3fb      	bcc.n	8002572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800257a:	f004 f8ef 	bl	800675c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800257e:	f7ff f8c9 	bl	8001714 <main>
  bx  lr    
 8002582:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002584:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800258c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002590:	08009494 	.word	0x08009494
  ldr r2, =_sbss
 8002594:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002598:	200009a8 	.word	0x200009a8

0800259c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800259c:	e7fe      	b.n	800259c <ADC_IRQHandler>
	...

080025a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025a4:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <HAL_Init+0x40>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a0d      	ldr	r2, [pc, #52]	@ (80025e0 <HAL_Init+0x40>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <HAL_Init+0x40>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_Init+0x40>)
 80025b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025bc:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <HAL_Init+0x40>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a07      	ldr	r2, [pc, #28]	@ (80025e0 <HAL_Init+0x40>)
 80025c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c8:	2003      	movs	r0, #3
 80025ca:	f000 f94f 	bl	800286c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ce:	200f      	movs	r0, #15
 80025d0:	f000 f808 	bl	80025e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d4:	f7ff fd32 	bl	800203c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40023c00 	.word	0x40023c00

080025e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025ec:	4b12      	ldr	r3, [pc, #72]	@ (8002638 <HAL_InitTick+0x54>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_InitTick+0x58>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80025fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002602:	4618      	mov	r0, r3
 8002604:	f000 f967 	bl	80028d6 <HAL_SYSTICK_Config>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e00e      	b.n	8002630 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b0f      	cmp	r3, #15
 8002616:	d80a      	bhi.n	800262e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002618:	2200      	movs	r2, #0
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	f000 f92f 	bl	8002882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002624:	4a06      	ldr	r2, [pc, #24]	@ (8002640 <HAL_InitTick+0x5c>)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	e000      	b.n	8002630 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000004 	.word	0x20000004
 800263c:	2000000c 	.word	0x2000000c
 8002640:	20000008 	.word	0x20000008

08002644 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <HAL_IncTick+0x20>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <HAL_IncTick+0x24>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4413      	add	r3, r2
 8002654:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <HAL_IncTick+0x24>)
 8002656:	6013      	str	r3, [r2, #0]
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	2000000c 	.word	0x2000000c
 8002668:	20000858 	.word	0x20000858

0800266c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return uwTick;
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_GetTick+0x14>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000858 	.word	0x20000858

08002684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800268c:	f7ff ffee 	bl	800266c <HAL_GetTick>
 8002690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269c:	d005      	beq.n	80026aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800269e:	4b0a      	ldr	r3, [pc, #40]	@ (80026c8 <HAL_Delay+0x44>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026aa:	bf00      	nop
 80026ac:	f7ff ffde 	bl	800266c <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d8f7      	bhi.n	80026ac <HAL_Delay+0x28>
  {
  }
}
 80026bc:	bf00      	nop
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2000000c 	.word	0x2000000c

080026cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f003 0307 	and.w	r3, r3, #7
 80026da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <__NVIC_SetPriorityGrouping+0x44>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026e8:	4013      	ands	r3, r2
 80026ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fe:	4a04      	ldr	r2, [pc, #16]	@ (8002710 <__NVIC_SetPriorityGrouping+0x44>)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	60d3      	str	r3, [r2, #12]
}
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002718:	4b04      	ldr	r3, [pc, #16]	@ (800272c <__NVIC_GetPriorityGrouping+0x18>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	0a1b      	lsrs	r3, r3, #8
 800271e:	f003 0307 	and.w	r3, r3, #7
}
 8002722:	4618      	mov	r0, r3
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	e000ed00 	.word	0xe000ed00

08002730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	2b00      	cmp	r3, #0
 8002740:	db0b      	blt.n	800275a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	f003 021f 	and.w	r2, r3, #31
 8002748:	4907      	ldr	r1, [pc, #28]	@ (8002768 <__NVIC_EnableIRQ+0x38>)
 800274a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274e:	095b      	lsrs	r3, r3, #5
 8002750:	2001      	movs	r0, #1
 8002752:	fa00 f202 	lsl.w	r2, r0, r2
 8002756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	e000e100 	.word	0xe000e100

0800276c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	6039      	str	r1, [r7, #0]
 8002776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277c:	2b00      	cmp	r3, #0
 800277e:	db0a      	blt.n	8002796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	b2da      	uxtb	r2, r3
 8002784:	490c      	ldr	r1, [pc, #48]	@ (80027b8 <__NVIC_SetPriority+0x4c>)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	0112      	lsls	r2, r2, #4
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	440b      	add	r3, r1
 8002790:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002794:	e00a      	b.n	80027ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	b2da      	uxtb	r2, r3
 800279a:	4908      	ldr	r1, [pc, #32]	@ (80027bc <__NVIC_SetPriority+0x50>)
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	3b04      	subs	r3, #4
 80027a4:	0112      	lsls	r2, r2, #4
 80027a6:	b2d2      	uxtb	r2, r2
 80027a8:	440b      	add	r3, r1
 80027aa:	761a      	strb	r2, [r3, #24]
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	e000e100 	.word	0xe000e100
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b089      	sub	sp, #36	@ 0x24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	f1c3 0307 	rsb	r3, r3, #7
 80027da:	2b04      	cmp	r3, #4
 80027dc:	bf28      	it	cs
 80027de:	2304      	movcs	r3, #4
 80027e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3304      	adds	r3, #4
 80027e6:	2b06      	cmp	r3, #6
 80027e8:	d902      	bls.n	80027f0 <NVIC_EncodePriority+0x30>
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	3b03      	subs	r3, #3
 80027ee:	e000      	b.n	80027f2 <NVIC_EncodePriority+0x32>
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f4:	f04f 32ff 	mov.w	r2, #4294967295
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	43da      	mvns	r2, r3
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	401a      	ands	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002808:	f04f 31ff 	mov.w	r1, #4294967295
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	fa01 f303 	lsl.w	r3, r1, r3
 8002812:	43d9      	mvns	r1, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002818:	4313      	orrs	r3, r2
         );
}
 800281a:	4618      	mov	r0, r3
 800281c:	3724      	adds	r7, #36	@ 0x24
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002838:	d301      	bcc.n	800283e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283a:	2301      	movs	r3, #1
 800283c:	e00f      	b.n	800285e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800283e:	4a0a      	ldr	r2, [pc, #40]	@ (8002868 <SysTick_Config+0x40>)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3b01      	subs	r3, #1
 8002844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002846:	210f      	movs	r1, #15
 8002848:	f04f 30ff 	mov.w	r0, #4294967295
 800284c:	f7ff ff8e 	bl	800276c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <SysTick_Config+0x40>)
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002856:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <SysTick_Config+0x40>)
 8002858:	2207      	movs	r2, #7
 800285a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	e000e010 	.word	0xe000e010

0800286c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ff29 	bl	80026cc <__NVIC_SetPriorityGrouping>
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
 800288e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002894:	f7ff ff3e 	bl	8002714 <__NVIC_GetPriorityGrouping>
 8002898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	6978      	ldr	r0, [r7, #20]
 80028a0:	f7ff ff8e 	bl	80027c0 <NVIC_EncodePriority>
 80028a4:	4602      	mov	r2, r0
 80028a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff ff5d 	bl	800276c <__NVIC_SetPriority>
}
 80028b2:	bf00      	nop
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	4603      	mov	r3, r0
 80028c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff31 	bl	8002730 <__NVIC_EnableIRQ>
}
 80028ce:	bf00      	nop
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff ffa2 	bl	8002828 <SysTick_Config>
 80028e4:	4603      	mov	r3, r0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028fc:	f7ff feb6 	bl	800266c <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e099      	b.n	8002a40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2202      	movs	r2, #2
 8002910:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0201 	bic.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800292c:	e00f      	b.n	800294e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800292e:	f7ff fe9d 	bl	800266c <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b05      	cmp	r3, #5
 800293a:	d908      	bls.n	800294e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2220      	movs	r2, #32
 8002940:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2203      	movs	r2, #3
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e078      	b.n	8002a40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e8      	bne.n	800292e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	4b38      	ldr	r3, [pc, #224]	@ (8002a48 <HAL_DMA_Init+0x158>)
 8002968:	4013      	ands	r3, r2
 800296a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800297a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002986:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002992:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d107      	bne.n	80029b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b0:	4313      	orrs	r3, r2
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	697a      	ldr	r2, [r7, #20]
 80029be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f023 0307 	bic.w	r3, r3, #7
 80029ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	2b04      	cmp	r3, #4
 80029e0:	d117      	bne.n	8002a12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00e      	beq.n	8002a12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 fb01 	bl	8002ffc <DMA_CheckFifoParam>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d008      	beq.n	8002a12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2240      	movs	r2, #64	@ 0x40
 8002a04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e016      	b.n	8002a40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 fab8 	bl	8002f90 <DMA_CalcBaseAndBitshift>
 8002a20:	4603      	mov	r3, r0
 8002a22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a28:	223f      	movs	r2, #63	@ 0x3f
 8002a2a:	409a      	lsls	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	f010803f 	.word	0xf010803f

08002a4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_DMA_Start_IT+0x26>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e040      	b.n	8002af4 <HAL_DMA_Start_IT+0xa8>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d12f      	bne.n	8002ae6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fa4a 	bl	8002f34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa4:	223f      	movs	r2, #63	@ 0x3f
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0216 	orr.w	r2, r2, #22
 8002aba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d007      	beq.n	8002ad4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0208 	orr.w	r2, r2, #8
 8002ad2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	e005      	b.n	8002af2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002aee:	2302      	movs	r3, #2
 8002af0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b0a:	f7ff fdaf 	bl	800266c <HAL_GetTick>
 8002b0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d008      	beq.n	8002b2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2280      	movs	r2, #128	@ 0x80
 8002b20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e052      	b.n	8002bd4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0216 	bic.w	r2, r2, #22
 8002b3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d103      	bne.n	8002b5e <HAL_DMA_Abort+0x62>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0208 	bic.w	r2, r2, #8
 8002b6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0201 	bic.w	r2, r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7e:	e013      	b.n	8002ba8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b80:	f7ff fd74 	bl	800266c <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d90c      	bls.n	8002ba8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2220      	movs	r2, #32
 8002b92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2203      	movs	r2, #3
 8002b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e015      	b.n	8002bd4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1e4      	bne.n	8002b80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bba:	223f      	movs	r2, #63	@ 0x3f
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d004      	beq.n	8002bfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2280      	movs	r2, #128	@ 0x80
 8002bf4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e00c      	b.n	8002c14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2205      	movs	r2, #5
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0201 	bic.w	r2, r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c2c:	4b8e      	ldr	r3, [pc, #568]	@ (8002e68 <HAL_DMA_IRQHandler+0x248>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a8e      	ldr	r2, [pc, #568]	@ (8002e6c <HAL_DMA_IRQHandler+0x24c>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	0a9b      	lsrs	r3, r3, #10
 8002c38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4a:	2208      	movs	r2, #8
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d01a      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d013      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0204 	bic.w	r2, r2, #4
 8002c72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	2208      	movs	r2, #8
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c84:	f043 0201 	orr.w	r2, r3, #1
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c90:	2201      	movs	r2, #1
 8002c92:	409a      	lsls	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d012      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00b      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cae:	2201      	movs	r2, #1
 8002cb0:	409a      	lsls	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cba:	f043 0202 	orr.w	r2, r3, #2
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc6:	2204      	movs	r2, #4
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d012      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00b      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf0:	f043 0204 	orr.w	r2, r3, #4
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	2210      	movs	r2, #16
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d043      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d03c      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1a:	2210      	movs	r2, #16
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d018      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d108      	bne.n	8002d50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d024      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
 8002d4e:	e01f      	b.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d01b      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
 8002d60:	e016      	b.n	8002d90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d107      	bne.n	8002d80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0208 	bic.w	r2, r2, #8
 8002d7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d94:	2220      	movs	r2, #32
 8002d96:	409a      	lsls	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 808f 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8087 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db6:	2220      	movs	r2, #32
 8002db8:	409a      	lsls	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b05      	cmp	r3, #5
 8002dc8:	d136      	bne.n	8002e38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0216 	bic.w	r2, r2, #22
 8002dd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002de8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d103      	bne.n	8002dfa <HAL_DMA_IRQHandler+0x1da>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0208 	bic.w	r2, r2, #8
 8002e08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0e:	223f      	movs	r2, #63	@ 0x3f
 8002e10:	409a      	lsls	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d07e      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
        }
        return;
 8002e36:	e079      	b.n	8002f2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d01d      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10d      	bne.n	8002e70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d031      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	4798      	blx	r3
 8002e64:	e02c      	b.n	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
 8002e66:	bf00      	nop
 8002e68:	20000004 	.word	0x20000004
 8002e6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d023      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	4798      	blx	r3
 8002e80:	e01e      	b.n	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10f      	bne.n	8002eb0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0210 	bic.w	r2, r2, #16
 8002e9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d032      	beq.n	8002f2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d022      	beq.n	8002f1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2205      	movs	r2, #5
 8002ed8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d307      	bcc.n	8002f08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f2      	bne.n	8002eec <HAL_DMA_IRQHandler+0x2cc>
 8002f06:	e000      	b.n	8002f0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d005      	beq.n	8002f2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
 8002f2a:	e000      	b.n	8002f2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f2c:	bf00      	nop
    }
  }
}
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
 8002f40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b40      	cmp	r3, #64	@ 0x40
 8002f60:	d108      	bne.n	8002f74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68ba      	ldr	r2, [r7, #8]
 8002f70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f72:	e007      	b.n	8002f84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	60da      	str	r2, [r3, #12]
}
 8002f84:	bf00      	nop
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	3b10      	subs	r3, #16
 8002fa0:	4a14      	ldr	r2, [pc, #80]	@ (8002ff4 <DMA_CalcBaseAndBitshift+0x64>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	091b      	lsrs	r3, r3, #4
 8002fa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002faa:	4a13      	ldr	r2, [pc, #76]	@ (8002ff8 <DMA_CalcBaseAndBitshift+0x68>)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4413      	add	r3, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b03      	cmp	r3, #3
 8002fbc:	d909      	bls.n	8002fd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fc6:	f023 0303 	bic.w	r3, r3, #3
 8002fca:	1d1a      	adds	r2, r3, #4
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fd0:	e007      	b.n	8002fe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fda:	f023 0303 	bic.w	r3, r3, #3
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	aaaaaaab 	.word	0xaaaaaaab
 8002ff8:	08009104 	.word	0x08009104

08002ffc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d11f      	bne.n	8003056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b03      	cmp	r3, #3
 800301a:	d856      	bhi.n	80030ca <DMA_CheckFifoParam+0xce>
 800301c:	a201      	add	r2, pc, #4	@ (adr r2, 8003024 <DMA_CheckFifoParam+0x28>)
 800301e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003022:	bf00      	nop
 8003024:	08003035 	.word	0x08003035
 8003028:	08003047 	.word	0x08003047
 800302c:	08003035 	.word	0x08003035
 8003030:	080030cb 	.word	0x080030cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003038:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d046      	beq.n	80030ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003044:	e043      	b.n	80030ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800304e:	d140      	bne.n	80030d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003054:	e03d      	b.n	80030d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800305e:	d121      	bne.n	80030a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	2b03      	cmp	r3, #3
 8003064:	d837      	bhi.n	80030d6 <DMA_CheckFifoParam+0xda>
 8003066:	a201      	add	r2, pc, #4	@ (adr r2, 800306c <DMA_CheckFifoParam+0x70>)
 8003068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306c:	0800307d 	.word	0x0800307d
 8003070:	08003083 	.word	0x08003083
 8003074:	0800307d 	.word	0x0800307d
 8003078:	08003095 	.word	0x08003095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
      break;
 8003080:	e030      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d025      	beq.n	80030da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003092:	e022      	b.n	80030da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003098:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800309c:	d11f      	bne.n	80030de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030a2:	e01c      	b.n	80030de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d903      	bls.n	80030b2 <DMA_CheckFifoParam+0xb6>
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d003      	beq.n	80030b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030b0:	e018      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	73fb      	strb	r3, [r7, #15]
      break;
 80030b6:	e015      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00e      	beq.n	80030e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	73fb      	strb	r3, [r7, #15]
      break;
 80030c8:	e00b      	b.n	80030e2 <DMA_CheckFifoParam+0xe6>
      break;
 80030ca:	bf00      	nop
 80030cc:	e00a      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;
 80030ce:	bf00      	nop
 80030d0:	e008      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;
 80030d2:	bf00      	nop
 80030d4:	e006      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;
 80030d6:	bf00      	nop
 80030d8:	e004      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;
 80030da:	bf00      	nop
 80030dc:	e002      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80030de:	bf00      	nop
 80030e0:	e000      	b.n	80030e4 <DMA_CheckFifoParam+0xe8>
      break;
 80030e2:	bf00      	nop
    }
  } 
  
  return status; 
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop

080030f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b089      	sub	sp, #36	@ 0x24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003106:	2300      	movs	r3, #0
 8003108:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
 800310e:	e159      	b.n	80033c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003110:	2201      	movs	r2, #1
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4013      	ands	r3, r2
 8003122:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	429a      	cmp	r2, r3
 800312a:	f040 8148 	bne.w	80033be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	2b01      	cmp	r3, #1
 8003138:	d005      	beq.n	8003146 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003142:	2b02      	cmp	r3, #2
 8003144:	d130      	bne.n	80031a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	2203      	movs	r2, #3
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4313      	orrs	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800317c:	2201      	movs	r2, #1
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 0201 	and.w	r2, r3, #1
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4313      	orrs	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d017      	beq.n	80031e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	2203      	movs	r2, #3
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	4313      	orrs	r3, r2
 80031dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d123      	bne.n	8003238 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	08da      	lsrs	r2, r3, #3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3208      	adds	r2, #8
 80031f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	220f      	movs	r2, #15
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	08da      	lsrs	r2, r3, #3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3208      	adds	r2, #8
 8003232:	69b9      	ldr	r1, [r7, #24]
 8003234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	2203      	movs	r2, #3
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 0203 	and.w	r2, r3, #3
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 80a2 	beq.w	80033be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	4b57      	ldr	r3, [pc, #348]	@ (80033dc <HAL_GPIO_Init+0x2e8>)
 8003280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003282:	4a56      	ldr	r2, [pc, #344]	@ (80033dc <HAL_GPIO_Init+0x2e8>)
 8003284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003288:	6453      	str	r3, [r2, #68]	@ 0x44
 800328a:	4b54      	ldr	r3, [pc, #336]	@ (80033dc <HAL_GPIO_Init+0x2e8>)
 800328c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003296:	4a52      	ldr	r2, [pc, #328]	@ (80033e0 <HAL_GPIO_Init+0x2ec>)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	089b      	lsrs	r3, r3, #2
 800329c:	3302      	adds	r3, #2
 800329e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	220f      	movs	r2, #15
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4013      	ands	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a49      	ldr	r2, [pc, #292]	@ (80033e4 <HAL_GPIO_Init+0x2f0>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d019      	beq.n	80032f6 <HAL_GPIO_Init+0x202>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a48      	ldr	r2, [pc, #288]	@ (80033e8 <HAL_GPIO_Init+0x2f4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d013      	beq.n	80032f2 <HAL_GPIO_Init+0x1fe>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a47      	ldr	r2, [pc, #284]	@ (80033ec <HAL_GPIO_Init+0x2f8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00d      	beq.n	80032ee <HAL_GPIO_Init+0x1fa>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a46      	ldr	r2, [pc, #280]	@ (80033f0 <HAL_GPIO_Init+0x2fc>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d007      	beq.n	80032ea <HAL_GPIO_Init+0x1f6>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a45      	ldr	r2, [pc, #276]	@ (80033f4 <HAL_GPIO_Init+0x300>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d101      	bne.n	80032e6 <HAL_GPIO_Init+0x1f2>
 80032e2:	2304      	movs	r3, #4
 80032e4:	e008      	b.n	80032f8 <HAL_GPIO_Init+0x204>
 80032e6:	2307      	movs	r3, #7
 80032e8:	e006      	b.n	80032f8 <HAL_GPIO_Init+0x204>
 80032ea:	2303      	movs	r3, #3
 80032ec:	e004      	b.n	80032f8 <HAL_GPIO_Init+0x204>
 80032ee:	2302      	movs	r3, #2
 80032f0:	e002      	b.n	80032f8 <HAL_GPIO_Init+0x204>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <HAL_GPIO_Init+0x204>
 80032f6:	2300      	movs	r3, #0
 80032f8:	69fa      	ldr	r2, [r7, #28]
 80032fa:	f002 0203 	and.w	r2, r2, #3
 80032fe:	0092      	lsls	r2, r2, #2
 8003300:	4093      	lsls	r3, r2
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003308:	4935      	ldr	r1, [pc, #212]	@ (80033e0 <HAL_GPIO_Init+0x2ec>)
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	089b      	lsrs	r3, r3, #2
 800330e:	3302      	adds	r3, #2
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003316:	4b38      	ldr	r3, [pc, #224]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	43db      	mvns	r3, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4013      	ands	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800333a:	4a2f      	ldr	r2, [pc, #188]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003340:	4b2d      	ldr	r3, [pc, #180]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003364:	4a24      	ldr	r2, [pc, #144]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800336a:	4b23      	ldr	r3, [pc, #140]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	43db      	mvns	r3, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4013      	ands	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800338e:	4a1a      	ldr	r2, [pc, #104]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003394:	4b18      	ldr	r3, [pc, #96]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	43db      	mvns	r3, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033b8:	4a0f      	ldr	r2, [pc, #60]	@ (80033f8 <HAL_GPIO_Init+0x304>)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	3301      	adds	r3, #1
 80033c2:	61fb      	str	r3, [r7, #28]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	2b0f      	cmp	r3, #15
 80033c8:	f67f aea2 	bls.w	8003110 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033cc:	bf00      	nop
 80033ce:	bf00      	nop
 80033d0:	3724      	adds	r7, #36	@ 0x24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800
 80033e0:	40013800 	.word	0x40013800
 80033e4:	40020000 	.word	0x40020000
 80033e8:	40020400 	.word	0x40020400
 80033ec:	40020800 	.word	0x40020800
 80033f0:	40020c00 	.word	0x40020c00
 80033f4:	40021000 	.word	0x40021000
 80033f8:	40013c00 	.word	0x40013c00

080033fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	807b      	strh	r3, [r7, #2]
 8003408:	4613      	mov	r3, r2
 800340a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800340c:	787b      	ldrb	r3, [r7, #1]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003412:	887a      	ldrh	r2, [r7, #2]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003418:	e003      	b.n	8003422 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800341a:	887b      	ldrh	r3, [r7, #2]
 800341c:	041a      	lsls	r2, r3, #16
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	619a      	str	r2, [r3, #24]
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
	...

08003430 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e267      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d075      	beq.n	800353a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800344e:	4b88      	ldr	r3, [pc, #544]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
 8003456:	2b04      	cmp	r3, #4
 8003458:	d00c      	beq.n	8003474 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800345a:	4b85      	ldr	r3, [pc, #532]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003462:	2b08      	cmp	r3, #8
 8003464:	d112      	bne.n	800348c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003466:	4b82      	ldr	r3, [pc, #520]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800346e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003472:	d10b      	bne.n	800348c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003474:	4b7e      	ldr	r3, [pc, #504]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d05b      	beq.n	8003538 <HAL_RCC_OscConfig+0x108>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d157      	bne.n	8003538 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e242      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003494:	d106      	bne.n	80034a4 <HAL_RCC_OscConfig+0x74>
 8003496:	4b76      	ldr	r3, [pc, #472]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a75      	ldr	r2, [pc, #468]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 800349c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	e01d      	b.n	80034e0 <HAL_RCC_OscConfig+0xb0>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034ac:	d10c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x98>
 80034ae:	4b70      	ldr	r3, [pc, #448]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a6f      	ldr	r2, [pc, #444]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a6c      	ldr	r2, [pc, #432]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e00b      	b.n	80034e0 <HAL_RCC_OscConfig+0xb0>
 80034c8:	4b69      	ldr	r3, [pc, #420]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a68      	ldr	r2, [pc, #416]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	4b66      	ldr	r3, [pc, #408]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a65      	ldr	r2, [pc, #404]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80034da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d013      	beq.n	8003510 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e8:	f7ff f8c0 	bl	800266c <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034f0:	f7ff f8bc 	bl	800266c <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	@ 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e207      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003502:	4b5b      	ldr	r3, [pc, #364]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0xc0>
 800350e:	e014      	b.n	800353a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003510:	f7ff f8ac 	bl	800266c <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003516:	e008      	b.n	800352a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003518:	f7ff f8a8 	bl	800266c <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b64      	cmp	r3, #100	@ 0x64
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e1f3      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352a:	4b51      	ldr	r3, [pc, #324]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f0      	bne.n	8003518 <HAL_RCC_OscConfig+0xe8>
 8003536:	e000      	b.n	800353a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003538:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d063      	beq.n	800360e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003546:	4b4a      	ldr	r3, [pc, #296]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 030c 	and.w	r3, r3, #12
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00b      	beq.n	800356a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003552:	4b47      	ldr	r3, [pc, #284]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800355a:	2b08      	cmp	r3, #8
 800355c:	d11c      	bne.n	8003598 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800355e:	4b44      	ldr	r3, [pc, #272]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d116      	bne.n	8003598 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356a:	4b41      	ldr	r3, [pc, #260]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d005      	beq.n	8003582 <HAL_RCC_OscConfig+0x152>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d001      	beq.n	8003582 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e1c7      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003582:	4b3b      	ldr	r3, [pc, #236]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4937      	ldr	r1, [pc, #220]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003592:	4313      	orrs	r3, r2
 8003594:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003596:	e03a      	b.n	800360e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d020      	beq.n	80035e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035a0:	4b34      	ldr	r3, [pc, #208]	@ (8003674 <HAL_RCC_OscConfig+0x244>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a6:	f7ff f861 	bl	800266c <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ac:	e008      	b.n	80035c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ae:	f7ff f85d 	bl	800266c <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e1a8      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0f0      	beq.n	80035ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035cc:	4b28      	ldr	r3, [pc, #160]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	4925      	ldr	r1, [pc, #148]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	600b      	str	r3, [r1, #0]
 80035e0:	e015      	b.n	800360e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035e2:	4b24      	ldr	r3, [pc, #144]	@ (8003674 <HAL_RCC_OscConfig+0x244>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e8:	f7ff f840 	bl	800266c <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035f0:	f7ff f83c 	bl	800266c <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e187      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	4b1b      	ldr	r3, [pc, #108]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1f0      	bne.n	80035f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d036      	beq.n	8003688 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d016      	beq.n	8003650 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003622:	4b15      	ldr	r3, [pc, #84]	@ (8003678 <HAL_RCC_OscConfig+0x248>)
 8003624:	2201      	movs	r2, #1
 8003626:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7ff f820 	bl	800266c <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003630:	f7ff f81c 	bl	800266c <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e167      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <HAL_RCC_OscConfig+0x240>)
 8003644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0f0      	beq.n	8003630 <HAL_RCC_OscConfig+0x200>
 800364e:	e01b      	b.n	8003688 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003650:	4b09      	ldr	r3, [pc, #36]	@ (8003678 <HAL_RCC_OscConfig+0x248>)
 8003652:	2200      	movs	r2, #0
 8003654:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003656:	f7ff f809 	bl	800266c <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800365c:	e00e      	b.n	800367c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800365e:	f7ff f805 	bl	800266c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d907      	bls.n	800367c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e150      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
 8003670:	40023800 	.word	0x40023800
 8003674:	42470000 	.word	0x42470000
 8003678:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800367c:	4b88      	ldr	r3, [pc, #544]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800367e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ea      	bne.n	800365e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 8097 	beq.w	80037c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800369a:	4b81      	ldr	r3, [pc, #516]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10f      	bne.n	80036c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036a6:	2300      	movs	r3, #0
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	4b7d      	ldr	r3, [pc, #500]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	4a7c      	ldr	r2, [pc, #496]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80036b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036b6:	4b7a      	ldr	r3, [pc, #488]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036c2:	2301      	movs	r3, #1
 80036c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c6:	4b77      	ldr	r3, [pc, #476]	@ (80038a4 <HAL_RCC_OscConfig+0x474>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d118      	bne.n	8003704 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036d2:	4b74      	ldr	r3, [pc, #464]	@ (80038a4 <HAL_RCC_OscConfig+0x474>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a73      	ldr	r2, [pc, #460]	@ (80038a4 <HAL_RCC_OscConfig+0x474>)
 80036d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036de:	f7fe ffc5 	bl	800266c <HAL_GetTick>
 80036e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e4:	e008      	b.n	80036f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036e6:	f7fe ffc1 	bl	800266c <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e10c      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f8:	4b6a      	ldr	r3, [pc, #424]	@ (80038a4 <HAL_RCC_OscConfig+0x474>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0f0      	beq.n	80036e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d106      	bne.n	800371a <HAL_RCC_OscConfig+0x2ea>
 800370c:	4b64      	ldr	r3, [pc, #400]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800370e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003710:	4a63      	ldr	r2, [pc, #396]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	6713      	str	r3, [r2, #112]	@ 0x70
 8003718:	e01c      	b.n	8003754 <HAL_RCC_OscConfig+0x324>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b05      	cmp	r3, #5
 8003720:	d10c      	bne.n	800373c <HAL_RCC_OscConfig+0x30c>
 8003722:	4b5f      	ldr	r3, [pc, #380]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003726:	4a5e      	ldr	r2, [pc, #376]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	6713      	str	r3, [r2, #112]	@ 0x70
 800372e:	4b5c      	ldr	r3, [pc, #368]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003732:	4a5b      	ldr	r2, [pc, #364]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	6713      	str	r3, [r2, #112]	@ 0x70
 800373a:	e00b      	b.n	8003754 <HAL_RCC_OscConfig+0x324>
 800373c:	4b58      	ldr	r3, [pc, #352]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800373e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003740:	4a57      	ldr	r2, [pc, #348]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003742:	f023 0301 	bic.w	r3, r3, #1
 8003746:	6713      	str	r3, [r2, #112]	@ 0x70
 8003748:	4b55      	ldr	r3, [pc, #340]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800374a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374c:	4a54      	ldr	r2, [pc, #336]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800374e:	f023 0304 	bic.w	r3, r3, #4
 8003752:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d015      	beq.n	8003788 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375c:	f7fe ff86 	bl	800266c <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003762:	e00a      	b.n	800377a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003764:	f7fe ff82 	bl	800266c <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003772:	4293      	cmp	r3, r2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e0cb      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800377a:	4b49      	ldr	r3, [pc, #292]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0ee      	beq.n	8003764 <HAL_RCC_OscConfig+0x334>
 8003786:	e014      	b.n	80037b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003788:	f7fe ff70 	bl	800266c <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800378e:	e00a      	b.n	80037a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003790:	f7fe ff6c 	bl	800266c <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379e:	4293      	cmp	r3, r2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e0b5      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a6:	4b3e      	ldr	r3, [pc, #248]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80037a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1ee      	bne.n	8003790 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037b2:	7dfb      	ldrb	r3, [r7, #23]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d105      	bne.n	80037c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b8:	4b39      	ldr	r3, [pc, #228]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80037ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037bc:	4a38      	ldr	r2, [pc, #224]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80037be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 80a1 	beq.w	8003910 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037ce:	4b34      	ldr	r3, [pc, #208]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 030c 	and.w	r3, r3, #12
 80037d6:	2b08      	cmp	r3, #8
 80037d8:	d05c      	beq.n	8003894 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d141      	bne.n	8003866 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e2:	4b31      	ldr	r3, [pc, #196]	@ (80038a8 <HAL_RCC_OscConfig+0x478>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe ff40 	bl	800266c <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f0:	f7fe ff3c 	bl	800266c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e087      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003802:	4b27      	ldr	r3, [pc, #156]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69da      	ldr	r2, [r3, #28]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	019b      	lsls	r3, r3, #6
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003824:	085b      	lsrs	r3, r3, #1
 8003826:	3b01      	subs	r3, #1
 8003828:	041b      	lsls	r3, r3, #16
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003830:	061b      	lsls	r3, r3, #24
 8003832:	491b      	ldr	r1, [pc, #108]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003834:	4313      	orrs	r3, r2
 8003836:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003838:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <HAL_RCC_OscConfig+0x478>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383e:	f7fe ff15 	bl	800266c <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003846:	f7fe ff11 	bl	800266c <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e05c      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003858:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x416>
 8003864:	e054      	b.n	8003910 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003866:	4b10      	ldr	r3, [pc, #64]	@ (80038a8 <HAL_RCC_OscConfig+0x478>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7fe fefe 	bl	800266c <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003874:	f7fe fefa 	bl	800266c <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e045      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003886:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <HAL_RCC_OscConfig+0x470>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x444>
 8003892:	e03d      	b.n	8003910 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d107      	bne.n	80038ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e038      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
 80038a0:	40023800 	.word	0x40023800
 80038a4:	40007000 	.word	0x40007000
 80038a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038ac:	4b1b      	ldr	r3, [pc, #108]	@ (800391c <HAL_RCC_OscConfig+0x4ec>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d028      	beq.n	800390c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d121      	bne.n	800390c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d11a      	bne.n	800390c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80038dc:	4013      	ands	r3, r2
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d111      	bne.n	800390c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f2:	085b      	lsrs	r3, r3, #1
 80038f4:	3b01      	subs	r3, #1
 80038f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d107      	bne.n	800390c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003906:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003908:	429a      	cmp	r2, r3
 800390a:	d001      	beq.n	8003910 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40023800 	.word	0x40023800

08003920 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0cc      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003934:	4b68      	ldr	r3, [pc, #416]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d90c      	bls.n	800395c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003942:	4b65      	ldr	r3, [pc, #404]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	b2d2      	uxtb	r2, r2
 8003948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394a:	4b63      	ldr	r3, [pc, #396]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d001      	beq.n	800395c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0b8      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d020      	beq.n	80039aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003974:	4b59      	ldr	r3, [pc, #356]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	4a58      	ldr	r2, [pc, #352]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800397e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800398c:	4b53      	ldr	r3, [pc, #332]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	4a52      	ldr	r2, [pc, #328]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003992:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003996:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003998:	4b50      	ldr	r3, [pc, #320]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	494d      	ldr	r1, [pc, #308]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d044      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d107      	bne.n	80039ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039be:	4b47      	ldr	r3, [pc, #284]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d119      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e07f      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d003      	beq.n	80039de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d107      	bne.n	80039ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039de:	4b3f      	ldr	r3, [pc, #252]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e06f      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ee:	4b3b      	ldr	r3, [pc, #236]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e067      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039fe:	4b37      	ldr	r3, [pc, #220]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f023 0203 	bic.w	r2, r3, #3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	4934      	ldr	r1, [pc, #208]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a10:	f7fe fe2c 	bl	800266c <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a16:	e00a      	b.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a18:	f7fe fe28 	bl	800266c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e04f      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f003 020c 	and.w	r2, r3, #12
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d1eb      	bne.n	8003a18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a40:	4b25      	ldr	r3, [pc, #148]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d20c      	bcs.n	8003a68 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	4b22      	ldr	r3, [pc, #136]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	b2d2      	uxtb	r2, r2
 8003a54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d001      	beq.n	8003a68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e032      	b.n	8003ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d008      	beq.n	8003a86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a74:	4b19      	ldr	r3, [pc, #100]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	4916      	ldr	r1, [pc, #88]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0308 	and.w	r3, r3, #8
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a92:	4b12      	ldr	r3, [pc, #72]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	490e      	ldr	r1, [pc, #56]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003aa6:	f000 f821 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	4b0b      	ldr	r3, [pc, #44]	@ (8003adc <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	091b      	lsrs	r3, r3, #4
 8003ab2:	f003 030f 	and.w	r3, r3, #15
 8003ab6:	490a      	ldr	r1, [pc, #40]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab8:	5ccb      	ldrb	r3, [r1, r3]
 8003aba:	fa22 f303 	lsr.w	r3, r2, r3
 8003abe:	4a09      	ldr	r2, [pc, #36]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ac2:	4b09      	ldr	r3, [pc, #36]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fe fd8c 	bl	80025e4 <HAL_InitTick>

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40023c00 	.word	0x40023c00
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	080090ec 	.word	0x080090ec
 8003ae4:	20000004 	.word	0x20000004
 8003ae8:	20000008 	.word	0x20000008

08003aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003af0:	b090      	sub	sp, #64	@ 0x40
 8003af2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b04:	4b59      	ldr	r3, [pc, #356]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 030c 	and.w	r3, r3, #12
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d00d      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x40>
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	f200 80a1 	bhi.w	8003c58 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <HAL_RCC_GetSysClockFreq+0x34>
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d003      	beq.n	8003b26 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b1e:	e09b      	b.n	8003c58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b20:	4b53      	ldr	r3, [pc, #332]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b22:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b24:	e09b      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b26:	4b53      	ldr	r3, [pc, #332]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b28:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b2a:	e098      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b34:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b36:	4b4d      	ldr	r3, [pc, #308]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d028      	beq.n	8003b94 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b42:	4b4a      	ldr	r3, [pc, #296]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	099b      	lsrs	r3, r3, #6
 8003b48:	2200      	movs	r2, #0
 8003b4a:	623b      	str	r3, [r7, #32]
 8003b4c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b54:	2100      	movs	r1, #0
 8003b56:	4b47      	ldr	r3, [pc, #284]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b58:	fb03 f201 	mul.w	r2, r3, r1
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	fb00 f303 	mul.w	r3, r0, r3
 8003b62:	4413      	add	r3, r2
 8003b64:	4a43      	ldr	r2, [pc, #268]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b66:	fba0 1202 	umull	r1, r2, r0, r2
 8003b6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b6c:	460a      	mov	r2, r1
 8003b6e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b72:	4413      	add	r3, r2
 8003b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b78:	2200      	movs	r2, #0
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	61fa      	str	r2, [r7, #28]
 8003b7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b86:	f7fd f817 	bl	8000bb8 <__aeabi_uldivmod>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4613      	mov	r3, r2
 8003b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b92:	e053      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b94:	4b35      	ldr	r3, [pc, #212]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	099b      	lsrs	r3, r3, #6
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	617a      	str	r2, [r7, #20]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003ba6:	f04f 0b00 	mov.w	fp, #0
 8003baa:	4652      	mov	r2, sl
 8003bac:	465b      	mov	r3, fp
 8003bae:	f04f 0000 	mov.w	r0, #0
 8003bb2:	f04f 0100 	mov.w	r1, #0
 8003bb6:	0159      	lsls	r1, r3, #5
 8003bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bbc:	0150      	lsls	r0, r2, #5
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	ebb2 080a 	subs.w	r8, r2, sl
 8003bc6:	eb63 090b 	sbc.w	r9, r3, fp
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	f04f 0300 	mov.w	r3, #0
 8003bd2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003bd6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003bda:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003bde:	ebb2 0408 	subs.w	r4, r2, r8
 8003be2:	eb63 0509 	sbc.w	r5, r3, r9
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	f04f 0300 	mov.w	r3, #0
 8003bee:	00eb      	lsls	r3, r5, #3
 8003bf0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bf4:	00e2      	lsls	r2, r4, #3
 8003bf6:	4614      	mov	r4, r2
 8003bf8:	461d      	mov	r5, r3
 8003bfa:	eb14 030a 	adds.w	r3, r4, sl
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	eb45 030b 	adc.w	r3, r5, fp
 8003c04:	607b      	str	r3, [r7, #4]
 8003c06:	f04f 0200 	mov.w	r2, #0
 8003c0a:	f04f 0300 	mov.w	r3, #0
 8003c0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c12:	4629      	mov	r1, r5
 8003c14:	028b      	lsls	r3, r1, #10
 8003c16:	4621      	mov	r1, r4
 8003c18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	028a      	lsls	r2, r1, #10
 8003c20:	4610      	mov	r0, r2
 8003c22:	4619      	mov	r1, r3
 8003c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c26:	2200      	movs	r2, #0
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	60fa      	str	r2, [r7, #12]
 8003c2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c30:	f7fc ffc2 	bl	8000bb8 <__aeabi_uldivmod>
 8003c34:	4602      	mov	r2, r0
 8003c36:	460b      	mov	r3, r1
 8003c38:	4613      	mov	r3, r2
 8003c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	0c1b      	lsrs	r3, r3, #16
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	3301      	adds	r3, #1
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c56:	e002      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c58:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3740      	adds	r7, #64	@ 0x40
 8003c64:	46bd      	mov	sp, r7
 8003c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	00f42400 	.word	0x00f42400
 8003c74:	017d7840 	.word	0x017d7840

08003c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c7c:	4b03      	ldr	r3, [pc, #12]	@ (8003c8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	20000004 	.word	0x20000004

08003c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c94:	f7ff fff0 	bl	8003c78 <HAL_RCC_GetHCLKFreq>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	4b05      	ldr	r3, [pc, #20]	@ (8003cb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	0a9b      	lsrs	r3, r3, #10
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	4903      	ldr	r1, [pc, #12]	@ (8003cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ca6:	5ccb      	ldrb	r3, [r1, r3]
 8003ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	080090fc 	.word	0x080090fc

08003cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cbc:	f7ff ffdc 	bl	8003c78 <HAL_RCC_GetHCLKFreq>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	4b05      	ldr	r3, [pc, #20]	@ (8003cd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	0b5b      	lsrs	r3, r3, #13
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	4903      	ldr	r1, [pc, #12]	@ (8003cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cce:	5ccb      	ldrb	r3, [r1, r3]
 8003cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	080090fc 	.word	0x080090fc

08003ce0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e07b      	b.n	8003dea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d108      	bne.n	8003d0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d02:	d009      	beq.n	8003d18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	61da      	str	r2, [r3, #28]
 8003d0a:	e005      	b.n	8003d18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fe f9aa 	bl	800208c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d92:	431a      	orrs	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d9c:	ea42 0103 	orr.w	r1, r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	0c1b      	lsrs	r3, r3, #16
 8003db6:	f003 0104 	and.w	r1, r3, #4
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbe:	f003 0210 	and.w	r2, r3, #16
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	69da      	ldr	r2, [r3, #28]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b088      	sub	sp, #32
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	60f8      	str	r0, [r7, #12]
 8003dfa:	60b9      	str	r1, [r7, #8]
 8003dfc:	603b      	str	r3, [r7, #0]
 8003dfe:	4613      	mov	r3, r2
 8003e00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e02:	f7fe fc33 	bl	800266c <HAL_GetTick>
 8003e06:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e08:	88fb      	ldrh	r3, [r7, #6]
 8003e0a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e12a      	b.n	8004072 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d002      	beq.n	8003e28 <HAL_SPI_Transmit+0x36>
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e122      	b.n	8004072 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_SPI_Transmit+0x48>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e11b      	b.n	8004072 <HAL_SPI_Transmit+0x280>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2203      	movs	r2, #3
 8003e46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	88fa      	ldrh	r2, [r7, #6]
 8003e5a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	88fa      	ldrh	r2, [r7, #6]
 8003e60:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e88:	d10f      	bne.n	8003eaa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ea8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb4:	2b40      	cmp	r3, #64	@ 0x40
 8003eb6:	d007      	beq.n	8003ec8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ec6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ed0:	d152      	bne.n	8003f78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <HAL_SPI_Transmit+0xee>
 8003eda:	8b7b      	ldrh	r3, [r7, #26]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d145      	bne.n	8003f6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee4:	881a      	ldrh	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef0:	1c9a      	adds	r2, r3, #2
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f04:	e032      	b.n	8003f6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d112      	bne.n	8003f3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f18:	881a      	ldrh	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	1c9a      	adds	r2, r3, #2
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f38:	e018      	b.n	8003f6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f3a:	f7fe fb97 	bl	800266c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d803      	bhi.n	8003f52 <HAL_SPI_Transmit+0x160>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f50:	d102      	bne.n	8003f58 <HAL_SPI_Transmit+0x166>
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d109      	bne.n	8003f6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e082      	b.n	8004072 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1c7      	bne.n	8003f06 <HAL_SPI_Transmit+0x114>
 8003f76:	e053      	b.n	8004020 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_SPI_Transmit+0x194>
 8003f80:	8b7b      	ldrh	r3, [r7, #26]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d147      	bne.n	8004016 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	330c      	adds	r3, #12
 8003f90:	7812      	ldrb	r2, [r2, #0]
 8003f92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fac:	e033      	b.n	8004016 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d113      	bne.n	8003fe4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	7812      	ldrb	r2, [r2, #0]
 8003fc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003fe2:	e018      	b.n	8004016 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fe4:	f7fe fb42 	bl	800266c <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d803      	bhi.n	8003ffc <HAL_SPI_Transmit+0x20a>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffa:	d102      	bne.n	8004002 <HAL_SPI_Transmit+0x210>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d109      	bne.n	8004016 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e02d      	b.n	8004072 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1c6      	bne.n	8003fae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	6839      	ldr	r1, [r7, #0]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f9f9 	bl	800441c <SPI_EndRxTxTransaction>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10a      	bne.n	8004054 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800403e:	2300      	movs	r3, #0
 8004040:	617b      	str	r3, [r7, #20]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	617b      	str	r3, [r7, #20]
 8004052:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004070:	2300      	movs	r3, #0
  }
}
 8004072:	4618      	mov	r0, r3
 8004074:	3720      	adds	r7, #32
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b01      	cmp	r3, #1
 8004094:	d001      	beq.n	800409a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
 8004098:	e097      	b.n	80041ca <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d002      	beq.n	80040a6 <HAL_SPI_Transmit_DMA+0x2a>
 80040a0:	88fb      	ldrh	r3, [r7, #6]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e08f      	b.n	80041ca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <HAL_SPI_Transmit_DMA+0x3c>
 80040b4:	2302      	movs	r3, #2
 80040b6:	e088      	b.n	80041ca <HAL_SPI_Transmit_DMA+0x14e>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2203      	movs	r2, #3
 80040c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	88fa      	ldrh	r2, [r7, #6]
 80040d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	88fa      	ldrh	r2, [r7, #6]
 80040de:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004106:	d10f      	bne.n	8004128 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004116:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004126:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800412c:	4a29      	ldr	r2, [pc, #164]	@ (80041d4 <HAL_SPI_Transmit_DMA+0x158>)
 800412e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004134:	4a28      	ldr	r2, [pc, #160]	@ (80041d8 <HAL_SPI_Transmit_DMA+0x15c>)
 8004136:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800413c:	4a27      	ldr	r2, [pc, #156]	@ (80041dc <HAL_SPI_Transmit_DMA+0x160>)
 800413e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004144:	2200      	movs	r2, #0
 8004146:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004150:	4619      	mov	r1, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	330c      	adds	r3, #12
 8004158:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800415e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004160:	f7fe fc74 	bl	8002a4c <HAL_DMA_Start_IT>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416e:	f043 0210 	orr.w	r2, r3, #16
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e023      	b.n	80041ca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418c:	2b40      	cmp	r3, #64	@ 0x40
 800418e:	d007      	beq.n	80041a0 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800419e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0220 	orr.w	r2, r2, #32
 80041b6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f042 0202 	orr.w	r2, r2, #2
 80041c6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	080042b1 	.word	0x080042b1
 80041d8:	08004209 	.word	0x08004209
 80041dc:	080042cd 	.word	0x080042cd

080041e0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004214:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004216:	f7fe fa29 	bl	800266c <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800422a:	d03b      	beq.n	80042a4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 0220 	bic.w	r2, r2, #32
 800423a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 0202 	bic.w	r2, r2, #2
 800424a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	2164      	movs	r1, #100	@ 0x64
 8004250:	6978      	ldr	r0, [r7, #20]
 8004252:	f000 f8e3 	bl	800441c <SPI_EndRxTxTransaction>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10a      	bne.n	8004286 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004270:	2300      	movs	r3, #0
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2200      	movs	r2, #0
 800428a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800429c:	6978      	ldr	r0, [r7, #20]
 800429e:	f7ff ffa9 	bl	80041f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80042a2:	e002      	b.n	80042aa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80042a4:	6978      	ldr	r0, [r7, #20]
 80042a6:	f7fd fc43 	bl	8001b30 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042bc:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f7ff ff8e 	bl	80041e0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042c4:	bf00      	nop
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0203 	bic.w	r2, r2, #3
 80042e8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ee:	f043 0210 	orr.w	r2, r3, #16
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f7ff ff78 	bl	80041f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004304:	bf00      	nop
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b088      	sub	sp, #32
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	603b      	str	r3, [r7, #0]
 8004318:	4613      	mov	r3, r2
 800431a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800431c:	f7fe f9a6 	bl	800266c <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004324:	1a9b      	subs	r3, r3, r2
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	4413      	add	r3, r2
 800432a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800432c:	f7fe f99e 	bl	800266c <HAL_GetTick>
 8004330:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004332:	4b39      	ldr	r3, [pc, #228]	@ (8004418 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	015b      	lsls	r3, r3, #5
 8004338:	0d1b      	lsrs	r3, r3, #20
 800433a:	69fa      	ldr	r2, [r7, #28]
 800433c:	fb02 f303 	mul.w	r3, r2, r3
 8004340:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004342:	e055      	b.n	80043f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434a:	d051      	beq.n	80043f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800434c:	f7fe f98e 	bl	800266c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	69fa      	ldr	r2, [r7, #28]
 8004358:	429a      	cmp	r2, r3
 800435a:	d902      	bls.n	8004362 <SPI_WaitFlagStateUntilTimeout+0x56>
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d13d      	bne.n	80043de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004370:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800437a:	d111      	bne.n	80043a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004384:	d004      	beq.n	8004390 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800438e:	d107      	bne.n	80043a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800439e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a8:	d10f      	bne.n	80043ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e018      	b.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d102      	bne.n	80043ea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	61fb      	str	r3, [r7, #28]
 80043e8:	e002      	b.n	80043f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	3b01      	subs	r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	4013      	ands	r3, r2
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	461a      	mov	r2, r3
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	429a      	cmp	r2, r3
 800440c:	d19a      	bne.n	8004344 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3720      	adds	r7, #32
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	20000004 	.word	0x20000004

0800441c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af02      	add	r7, sp, #8
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2201      	movs	r2, #1
 8004430:	2102      	movs	r1, #2
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f7ff ff6a 	bl	800430c <SPI_WaitFlagStateUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d007      	beq.n	800444e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004442:	f043 0220 	orr.w	r2, r3, #32
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e032      	b.n	80044b4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800444e:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <SPI_EndRxTxTransaction+0xa0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1b      	ldr	r2, [pc, #108]	@ (80044c0 <SPI_EndRxTxTransaction+0xa4>)
 8004454:	fba2 2303 	umull	r2, r3, r2, r3
 8004458:	0d5b      	lsrs	r3, r3, #21
 800445a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800445e:	fb02 f303 	mul.w	r3, r2, r3
 8004462:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800446c:	d112      	bne.n	8004494 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2200      	movs	r2, #0
 8004476:	2180      	movs	r1, #128	@ 0x80
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f7ff ff47 	bl	800430c <SPI_WaitFlagStateUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d016      	beq.n	80044b2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004488:	f043 0220 	orr.w	r2, r3, #32
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e00f      	b.n	80044b4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	3b01      	subs	r3, #1
 800449e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044aa:	2b80      	cmp	r3, #128	@ 0x80
 80044ac:	d0f2      	beq.n	8004494 <SPI_EndRxTxTransaction+0x78>
 80044ae:	e000      	b.n	80044b2 <SPI_EndRxTxTransaction+0x96>
        break;
 80044b0:	bf00      	nop
  }

  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	20000004 	.word	0x20000004
 80044c0:	165e9f81 	.word	0x165e9f81

080044c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e042      	b.n	800455c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fd fe48 	bl	8002180 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2224      	movs	r2, #36	@ 0x24
 80044f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004506:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f001 f8dd 	bl	80056c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800451c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695a      	ldr	r2, [r3, #20]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800452c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68da      	ldr	r2, [r3, #12]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800453c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	@ 0x28
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	603b      	str	r3, [r7, #0]
 8004570:	4613      	mov	r3, r2
 8004572:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b20      	cmp	r3, #32
 8004582:	d175      	bne.n	8004670 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <HAL_UART_Transmit+0x2c>
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e06e      	b.n	8004672 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2221      	movs	r2, #33	@ 0x21
 800459e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045a2:	f7fe f863 	bl	800266c <HAL_GetTick>
 80045a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	88fa      	ldrh	r2, [r7, #6]
 80045ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	88fa      	ldrh	r2, [r7, #6]
 80045b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045bc:	d108      	bne.n	80045d0 <HAL_UART_Transmit+0x6c>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	e003      	b.n	80045d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045d8:	e02e      	b.n	8004638 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2180      	movs	r1, #128	@ 0x80
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 fdae 	bl	8005146 <UART_WaitOnFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e03a      	b.n	8004672 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10b      	bne.n	800461a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004610:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	3302      	adds	r3, #2
 8004616:	61bb      	str	r3, [r7, #24]
 8004618:	e007      	b.n	800462a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	781a      	ldrb	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	3301      	adds	r3, #1
 8004628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800463c:	b29b      	uxth	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1cb      	bne.n	80045da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	9300      	str	r3, [sp, #0]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2200      	movs	r2, #0
 800464a:	2140      	movs	r1, #64	@ 0x40
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fd7a 	bl	8005146 <UART_WaitOnFlagUntilTimeout>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2220      	movs	r2, #32
 800465c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e006      	b.n	8004672 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	e000      	b.n	8004672 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	3720      	adds	r7, #32
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b08a      	sub	sp, #40	@ 0x28
 800467e:	af02      	add	r7, sp, #8
 8004680:	60f8      	str	r0, [r7, #12]
 8004682:	60b9      	str	r1, [r7, #8]
 8004684:	603b      	str	r3, [r7, #0]
 8004686:	4613      	mov	r3, r2
 8004688:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b20      	cmp	r3, #32
 8004698:	f040 8081 	bne.w	800479e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_UART_Receive+0x2e>
 80046a2:	88fb      	ldrh	r3, [r7, #6]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e079      	b.n	80047a0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2222      	movs	r2, #34	@ 0x22
 80046b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046c0:	f7fd ffd4 	bl	800266c <HAL_GetTick>
 80046c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	88fa      	ldrh	r2, [r7, #6]
 80046ca:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	88fa      	ldrh	r2, [r7, #6]
 80046d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046da:	d108      	bne.n	80046ee <HAL_UART_Receive+0x74>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d104      	bne.n	80046ee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80046e4:	2300      	movs	r3, #0
 80046e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e003      	b.n	80046f6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80046f6:	e047      	b.n	8004788 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2200      	movs	r2, #0
 8004700:	2120      	movs	r1, #32
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f000 fd1f 	bl	8005146 <UART_WaitOnFlagUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e042      	b.n	80047a0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10c      	bne.n	800473a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b29b      	uxth	r3, r3
 8004728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472c:	b29a      	uxth	r2, r3
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	3302      	adds	r3, #2
 8004736:	61bb      	str	r3, [r7, #24]
 8004738:	e01f      	b.n	800477a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004742:	d007      	beq.n	8004754 <HAL_UART_Receive+0xda>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10a      	bne.n	8004762 <HAL_UART_Receive+0xe8>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d106      	bne.n	8004762 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	b2da      	uxtb	r2, r3
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	701a      	strb	r2, [r3, #0]
 8004760:	e008      	b.n	8004774 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	b2db      	uxtb	r3, r3
 800476a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800476e:	b2da      	uxtb	r2, r3
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	3301      	adds	r3, #1
 8004778:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1b2      	bne.n	80046f8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	e000      	b.n	80047a0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800479e:	2302      	movs	r3, #2
  }
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3720      	adds	r7, #32
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08c      	sub	sp, #48	@ 0x30
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	4613      	mov	r3, r2
 80047b4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b20      	cmp	r3, #32
 80047c0:	d162      	bne.n	8004888 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <HAL_UART_Transmit_DMA+0x26>
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e05b      	b.n	800488a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	88fa      	ldrh	r2, [r7, #6]
 80047dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	88fa      	ldrh	r2, [r7, #6]
 80047e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2221      	movs	r2, #33	@ 0x21
 80047ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f6:	4a27      	ldr	r2, [pc, #156]	@ (8004894 <HAL_UART_Transmit_DMA+0xec>)
 80047f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fe:	4a26      	ldr	r2, [pc, #152]	@ (8004898 <HAL_UART_Transmit_DMA+0xf0>)
 8004800:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004806:	4a25      	ldr	r2, [pc, #148]	@ (800489c <HAL_UART_Transmit_DMA+0xf4>)
 8004808:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	2200      	movs	r2, #0
 8004810:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004812:	f107 0308 	add.w	r3, r7, #8
 8004816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800481c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481e:	6819      	ldr	r1, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	3304      	adds	r3, #4
 8004826:	461a      	mov	r2, r3
 8004828:	88fb      	ldrh	r3, [r7, #6]
 800482a:	f7fe f90f 	bl	8002a4c <HAL_DMA_Start_IT>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2210      	movs	r2, #16
 8004838:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e021      	b.n	800488a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800484e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3314      	adds	r3, #20
 8004856:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	617b      	str	r3, [r7, #20]
   return(result);
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3314      	adds	r3, #20
 800486e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004870:	627a      	str	r2, [r7, #36]	@ 0x24
 8004872:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	6a39      	ldr	r1, [r7, #32]
 8004876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004878:	e841 2300 	strex	r3, r2, [r1]
 800487c:	61fb      	str	r3, [r7, #28]
   return(result);
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1e5      	bne.n	8004850 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	e000      	b.n	800488a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004888:	2302      	movs	r3, #2
  }
}
 800488a:	4618      	mov	r0, r3
 800488c:	3730      	adds	r7, #48	@ 0x30
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	08004e95 	.word	0x08004e95
 8004898:	08004f2f 	.word	0x08004f2f
 800489c:	080050b3 	.word	0x080050b3

080048a0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	4613      	mov	r3, r2
 80048ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d112      	bne.n	80048e0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_UART_Receive_DMA+0x26>
 80048c0:	88fb      	ldrh	r3, [r7, #6]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e00b      	b.n	80048e2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80048d0:	88fb      	ldrh	r3, [r7, #6]
 80048d2:	461a      	mov	r2, r3
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 fc8e 	bl	80051f8 <UART_Start_Receive_DMA>
 80048dc:	4603      	mov	r3, r0
 80048de:	e000      	b.n	80048e2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80048e0:	2302      	movs	r3, #2
  }
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
	...

080048ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b0ba      	sub	sp, #232	@ 0xe8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004912:	2300      	movs	r3, #0
 8004914:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004918:	2300      	movs	r3, #0
 800491a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800491e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800492a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10f      	bne.n	8004952 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004936:	f003 0320 	and.w	r3, r3, #32
 800493a:	2b00      	cmp	r3, #0
 800493c:	d009      	beq.n	8004952 <HAL_UART_IRQHandler+0x66>
 800493e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004942:	f003 0320 	and.w	r3, r3, #32
 8004946:	2b00      	cmp	r3, #0
 8004948:	d003      	beq.n	8004952 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 fdfe 	bl	800554c <UART_Receive_IT>
      return;
 8004950:	e273      	b.n	8004e3a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004952:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 80de 	beq.w	8004b18 <HAL_UART_IRQHandler+0x22c>
 800495c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d106      	bne.n	8004976 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800496c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 80d1 	beq.w	8004b18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_UART_IRQHandler+0xae>
 8004982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004992:	f043 0201 	orr.w	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800499a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499e:	f003 0304 	and.w	r3, r3, #4
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00b      	beq.n	80049be <HAL_UART_IRQHandler+0xd2>
 80049a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b6:	f043 0202 	orr.w	r2, r3, #2
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00b      	beq.n	80049e2 <HAL_UART_IRQHandler+0xf6>
 80049ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049da:	f043 0204 	orr.w	r2, r3, #4
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80049e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d011      	beq.n	8004a12 <HAL_UART_IRQHandler+0x126>
 80049ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049f2:	f003 0320 	and.w	r3, r3, #32
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d105      	bne.n	8004a06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80049fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	f043 0208 	orr.w	r2, r3, #8
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 820a 	beq.w	8004e30 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a20:	f003 0320 	and.w	r3, r3, #32
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d008      	beq.n	8004a3a <HAL_UART_IRQHandler+0x14e>
 8004a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 fd89 	bl	800554c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a44:	2b40      	cmp	r3, #64	@ 0x40
 8004a46:	bf0c      	ite	eq
 8004a48:	2301      	moveq	r3, #1
 8004a4a:	2300      	movne	r3, #0
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d103      	bne.n	8004a66 <HAL_UART_IRQHandler+0x17a>
 8004a5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d04f      	beq.n	8004b06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fc94 	bl	8005394 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a76:	2b40      	cmp	r3, #64	@ 0x40
 8004a78:	d141      	bne.n	8004afe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3314      	adds	r3, #20
 8004a80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3314      	adds	r3, #20
 8004aa2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004aa6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ab2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ab6:	e841 2300 	strex	r3, r2, [r1]
 8004aba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004abe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1d9      	bne.n	8004a7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d013      	beq.n	8004af6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad2:	4a8a      	ldr	r2, [pc, #552]	@ (8004cfc <HAL_UART_IRQHandler+0x410>)
 8004ad4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe f87e 	bl	8002bdc <HAL_DMA_Abort_IT>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d016      	beq.n	8004b14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004af0:	4610      	mov	r0, r2
 8004af2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af4:	e00e      	b.n	8004b14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f9b6 	bl	8004e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afc:	e00a      	b.n	8004b14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f9b2 	bl	8004e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b04:	e006      	b.n	8004b14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f9ae 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004b12:	e18d      	b.n	8004e30 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b14:	bf00      	nop
    return;
 8004b16:	e18b      	b.n	8004e30 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	f040 8167 	bne.w	8004df0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 8160 	beq.w	8004df0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 8159 	beq.w	8004df0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60bb      	str	r3, [r7, #8]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	60bb      	str	r3, [r7, #8]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b5e:	2b40      	cmp	r3, #64	@ 0x40
 8004b60:	f040 80ce 	bne.w	8004d00 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 80a9 	beq.w	8004ccc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b82:	429a      	cmp	r2, r3
 8004b84:	f080 80a2 	bcs.w	8004ccc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b9a:	f000 8088 	beq.w	8004cae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	330c      	adds	r3, #12
 8004ba4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	330c      	adds	r3, #12
 8004bc6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004bca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004bce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bda:	e841 2300 	strex	r3, r2, [r1]
 8004bde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004be2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1d9      	bne.n	8004b9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3314      	adds	r3, #20
 8004bf0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bfc:	f023 0301 	bic.w	r3, r3, #1
 8004c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3314      	adds	r3, #20
 8004c0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e1      	bne.n	8004bea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3314      	adds	r3, #20
 8004c2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3314      	adds	r3, #20
 8004c46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c52:	e841 2300 	strex	r3, r2, [r1]
 8004c56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1e3      	bne.n	8004c26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	330c      	adds	r3, #12
 8004c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c76:	e853 3f00 	ldrex	r3, [r3]
 8004c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c7e:	f023 0310 	bic.w	r3, r3, #16
 8004c82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c90:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c92:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e3      	bne.n	8004c6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fd ff27 	bl	8002afc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 f8d9 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004cca:	e0b3      	b.n	8004e34 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cd0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	f040 80ad 	bne.w	8004e34 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ce4:	f040 80a6 	bne.w	8004e34 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f8c1 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
      return;
 8004cfa:	e09b      	b.n	8004e34 <HAL_UART_IRQHandler+0x548>
 8004cfc:	0800545b 	.word	0x0800545b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 808e 	beq.w	8004e38 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004d1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f000 8089 	beq.w	8004e38 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	330c      	adds	r3, #12
 8004d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d30:	e853 3f00 	ldrex	r3, [r3]
 8004d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004d4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d52:	e841 2300 	strex	r3, r2, [r1]
 8004d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1e3      	bne.n	8004d26 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3314      	adds	r3, #20
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	623b      	str	r3, [r7, #32]
   return(result);
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	f023 0301 	bic.w	r3, r3, #1
 8004d74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	3314      	adds	r3, #20
 8004d7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d82:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d8a:	e841 2300 	strex	r3, r2, [r1]
 8004d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1e3      	bne.n	8004d5e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0310 	bic.w	r3, r3, #16
 8004dba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	330c      	adds	r3, #12
 8004dc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004dc8:	61fa      	str	r2, [r7, #28]
 8004dca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	69b9      	ldr	r1, [r7, #24]
 8004dce:	69fa      	ldr	r2, [r7, #28]
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	617b      	str	r3, [r7, #20]
   return(result);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e3      	bne.n	8004da4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2202      	movs	r2, #2
 8004de0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004de2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004de6:	4619      	mov	r1, r3
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 f847 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004dee:	e023      	b.n	8004e38 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d009      	beq.n	8004e10 <HAL_UART_IRQHandler+0x524>
 8004dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fb37 	bl	800547c <UART_Transmit_IT>
    return;
 8004e0e:	e014      	b.n	8004e3a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00e      	beq.n	8004e3a <HAL_UART_IRQHandler+0x54e>
 8004e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fb77 	bl	800551c <UART_EndTransmit_IT>
    return;
 8004e2e:	e004      	b.n	8004e3a <HAL_UART_IRQHandler+0x54e>
    return;
 8004e30:	bf00      	nop
 8004e32:	e002      	b.n	8004e3a <HAL_UART_IRQHandler+0x54e>
      return;
 8004e34:	bf00      	nop
 8004e36:	e000      	b.n	8004e3a <HAL_UART_IRQHandler+0x54e>
      return;
 8004e38:	bf00      	nop
  }
}
 8004e3a:	37e8      	adds	r7, #232	@ 0xe8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	460b      	mov	r3, r1
 8004e86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b090      	sub	sp, #64	@ 0x40
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d137      	bne.n	8004f20 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3314      	adds	r3, #20
 8004ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3314      	adds	r3, #20
 8004ed4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ed6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ede:	e841 2300 	strex	r3, r2, [r1]
 8004ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e5      	bne.n	8004eb6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	330c      	adds	r3, #12
 8004f08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f0a:	61fa      	str	r2, [r7, #28]
 8004f0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	69b9      	ldr	r1, [r7, #24]
 8004f10:	69fa      	ldr	r2, [r7, #28]
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	617b      	str	r3, [r7, #20]
   return(result);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e5      	bne.n	8004eea <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f1e:	e002      	b.n	8004f26 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004f20:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004f22:	f7fc fdfa 	bl	8001b1a <HAL_UART_TxCpltCallback>
}
 8004f26:	bf00      	nop
 8004f28:	3740      	adds	r7, #64	@ 0x40
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b084      	sub	sp, #16
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff ff7f 	bl	8004e40 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b09c      	sub	sp, #112	@ 0x70
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f56:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d172      	bne.n	800504c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f68:	2200      	movs	r2, #0
 8004f6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	330c      	adds	r3, #12
 8004f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f76:	e853 3f00 	ldrex	r3, [r3]
 8004f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	330c      	adds	r3, #12
 8004f8a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004f8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f94:	e841 2300 	strex	r3, r2, [r1]
 8004f98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1e5      	bne.n	8004f6c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004faa:	e853 3f00 	ldrex	r3, [r3]
 8004fae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3314      	adds	r3, #20
 8004fbe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004fc0:	647a      	str	r2, [r7, #68]	@ 0x44
 8004fc2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fc8:	e841 2300 	strex	r3, r2, [r1]
 8004fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1e5      	bne.n	8004fa0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3314      	adds	r3, #20
 8004fda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fde:	e853 3f00 	ldrex	r3, [r3]
 8004fe2:	623b      	str	r3, [r7, #32]
   return(result);
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fea:	663b      	str	r3, [r7, #96]	@ 0x60
 8004fec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3314      	adds	r3, #20
 8004ff2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ff4:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e5      	bne.n	8004fd4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005008:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800500a:	2220      	movs	r2, #32
 800500c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005010:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005014:	2b01      	cmp	r3, #1
 8005016:	d119      	bne.n	800504c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	330c      	adds	r3, #12
 800501e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	e853 3f00 	ldrex	r3, [r3]
 8005026:	60fb      	str	r3, [r7, #12]
   return(result);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0310 	bic.w	r3, r3, #16
 800502e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	330c      	adds	r3, #12
 8005036:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005038:	61fa      	str	r2, [r7, #28]
 800503a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503c:	69b9      	ldr	r1, [r7, #24]
 800503e:	69fa      	ldr	r2, [r7, #28]
 8005040:	e841 2300 	strex	r3, r2, [r1]
 8005044:	617b      	str	r3, [r7, #20]
   return(result);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1e5      	bne.n	8005018 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800504c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800504e:	2200      	movs	r2, #0
 8005050:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	2b01      	cmp	r3, #1
 8005058:	d106      	bne.n	8005068 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800505a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800505c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800505e:	4619      	mov	r1, r3
 8005060:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005062:	f7ff ff0b 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005066:	e002      	b.n	800506e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005068:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800506a:	f7fc fd4b 	bl	8001b04 <HAL_UART_RxCpltCallback>
}
 800506e:	bf00      	nop
 8005070:	3770      	adds	r7, #112	@ 0x70
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005082:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2201      	movs	r2, #1
 8005088:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508e:	2b01      	cmp	r3, #1
 8005090:	d108      	bne.n	80050a4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005096:	085b      	lsrs	r3, r3, #1
 8005098:	b29b      	uxth	r3, r3
 800509a:	4619      	mov	r1, r3
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f7ff feed 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050a2:	e002      	b.n	80050aa <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f7ff fed5 	bl	8004e54 <HAL_UART_RxHalfCpltCallback>
}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b084      	sub	sp, #16
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ce:	2b80      	cmp	r3, #128	@ 0x80
 80050d0:	bf0c      	ite	eq
 80050d2:	2301      	moveq	r3, #1
 80050d4:	2300      	movne	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b21      	cmp	r3, #33	@ 0x21
 80050e4:	d108      	bne.n	80050f8 <UART_DMAError+0x46>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2200      	movs	r2, #0
 80050f0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80050f2:	68b8      	ldr	r0, [r7, #8]
 80050f4:	f000 f926 	bl	8005344 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005102:	2b40      	cmp	r3, #64	@ 0x40
 8005104:	bf0c      	ite	eq
 8005106:	2301      	moveq	r3, #1
 8005108:	2300      	movne	r3, #0
 800510a:	b2db      	uxtb	r3, r3
 800510c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b22      	cmp	r3, #34	@ 0x22
 8005118:	d108      	bne.n	800512c <UART_DMAError+0x7a>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2200      	movs	r2, #0
 8005124:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005126:	68b8      	ldr	r0, [r7, #8]
 8005128:	f000 f934 	bl	8005394 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005130:	f043 0210 	orr.w	r2, r3, #16
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005138:	68b8      	ldr	r0, [r7, #8]
 800513a:	f7ff fe95 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800513e:	bf00      	nop
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b086      	sub	sp, #24
 800514a:	af00      	add	r7, sp, #0
 800514c:	60f8      	str	r0, [r7, #12]
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	603b      	str	r3, [r7, #0]
 8005152:	4613      	mov	r3, r2
 8005154:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005156:	e03b      	b.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515e:	d037      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005160:	f7fd fa84 	bl	800266c <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	6a3a      	ldr	r2, [r7, #32]
 800516c:	429a      	cmp	r2, r3
 800516e:	d302      	bcc.n	8005176 <UART_WaitOnFlagUntilTimeout+0x30>
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e03a      	b.n	80051f0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	2b00      	cmp	r3, #0
 8005186:	d023      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2b80      	cmp	r3, #128	@ 0x80
 800518c:	d020      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b40      	cmp	r3, #64	@ 0x40
 8005192:	d01d      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0308 	and.w	r3, r3, #8
 800519e:	2b08      	cmp	r3, #8
 80051a0:	d116      	bne.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f8eb 	bl	8005394 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2208      	movs	r2, #8
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e00f      	b.n	80051f0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	4013      	ands	r3, r2
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	429a      	cmp	r2, r3
 80051de:	bf0c      	ite	eq
 80051e0:	2301      	moveq	r3, #1
 80051e2:	2300      	movne	r3, #0
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	461a      	mov	r2, r3
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d0b4      	beq.n	8005158 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b098      	sub	sp, #96	@ 0x60
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	4613      	mov	r3, r2
 8005204:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	88fa      	ldrh	r2, [r7, #6]
 8005210:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2222      	movs	r2, #34	@ 0x22
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005224:	4a44      	ldr	r2, [pc, #272]	@ (8005338 <UART_Start_Receive_DMA+0x140>)
 8005226:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800522c:	4a43      	ldr	r2, [pc, #268]	@ (800533c <UART_Start_Receive_DMA+0x144>)
 800522e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005234:	4a42      	ldr	r2, [pc, #264]	@ (8005340 <UART_Start_Receive_DMA+0x148>)
 8005236:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523c:	2200      	movs	r2, #0
 800523e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005240:	f107 0308 	add.w	r3, r7, #8
 8005244:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	3304      	adds	r3, #4
 8005250:	4619      	mov	r1, r3
 8005252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	88fb      	ldrh	r3, [r7, #6]
 8005258:	f7fd fbf8 	bl	8002a4c <HAL_DMA_Start_IT>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d008      	beq.n	8005274 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2210      	movs	r2, #16
 8005266:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e05d      	b.n	8005330 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005274:	2300      	movs	r3, #0
 8005276:	613b      	str	r3, [r7, #16]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	613b      	str	r3, [r7, #16]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	613b      	str	r3, [r7, #16]
 8005288:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d019      	beq.n	80052c6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	330c      	adds	r3, #12
 8005298:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800529c:	e853 3f00 	ldrex	r3, [r3]
 80052a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	330c      	adds	r3, #12
 80052b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80052b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80052b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052ba:	e841 2300 	strex	r3, r2, [r1]
 80052be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80052c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1e5      	bne.n	8005292 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	3314      	adds	r3, #20
 80052cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d0:	e853 3f00 	ldrex	r3, [r3]
 80052d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d8:	f043 0301 	orr.w	r3, r3, #1
 80052dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3314      	adds	r3, #20
 80052e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80052e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80052e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80052ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052ee:	e841 2300 	strex	r3, r2, [r1]
 80052f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1e5      	bne.n	80052c6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	3314      	adds	r3, #20
 8005300:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	e853 3f00 	ldrex	r3, [r3]
 8005308:	617b      	str	r3, [r7, #20]
   return(result);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005310:	653b      	str	r3, [r7, #80]	@ 0x50
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3314      	adds	r3, #20
 8005318:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800531a:	627a      	str	r2, [r7, #36]	@ 0x24
 800531c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	6a39      	ldr	r1, [r7, #32]
 8005320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	61fb      	str	r3, [r7, #28]
   return(result);
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1e5      	bne.n	80052fa <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3760      	adds	r7, #96	@ 0x60
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	08004f4b 	.word	0x08004f4b
 800533c:	08005077 	.word	0x08005077
 8005340:	080050b3 	.word	0x080050b3

08005344 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005344:	b480      	push	{r7}
 8005346:	b089      	sub	sp, #36	@ 0x24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	330c      	adds	r3, #12
 8005352:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	e853 3f00 	ldrex	r3, [r3]
 800535a:	60bb      	str	r3, [r7, #8]
   return(result);
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005362:	61fb      	str	r3, [r7, #28]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	330c      	adds	r3, #12
 800536a:	69fa      	ldr	r2, [r7, #28]
 800536c:	61ba      	str	r2, [r7, #24]
 800536e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005370:	6979      	ldr	r1, [r7, #20]
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	e841 2300 	strex	r3, r2, [r1]
 8005378:	613b      	str	r3, [r7, #16]
   return(result);
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1e5      	bne.n	800534c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005388:	bf00      	nop
 800538a:	3724      	adds	r7, #36	@ 0x24
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005394:	b480      	push	{r7}
 8005396:	b095      	sub	sp, #84	@ 0x54
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	330c      	adds	r3, #12
 80053a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a6:	e853 3f00 	ldrex	r3, [r3]
 80053aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80053be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053c4:	e841 2300 	strex	r3, r2, [r1]
 80053c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e5      	bne.n	800539c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3314      	adds	r3, #20
 80053d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	61fb      	str	r3, [r7, #28]
   return(result);
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	f023 0301 	bic.w	r3, r3, #1
 80053e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3314      	adds	r3, #20
 80053ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e5      	bne.n	80053d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005408:	2b01      	cmp	r3, #1
 800540a:	d119      	bne.n	8005440 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	330c      	adds	r3, #12
 8005412:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	e853 3f00 	ldrex	r3, [r3]
 800541a:	60bb      	str	r3, [r7, #8]
   return(result);
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f023 0310 	bic.w	r3, r3, #16
 8005422:	647b      	str	r3, [r7, #68]	@ 0x44
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	330c      	adds	r3, #12
 800542a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800542c:	61ba      	str	r2, [r7, #24]
 800542e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005430:	6979      	ldr	r1, [r7, #20]
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	e841 2300 	strex	r3, r2, [r1]
 8005438:	613b      	str	r3, [r7, #16]
   return(result);
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1e5      	bne.n	800540c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2220      	movs	r2, #32
 8005444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800544e:	bf00      	nop
 8005450:	3754      	adds	r7, #84	@ 0x54
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b084      	sub	sp, #16
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005466:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f7ff fcfa 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005474:	bf00      	nop
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b21      	cmp	r3, #33	@ 0x21
 800548e:	d13e      	bne.n	800550e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005498:	d114      	bne.n	80054c4 <UART_Transmit_IT+0x48>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d110      	bne.n	80054c4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	461a      	mov	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054b6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	1c9a      	adds	r2, r3, #2
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	621a      	str	r2, [r3, #32]
 80054c2:	e008      	b.n	80054d6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	1c59      	adds	r1, r3, #1
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6211      	str	r1, [r2, #32]
 80054ce:	781a      	ldrb	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29b      	uxth	r3, r3
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	4619      	mov	r1, r3
 80054e4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10f      	bne.n	800550a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68da      	ldr	r2, [r3, #12]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005508:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e000      	b.n	8005510 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800550e:	2302      	movs	r3, #2
  }
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005532:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7fc faec 	bl	8001b1a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b08c      	sub	sp, #48	@ 0x30
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005554:	2300      	movs	r3, #0
 8005556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005558:	2300      	movs	r3, #0
 800555a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b22      	cmp	r3, #34	@ 0x22
 8005566:	f040 80aa 	bne.w	80056be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005572:	d115      	bne.n	80055a0 <UART_Receive_IT+0x54>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d111      	bne.n	80055a0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005580:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	b29b      	uxth	r3, r3
 800558a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800558e:	b29a      	uxth	r2, r3
 8005590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005592:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005598:	1c9a      	adds	r2, r3, #2
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	629a      	str	r2, [r3, #40]	@ 0x28
 800559e:	e024      	b.n	80055ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ae:	d007      	beq.n	80055c0 <UART_Receive_IT+0x74>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10a      	bne.n	80055ce <UART_Receive_IT+0x82>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	691b      	ldr	r3, [r3, #16]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d106      	bne.n	80055ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e008      	b.n	80055e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055da:	b2da      	uxtb	r2, r3
 80055dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	4619      	mov	r1, r3
 80055f8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d15d      	bne.n	80056ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68da      	ldr	r2, [r3, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0220 	bic.w	r2, r2, #32
 800560c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800561c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	695a      	ldr	r2, [r3, #20]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0201 	bic.w	r2, r2, #1
 800562c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2220      	movs	r2, #32
 8005632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005640:	2b01      	cmp	r3, #1
 8005642:	d135      	bne.n	80056b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	330c      	adds	r3, #12
 8005650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	e853 3f00 	ldrex	r3, [r3]
 8005658:	613b      	str	r3, [r7, #16]
   return(result);
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f023 0310 	bic.w	r3, r3, #16
 8005660:	627b      	str	r3, [r7, #36]	@ 0x24
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	330c      	adds	r3, #12
 8005668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800566a:	623a      	str	r2, [r7, #32]
 800566c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	69f9      	ldr	r1, [r7, #28]
 8005670:	6a3a      	ldr	r2, [r7, #32]
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	61bb      	str	r3, [r7, #24]
   return(result);
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e5      	bne.n	800564a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0310 	and.w	r3, r3, #16
 8005688:	2b10      	cmp	r3, #16
 800568a:	d10a      	bne.n	80056a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	60fb      	str	r3, [r7, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056a6:	4619      	mov	r1, r3
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f7ff fbe7 	bl	8004e7c <HAL_UARTEx_RxEventCallback>
 80056ae:	e002      	b.n	80056b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7fc fa27 	bl	8001b04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	e002      	b.n	80056c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	e000      	b.n	80056c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80056be:	2302      	movs	r3, #2
  }
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3730      	adds	r7, #48	@ 0x30
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056cc:	b0c0      	sub	sp, #256	@ 0x100
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80056e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e4:	68d9      	ldr	r1, [r3, #12]
 80056e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	ea40 0301 	orr.w	r3, r0, r1
 80056f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80056f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f6:	689a      	ldr	r2, [r3, #8]
 80056f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	431a      	orrs	r2, r3
 8005700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	431a      	orrs	r2, r3
 8005708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	4313      	orrs	r3, r2
 8005710:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005720:	f021 010c 	bic.w	r1, r1, #12
 8005724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800572e:	430b      	orrs	r3, r1
 8005730:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800573e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005742:	6999      	ldr	r1, [r3, #24]
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	ea40 0301 	orr.w	r3, r0, r1
 800574e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	4b8f      	ldr	r3, [pc, #572]	@ (8005994 <UART_SetConfig+0x2cc>)
 8005758:	429a      	cmp	r2, r3
 800575a:	d005      	beq.n	8005768 <UART_SetConfig+0xa0>
 800575c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	4b8d      	ldr	r3, [pc, #564]	@ (8005998 <UART_SetConfig+0x2d0>)
 8005764:	429a      	cmp	r2, r3
 8005766:	d104      	bne.n	8005772 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005768:	f7fe faa6 	bl	8003cb8 <HAL_RCC_GetPCLK2Freq>
 800576c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005770:	e003      	b.n	800577a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005772:	f7fe fa8d 	bl	8003c90 <HAL_RCC_GetPCLK1Freq>
 8005776:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005784:	f040 810c 	bne.w	80059a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800578c:	2200      	movs	r2, #0
 800578e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005792:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005796:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800579a:	4622      	mov	r2, r4
 800579c:	462b      	mov	r3, r5
 800579e:	1891      	adds	r1, r2, r2
 80057a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057a2:	415b      	adcs	r3, r3
 80057a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80057aa:	4621      	mov	r1, r4
 80057ac:	eb12 0801 	adds.w	r8, r2, r1
 80057b0:	4629      	mov	r1, r5
 80057b2:	eb43 0901 	adc.w	r9, r3, r1
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	f04f 0300 	mov.w	r3, #0
 80057be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057ca:	4690      	mov	r8, r2
 80057cc:	4699      	mov	r9, r3
 80057ce:	4623      	mov	r3, r4
 80057d0:	eb18 0303 	adds.w	r3, r8, r3
 80057d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057d8:	462b      	mov	r3, r5
 80057da:	eb49 0303 	adc.w	r3, r9, r3
 80057de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80057e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80057ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80057f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80057f6:	460b      	mov	r3, r1
 80057f8:	18db      	adds	r3, r3, r3
 80057fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80057fc:	4613      	mov	r3, r2
 80057fe:	eb42 0303 	adc.w	r3, r2, r3
 8005802:	657b      	str	r3, [r7, #84]	@ 0x54
 8005804:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005808:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800580c:	f7fb f9d4 	bl	8000bb8 <__aeabi_uldivmod>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	4b61      	ldr	r3, [pc, #388]	@ (800599c <UART_SetConfig+0x2d4>)
 8005816:	fba3 2302 	umull	r2, r3, r3, r2
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	011c      	lsls	r4, r3, #4
 800581e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005822:	2200      	movs	r2, #0
 8005824:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005828:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800582c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005830:	4642      	mov	r2, r8
 8005832:	464b      	mov	r3, r9
 8005834:	1891      	adds	r1, r2, r2
 8005836:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005838:	415b      	adcs	r3, r3
 800583a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800583c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005840:	4641      	mov	r1, r8
 8005842:	eb12 0a01 	adds.w	sl, r2, r1
 8005846:	4649      	mov	r1, r9
 8005848:	eb43 0b01 	adc.w	fp, r3, r1
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	f04f 0300 	mov.w	r3, #0
 8005854:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005858:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800585c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005860:	4692      	mov	sl, r2
 8005862:	469b      	mov	fp, r3
 8005864:	4643      	mov	r3, r8
 8005866:	eb1a 0303 	adds.w	r3, sl, r3
 800586a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800586e:	464b      	mov	r3, r9
 8005870:	eb4b 0303 	adc.w	r3, fp, r3
 8005874:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005884:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005888:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800588c:	460b      	mov	r3, r1
 800588e:	18db      	adds	r3, r3, r3
 8005890:	643b      	str	r3, [r7, #64]	@ 0x40
 8005892:	4613      	mov	r3, r2
 8005894:	eb42 0303 	adc.w	r3, r2, r3
 8005898:	647b      	str	r3, [r7, #68]	@ 0x44
 800589a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800589e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058a2:	f7fb f989 	bl	8000bb8 <__aeabi_uldivmod>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	4611      	mov	r1, r2
 80058ac:	4b3b      	ldr	r3, [pc, #236]	@ (800599c <UART_SetConfig+0x2d4>)
 80058ae:	fba3 2301 	umull	r2, r3, r3, r1
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	2264      	movs	r2, #100	@ 0x64
 80058b6:	fb02 f303 	mul.w	r3, r2, r3
 80058ba:	1acb      	subs	r3, r1, r3
 80058bc:	00db      	lsls	r3, r3, #3
 80058be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80058c2:	4b36      	ldr	r3, [pc, #216]	@ (800599c <UART_SetConfig+0x2d4>)
 80058c4:	fba3 2302 	umull	r2, r3, r3, r2
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80058d0:	441c      	add	r4, r3
 80058d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058d6:	2200      	movs	r2, #0
 80058d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80058e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80058e4:	4642      	mov	r2, r8
 80058e6:	464b      	mov	r3, r9
 80058e8:	1891      	adds	r1, r2, r2
 80058ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80058ec:	415b      	adcs	r3, r3
 80058ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80058f4:	4641      	mov	r1, r8
 80058f6:	1851      	adds	r1, r2, r1
 80058f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80058fa:	4649      	mov	r1, r9
 80058fc:	414b      	adcs	r3, r1
 80058fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	f04f 0300 	mov.w	r3, #0
 8005908:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800590c:	4659      	mov	r1, fp
 800590e:	00cb      	lsls	r3, r1, #3
 8005910:	4651      	mov	r1, sl
 8005912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005916:	4651      	mov	r1, sl
 8005918:	00ca      	lsls	r2, r1, #3
 800591a:	4610      	mov	r0, r2
 800591c:	4619      	mov	r1, r3
 800591e:	4603      	mov	r3, r0
 8005920:	4642      	mov	r2, r8
 8005922:	189b      	adds	r3, r3, r2
 8005924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005928:	464b      	mov	r3, r9
 800592a:	460a      	mov	r2, r1
 800592c:	eb42 0303 	adc.w	r3, r2, r3
 8005930:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005940:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005944:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005948:	460b      	mov	r3, r1
 800594a:	18db      	adds	r3, r3, r3
 800594c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800594e:	4613      	mov	r3, r2
 8005950:	eb42 0303 	adc.w	r3, r2, r3
 8005954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800595a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800595e:	f7fb f92b 	bl	8000bb8 <__aeabi_uldivmod>
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	4b0d      	ldr	r3, [pc, #52]	@ (800599c <UART_SetConfig+0x2d4>)
 8005968:	fba3 1302 	umull	r1, r3, r3, r2
 800596c:	095b      	lsrs	r3, r3, #5
 800596e:	2164      	movs	r1, #100	@ 0x64
 8005970:	fb01 f303 	mul.w	r3, r1, r3
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	00db      	lsls	r3, r3, #3
 8005978:	3332      	adds	r3, #50	@ 0x32
 800597a:	4a08      	ldr	r2, [pc, #32]	@ (800599c <UART_SetConfig+0x2d4>)
 800597c:	fba2 2303 	umull	r2, r3, r2, r3
 8005980:	095b      	lsrs	r3, r3, #5
 8005982:	f003 0207 	and.w	r2, r3, #7
 8005986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4422      	add	r2, r4
 800598e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005990:	e106      	b.n	8005ba0 <UART_SetConfig+0x4d8>
 8005992:	bf00      	nop
 8005994:	40011000 	.word	0x40011000
 8005998:	40011400 	.word	0x40011400
 800599c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059a4:	2200      	movs	r2, #0
 80059a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80059ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80059b2:	4642      	mov	r2, r8
 80059b4:	464b      	mov	r3, r9
 80059b6:	1891      	adds	r1, r2, r2
 80059b8:	6239      	str	r1, [r7, #32]
 80059ba:	415b      	adcs	r3, r3
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059c2:	4641      	mov	r1, r8
 80059c4:	1854      	adds	r4, r2, r1
 80059c6:	4649      	mov	r1, r9
 80059c8:	eb43 0501 	adc.w	r5, r3, r1
 80059cc:	f04f 0200 	mov.w	r2, #0
 80059d0:	f04f 0300 	mov.w	r3, #0
 80059d4:	00eb      	lsls	r3, r5, #3
 80059d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059da:	00e2      	lsls	r2, r4, #3
 80059dc:	4614      	mov	r4, r2
 80059de:	461d      	mov	r5, r3
 80059e0:	4643      	mov	r3, r8
 80059e2:	18e3      	adds	r3, r4, r3
 80059e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80059e8:	464b      	mov	r3, r9
 80059ea:	eb45 0303 	adc.w	r3, r5, r3
 80059ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80059f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a02:	f04f 0200 	mov.w	r2, #0
 8005a06:	f04f 0300 	mov.w	r3, #0
 8005a0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a0e:	4629      	mov	r1, r5
 8005a10:	008b      	lsls	r3, r1, #2
 8005a12:	4621      	mov	r1, r4
 8005a14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a18:	4621      	mov	r1, r4
 8005a1a:	008a      	lsls	r2, r1, #2
 8005a1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a20:	f7fb f8ca 	bl	8000bb8 <__aeabi_uldivmod>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	4b60      	ldr	r3, [pc, #384]	@ (8005bac <UART_SetConfig+0x4e4>)
 8005a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	011c      	lsls	r4, r3, #4
 8005a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a36:	2200      	movs	r2, #0
 8005a38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a44:	4642      	mov	r2, r8
 8005a46:	464b      	mov	r3, r9
 8005a48:	1891      	adds	r1, r2, r2
 8005a4a:	61b9      	str	r1, [r7, #24]
 8005a4c:	415b      	adcs	r3, r3
 8005a4e:	61fb      	str	r3, [r7, #28]
 8005a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a54:	4641      	mov	r1, r8
 8005a56:	1851      	adds	r1, r2, r1
 8005a58:	6139      	str	r1, [r7, #16]
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	414b      	adcs	r3, r1
 8005a5e:	617b      	str	r3, [r7, #20]
 8005a60:	f04f 0200 	mov.w	r2, #0
 8005a64:	f04f 0300 	mov.w	r3, #0
 8005a68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a6c:	4659      	mov	r1, fp
 8005a6e:	00cb      	lsls	r3, r1, #3
 8005a70:	4651      	mov	r1, sl
 8005a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a76:	4651      	mov	r1, sl
 8005a78:	00ca      	lsls	r2, r1, #3
 8005a7a:	4610      	mov	r0, r2
 8005a7c:	4619      	mov	r1, r3
 8005a7e:	4603      	mov	r3, r0
 8005a80:	4642      	mov	r2, r8
 8005a82:	189b      	adds	r3, r3, r2
 8005a84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a88:	464b      	mov	r3, r9
 8005a8a:	460a      	mov	r2, r1
 8005a8c:	eb42 0303 	adc.w	r3, r2, r3
 8005a90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005aa0:	f04f 0200 	mov.w	r2, #0
 8005aa4:	f04f 0300 	mov.w	r3, #0
 8005aa8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005aac:	4649      	mov	r1, r9
 8005aae:	008b      	lsls	r3, r1, #2
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ab6:	4641      	mov	r1, r8
 8005ab8:	008a      	lsls	r2, r1, #2
 8005aba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005abe:	f7fb f87b 	bl	8000bb8 <__aeabi_uldivmod>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4611      	mov	r1, r2
 8005ac8:	4b38      	ldr	r3, [pc, #224]	@ (8005bac <UART_SetConfig+0x4e4>)
 8005aca:	fba3 2301 	umull	r2, r3, r3, r1
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	2264      	movs	r2, #100	@ 0x64
 8005ad2:	fb02 f303 	mul.w	r3, r2, r3
 8005ad6:	1acb      	subs	r3, r1, r3
 8005ad8:	011b      	lsls	r3, r3, #4
 8005ada:	3332      	adds	r3, #50	@ 0x32
 8005adc:	4a33      	ldr	r2, [pc, #204]	@ (8005bac <UART_SetConfig+0x4e4>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ae8:	441c      	add	r4, r3
 8005aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005aee:	2200      	movs	r2, #0
 8005af0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005af2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005af4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005af8:	4642      	mov	r2, r8
 8005afa:	464b      	mov	r3, r9
 8005afc:	1891      	adds	r1, r2, r2
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	415b      	adcs	r3, r3
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b08:	4641      	mov	r1, r8
 8005b0a:	1851      	adds	r1, r2, r1
 8005b0c:	6039      	str	r1, [r7, #0]
 8005b0e:	4649      	mov	r1, r9
 8005b10:	414b      	adcs	r3, r1
 8005b12:	607b      	str	r3, [r7, #4]
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b20:	4659      	mov	r1, fp
 8005b22:	00cb      	lsls	r3, r1, #3
 8005b24:	4651      	mov	r1, sl
 8005b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b2a:	4651      	mov	r1, sl
 8005b2c:	00ca      	lsls	r2, r1, #3
 8005b2e:	4610      	mov	r0, r2
 8005b30:	4619      	mov	r1, r3
 8005b32:	4603      	mov	r3, r0
 8005b34:	4642      	mov	r2, r8
 8005b36:	189b      	adds	r3, r3, r2
 8005b38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b3a:	464b      	mov	r3, r9
 8005b3c:	460a      	mov	r2, r1
 8005b3e:	eb42 0303 	adc.w	r3, r2, r3
 8005b42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005b50:	f04f 0200 	mov.w	r2, #0
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	008b      	lsls	r3, r1, #2
 8005b60:	4641      	mov	r1, r8
 8005b62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b66:	4641      	mov	r1, r8
 8005b68:	008a      	lsls	r2, r1, #2
 8005b6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005b6e:	f7fb f823 	bl	8000bb8 <__aeabi_uldivmod>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4b0d      	ldr	r3, [pc, #52]	@ (8005bac <UART_SetConfig+0x4e4>)
 8005b78:	fba3 1302 	umull	r1, r3, r3, r2
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	2164      	movs	r1, #100	@ 0x64
 8005b80:	fb01 f303 	mul.w	r3, r1, r3
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	3332      	adds	r3, #50	@ 0x32
 8005b8a:	4a08      	ldr	r2, [pc, #32]	@ (8005bac <UART_SetConfig+0x4e4>)
 8005b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b90:	095b      	lsrs	r3, r3, #5
 8005b92:	f003 020f 	and.w	r2, r3, #15
 8005b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4422      	add	r2, r4
 8005b9e:	609a      	str	r2, [r3, #8]
}
 8005ba0:	bf00      	nop
 8005ba2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bac:	51eb851f 	.word	0x51eb851f

08005bb0 <__cvt>:
 8005bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb4:	ec57 6b10 	vmov	r6, r7, d0
 8005bb8:	2f00      	cmp	r7, #0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	463b      	mov	r3, r7
 8005bc0:	bfbb      	ittet	lt
 8005bc2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005bc6:	461f      	movlt	r7, r3
 8005bc8:	2300      	movge	r3, #0
 8005bca:	232d      	movlt	r3, #45	@ 0x2d
 8005bcc:	700b      	strb	r3, [r1, #0]
 8005bce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bd0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005bd4:	4691      	mov	r9, r2
 8005bd6:	f023 0820 	bic.w	r8, r3, #32
 8005bda:	bfbc      	itt	lt
 8005bdc:	4632      	movlt	r2, r6
 8005bde:	4616      	movlt	r6, r2
 8005be0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005be4:	d005      	beq.n	8005bf2 <__cvt+0x42>
 8005be6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005bea:	d100      	bne.n	8005bee <__cvt+0x3e>
 8005bec:	3401      	adds	r4, #1
 8005bee:	2102      	movs	r1, #2
 8005bf0:	e000      	b.n	8005bf4 <__cvt+0x44>
 8005bf2:	2103      	movs	r1, #3
 8005bf4:	ab03      	add	r3, sp, #12
 8005bf6:	9301      	str	r3, [sp, #4]
 8005bf8:	ab02      	add	r3, sp, #8
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	ec47 6b10 	vmov	d0, r6, r7
 8005c00:	4653      	mov	r3, sl
 8005c02:	4622      	mov	r2, r4
 8005c04:	f000 fe5c 	bl	80068c0 <_dtoa_r>
 8005c08:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	d119      	bne.n	8005c44 <__cvt+0x94>
 8005c10:	f019 0f01 	tst.w	r9, #1
 8005c14:	d00e      	beq.n	8005c34 <__cvt+0x84>
 8005c16:	eb00 0904 	add.w	r9, r0, r4
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	4630      	mov	r0, r6
 8005c20:	4639      	mov	r1, r7
 8005c22:	f7fa ff59 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c26:	b108      	cbz	r0, 8005c2c <__cvt+0x7c>
 8005c28:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c2c:	2230      	movs	r2, #48	@ 0x30
 8005c2e:	9b03      	ldr	r3, [sp, #12]
 8005c30:	454b      	cmp	r3, r9
 8005c32:	d31e      	bcc.n	8005c72 <__cvt+0xc2>
 8005c34:	9b03      	ldr	r3, [sp, #12]
 8005c36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c38:	1b5b      	subs	r3, r3, r5
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	6013      	str	r3, [r2, #0]
 8005c3e:	b004      	add	sp, #16
 8005c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c48:	eb00 0904 	add.w	r9, r0, r4
 8005c4c:	d1e5      	bne.n	8005c1a <__cvt+0x6a>
 8005c4e:	7803      	ldrb	r3, [r0, #0]
 8005c50:	2b30      	cmp	r3, #48	@ 0x30
 8005c52:	d10a      	bne.n	8005c6a <__cvt+0xba>
 8005c54:	2200      	movs	r2, #0
 8005c56:	2300      	movs	r3, #0
 8005c58:	4630      	mov	r0, r6
 8005c5a:	4639      	mov	r1, r7
 8005c5c:	f7fa ff3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c60:	b918      	cbnz	r0, 8005c6a <__cvt+0xba>
 8005c62:	f1c4 0401 	rsb	r4, r4, #1
 8005c66:	f8ca 4000 	str.w	r4, [sl]
 8005c6a:	f8da 3000 	ldr.w	r3, [sl]
 8005c6e:	4499      	add	r9, r3
 8005c70:	e7d3      	b.n	8005c1a <__cvt+0x6a>
 8005c72:	1c59      	adds	r1, r3, #1
 8005c74:	9103      	str	r1, [sp, #12]
 8005c76:	701a      	strb	r2, [r3, #0]
 8005c78:	e7d9      	b.n	8005c2e <__cvt+0x7e>

08005c7a <__exponent>:
 8005c7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c7c:	2900      	cmp	r1, #0
 8005c7e:	bfba      	itte	lt
 8005c80:	4249      	neglt	r1, r1
 8005c82:	232d      	movlt	r3, #45	@ 0x2d
 8005c84:	232b      	movge	r3, #43	@ 0x2b
 8005c86:	2909      	cmp	r1, #9
 8005c88:	7002      	strb	r2, [r0, #0]
 8005c8a:	7043      	strb	r3, [r0, #1]
 8005c8c:	dd29      	ble.n	8005ce2 <__exponent+0x68>
 8005c8e:	f10d 0307 	add.w	r3, sp, #7
 8005c92:	461d      	mov	r5, r3
 8005c94:	270a      	movs	r7, #10
 8005c96:	461a      	mov	r2, r3
 8005c98:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c9c:	fb07 1416 	mls	r4, r7, r6, r1
 8005ca0:	3430      	adds	r4, #48	@ 0x30
 8005ca2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	2c63      	cmp	r4, #99	@ 0x63
 8005caa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cae:	4631      	mov	r1, r6
 8005cb0:	dcf1      	bgt.n	8005c96 <__exponent+0x1c>
 8005cb2:	3130      	adds	r1, #48	@ 0x30
 8005cb4:	1e94      	subs	r4, r2, #2
 8005cb6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005cba:	1c41      	adds	r1, r0, #1
 8005cbc:	4623      	mov	r3, r4
 8005cbe:	42ab      	cmp	r3, r5
 8005cc0:	d30a      	bcc.n	8005cd8 <__exponent+0x5e>
 8005cc2:	f10d 0309 	add.w	r3, sp, #9
 8005cc6:	1a9b      	subs	r3, r3, r2
 8005cc8:	42ac      	cmp	r4, r5
 8005cca:	bf88      	it	hi
 8005ccc:	2300      	movhi	r3, #0
 8005cce:	3302      	adds	r3, #2
 8005cd0:	4403      	add	r3, r0
 8005cd2:	1a18      	subs	r0, r3, r0
 8005cd4:	b003      	add	sp, #12
 8005cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cd8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005cdc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ce0:	e7ed      	b.n	8005cbe <__exponent+0x44>
 8005ce2:	2330      	movs	r3, #48	@ 0x30
 8005ce4:	3130      	adds	r1, #48	@ 0x30
 8005ce6:	7083      	strb	r3, [r0, #2]
 8005ce8:	70c1      	strb	r1, [r0, #3]
 8005cea:	1d03      	adds	r3, r0, #4
 8005cec:	e7f1      	b.n	8005cd2 <__exponent+0x58>
	...

08005cf0 <_printf_float>:
 8005cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf4:	b08d      	sub	sp, #52	@ 0x34
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005cfc:	4616      	mov	r6, r2
 8005cfe:	461f      	mov	r7, r3
 8005d00:	4605      	mov	r5, r0
 8005d02:	f000 fcdb 	bl	80066bc <_localeconv_r>
 8005d06:	6803      	ldr	r3, [r0, #0]
 8005d08:	9304      	str	r3, [sp, #16]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fa fab8 	bl	8000280 <strlen>
 8005d10:	2300      	movs	r3, #0
 8005d12:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d14:	f8d8 3000 	ldr.w	r3, [r8]
 8005d18:	9005      	str	r0, [sp, #20]
 8005d1a:	3307      	adds	r3, #7
 8005d1c:	f023 0307 	bic.w	r3, r3, #7
 8005d20:	f103 0208 	add.w	r2, r3, #8
 8005d24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d28:	f8d4 b000 	ldr.w	fp, [r4]
 8005d2c:	f8c8 2000 	str.w	r2, [r8]
 8005d30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d38:	9307      	str	r3, [sp, #28]
 8005d3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d46:	4b9c      	ldr	r3, [pc, #624]	@ (8005fb8 <_printf_float+0x2c8>)
 8005d48:	f04f 32ff 	mov.w	r2, #4294967295
 8005d4c:	f7fa fef6 	bl	8000b3c <__aeabi_dcmpun>
 8005d50:	bb70      	cbnz	r0, 8005db0 <_printf_float+0xc0>
 8005d52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d56:	4b98      	ldr	r3, [pc, #608]	@ (8005fb8 <_printf_float+0x2c8>)
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	f7fa fed0 	bl	8000b00 <__aeabi_dcmple>
 8005d60:	bb30      	cbnz	r0, 8005db0 <_printf_float+0xc0>
 8005d62:	2200      	movs	r2, #0
 8005d64:	2300      	movs	r3, #0
 8005d66:	4640      	mov	r0, r8
 8005d68:	4649      	mov	r1, r9
 8005d6a:	f7fa febf 	bl	8000aec <__aeabi_dcmplt>
 8005d6e:	b110      	cbz	r0, 8005d76 <_printf_float+0x86>
 8005d70:	232d      	movs	r3, #45	@ 0x2d
 8005d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d76:	4a91      	ldr	r2, [pc, #580]	@ (8005fbc <_printf_float+0x2cc>)
 8005d78:	4b91      	ldr	r3, [pc, #580]	@ (8005fc0 <_printf_float+0x2d0>)
 8005d7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d7e:	bf8c      	ite	hi
 8005d80:	4690      	movhi	r8, r2
 8005d82:	4698      	movls	r8, r3
 8005d84:	2303      	movs	r3, #3
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	f02b 0304 	bic.w	r3, fp, #4
 8005d8c:	6023      	str	r3, [r4, #0]
 8005d8e:	f04f 0900 	mov.w	r9, #0
 8005d92:	9700      	str	r7, [sp, #0]
 8005d94:	4633      	mov	r3, r6
 8005d96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d98:	4621      	mov	r1, r4
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f000 f9d2 	bl	8006144 <_printf_common>
 8005da0:	3001      	adds	r0, #1
 8005da2:	f040 808d 	bne.w	8005ec0 <_printf_float+0x1d0>
 8005da6:	f04f 30ff 	mov.w	r0, #4294967295
 8005daa:	b00d      	add	sp, #52	@ 0x34
 8005dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db0:	4642      	mov	r2, r8
 8005db2:	464b      	mov	r3, r9
 8005db4:	4640      	mov	r0, r8
 8005db6:	4649      	mov	r1, r9
 8005db8:	f7fa fec0 	bl	8000b3c <__aeabi_dcmpun>
 8005dbc:	b140      	cbz	r0, 8005dd0 <_printf_float+0xe0>
 8005dbe:	464b      	mov	r3, r9
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	bfbc      	itt	lt
 8005dc4:	232d      	movlt	r3, #45	@ 0x2d
 8005dc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005dca:	4a7e      	ldr	r2, [pc, #504]	@ (8005fc4 <_printf_float+0x2d4>)
 8005dcc:	4b7e      	ldr	r3, [pc, #504]	@ (8005fc8 <_printf_float+0x2d8>)
 8005dce:	e7d4      	b.n	8005d7a <_printf_float+0x8a>
 8005dd0:	6863      	ldr	r3, [r4, #4]
 8005dd2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005dd6:	9206      	str	r2, [sp, #24]
 8005dd8:	1c5a      	adds	r2, r3, #1
 8005dda:	d13b      	bne.n	8005e54 <_printf_float+0x164>
 8005ddc:	2306      	movs	r3, #6
 8005dde:	6063      	str	r3, [r4, #4]
 8005de0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005de4:	2300      	movs	r3, #0
 8005de6:	6022      	str	r2, [r4, #0]
 8005de8:	9303      	str	r3, [sp, #12]
 8005dea:	ab0a      	add	r3, sp, #40	@ 0x28
 8005dec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005df0:	ab09      	add	r3, sp, #36	@ 0x24
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	6861      	ldr	r1, [r4, #4]
 8005df6:	ec49 8b10 	vmov	d0, r8, r9
 8005dfa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f7ff fed6 	bl	8005bb0 <__cvt>
 8005e04:	9b06      	ldr	r3, [sp, #24]
 8005e06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e08:	2b47      	cmp	r3, #71	@ 0x47
 8005e0a:	4680      	mov	r8, r0
 8005e0c:	d129      	bne.n	8005e62 <_printf_float+0x172>
 8005e0e:	1cc8      	adds	r0, r1, #3
 8005e10:	db02      	blt.n	8005e18 <_printf_float+0x128>
 8005e12:	6863      	ldr	r3, [r4, #4]
 8005e14:	4299      	cmp	r1, r3
 8005e16:	dd41      	ble.n	8005e9c <_printf_float+0x1ac>
 8005e18:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e1c:	fa5f fa8a 	uxtb.w	sl, sl
 8005e20:	3901      	subs	r1, #1
 8005e22:	4652      	mov	r2, sl
 8005e24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e28:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e2a:	f7ff ff26 	bl	8005c7a <__exponent>
 8005e2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e30:	1813      	adds	r3, r2, r0
 8005e32:	2a01      	cmp	r2, #1
 8005e34:	4681      	mov	r9, r0
 8005e36:	6123      	str	r3, [r4, #16]
 8005e38:	dc02      	bgt.n	8005e40 <_printf_float+0x150>
 8005e3a:	6822      	ldr	r2, [r4, #0]
 8005e3c:	07d2      	lsls	r2, r2, #31
 8005e3e:	d501      	bpl.n	8005e44 <_printf_float+0x154>
 8005e40:	3301      	adds	r3, #1
 8005e42:	6123      	str	r3, [r4, #16]
 8005e44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0a2      	beq.n	8005d92 <_printf_float+0xa2>
 8005e4c:	232d      	movs	r3, #45	@ 0x2d
 8005e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e52:	e79e      	b.n	8005d92 <_printf_float+0xa2>
 8005e54:	9a06      	ldr	r2, [sp, #24]
 8005e56:	2a47      	cmp	r2, #71	@ 0x47
 8005e58:	d1c2      	bne.n	8005de0 <_printf_float+0xf0>
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1c0      	bne.n	8005de0 <_printf_float+0xf0>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e7bd      	b.n	8005dde <_printf_float+0xee>
 8005e62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e66:	d9db      	bls.n	8005e20 <_printf_float+0x130>
 8005e68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e6c:	d118      	bne.n	8005ea0 <_printf_float+0x1b0>
 8005e6e:	2900      	cmp	r1, #0
 8005e70:	6863      	ldr	r3, [r4, #4]
 8005e72:	dd0b      	ble.n	8005e8c <_printf_float+0x19c>
 8005e74:	6121      	str	r1, [r4, #16]
 8005e76:	b913      	cbnz	r3, 8005e7e <_printf_float+0x18e>
 8005e78:	6822      	ldr	r2, [r4, #0]
 8005e7a:	07d0      	lsls	r0, r2, #31
 8005e7c:	d502      	bpl.n	8005e84 <_printf_float+0x194>
 8005e7e:	3301      	adds	r3, #1
 8005e80:	440b      	add	r3, r1
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e86:	f04f 0900 	mov.w	r9, #0
 8005e8a:	e7db      	b.n	8005e44 <_printf_float+0x154>
 8005e8c:	b913      	cbnz	r3, 8005e94 <_printf_float+0x1a4>
 8005e8e:	6822      	ldr	r2, [r4, #0]
 8005e90:	07d2      	lsls	r2, r2, #31
 8005e92:	d501      	bpl.n	8005e98 <_printf_float+0x1a8>
 8005e94:	3302      	adds	r3, #2
 8005e96:	e7f4      	b.n	8005e82 <_printf_float+0x192>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e7f2      	b.n	8005e82 <_printf_float+0x192>
 8005e9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005ea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ea2:	4299      	cmp	r1, r3
 8005ea4:	db05      	blt.n	8005eb2 <_printf_float+0x1c2>
 8005ea6:	6823      	ldr	r3, [r4, #0]
 8005ea8:	6121      	str	r1, [r4, #16]
 8005eaa:	07d8      	lsls	r0, r3, #31
 8005eac:	d5ea      	bpl.n	8005e84 <_printf_float+0x194>
 8005eae:	1c4b      	adds	r3, r1, #1
 8005eb0:	e7e7      	b.n	8005e82 <_printf_float+0x192>
 8005eb2:	2900      	cmp	r1, #0
 8005eb4:	bfd4      	ite	le
 8005eb6:	f1c1 0202 	rsble	r2, r1, #2
 8005eba:	2201      	movgt	r2, #1
 8005ebc:	4413      	add	r3, r2
 8005ebe:	e7e0      	b.n	8005e82 <_printf_float+0x192>
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	055a      	lsls	r2, r3, #21
 8005ec4:	d407      	bmi.n	8005ed6 <_printf_float+0x1e6>
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	4642      	mov	r2, r8
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4628      	mov	r0, r5
 8005ece:	47b8      	blx	r7
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d12b      	bne.n	8005f2c <_printf_float+0x23c>
 8005ed4:	e767      	b.n	8005da6 <_printf_float+0xb6>
 8005ed6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005eda:	f240 80dd 	bls.w	8006098 <_printf_float+0x3a8>
 8005ede:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	f7fa fdf7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d033      	beq.n	8005f56 <_printf_float+0x266>
 8005eee:	4a37      	ldr	r2, [pc, #220]	@ (8005fcc <_printf_float+0x2dc>)
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	4631      	mov	r1, r6
 8005ef4:	4628      	mov	r0, r5
 8005ef6:	47b8      	blx	r7
 8005ef8:	3001      	adds	r0, #1
 8005efa:	f43f af54 	beq.w	8005da6 <_printf_float+0xb6>
 8005efe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005f02:	4543      	cmp	r3, r8
 8005f04:	db02      	blt.n	8005f0c <_printf_float+0x21c>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	07d8      	lsls	r0, r3, #31
 8005f0a:	d50f      	bpl.n	8005f2c <_printf_float+0x23c>
 8005f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f10:	4631      	mov	r1, r6
 8005f12:	4628      	mov	r0, r5
 8005f14:	47b8      	blx	r7
 8005f16:	3001      	adds	r0, #1
 8005f18:	f43f af45 	beq.w	8005da6 <_printf_float+0xb6>
 8005f1c:	f04f 0900 	mov.w	r9, #0
 8005f20:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f24:	f104 0a1a 	add.w	sl, r4, #26
 8005f28:	45c8      	cmp	r8, r9
 8005f2a:	dc09      	bgt.n	8005f40 <_printf_float+0x250>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	079b      	lsls	r3, r3, #30
 8005f30:	f100 8103 	bmi.w	800613a <_printf_float+0x44a>
 8005f34:	68e0      	ldr	r0, [r4, #12]
 8005f36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f38:	4298      	cmp	r0, r3
 8005f3a:	bfb8      	it	lt
 8005f3c:	4618      	movlt	r0, r3
 8005f3e:	e734      	b.n	8005daa <_printf_float+0xba>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4652      	mov	r2, sl
 8005f44:	4631      	mov	r1, r6
 8005f46:	4628      	mov	r0, r5
 8005f48:	47b8      	blx	r7
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	f43f af2b 	beq.w	8005da6 <_printf_float+0xb6>
 8005f50:	f109 0901 	add.w	r9, r9, #1
 8005f54:	e7e8      	b.n	8005f28 <_printf_float+0x238>
 8005f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	dc39      	bgt.n	8005fd0 <_printf_float+0x2e0>
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <_printf_float+0x2dc>)
 8005f5e:	2301      	movs	r3, #1
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	f43f af1d 	beq.w	8005da6 <_printf_float+0xb6>
 8005f6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f70:	ea59 0303 	orrs.w	r3, r9, r3
 8005f74:	d102      	bne.n	8005f7c <_printf_float+0x28c>
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	07d9      	lsls	r1, r3, #31
 8005f7a:	d5d7      	bpl.n	8005f2c <_printf_float+0x23c>
 8005f7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f80:	4631      	mov	r1, r6
 8005f82:	4628      	mov	r0, r5
 8005f84:	47b8      	blx	r7
 8005f86:	3001      	adds	r0, #1
 8005f88:	f43f af0d 	beq.w	8005da6 <_printf_float+0xb6>
 8005f8c:	f04f 0a00 	mov.w	sl, #0
 8005f90:	f104 0b1a 	add.w	fp, r4, #26
 8005f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f96:	425b      	negs	r3, r3
 8005f98:	4553      	cmp	r3, sl
 8005f9a:	dc01      	bgt.n	8005fa0 <_printf_float+0x2b0>
 8005f9c:	464b      	mov	r3, r9
 8005f9e:	e793      	b.n	8005ec8 <_printf_float+0x1d8>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	465a      	mov	r2, fp
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	47b8      	blx	r7
 8005faa:	3001      	adds	r0, #1
 8005fac:	f43f aefb 	beq.w	8005da6 <_printf_float+0xb6>
 8005fb0:	f10a 0a01 	add.w	sl, sl, #1
 8005fb4:	e7ee      	b.n	8005f94 <_printf_float+0x2a4>
 8005fb6:	bf00      	nop
 8005fb8:	7fefffff 	.word	0x7fefffff
 8005fbc:	08009110 	.word	0x08009110
 8005fc0:	0800910c 	.word	0x0800910c
 8005fc4:	08009118 	.word	0x08009118
 8005fc8:	08009114 	.word	0x08009114
 8005fcc:	0800911c 	.word	0x0800911c
 8005fd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fd6:	4553      	cmp	r3, sl
 8005fd8:	bfa8      	it	ge
 8005fda:	4653      	movge	r3, sl
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	4699      	mov	r9, r3
 8005fe0:	dc36      	bgt.n	8006050 <_printf_float+0x360>
 8005fe2:	f04f 0b00 	mov.w	fp, #0
 8005fe6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fea:	f104 021a 	add.w	r2, r4, #26
 8005fee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ff0:	9306      	str	r3, [sp, #24]
 8005ff2:	eba3 0309 	sub.w	r3, r3, r9
 8005ff6:	455b      	cmp	r3, fp
 8005ff8:	dc31      	bgt.n	800605e <_printf_float+0x36e>
 8005ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ffc:	459a      	cmp	sl, r3
 8005ffe:	dc3a      	bgt.n	8006076 <_printf_float+0x386>
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	07da      	lsls	r2, r3, #31
 8006004:	d437      	bmi.n	8006076 <_printf_float+0x386>
 8006006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006008:	ebaa 0903 	sub.w	r9, sl, r3
 800600c:	9b06      	ldr	r3, [sp, #24]
 800600e:	ebaa 0303 	sub.w	r3, sl, r3
 8006012:	4599      	cmp	r9, r3
 8006014:	bfa8      	it	ge
 8006016:	4699      	movge	r9, r3
 8006018:	f1b9 0f00 	cmp.w	r9, #0
 800601c:	dc33      	bgt.n	8006086 <_printf_float+0x396>
 800601e:	f04f 0800 	mov.w	r8, #0
 8006022:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006026:	f104 0b1a 	add.w	fp, r4, #26
 800602a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800602c:	ebaa 0303 	sub.w	r3, sl, r3
 8006030:	eba3 0309 	sub.w	r3, r3, r9
 8006034:	4543      	cmp	r3, r8
 8006036:	f77f af79 	ble.w	8005f2c <_printf_float+0x23c>
 800603a:	2301      	movs	r3, #1
 800603c:	465a      	mov	r2, fp
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	f43f aeae 	beq.w	8005da6 <_printf_float+0xb6>
 800604a:	f108 0801 	add.w	r8, r8, #1
 800604e:	e7ec      	b.n	800602a <_printf_float+0x33a>
 8006050:	4642      	mov	r2, r8
 8006052:	4631      	mov	r1, r6
 8006054:	4628      	mov	r0, r5
 8006056:	47b8      	blx	r7
 8006058:	3001      	adds	r0, #1
 800605a:	d1c2      	bne.n	8005fe2 <_printf_float+0x2f2>
 800605c:	e6a3      	b.n	8005da6 <_printf_float+0xb6>
 800605e:	2301      	movs	r3, #1
 8006060:	4631      	mov	r1, r6
 8006062:	4628      	mov	r0, r5
 8006064:	9206      	str	r2, [sp, #24]
 8006066:	47b8      	blx	r7
 8006068:	3001      	adds	r0, #1
 800606a:	f43f ae9c 	beq.w	8005da6 <_printf_float+0xb6>
 800606e:	9a06      	ldr	r2, [sp, #24]
 8006070:	f10b 0b01 	add.w	fp, fp, #1
 8006074:	e7bb      	b.n	8005fee <_printf_float+0x2fe>
 8006076:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	d1c0      	bne.n	8006006 <_printf_float+0x316>
 8006084:	e68f      	b.n	8005da6 <_printf_float+0xb6>
 8006086:	9a06      	ldr	r2, [sp, #24]
 8006088:	464b      	mov	r3, r9
 800608a:	4442      	add	r2, r8
 800608c:	4631      	mov	r1, r6
 800608e:	4628      	mov	r0, r5
 8006090:	47b8      	blx	r7
 8006092:	3001      	adds	r0, #1
 8006094:	d1c3      	bne.n	800601e <_printf_float+0x32e>
 8006096:	e686      	b.n	8005da6 <_printf_float+0xb6>
 8006098:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800609c:	f1ba 0f01 	cmp.w	sl, #1
 80060a0:	dc01      	bgt.n	80060a6 <_printf_float+0x3b6>
 80060a2:	07db      	lsls	r3, r3, #31
 80060a4:	d536      	bpl.n	8006114 <_printf_float+0x424>
 80060a6:	2301      	movs	r3, #1
 80060a8:	4642      	mov	r2, r8
 80060aa:	4631      	mov	r1, r6
 80060ac:	4628      	mov	r0, r5
 80060ae:	47b8      	blx	r7
 80060b0:	3001      	adds	r0, #1
 80060b2:	f43f ae78 	beq.w	8005da6 <_printf_float+0xb6>
 80060b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	47b8      	blx	r7
 80060c0:	3001      	adds	r0, #1
 80060c2:	f43f ae70 	beq.w	8005da6 <_printf_float+0xb6>
 80060c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060ca:	2200      	movs	r2, #0
 80060cc:	2300      	movs	r3, #0
 80060ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80060d2:	f7fa fd01 	bl	8000ad8 <__aeabi_dcmpeq>
 80060d6:	b9c0      	cbnz	r0, 800610a <_printf_float+0x41a>
 80060d8:	4653      	mov	r3, sl
 80060da:	f108 0201 	add.w	r2, r8, #1
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	d10c      	bne.n	8006102 <_printf_float+0x412>
 80060e8:	e65d      	b.n	8005da6 <_printf_float+0xb6>
 80060ea:	2301      	movs	r3, #1
 80060ec:	465a      	mov	r2, fp
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f ae56 	beq.w	8005da6 <_printf_float+0xb6>
 80060fa:	f108 0801 	add.w	r8, r8, #1
 80060fe:	45d0      	cmp	r8, sl
 8006100:	dbf3      	blt.n	80060ea <_printf_float+0x3fa>
 8006102:	464b      	mov	r3, r9
 8006104:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006108:	e6df      	b.n	8005eca <_printf_float+0x1da>
 800610a:	f04f 0800 	mov.w	r8, #0
 800610e:	f104 0b1a 	add.w	fp, r4, #26
 8006112:	e7f4      	b.n	80060fe <_printf_float+0x40e>
 8006114:	2301      	movs	r3, #1
 8006116:	4642      	mov	r2, r8
 8006118:	e7e1      	b.n	80060de <_printf_float+0x3ee>
 800611a:	2301      	movs	r3, #1
 800611c:	464a      	mov	r2, r9
 800611e:	4631      	mov	r1, r6
 8006120:	4628      	mov	r0, r5
 8006122:	47b8      	blx	r7
 8006124:	3001      	adds	r0, #1
 8006126:	f43f ae3e 	beq.w	8005da6 <_printf_float+0xb6>
 800612a:	f108 0801 	add.w	r8, r8, #1
 800612e:	68e3      	ldr	r3, [r4, #12]
 8006130:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006132:	1a5b      	subs	r3, r3, r1
 8006134:	4543      	cmp	r3, r8
 8006136:	dcf0      	bgt.n	800611a <_printf_float+0x42a>
 8006138:	e6fc      	b.n	8005f34 <_printf_float+0x244>
 800613a:	f04f 0800 	mov.w	r8, #0
 800613e:	f104 0919 	add.w	r9, r4, #25
 8006142:	e7f4      	b.n	800612e <_printf_float+0x43e>

08006144 <_printf_common>:
 8006144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006148:	4616      	mov	r6, r2
 800614a:	4698      	mov	r8, r3
 800614c:	688a      	ldr	r2, [r1, #8]
 800614e:	690b      	ldr	r3, [r1, #16]
 8006150:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006154:	4293      	cmp	r3, r2
 8006156:	bfb8      	it	lt
 8006158:	4613      	movlt	r3, r2
 800615a:	6033      	str	r3, [r6, #0]
 800615c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006160:	4607      	mov	r7, r0
 8006162:	460c      	mov	r4, r1
 8006164:	b10a      	cbz	r2, 800616a <_printf_common+0x26>
 8006166:	3301      	adds	r3, #1
 8006168:	6033      	str	r3, [r6, #0]
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	0699      	lsls	r1, r3, #26
 800616e:	bf42      	ittt	mi
 8006170:	6833      	ldrmi	r3, [r6, #0]
 8006172:	3302      	addmi	r3, #2
 8006174:	6033      	strmi	r3, [r6, #0]
 8006176:	6825      	ldr	r5, [r4, #0]
 8006178:	f015 0506 	ands.w	r5, r5, #6
 800617c:	d106      	bne.n	800618c <_printf_common+0x48>
 800617e:	f104 0a19 	add.w	sl, r4, #25
 8006182:	68e3      	ldr	r3, [r4, #12]
 8006184:	6832      	ldr	r2, [r6, #0]
 8006186:	1a9b      	subs	r3, r3, r2
 8006188:	42ab      	cmp	r3, r5
 800618a:	dc26      	bgt.n	80061da <_printf_common+0x96>
 800618c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006190:	6822      	ldr	r2, [r4, #0]
 8006192:	3b00      	subs	r3, #0
 8006194:	bf18      	it	ne
 8006196:	2301      	movne	r3, #1
 8006198:	0692      	lsls	r2, r2, #26
 800619a:	d42b      	bmi.n	80061f4 <_printf_common+0xb0>
 800619c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061a0:	4641      	mov	r1, r8
 80061a2:	4638      	mov	r0, r7
 80061a4:	47c8      	blx	r9
 80061a6:	3001      	adds	r0, #1
 80061a8:	d01e      	beq.n	80061e8 <_printf_common+0xa4>
 80061aa:	6823      	ldr	r3, [r4, #0]
 80061ac:	6922      	ldr	r2, [r4, #16]
 80061ae:	f003 0306 	and.w	r3, r3, #6
 80061b2:	2b04      	cmp	r3, #4
 80061b4:	bf02      	ittt	eq
 80061b6:	68e5      	ldreq	r5, [r4, #12]
 80061b8:	6833      	ldreq	r3, [r6, #0]
 80061ba:	1aed      	subeq	r5, r5, r3
 80061bc:	68a3      	ldr	r3, [r4, #8]
 80061be:	bf0c      	ite	eq
 80061c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061c4:	2500      	movne	r5, #0
 80061c6:	4293      	cmp	r3, r2
 80061c8:	bfc4      	itt	gt
 80061ca:	1a9b      	subgt	r3, r3, r2
 80061cc:	18ed      	addgt	r5, r5, r3
 80061ce:	2600      	movs	r6, #0
 80061d0:	341a      	adds	r4, #26
 80061d2:	42b5      	cmp	r5, r6
 80061d4:	d11a      	bne.n	800620c <_printf_common+0xc8>
 80061d6:	2000      	movs	r0, #0
 80061d8:	e008      	b.n	80061ec <_printf_common+0xa8>
 80061da:	2301      	movs	r3, #1
 80061dc:	4652      	mov	r2, sl
 80061de:	4641      	mov	r1, r8
 80061e0:	4638      	mov	r0, r7
 80061e2:	47c8      	blx	r9
 80061e4:	3001      	adds	r0, #1
 80061e6:	d103      	bne.n	80061f0 <_printf_common+0xac>
 80061e8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f0:	3501      	adds	r5, #1
 80061f2:	e7c6      	b.n	8006182 <_printf_common+0x3e>
 80061f4:	18e1      	adds	r1, r4, r3
 80061f6:	1c5a      	adds	r2, r3, #1
 80061f8:	2030      	movs	r0, #48	@ 0x30
 80061fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061fe:	4422      	add	r2, r4
 8006200:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006204:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006208:	3302      	adds	r3, #2
 800620a:	e7c7      	b.n	800619c <_printf_common+0x58>
 800620c:	2301      	movs	r3, #1
 800620e:	4622      	mov	r2, r4
 8006210:	4641      	mov	r1, r8
 8006212:	4638      	mov	r0, r7
 8006214:	47c8      	blx	r9
 8006216:	3001      	adds	r0, #1
 8006218:	d0e6      	beq.n	80061e8 <_printf_common+0xa4>
 800621a:	3601      	adds	r6, #1
 800621c:	e7d9      	b.n	80061d2 <_printf_common+0x8e>
	...

08006220 <_printf_i>:
 8006220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006224:	7e0f      	ldrb	r7, [r1, #24]
 8006226:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006228:	2f78      	cmp	r7, #120	@ 0x78
 800622a:	4691      	mov	r9, r2
 800622c:	4680      	mov	r8, r0
 800622e:	460c      	mov	r4, r1
 8006230:	469a      	mov	sl, r3
 8006232:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006236:	d807      	bhi.n	8006248 <_printf_i+0x28>
 8006238:	2f62      	cmp	r7, #98	@ 0x62
 800623a:	d80a      	bhi.n	8006252 <_printf_i+0x32>
 800623c:	2f00      	cmp	r7, #0
 800623e:	f000 80d1 	beq.w	80063e4 <_printf_i+0x1c4>
 8006242:	2f58      	cmp	r7, #88	@ 0x58
 8006244:	f000 80b8 	beq.w	80063b8 <_printf_i+0x198>
 8006248:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800624c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006250:	e03a      	b.n	80062c8 <_printf_i+0xa8>
 8006252:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006256:	2b15      	cmp	r3, #21
 8006258:	d8f6      	bhi.n	8006248 <_printf_i+0x28>
 800625a:	a101      	add	r1, pc, #4	@ (adr r1, 8006260 <_printf_i+0x40>)
 800625c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006260:	080062b9 	.word	0x080062b9
 8006264:	080062cd 	.word	0x080062cd
 8006268:	08006249 	.word	0x08006249
 800626c:	08006249 	.word	0x08006249
 8006270:	08006249 	.word	0x08006249
 8006274:	08006249 	.word	0x08006249
 8006278:	080062cd 	.word	0x080062cd
 800627c:	08006249 	.word	0x08006249
 8006280:	08006249 	.word	0x08006249
 8006284:	08006249 	.word	0x08006249
 8006288:	08006249 	.word	0x08006249
 800628c:	080063cb 	.word	0x080063cb
 8006290:	080062f7 	.word	0x080062f7
 8006294:	08006385 	.word	0x08006385
 8006298:	08006249 	.word	0x08006249
 800629c:	08006249 	.word	0x08006249
 80062a0:	080063ed 	.word	0x080063ed
 80062a4:	08006249 	.word	0x08006249
 80062a8:	080062f7 	.word	0x080062f7
 80062ac:	08006249 	.word	0x08006249
 80062b0:	08006249 	.word	0x08006249
 80062b4:	0800638d 	.word	0x0800638d
 80062b8:	6833      	ldr	r3, [r6, #0]
 80062ba:	1d1a      	adds	r2, r3, #4
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6032      	str	r2, [r6, #0]
 80062c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062c8:	2301      	movs	r3, #1
 80062ca:	e09c      	b.n	8006406 <_printf_i+0x1e6>
 80062cc:	6833      	ldr	r3, [r6, #0]
 80062ce:	6820      	ldr	r0, [r4, #0]
 80062d0:	1d19      	adds	r1, r3, #4
 80062d2:	6031      	str	r1, [r6, #0]
 80062d4:	0606      	lsls	r6, r0, #24
 80062d6:	d501      	bpl.n	80062dc <_printf_i+0xbc>
 80062d8:	681d      	ldr	r5, [r3, #0]
 80062da:	e003      	b.n	80062e4 <_printf_i+0xc4>
 80062dc:	0645      	lsls	r5, r0, #25
 80062de:	d5fb      	bpl.n	80062d8 <_printf_i+0xb8>
 80062e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062e4:	2d00      	cmp	r5, #0
 80062e6:	da03      	bge.n	80062f0 <_printf_i+0xd0>
 80062e8:	232d      	movs	r3, #45	@ 0x2d
 80062ea:	426d      	negs	r5, r5
 80062ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062f0:	4858      	ldr	r0, [pc, #352]	@ (8006454 <_printf_i+0x234>)
 80062f2:	230a      	movs	r3, #10
 80062f4:	e011      	b.n	800631a <_printf_i+0xfa>
 80062f6:	6821      	ldr	r1, [r4, #0]
 80062f8:	6833      	ldr	r3, [r6, #0]
 80062fa:	0608      	lsls	r0, r1, #24
 80062fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006300:	d402      	bmi.n	8006308 <_printf_i+0xe8>
 8006302:	0649      	lsls	r1, r1, #25
 8006304:	bf48      	it	mi
 8006306:	b2ad      	uxthmi	r5, r5
 8006308:	2f6f      	cmp	r7, #111	@ 0x6f
 800630a:	4852      	ldr	r0, [pc, #328]	@ (8006454 <_printf_i+0x234>)
 800630c:	6033      	str	r3, [r6, #0]
 800630e:	bf14      	ite	ne
 8006310:	230a      	movne	r3, #10
 8006312:	2308      	moveq	r3, #8
 8006314:	2100      	movs	r1, #0
 8006316:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800631a:	6866      	ldr	r6, [r4, #4]
 800631c:	60a6      	str	r6, [r4, #8]
 800631e:	2e00      	cmp	r6, #0
 8006320:	db05      	blt.n	800632e <_printf_i+0x10e>
 8006322:	6821      	ldr	r1, [r4, #0]
 8006324:	432e      	orrs	r6, r5
 8006326:	f021 0104 	bic.w	r1, r1, #4
 800632a:	6021      	str	r1, [r4, #0]
 800632c:	d04b      	beq.n	80063c6 <_printf_i+0x1a6>
 800632e:	4616      	mov	r6, r2
 8006330:	fbb5 f1f3 	udiv	r1, r5, r3
 8006334:	fb03 5711 	mls	r7, r3, r1, r5
 8006338:	5dc7      	ldrb	r7, [r0, r7]
 800633a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800633e:	462f      	mov	r7, r5
 8006340:	42bb      	cmp	r3, r7
 8006342:	460d      	mov	r5, r1
 8006344:	d9f4      	bls.n	8006330 <_printf_i+0x110>
 8006346:	2b08      	cmp	r3, #8
 8006348:	d10b      	bne.n	8006362 <_printf_i+0x142>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	07df      	lsls	r7, r3, #31
 800634e:	d508      	bpl.n	8006362 <_printf_i+0x142>
 8006350:	6923      	ldr	r3, [r4, #16]
 8006352:	6861      	ldr	r1, [r4, #4]
 8006354:	4299      	cmp	r1, r3
 8006356:	bfde      	ittt	le
 8006358:	2330      	movle	r3, #48	@ 0x30
 800635a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800635e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006362:	1b92      	subs	r2, r2, r6
 8006364:	6122      	str	r2, [r4, #16]
 8006366:	f8cd a000 	str.w	sl, [sp]
 800636a:	464b      	mov	r3, r9
 800636c:	aa03      	add	r2, sp, #12
 800636e:	4621      	mov	r1, r4
 8006370:	4640      	mov	r0, r8
 8006372:	f7ff fee7 	bl	8006144 <_printf_common>
 8006376:	3001      	adds	r0, #1
 8006378:	d14a      	bne.n	8006410 <_printf_i+0x1f0>
 800637a:	f04f 30ff 	mov.w	r0, #4294967295
 800637e:	b004      	add	sp, #16
 8006380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	f043 0320 	orr.w	r3, r3, #32
 800638a:	6023      	str	r3, [r4, #0]
 800638c:	4832      	ldr	r0, [pc, #200]	@ (8006458 <_printf_i+0x238>)
 800638e:	2778      	movs	r7, #120	@ 0x78
 8006390:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	6831      	ldr	r1, [r6, #0]
 8006398:	061f      	lsls	r7, r3, #24
 800639a:	f851 5b04 	ldr.w	r5, [r1], #4
 800639e:	d402      	bmi.n	80063a6 <_printf_i+0x186>
 80063a0:	065f      	lsls	r7, r3, #25
 80063a2:	bf48      	it	mi
 80063a4:	b2ad      	uxthmi	r5, r5
 80063a6:	6031      	str	r1, [r6, #0]
 80063a8:	07d9      	lsls	r1, r3, #31
 80063aa:	bf44      	itt	mi
 80063ac:	f043 0320 	orrmi.w	r3, r3, #32
 80063b0:	6023      	strmi	r3, [r4, #0]
 80063b2:	b11d      	cbz	r5, 80063bc <_printf_i+0x19c>
 80063b4:	2310      	movs	r3, #16
 80063b6:	e7ad      	b.n	8006314 <_printf_i+0xf4>
 80063b8:	4826      	ldr	r0, [pc, #152]	@ (8006454 <_printf_i+0x234>)
 80063ba:	e7e9      	b.n	8006390 <_printf_i+0x170>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	f023 0320 	bic.w	r3, r3, #32
 80063c2:	6023      	str	r3, [r4, #0]
 80063c4:	e7f6      	b.n	80063b4 <_printf_i+0x194>
 80063c6:	4616      	mov	r6, r2
 80063c8:	e7bd      	b.n	8006346 <_printf_i+0x126>
 80063ca:	6833      	ldr	r3, [r6, #0]
 80063cc:	6825      	ldr	r5, [r4, #0]
 80063ce:	6961      	ldr	r1, [r4, #20]
 80063d0:	1d18      	adds	r0, r3, #4
 80063d2:	6030      	str	r0, [r6, #0]
 80063d4:	062e      	lsls	r6, r5, #24
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	d501      	bpl.n	80063de <_printf_i+0x1be>
 80063da:	6019      	str	r1, [r3, #0]
 80063dc:	e002      	b.n	80063e4 <_printf_i+0x1c4>
 80063de:	0668      	lsls	r0, r5, #25
 80063e0:	d5fb      	bpl.n	80063da <_printf_i+0x1ba>
 80063e2:	8019      	strh	r1, [r3, #0]
 80063e4:	2300      	movs	r3, #0
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	4616      	mov	r6, r2
 80063ea:	e7bc      	b.n	8006366 <_printf_i+0x146>
 80063ec:	6833      	ldr	r3, [r6, #0]
 80063ee:	1d1a      	adds	r2, r3, #4
 80063f0:	6032      	str	r2, [r6, #0]
 80063f2:	681e      	ldr	r6, [r3, #0]
 80063f4:	6862      	ldr	r2, [r4, #4]
 80063f6:	2100      	movs	r1, #0
 80063f8:	4630      	mov	r0, r6
 80063fa:	f7f9 fef1 	bl	80001e0 <memchr>
 80063fe:	b108      	cbz	r0, 8006404 <_printf_i+0x1e4>
 8006400:	1b80      	subs	r0, r0, r6
 8006402:	6060      	str	r0, [r4, #4]
 8006404:	6863      	ldr	r3, [r4, #4]
 8006406:	6123      	str	r3, [r4, #16]
 8006408:	2300      	movs	r3, #0
 800640a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800640e:	e7aa      	b.n	8006366 <_printf_i+0x146>
 8006410:	6923      	ldr	r3, [r4, #16]
 8006412:	4632      	mov	r2, r6
 8006414:	4649      	mov	r1, r9
 8006416:	4640      	mov	r0, r8
 8006418:	47d0      	blx	sl
 800641a:	3001      	adds	r0, #1
 800641c:	d0ad      	beq.n	800637a <_printf_i+0x15a>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	079b      	lsls	r3, r3, #30
 8006422:	d413      	bmi.n	800644c <_printf_i+0x22c>
 8006424:	68e0      	ldr	r0, [r4, #12]
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	4298      	cmp	r0, r3
 800642a:	bfb8      	it	lt
 800642c:	4618      	movlt	r0, r3
 800642e:	e7a6      	b.n	800637e <_printf_i+0x15e>
 8006430:	2301      	movs	r3, #1
 8006432:	4632      	mov	r2, r6
 8006434:	4649      	mov	r1, r9
 8006436:	4640      	mov	r0, r8
 8006438:	47d0      	blx	sl
 800643a:	3001      	adds	r0, #1
 800643c:	d09d      	beq.n	800637a <_printf_i+0x15a>
 800643e:	3501      	adds	r5, #1
 8006440:	68e3      	ldr	r3, [r4, #12]
 8006442:	9903      	ldr	r1, [sp, #12]
 8006444:	1a5b      	subs	r3, r3, r1
 8006446:	42ab      	cmp	r3, r5
 8006448:	dcf2      	bgt.n	8006430 <_printf_i+0x210>
 800644a:	e7eb      	b.n	8006424 <_printf_i+0x204>
 800644c:	2500      	movs	r5, #0
 800644e:	f104 0619 	add.w	r6, r4, #25
 8006452:	e7f5      	b.n	8006440 <_printf_i+0x220>
 8006454:	0800911e 	.word	0x0800911e
 8006458:	0800912f 	.word	0x0800912f

0800645c <std>:
 800645c:	2300      	movs	r3, #0
 800645e:	b510      	push	{r4, lr}
 8006460:	4604      	mov	r4, r0
 8006462:	e9c0 3300 	strd	r3, r3, [r0]
 8006466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800646a:	6083      	str	r3, [r0, #8]
 800646c:	8181      	strh	r1, [r0, #12]
 800646e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006470:	81c2      	strh	r2, [r0, #14]
 8006472:	6183      	str	r3, [r0, #24]
 8006474:	4619      	mov	r1, r3
 8006476:	2208      	movs	r2, #8
 8006478:	305c      	adds	r0, #92	@ 0x5c
 800647a:	f000 f916 	bl	80066aa <memset>
 800647e:	4b0d      	ldr	r3, [pc, #52]	@ (80064b4 <std+0x58>)
 8006480:	6263      	str	r3, [r4, #36]	@ 0x24
 8006482:	4b0d      	ldr	r3, [pc, #52]	@ (80064b8 <std+0x5c>)
 8006484:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006486:	4b0d      	ldr	r3, [pc, #52]	@ (80064bc <std+0x60>)
 8006488:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800648a:	4b0d      	ldr	r3, [pc, #52]	@ (80064c0 <std+0x64>)
 800648c:	6323      	str	r3, [r4, #48]	@ 0x30
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <std+0x68>)
 8006490:	6224      	str	r4, [r4, #32]
 8006492:	429c      	cmp	r4, r3
 8006494:	d006      	beq.n	80064a4 <std+0x48>
 8006496:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800649a:	4294      	cmp	r4, r2
 800649c:	d002      	beq.n	80064a4 <std+0x48>
 800649e:	33d0      	adds	r3, #208	@ 0xd0
 80064a0:	429c      	cmp	r4, r3
 80064a2:	d105      	bne.n	80064b0 <std+0x54>
 80064a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ac:	f000 b97a 	b.w	80067a4 <__retarget_lock_init_recursive>
 80064b0:	bd10      	pop	{r4, pc}
 80064b2:	bf00      	nop
 80064b4:	08006625 	.word	0x08006625
 80064b8:	08006647 	.word	0x08006647
 80064bc:	0800667f 	.word	0x0800667f
 80064c0:	080066a3 	.word	0x080066a3
 80064c4:	2000085c 	.word	0x2000085c

080064c8 <stdio_exit_handler>:
 80064c8:	4a02      	ldr	r2, [pc, #8]	@ (80064d4 <stdio_exit_handler+0xc>)
 80064ca:	4903      	ldr	r1, [pc, #12]	@ (80064d8 <stdio_exit_handler+0x10>)
 80064cc:	4803      	ldr	r0, [pc, #12]	@ (80064dc <stdio_exit_handler+0x14>)
 80064ce:	f000 b869 	b.w	80065a4 <_fwalk_sglue>
 80064d2:	bf00      	nop
 80064d4:	20000010 	.word	0x20000010
 80064d8:	0800810d 	.word	0x0800810d
 80064dc:	20000020 	.word	0x20000020

080064e0 <cleanup_stdio>:
 80064e0:	6841      	ldr	r1, [r0, #4]
 80064e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <cleanup_stdio+0x34>)
 80064e4:	4299      	cmp	r1, r3
 80064e6:	b510      	push	{r4, lr}
 80064e8:	4604      	mov	r4, r0
 80064ea:	d001      	beq.n	80064f0 <cleanup_stdio+0x10>
 80064ec:	f001 fe0e 	bl	800810c <_fflush_r>
 80064f0:	68a1      	ldr	r1, [r4, #8]
 80064f2:	4b09      	ldr	r3, [pc, #36]	@ (8006518 <cleanup_stdio+0x38>)
 80064f4:	4299      	cmp	r1, r3
 80064f6:	d002      	beq.n	80064fe <cleanup_stdio+0x1e>
 80064f8:	4620      	mov	r0, r4
 80064fa:	f001 fe07 	bl	800810c <_fflush_r>
 80064fe:	68e1      	ldr	r1, [r4, #12]
 8006500:	4b06      	ldr	r3, [pc, #24]	@ (800651c <cleanup_stdio+0x3c>)
 8006502:	4299      	cmp	r1, r3
 8006504:	d004      	beq.n	8006510 <cleanup_stdio+0x30>
 8006506:	4620      	mov	r0, r4
 8006508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800650c:	f001 bdfe 	b.w	800810c <_fflush_r>
 8006510:	bd10      	pop	{r4, pc}
 8006512:	bf00      	nop
 8006514:	2000085c 	.word	0x2000085c
 8006518:	200008c4 	.word	0x200008c4
 800651c:	2000092c 	.word	0x2000092c

08006520 <global_stdio_init.part.0>:
 8006520:	b510      	push	{r4, lr}
 8006522:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <global_stdio_init.part.0+0x30>)
 8006524:	4c0b      	ldr	r4, [pc, #44]	@ (8006554 <global_stdio_init.part.0+0x34>)
 8006526:	4a0c      	ldr	r2, [pc, #48]	@ (8006558 <global_stdio_init.part.0+0x38>)
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	4620      	mov	r0, r4
 800652c:	2200      	movs	r2, #0
 800652e:	2104      	movs	r1, #4
 8006530:	f7ff ff94 	bl	800645c <std>
 8006534:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006538:	2201      	movs	r2, #1
 800653a:	2109      	movs	r1, #9
 800653c:	f7ff ff8e 	bl	800645c <std>
 8006540:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006544:	2202      	movs	r2, #2
 8006546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800654a:	2112      	movs	r1, #18
 800654c:	f7ff bf86 	b.w	800645c <std>
 8006550:	20000994 	.word	0x20000994
 8006554:	2000085c 	.word	0x2000085c
 8006558:	080064c9 	.word	0x080064c9

0800655c <__sfp_lock_acquire>:
 800655c:	4801      	ldr	r0, [pc, #4]	@ (8006564 <__sfp_lock_acquire+0x8>)
 800655e:	f000 b922 	b.w	80067a6 <__retarget_lock_acquire_recursive>
 8006562:	bf00      	nop
 8006564:	2000099d 	.word	0x2000099d

08006568 <__sfp_lock_release>:
 8006568:	4801      	ldr	r0, [pc, #4]	@ (8006570 <__sfp_lock_release+0x8>)
 800656a:	f000 b91d 	b.w	80067a8 <__retarget_lock_release_recursive>
 800656e:	bf00      	nop
 8006570:	2000099d 	.word	0x2000099d

08006574 <__sinit>:
 8006574:	b510      	push	{r4, lr}
 8006576:	4604      	mov	r4, r0
 8006578:	f7ff fff0 	bl	800655c <__sfp_lock_acquire>
 800657c:	6a23      	ldr	r3, [r4, #32]
 800657e:	b11b      	cbz	r3, 8006588 <__sinit+0x14>
 8006580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006584:	f7ff bff0 	b.w	8006568 <__sfp_lock_release>
 8006588:	4b04      	ldr	r3, [pc, #16]	@ (800659c <__sinit+0x28>)
 800658a:	6223      	str	r3, [r4, #32]
 800658c:	4b04      	ldr	r3, [pc, #16]	@ (80065a0 <__sinit+0x2c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1f5      	bne.n	8006580 <__sinit+0xc>
 8006594:	f7ff ffc4 	bl	8006520 <global_stdio_init.part.0>
 8006598:	e7f2      	b.n	8006580 <__sinit+0xc>
 800659a:	bf00      	nop
 800659c:	080064e1 	.word	0x080064e1
 80065a0:	20000994 	.word	0x20000994

080065a4 <_fwalk_sglue>:
 80065a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065a8:	4607      	mov	r7, r0
 80065aa:	4688      	mov	r8, r1
 80065ac:	4614      	mov	r4, r2
 80065ae:	2600      	movs	r6, #0
 80065b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065b4:	f1b9 0901 	subs.w	r9, r9, #1
 80065b8:	d505      	bpl.n	80065c6 <_fwalk_sglue+0x22>
 80065ba:	6824      	ldr	r4, [r4, #0]
 80065bc:	2c00      	cmp	r4, #0
 80065be:	d1f7      	bne.n	80065b0 <_fwalk_sglue+0xc>
 80065c0:	4630      	mov	r0, r6
 80065c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065c6:	89ab      	ldrh	r3, [r5, #12]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d907      	bls.n	80065dc <_fwalk_sglue+0x38>
 80065cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065d0:	3301      	adds	r3, #1
 80065d2:	d003      	beq.n	80065dc <_fwalk_sglue+0x38>
 80065d4:	4629      	mov	r1, r5
 80065d6:	4638      	mov	r0, r7
 80065d8:	47c0      	blx	r8
 80065da:	4306      	orrs	r6, r0
 80065dc:	3568      	adds	r5, #104	@ 0x68
 80065de:	e7e9      	b.n	80065b4 <_fwalk_sglue+0x10>

080065e0 <siprintf>:
 80065e0:	b40e      	push	{r1, r2, r3}
 80065e2:	b510      	push	{r4, lr}
 80065e4:	b09d      	sub	sp, #116	@ 0x74
 80065e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80065e8:	9002      	str	r0, [sp, #8]
 80065ea:	9006      	str	r0, [sp, #24]
 80065ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80065f0:	480a      	ldr	r0, [pc, #40]	@ (800661c <siprintf+0x3c>)
 80065f2:	9107      	str	r1, [sp, #28]
 80065f4:	9104      	str	r1, [sp, #16]
 80065f6:	490a      	ldr	r1, [pc, #40]	@ (8006620 <siprintf+0x40>)
 80065f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80065fc:	9105      	str	r1, [sp, #20]
 80065fe:	2400      	movs	r4, #0
 8006600:	a902      	add	r1, sp, #8
 8006602:	6800      	ldr	r0, [r0, #0]
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006608:	f001 fc00 	bl	8007e0c <_svfiprintf_r>
 800660c:	9b02      	ldr	r3, [sp, #8]
 800660e:	701c      	strb	r4, [r3, #0]
 8006610:	b01d      	add	sp, #116	@ 0x74
 8006612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006616:	b003      	add	sp, #12
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	2000001c 	.word	0x2000001c
 8006620:	ffff0208 	.word	0xffff0208

08006624 <__sread>:
 8006624:	b510      	push	{r4, lr}
 8006626:	460c      	mov	r4, r1
 8006628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800662c:	f000 f86c 	bl	8006708 <_read_r>
 8006630:	2800      	cmp	r0, #0
 8006632:	bfab      	itete	ge
 8006634:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006636:	89a3      	ldrhlt	r3, [r4, #12]
 8006638:	181b      	addge	r3, r3, r0
 800663a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800663e:	bfac      	ite	ge
 8006640:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006642:	81a3      	strhlt	r3, [r4, #12]
 8006644:	bd10      	pop	{r4, pc}

08006646 <__swrite>:
 8006646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800664a:	461f      	mov	r7, r3
 800664c:	898b      	ldrh	r3, [r1, #12]
 800664e:	05db      	lsls	r3, r3, #23
 8006650:	4605      	mov	r5, r0
 8006652:	460c      	mov	r4, r1
 8006654:	4616      	mov	r6, r2
 8006656:	d505      	bpl.n	8006664 <__swrite+0x1e>
 8006658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800665c:	2302      	movs	r3, #2
 800665e:	2200      	movs	r2, #0
 8006660:	f000 f840 	bl	80066e4 <_lseek_r>
 8006664:	89a3      	ldrh	r3, [r4, #12]
 8006666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800666a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800666e:	81a3      	strh	r3, [r4, #12]
 8006670:	4632      	mov	r2, r6
 8006672:	463b      	mov	r3, r7
 8006674:	4628      	mov	r0, r5
 8006676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800667a:	f000 b857 	b.w	800672c <_write_r>

0800667e <__sseek>:
 800667e:	b510      	push	{r4, lr}
 8006680:	460c      	mov	r4, r1
 8006682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006686:	f000 f82d 	bl	80066e4 <_lseek_r>
 800668a:	1c43      	adds	r3, r0, #1
 800668c:	89a3      	ldrh	r3, [r4, #12]
 800668e:	bf15      	itete	ne
 8006690:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006692:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006696:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800669a:	81a3      	strheq	r3, [r4, #12]
 800669c:	bf18      	it	ne
 800669e:	81a3      	strhne	r3, [r4, #12]
 80066a0:	bd10      	pop	{r4, pc}

080066a2 <__sclose>:
 80066a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066a6:	f000 b80d 	b.w	80066c4 <_close_r>

080066aa <memset>:
 80066aa:	4402      	add	r2, r0
 80066ac:	4603      	mov	r3, r0
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d100      	bne.n	80066b4 <memset+0xa>
 80066b2:	4770      	bx	lr
 80066b4:	f803 1b01 	strb.w	r1, [r3], #1
 80066b8:	e7f9      	b.n	80066ae <memset+0x4>
	...

080066bc <_localeconv_r>:
 80066bc:	4800      	ldr	r0, [pc, #0]	@ (80066c0 <_localeconv_r+0x4>)
 80066be:	4770      	bx	lr
 80066c0:	2000015c 	.word	0x2000015c

080066c4 <_close_r>:
 80066c4:	b538      	push	{r3, r4, r5, lr}
 80066c6:	4d06      	ldr	r5, [pc, #24]	@ (80066e0 <_close_r+0x1c>)
 80066c8:	2300      	movs	r3, #0
 80066ca:	4604      	mov	r4, r0
 80066cc:	4608      	mov	r0, r1
 80066ce:	602b      	str	r3, [r5, #0]
 80066d0:	f7fb fec0 	bl	8002454 <_close>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d102      	bne.n	80066de <_close_r+0x1a>
 80066d8:	682b      	ldr	r3, [r5, #0]
 80066da:	b103      	cbz	r3, 80066de <_close_r+0x1a>
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	bd38      	pop	{r3, r4, r5, pc}
 80066e0:	20000998 	.word	0x20000998

080066e4 <_lseek_r>:
 80066e4:	b538      	push	{r3, r4, r5, lr}
 80066e6:	4d07      	ldr	r5, [pc, #28]	@ (8006704 <_lseek_r+0x20>)
 80066e8:	4604      	mov	r4, r0
 80066ea:	4608      	mov	r0, r1
 80066ec:	4611      	mov	r1, r2
 80066ee:	2200      	movs	r2, #0
 80066f0:	602a      	str	r2, [r5, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	f7fb fed5 	bl	80024a2 <_lseek>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d102      	bne.n	8006702 <_lseek_r+0x1e>
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	b103      	cbz	r3, 8006702 <_lseek_r+0x1e>
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	bd38      	pop	{r3, r4, r5, pc}
 8006704:	20000998 	.word	0x20000998

08006708 <_read_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	4d07      	ldr	r5, [pc, #28]	@ (8006728 <_read_r+0x20>)
 800670c:	4604      	mov	r4, r0
 800670e:	4608      	mov	r0, r1
 8006710:	4611      	mov	r1, r2
 8006712:	2200      	movs	r2, #0
 8006714:	602a      	str	r2, [r5, #0]
 8006716:	461a      	mov	r2, r3
 8006718:	f7fb fe63 	bl	80023e2 <_read>
 800671c:	1c43      	adds	r3, r0, #1
 800671e:	d102      	bne.n	8006726 <_read_r+0x1e>
 8006720:	682b      	ldr	r3, [r5, #0]
 8006722:	b103      	cbz	r3, 8006726 <_read_r+0x1e>
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	bd38      	pop	{r3, r4, r5, pc}
 8006728:	20000998 	.word	0x20000998

0800672c <_write_r>:
 800672c:	b538      	push	{r3, r4, r5, lr}
 800672e:	4d07      	ldr	r5, [pc, #28]	@ (800674c <_write_r+0x20>)
 8006730:	4604      	mov	r4, r0
 8006732:	4608      	mov	r0, r1
 8006734:	4611      	mov	r1, r2
 8006736:	2200      	movs	r2, #0
 8006738:	602a      	str	r2, [r5, #0]
 800673a:	461a      	mov	r2, r3
 800673c:	f7fb fe6e 	bl	800241c <_write>
 8006740:	1c43      	adds	r3, r0, #1
 8006742:	d102      	bne.n	800674a <_write_r+0x1e>
 8006744:	682b      	ldr	r3, [r5, #0]
 8006746:	b103      	cbz	r3, 800674a <_write_r+0x1e>
 8006748:	6023      	str	r3, [r4, #0]
 800674a:	bd38      	pop	{r3, r4, r5, pc}
 800674c:	20000998 	.word	0x20000998

08006750 <__errno>:
 8006750:	4b01      	ldr	r3, [pc, #4]	@ (8006758 <__errno+0x8>)
 8006752:	6818      	ldr	r0, [r3, #0]
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	2000001c 	.word	0x2000001c

0800675c <__libc_init_array>:
 800675c:	b570      	push	{r4, r5, r6, lr}
 800675e:	4d0d      	ldr	r5, [pc, #52]	@ (8006794 <__libc_init_array+0x38>)
 8006760:	4c0d      	ldr	r4, [pc, #52]	@ (8006798 <__libc_init_array+0x3c>)
 8006762:	1b64      	subs	r4, r4, r5
 8006764:	10a4      	asrs	r4, r4, #2
 8006766:	2600      	movs	r6, #0
 8006768:	42a6      	cmp	r6, r4
 800676a:	d109      	bne.n	8006780 <__libc_init_array+0x24>
 800676c:	4d0b      	ldr	r5, [pc, #44]	@ (800679c <__libc_init_array+0x40>)
 800676e:	4c0c      	ldr	r4, [pc, #48]	@ (80067a0 <__libc_init_array+0x44>)
 8006770:	f002 f86a 	bl	8008848 <_init>
 8006774:	1b64      	subs	r4, r4, r5
 8006776:	10a4      	asrs	r4, r4, #2
 8006778:	2600      	movs	r6, #0
 800677a:	42a6      	cmp	r6, r4
 800677c:	d105      	bne.n	800678a <__libc_init_array+0x2e>
 800677e:	bd70      	pop	{r4, r5, r6, pc}
 8006780:	f855 3b04 	ldr.w	r3, [r5], #4
 8006784:	4798      	blx	r3
 8006786:	3601      	adds	r6, #1
 8006788:	e7ee      	b.n	8006768 <__libc_init_array+0xc>
 800678a:	f855 3b04 	ldr.w	r3, [r5], #4
 800678e:	4798      	blx	r3
 8006790:	3601      	adds	r6, #1
 8006792:	e7f2      	b.n	800677a <__libc_init_array+0x1e>
 8006794:	0800948c 	.word	0x0800948c
 8006798:	0800948c 	.word	0x0800948c
 800679c:	0800948c 	.word	0x0800948c
 80067a0:	08009490 	.word	0x08009490

080067a4 <__retarget_lock_init_recursive>:
 80067a4:	4770      	bx	lr

080067a6 <__retarget_lock_acquire_recursive>:
 80067a6:	4770      	bx	lr

080067a8 <__retarget_lock_release_recursive>:
 80067a8:	4770      	bx	lr

080067aa <quorem>:
 80067aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ae:	6903      	ldr	r3, [r0, #16]
 80067b0:	690c      	ldr	r4, [r1, #16]
 80067b2:	42a3      	cmp	r3, r4
 80067b4:	4607      	mov	r7, r0
 80067b6:	db7e      	blt.n	80068b6 <quorem+0x10c>
 80067b8:	3c01      	subs	r4, #1
 80067ba:	f101 0814 	add.w	r8, r1, #20
 80067be:	00a3      	lsls	r3, r4, #2
 80067c0:	f100 0514 	add.w	r5, r0, #20
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067ca:	9301      	str	r3, [sp, #4]
 80067cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067d4:	3301      	adds	r3, #1
 80067d6:	429a      	cmp	r2, r3
 80067d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80067e0:	d32e      	bcc.n	8006840 <quorem+0x96>
 80067e2:	f04f 0a00 	mov.w	sl, #0
 80067e6:	46c4      	mov	ip, r8
 80067e8:	46ae      	mov	lr, r5
 80067ea:	46d3      	mov	fp, sl
 80067ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80067f0:	b298      	uxth	r0, r3
 80067f2:	fb06 a000 	mla	r0, r6, r0, sl
 80067f6:	0c02      	lsrs	r2, r0, #16
 80067f8:	0c1b      	lsrs	r3, r3, #16
 80067fa:	fb06 2303 	mla	r3, r6, r3, r2
 80067fe:	f8de 2000 	ldr.w	r2, [lr]
 8006802:	b280      	uxth	r0, r0
 8006804:	b292      	uxth	r2, r2
 8006806:	1a12      	subs	r2, r2, r0
 8006808:	445a      	add	r2, fp
 800680a:	f8de 0000 	ldr.w	r0, [lr]
 800680e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006812:	b29b      	uxth	r3, r3
 8006814:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006818:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800681c:	b292      	uxth	r2, r2
 800681e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006822:	45e1      	cmp	r9, ip
 8006824:	f84e 2b04 	str.w	r2, [lr], #4
 8006828:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800682c:	d2de      	bcs.n	80067ec <quorem+0x42>
 800682e:	9b00      	ldr	r3, [sp, #0]
 8006830:	58eb      	ldr	r3, [r5, r3]
 8006832:	b92b      	cbnz	r3, 8006840 <quorem+0x96>
 8006834:	9b01      	ldr	r3, [sp, #4]
 8006836:	3b04      	subs	r3, #4
 8006838:	429d      	cmp	r5, r3
 800683a:	461a      	mov	r2, r3
 800683c:	d32f      	bcc.n	800689e <quorem+0xf4>
 800683e:	613c      	str	r4, [r7, #16]
 8006840:	4638      	mov	r0, r7
 8006842:	f001 f97f 	bl	8007b44 <__mcmp>
 8006846:	2800      	cmp	r0, #0
 8006848:	db25      	blt.n	8006896 <quorem+0xec>
 800684a:	4629      	mov	r1, r5
 800684c:	2000      	movs	r0, #0
 800684e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006852:	f8d1 c000 	ldr.w	ip, [r1]
 8006856:	fa1f fe82 	uxth.w	lr, r2
 800685a:	fa1f f38c 	uxth.w	r3, ip
 800685e:	eba3 030e 	sub.w	r3, r3, lr
 8006862:	4403      	add	r3, r0
 8006864:	0c12      	lsrs	r2, r2, #16
 8006866:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800686a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800686e:	b29b      	uxth	r3, r3
 8006870:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006874:	45c1      	cmp	r9, r8
 8006876:	f841 3b04 	str.w	r3, [r1], #4
 800687a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800687e:	d2e6      	bcs.n	800684e <quorem+0xa4>
 8006880:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006884:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006888:	b922      	cbnz	r2, 8006894 <quorem+0xea>
 800688a:	3b04      	subs	r3, #4
 800688c:	429d      	cmp	r5, r3
 800688e:	461a      	mov	r2, r3
 8006890:	d30b      	bcc.n	80068aa <quorem+0x100>
 8006892:	613c      	str	r4, [r7, #16]
 8006894:	3601      	adds	r6, #1
 8006896:	4630      	mov	r0, r6
 8006898:	b003      	add	sp, #12
 800689a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689e:	6812      	ldr	r2, [r2, #0]
 80068a0:	3b04      	subs	r3, #4
 80068a2:	2a00      	cmp	r2, #0
 80068a4:	d1cb      	bne.n	800683e <quorem+0x94>
 80068a6:	3c01      	subs	r4, #1
 80068a8:	e7c6      	b.n	8006838 <quorem+0x8e>
 80068aa:	6812      	ldr	r2, [r2, #0]
 80068ac:	3b04      	subs	r3, #4
 80068ae:	2a00      	cmp	r2, #0
 80068b0:	d1ef      	bne.n	8006892 <quorem+0xe8>
 80068b2:	3c01      	subs	r4, #1
 80068b4:	e7ea      	b.n	800688c <quorem+0xe2>
 80068b6:	2000      	movs	r0, #0
 80068b8:	e7ee      	b.n	8006898 <quorem+0xee>
 80068ba:	0000      	movs	r0, r0
 80068bc:	0000      	movs	r0, r0
	...

080068c0 <_dtoa_r>:
 80068c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c4:	69c7      	ldr	r7, [r0, #28]
 80068c6:	b097      	sub	sp, #92	@ 0x5c
 80068c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80068cc:	ec55 4b10 	vmov	r4, r5, d0
 80068d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80068d2:	9107      	str	r1, [sp, #28]
 80068d4:	4681      	mov	r9, r0
 80068d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80068d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80068da:	b97f      	cbnz	r7, 80068fc <_dtoa_r+0x3c>
 80068dc:	2010      	movs	r0, #16
 80068de:	f000 fe09 	bl	80074f4 <malloc>
 80068e2:	4602      	mov	r2, r0
 80068e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80068e8:	b920      	cbnz	r0, 80068f4 <_dtoa_r+0x34>
 80068ea:	4ba9      	ldr	r3, [pc, #676]	@ (8006b90 <_dtoa_r+0x2d0>)
 80068ec:	21ef      	movs	r1, #239	@ 0xef
 80068ee:	48a9      	ldr	r0, [pc, #676]	@ (8006b94 <_dtoa_r+0x2d4>)
 80068f0:	f001 fc6c 	bl	80081cc <__assert_func>
 80068f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80068f8:	6007      	str	r7, [r0, #0]
 80068fa:	60c7      	str	r7, [r0, #12]
 80068fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006900:	6819      	ldr	r1, [r3, #0]
 8006902:	b159      	cbz	r1, 800691c <_dtoa_r+0x5c>
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	604a      	str	r2, [r1, #4]
 8006908:	2301      	movs	r3, #1
 800690a:	4093      	lsls	r3, r2
 800690c:	608b      	str	r3, [r1, #8]
 800690e:	4648      	mov	r0, r9
 8006910:	f000 fee6 	bl	80076e0 <_Bfree>
 8006914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	1e2b      	subs	r3, r5, #0
 800691e:	bfb9      	ittee	lt
 8006920:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006924:	9305      	strlt	r3, [sp, #20]
 8006926:	2300      	movge	r3, #0
 8006928:	6033      	strge	r3, [r6, #0]
 800692a:	9f05      	ldr	r7, [sp, #20]
 800692c:	4b9a      	ldr	r3, [pc, #616]	@ (8006b98 <_dtoa_r+0x2d8>)
 800692e:	bfbc      	itt	lt
 8006930:	2201      	movlt	r2, #1
 8006932:	6032      	strlt	r2, [r6, #0]
 8006934:	43bb      	bics	r3, r7
 8006936:	d112      	bne.n	800695e <_dtoa_r+0x9e>
 8006938:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800693a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800693e:	6013      	str	r3, [r2, #0]
 8006940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006944:	4323      	orrs	r3, r4
 8006946:	f000 855a 	beq.w	80073fe <_dtoa_r+0xb3e>
 800694a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800694c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006bac <_dtoa_r+0x2ec>
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 855c 	beq.w	800740e <_dtoa_r+0xb4e>
 8006956:	f10a 0303 	add.w	r3, sl, #3
 800695a:	f000 bd56 	b.w	800740a <_dtoa_r+0xb4a>
 800695e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006962:	2200      	movs	r2, #0
 8006964:	ec51 0b17 	vmov	r0, r1, d7
 8006968:	2300      	movs	r3, #0
 800696a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800696e:	f7fa f8b3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006972:	4680      	mov	r8, r0
 8006974:	b158      	cbz	r0, 800698e <_dtoa_r+0xce>
 8006976:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006978:	2301      	movs	r3, #1
 800697a:	6013      	str	r3, [r2, #0]
 800697c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800697e:	b113      	cbz	r3, 8006986 <_dtoa_r+0xc6>
 8006980:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006982:	4b86      	ldr	r3, [pc, #536]	@ (8006b9c <_dtoa_r+0x2dc>)
 8006984:	6013      	str	r3, [r2, #0]
 8006986:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006bb0 <_dtoa_r+0x2f0>
 800698a:	f000 bd40 	b.w	800740e <_dtoa_r+0xb4e>
 800698e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006992:	aa14      	add	r2, sp, #80	@ 0x50
 8006994:	a915      	add	r1, sp, #84	@ 0x54
 8006996:	4648      	mov	r0, r9
 8006998:	f001 f984 	bl	8007ca4 <__d2b>
 800699c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80069a0:	9002      	str	r0, [sp, #8]
 80069a2:	2e00      	cmp	r6, #0
 80069a4:	d078      	beq.n	8006a98 <_dtoa_r+0x1d8>
 80069a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80069ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80069b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80069bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80069c0:	4619      	mov	r1, r3
 80069c2:	2200      	movs	r2, #0
 80069c4:	4b76      	ldr	r3, [pc, #472]	@ (8006ba0 <_dtoa_r+0x2e0>)
 80069c6:	f7f9 fc67 	bl	8000298 <__aeabi_dsub>
 80069ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8006b78 <_dtoa_r+0x2b8>)
 80069cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d0:	f7f9 fe1a 	bl	8000608 <__aeabi_dmul>
 80069d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006b80 <_dtoa_r+0x2c0>)
 80069d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069da:	f7f9 fc5f 	bl	800029c <__adddf3>
 80069de:	4604      	mov	r4, r0
 80069e0:	4630      	mov	r0, r6
 80069e2:	460d      	mov	r5, r1
 80069e4:	f7f9 fda6 	bl	8000534 <__aeabi_i2d>
 80069e8:	a367      	add	r3, pc, #412	@ (adr r3, 8006b88 <_dtoa_r+0x2c8>)
 80069ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ee:	f7f9 fe0b 	bl	8000608 <__aeabi_dmul>
 80069f2:	4602      	mov	r2, r0
 80069f4:	460b      	mov	r3, r1
 80069f6:	4620      	mov	r0, r4
 80069f8:	4629      	mov	r1, r5
 80069fa:	f7f9 fc4f 	bl	800029c <__adddf3>
 80069fe:	4604      	mov	r4, r0
 8006a00:	460d      	mov	r5, r1
 8006a02:	f7fa f8b1 	bl	8000b68 <__aeabi_d2iz>
 8006a06:	2200      	movs	r2, #0
 8006a08:	4607      	mov	r7, r0
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	4629      	mov	r1, r5
 8006a10:	f7fa f86c 	bl	8000aec <__aeabi_dcmplt>
 8006a14:	b140      	cbz	r0, 8006a28 <_dtoa_r+0x168>
 8006a16:	4638      	mov	r0, r7
 8006a18:	f7f9 fd8c 	bl	8000534 <__aeabi_i2d>
 8006a1c:	4622      	mov	r2, r4
 8006a1e:	462b      	mov	r3, r5
 8006a20:	f7fa f85a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a24:	b900      	cbnz	r0, 8006a28 <_dtoa_r+0x168>
 8006a26:	3f01      	subs	r7, #1
 8006a28:	2f16      	cmp	r7, #22
 8006a2a:	d852      	bhi.n	8006ad2 <_dtoa_r+0x212>
 8006a2c:	4b5d      	ldr	r3, [pc, #372]	@ (8006ba4 <_dtoa_r+0x2e4>)
 8006a2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a3a:	f7fa f857 	bl	8000aec <__aeabi_dcmplt>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	d049      	beq.n	8006ad6 <_dtoa_r+0x216>
 8006a42:	3f01      	subs	r7, #1
 8006a44:	2300      	movs	r3, #0
 8006a46:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a4a:	1b9b      	subs	r3, r3, r6
 8006a4c:	1e5a      	subs	r2, r3, #1
 8006a4e:	bf45      	ittet	mi
 8006a50:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a54:	9300      	strmi	r3, [sp, #0]
 8006a56:	2300      	movpl	r3, #0
 8006a58:	2300      	movmi	r3, #0
 8006a5a:	9206      	str	r2, [sp, #24]
 8006a5c:	bf54      	ite	pl
 8006a5e:	9300      	strpl	r3, [sp, #0]
 8006a60:	9306      	strmi	r3, [sp, #24]
 8006a62:	2f00      	cmp	r7, #0
 8006a64:	db39      	blt.n	8006ada <_dtoa_r+0x21a>
 8006a66:	9b06      	ldr	r3, [sp, #24]
 8006a68:	970d      	str	r7, [sp, #52]	@ 0x34
 8006a6a:	443b      	add	r3, r7
 8006a6c:	9306      	str	r3, [sp, #24]
 8006a6e:	2300      	movs	r3, #0
 8006a70:	9308      	str	r3, [sp, #32]
 8006a72:	9b07      	ldr	r3, [sp, #28]
 8006a74:	2b09      	cmp	r3, #9
 8006a76:	d863      	bhi.n	8006b40 <_dtoa_r+0x280>
 8006a78:	2b05      	cmp	r3, #5
 8006a7a:	bfc4      	itt	gt
 8006a7c:	3b04      	subgt	r3, #4
 8006a7e:	9307      	strgt	r3, [sp, #28]
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	f1a3 0302 	sub.w	r3, r3, #2
 8006a86:	bfcc      	ite	gt
 8006a88:	2400      	movgt	r4, #0
 8006a8a:	2401      	movle	r4, #1
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	d863      	bhi.n	8006b58 <_dtoa_r+0x298>
 8006a90:	e8df f003 	tbb	[pc, r3]
 8006a94:	2b375452 	.word	0x2b375452
 8006a98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006a9c:	441e      	add	r6, r3
 8006a9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	bfc1      	itttt	gt
 8006aa6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006aaa:	409f      	lslgt	r7, r3
 8006aac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ab0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ab4:	bfd6      	itet	le
 8006ab6:	f1c3 0320 	rsble	r3, r3, #32
 8006aba:	ea47 0003 	orrgt.w	r0, r7, r3
 8006abe:	fa04 f003 	lslle.w	r0, r4, r3
 8006ac2:	f7f9 fd27 	bl	8000514 <__aeabi_ui2d>
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006acc:	3e01      	subs	r6, #1
 8006ace:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ad0:	e776      	b.n	80069c0 <_dtoa_r+0x100>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e7b7      	b.n	8006a46 <_dtoa_r+0x186>
 8006ad6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ad8:	e7b6      	b.n	8006a48 <_dtoa_r+0x188>
 8006ada:	9b00      	ldr	r3, [sp, #0]
 8006adc:	1bdb      	subs	r3, r3, r7
 8006ade:	9300      	str	r3, [sp, #0]
 8006ae0:	427b      	negs	r3, r7
 8006ae2:	9308      	str	r3, [sp, #32]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006ae8:	e7c3      	b.n	8006a72 <_dtoa_r+0x1b2>
 8006aea:	2301      	movs	r3, #1
 8006aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006af0:	eb07 0b03 	add.w	fp, r7, r3
 8006af4:	f10b 0301 	add.w	r3, fp, #1
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	9303      	str	r3, [sp, #12]
 8006afc:	bfb8      	it	lt
 8006afe:	2301      	movlt	r3, #1
 8006b00:	e006      	b.n	8006b10 <_dtoa_r+0x250>
 8006b02:	2301      	movs	r3, #1
 8006b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	dd28      	ble.n	8006b5e <_dtoa_r+0x29e>
 8006b0c:	469b      	mov	fp, r3
 8006b0e:	9303      	str	r3, [sp, #12]
 8006b10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006b14:	2100      	movs	r1, #0
 8006b16:	2204      	movs	r2, #4
 8006b18:	f102 0514 	add.w	r5, r2, #20
 8006b1c:	429d      	cmp	r5, r3
 8006b1e:	d926      	bls.n	8006b6e <_dtoa_r+0x2ae>
 8006b20:	6041      	str	r1, [r0, #4]
 8006b22:	4648      	mov	r0, r9
 8006b24:	f000 fd9c 	bl	8007660 <_Balloc>
 8006b28:	4682      	mov	sl, r0
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	d142      	bne.n	8006bb4 <_dtoa_r+0x2f4>
 8006b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ba8 <_dtoa_r+0x2e8>)
 8006b30:	4602      	mov	r2, r0
 8006b32:	f240 11af 	movw	r1, #431	@ 0x1af
 8006b36:	e6da      	b.n	80068ee <_dtoa_r+0x2e>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	e7e3      	b.n	8006b04 <_dtoa_r+0x244>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	e7d5      	b.n	8006aec <_dtoa_r+0x22c>
 8006b40:	2401      	movs	r4, #1
 8006b42:	2300      	movs	r3, #0
 8006b44:	9307      	str	r3, [sp, #28]
 8006b46:	9409      	str	r4, [sp, #36]	@ 0x24
 8006b48:	f04f 3bff 	mov.w	fp, #4294967295
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006b52:	2312      	movs	r3, #18
 8006b54:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b56:	e7db      	b.n	8006b10 <_dtoa_r+0x250>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b5c:	e7f4      	b.n	8006b48 <_dtoa_r+0x288>
 8006b5e:	f04f 0b01 	mov.w	fp, #1
 8006b62:	f8cd b00c 	str.w	fp, [sp, #12]
 8006b66:	465b      	mov	r3, fp
 8006b68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006b6c:	e7d0      	b.n	8006b10 <_dtoa_r+0x250>
 8006b6e:	3101      	adds	r1, #1
 8006b70:	0052      	lsls	r2, r2, #1
 8006b72:	e7d1      	b.n	8006b18 <_dtoa_r+0x258>
 8006b74:	f3af 8000 	nop.w
 8006b78:	636f4361 	.word	0x636f4361
 8006b7c:	3fd287a7 	.word	0x3fd287a7
 8006b80:	8b60c8b3 	.word	0x8b60c8b3
 8006b84:	3fc68a28 	.word	0x3fc68a28
 8006b88:	509f79fb 	.word	0x509f79fb
 8006b8c:	3fd34413 	.word	0x3fd34413
 8006b90:	0800914d 	.word	0x0800914d
 8006b94:	08009164 	.word	0x08009164
 8006b98:	7ff00000 	.word	0x7ff00000
 8006b9c:	0800911d 	.word	0x0800911d
 8006ba0:	3ff80000 	.word	0x3ff80000
 8006ba4:	080092b8 	.word	0x080092b8
 8006ba8:	080091bc 	.word	0x080091bc
 8006bac:	08009149 	.word	0x08009149
 8006bb0:	0800911c 	.word	0x0800911c
 8006bb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006bb8:	6018      	str	r0, [r3, #0]
 8006bba:	9b03      	ldr	r3, [sp, #12]
 8006bbc:	2b0e      	cmp	r3, #14
 8006bbe:	f200 80a1 	bhi.w	8006d04 <_dtoa_r+0x444>
 8006bc2:	2c00      	cmp	r4, #0
 8006bc4:	f000 809e 	beq.w	8006d04 <_dtoa_r+0x444>
 8006bc8:	2f00      	cmp	r7, #0
 8006bca:	dd33      	ble.n	8006c34 <_dtoa_r+0x374>
 8006bcc:	4b9c      	ldr	r3, [pc, #624]	@ (8006e40 <_dtoa_r+0x580>)
 8006bce:	f007 020f 	and.w	r2, r7, #15
 8006bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bd6:	ed93 7b00 	vldr	d7, [r3]
 8006bda:	05f8      	lsls	r0, r7, #23
 8006bdc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006be0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006be4:	d516      	bpl.n	8006c14 <_dtoa_r+0x354>
 8006be6:	4b97      	ldr	r3, [pc, #604]	@ (8006e44 <_dtoa_r+0x584>)
 8006be8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bf0:	f7f9 fe34 	bl	800085c <__aeabi_ddiv>
 8006bf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bf8:	f004 040f 	and.w	r4, r4, #15
 8006bfc:	2603      	movs	r6, #3
 8006bfe:	4d91      	ldr	r5, [pc, #580]	@ (8006e44 <_dtoa_r+0x584>)
 8006c00:	b954      	cbnz	r4, 8006c18 <_dtoa_r+0x358>
 8006c02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c0a:	f7f9 fe27 	bl	800085c <__aeabi_ddiv>
 8006c0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c12:	e028      	b.n	8006c66 <_dtoa_r+0x3a6>
 8006c14:	2602      	movs	r6, #2
 8006c16:	e7f2      	b.n	8006bfe <_dtoa_r+0x33e>
 8006c18:	07e1      	lsls	r1, r4, #31
 8006c1a:	d508      	bpl.n	8006c2e <_dtoa_r+0x36e>
 8006c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c24:	f7f9 fcf0 	bl	8000608 <__aeabi_dmul>
 8006c28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c2c:	3601      	adds	r6, #1
 8006c2e:	1064      	asrs	r4, r4, #1
 8006c30:	3508      	adds	r5, #8
 8006c32:	e7e5      	b.n	8006c00 <_dtoa_r+0x340>
 8006c34:	f000 80af 	beq.w	8006d96 <_dtoa_r+0x4d6>
 8006c38:	427c      	negs	r4, r7
 8006c3a:	4b81      	ldr	r3, [pc, #516]	@ (8006e40 <_dtoa_r+0x580>)
 8006c3c:	4d81      	ldr	r5, [pc, #516]	@ (8006e44 <_dtoa_r+0x584>)
 8006c3e:	f004 020f 	and.w	r2, r4, #15
 8006c42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c4e:	f7f9 fcdb 	bl	8000608 <__aeabi_dmul>
 8006c52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c56:	1124      	asrs	r4, r4, #4
 8006c58:	2300      	movs	r3, #0
 8006c5a:	2602      	movs	r6, #2
 8006c5c:	2c00      	cmp	r4, #0
 8006c5e:	f040 808f 	bne.w	8006d80 <_dtoa_r+0x4c0>
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1d3      	bne.n	8006c0e <_dtoa_r+0x34e>
 8006c66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8094 	beq.w	8006d9a <_dtoa_r+0x4da>
 8006c72:	4b75      	ldr	r3, [pc, #468]	@ (8006e48 <_dtoa_r+0x588>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	4620      	mov	r0, r4
 8006c78:	4629      	mov	r1, r5
 8006c7a:	f7f9 ff37 	bl	8000aec <__aeabi_dcmplt>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	f000 808b 	beq.w	8006d9a <_dtoa_r+0x4da>
 8006c84:	9b03      	ldr	r3, [sp, #12]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 8087 	beq.w	8006d9a <_dtoa_r+0x4da>
 8006c8c:	f1bb 0f00 	cmp.w	fp, #0
 8006c90:	dd34      	ble.n	8006cfc <_dtoa_r+0x43c>
 8006c92:	4620      	mov	r0, r4
 8006c94:	4b6d      	ldr	r3, [pc, #436]	@ (8006e4c <_dtoa_r+0x58c>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	4629      	mov	r1, r5
 8006c9a:	f7f9 fcb5 	bl	8000608 <__aeabi_dmul>
 8006c9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ca2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006ca6:	3601      	adds	r6, #1
 8006ca8:	465c      	mov	r4, fp
 8006caa:	4630      	mov	r0, r6
 8006cac:	f7f9 fc42 	bl	8000534 <__aeabi_i2d>
 8006cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cb4:	f7f9 fca8 	bl	8000608 <__aeabi_dmul>
 8006cb8:	4b65      	ldr	r3, [pc, #404]	@ (8006e50 <_dtoa_r+0x590>)
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f7f9 faee 	bl	800029c <__adddf3>
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006cc6:	2c00      	cmp	r4, #0
 8006cc8:	d16a      	bne.n	8006da0 <_dtoa_r+0x4e0>
 8006cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cce:	4b61      	ldr	r3, [pc, #388]	@ (8006e54 <_dtoa_r+0x594>)
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f7f9 fae1 	bl	8000298 <__aeabi_dsub>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cde:	462a      	mov	r2, r5
 8006ce0:	4633      	mov	r3, r6
 8006ce2:	f7f9 ff21 	bl	8000b28 <__aeabi_dcmpgt>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	f040 8298 	bne.w	800721c <_dtoa_r+0x95c>
 8006cec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cf0:	462a      	mov	r2, r5
 8006cf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006cf6:	f7f9 fef9 	bl	8000aec <__aeabi_dcmplt>
 8006cfa:	bb38      	cbnz	r0, 8006d4c <_dtoa_r+0x48c>
 8006cfc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006d00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006d04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f2c0 8157 	blt.w	8006fba <_dtoa_r+0x6fa>
 8006d0c:	2f0e      	cmp	r7, #14
 8006d0e:	f300 8154 	bgt.w	8006fba <_dtoa_r+0x6fa>
 8006d12:	4b4b      	ldr	r3, [pc, #300]	@ (8006e40 <_dtoa_r+0x580>)
 8006d14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d18:	ed93 7b00 	vldr	d7, [r3]
 8006d1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	ed8d 7b00 	vstr	d7, [sp]
 8006d24:	f280 80e5 	bge.w	8006ef2 <_dtoa_r+0x632>
 8006d28:	9b03      	ldr	r3, [sp, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f300 80e1 	bgt.w	8006ef2 <_dtoa_r+0x632>
 8006d30:	d10c      	bne.n	8006d4c <_dtoa_r+0x48c>
 8006d32:	4b48      	ldr	r3, [pc, #288]	@ (8006e54 <_dtoa_r+0x594>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	ec51 0b17 	vmov	r0, r1, d7
 8006d3a:	f7f9 fc65 	bl	8000608 <__aeabi_dmul>
 8006d3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d42:	f7f9 fee7 	bl	8000b14 <__aeabi_dcmpge>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	f000 8266 	beq.w	8007218 <_dtoa_r+0x958>
 8006d4c:	2400      	movs	r4, #0
 8006d4e:	4625      	mov	r5, r4
 8006d50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d52:	4656      	mov	r6, sl
 8006d54:	ea6f 0803 	mvn.w	r8, r3
 8006d58:	2700      	movs	r7, #0
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	4648      	mov	r0, r9
 8006d5e:	f000 fcbf 	bl	80076e0 <_Bfree>
 8006d62:	2d00      	cmp	r5, #0
 8006d64:	f000 80bd 	beq.w	8006ee2 <_dtoa_r+0x622>
 8006d68:	b12f      	cbz	r7, 8006d76 <_dtoa_r+0x4b6>
 8006d6a:	42af      	cmp	r7, r5
 8006d6c:	d003      	beq.n	8006d76 <_dtoa_r+0x4b6>
 8006d6e:	4639      	mov	r1, r7
 8006d70:	4648      	mov	r0, r9
 8006d72:	f000 fcb5 	bl	80076e0 <_Bfree>
 8006d76:	4629      	mov	r1, r5
 8006d78:	4648      	mov	r0, r9
 8006d7a:	f000 fcb1 	bl	80076e0 <_Bfree>
 8006d7e:	e0b0      	b.n	8006ee2 <_dtoa_r+0x622>
 8006d80:	07e2      	lsls	r2, r4, #31
 8006d82:	d505      	bpl.n	8006d90 <_dtoa_r+0x4d0>
 8006d84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d88:	f7f9 fc3e 	bl	8000608 <__aeabi_dmul>
 8006d8c:	3601      	adds	r6, #1
 8006d8e:	2301      	movs	r3, #1
 8006d90:	1064      	asrs	r4, r4, #1
 8006d92:	3508      	adds	r5, #8
 8006d94:	e762      	b.n	8006c5c <_dtoa_r+0x39c>
 8006d96:	2602      	movs	r6, #2
 8006d98:	e765      	b.n	8006c66 <_dtoa_r+0x3a6>
 8006d9a:	9c03      	ldr	r4, [sp, #12]
 8006d9c:	46b8      	mov	r8, r7
 8006d9e:	e784      	b.n	8006caa <_dtoa_r+0x3ea>
 8006da0:	4b27      	ldr	r3, [pc, #156]	@ (8006e40 <_dtoa_r+0x580>)
 8006da2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006da4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006da8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dac:	4454      	add	r4, sl
 8006dae:	2900      	cmp	r1, #0
 8006db0:	d054      	beq.n	8006e5c <_dtoa_r+0x59c>
 8006db2:	4929      	ldr	r1, [pc, #164]	@ (8006e58 <_dtoa_r+0x598>)
 8006db4:	2000      	movs	r0, #0
 8006db6:	f7f9 fd51 	bl	800085c <__aeabi_ddiv>
 8006dba:	4633      	mov	r3, r6
 8006dbc:	462a      	mov	r2, r5
 8006dbe:	f7f9 fa6b 	bl	8000298 <__aeabi_dsub>
 8006dc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006dc6:	4656      	mov	r6, sl
 8006dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dcc:	f7f9 fecc 	bl	8000b68 <__aeabi_d2iz>
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	f7f9 fbaf 	bl	8000534 <__aeabi_i2d>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dde:	f7f9 fa5b 	bl	8000298 <__aeabi_dsub>
 8006de2:	3530      	adds	r5, #48	@ 0x30
 8006de4:	4602      	mov	r2, r0
 8006de6:	460b      	mov	r3, r1
 8006de8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dec:	f806 5b01 	strb.w	r5, [r6], #1
 8006df0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006df4:	f7f9 fe7a 	bl	8000aec <__aeabi_dcmplt>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	d172      	bne.n	8006ee2 <_dtoa_r+0x622>
 8006dfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e00:	4911      	ldr	r1, [pc, #68]	@ (8006e48 <_dtoa_r+0x588>)
 8006e02:	2000      	movs	r0, #0
 8006e04:	f7f9 fa48 	bl	8000298 <__aeabi_dsub>
 8006e08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e0c:	f7f9 fe6e 	bl	8000aec <__aeabi_dcmplt>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	f040 80b4 	bne.w	8006f7e <_dtoa_r+0x6be>
 8006e16:	42a6      	cmp	r6, r4
 8006e18:	f43f af70 	beq.w	8006cfc <_dtoa_r+0x43c>
 8006e1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e20:	4b0a      	ldr	r3, [pc, #40]	@ (8006e4c <_dtoa_r+0x58c>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	f7f9 fbf0 	bl	8000608 <__aeabi_dmul>
 8006e28:	4b08      	ldr	r3, [pc, #32]	@ (8006e4c <_dtoa_r+0x58c>)
 8006e2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e2e:	2200      	movs	r2, #0
 8006e30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e34:	f7f9 fbe8 	bl	8000608 <__aeabi_dmul>
 8006e38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e3c:	e7c4      	b.n	8006dc8 <_dtoa_r+0x508>
 8006e3e:	bf00      	nop
 8006e40:	080092b8 	.word	0x080092b8
 8006e44:	08009290 	.word	0x08009290
 8006e48:	3ff00000 	.word	0x3ff00000
 8006e4c:	40240000 	.word	0x40240000
 8006e50:	401c0000 	.word	0x401c0000
 8006e54:	40140000 	.word	0x40140000
 8006e58:	3fe00000 	.word	0x3fe00000
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	f7f9 fbd2 	bl	8000608 <__aeabi_dmul>
 8006e64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006e6a:	4656      	mov	r6, sl
 8006e6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e70:	f7f9 fe7a 	bl	8000b68 <__aeabi_d2iz>
 8006e74:	4605      	mov	r5, r0
 8006e76:	f7f9 fb5d 	bl	8000534 <__aeabi_i2d>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e82:	f7f9 fa09 	bl	8000298 <__aeabi_dsub>
 8006e86:	3530      	adds	r5, #48	@ 0x30
 8006e88:	f806 5b01 	strb.w	r5, [r6], #1
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	460b      	mov	r3, r1
 8006e90:	42a6      	cmp	r6, r4
 8006e92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	d124      	bne.n	8006ee6 <_dtoa_r+0x626>
 8006e9c:	4baf      	ldr	r3, [pc, #700]	@ (800715c <_dtoa_r+0x89c>)
 8006e9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ea2:	f7f9 f9fb 	bl	800029c <__adddf3>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eae:	f7f9 fe3b 	bl	8000b28 <__aeabi_dcmpgt>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	d163      	bne.n	8006f7e <_dtoa_r+0x6be>
 8006eb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006eba:	49a8      	ldr	r1, [pc, #672]	@ (800715c <_dtoa_r+0x89c>)
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	f7f9 f9eb 	bl	8000298 <__aeabi_dsub>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eca:	f7f9 fe0f 	bl	8000aec <__aeabi_dcmplt>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	f43f af14 	beq.w	8006cfc <_dtoa_r+0x43c>
 8006ed4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006ed6:	1e73      	subs	r3, r6, #1
 8006ed8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006eda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ede:	2b30      	cmp	r3, #48	@ 0x30
 8006ee0:	d0f8      	beq.n	8006ed4 <_dtoa_r+0x614>
 8006ee2:	4647      	mov	r7, r8
 8006ee4:	e03b      	b.n	8006f5e <_dtoa_r+0x69e>
 8006ee6:	4b9e      	ldr	r3, [pc, #632]	@ (8007160 <_dtoa_r+0x8a0>)
 8006ee8:	f7f9 fb8e 	bl	8000608 <__aeabi_dmul>
 8006eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ef0:	e7bc      	b.n	8006e6c <_dtoa_r+0x5ac>
 8006ef2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006ef6:	4656      	mov	r6, sl
 8006ef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006efc:	4620      	mov	r0, r4
 8006efe:	4629      	mov	r1, r5
 8006f00:	f7f9 fcac 	bl	800085c <__aeabi_ddiv>
 8006f04:	f7f9 fe30 	bl	8000b68 <__aeabi_d2iz>
 8006f08:	4680      	mov	r8, r0
 8006f0a:	f7f9 fb13 	bl	8000534 <__aeabi_i2d>
 8006f0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f12:	f7f9 fb79 	bl	8000608 <__aeabi_dmul>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	4629      	mov	r1, r5
 8006f1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006f22:	f7f9 f9b9 	bl	8000298 <__aeabi_dsub>
 8006f26:	f806 4b01 	strb.w	r4, [r6], #1
 8006f2a:	9d03      	ldr	r5, [sp, #12]
 8006f2c:	eba6 040a 	sub.w	r4, r6, sl
 8006f30:	42a5      	cmp	r5, r4
 8006f32:	4602      	mov	r2, r0
 8006f34:	460b      	mov	r3, r1
 8006f36:	d133      	bne.n	8006fa0 <_dtoa_r+0x6e0>
 8006f38:	f7f9 f9b0 	bl	800029c <__adddf3>
 8006f3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f40:	4604      	mov	r4, r0
 8006f42:	460d      	mov	r5, r1
 8006f44:	f7f9 fdf0 	bl	8000b28 <__aeabi_dcmpgt>
 8006f48:	b9c0      	cbnz	r0, 8006f7c <_dtoa_r+0x6bc>
 8006f4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f4e:	4620      	mov	r0, r4
 8006f50:	4629      	mov	r1, r5
 8006f52:	f7f9 fdc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f56:	b110      	cbz	r0, 8006f5e <_dtoa_r+0x69e>
 8006f58:	f018 0f01 	tst.w	r8, #1
 8006f5c:	d10e      	bne.n	8006f7c <_dtoa_r+0x6bc>
 8006f5e:	9902      	ldr	r1, [sp, #8]
 8006f60:	4648      	mov	r0, r9
 8006f62:	f000 fbbd 	bl	80076e0 <_Bfree>
 8006f66:	2300      	movs	r3, #0
 8006f68:	7033      	strb	r3, [r6, #0]
 8006f6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f6c:	3701      	adds	r7, #1
 8006f6e:	601f      	str	r7, [r3, #0]
 8006f70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f000 824b 	beq.w	800740e <_dtoa_r+0xb4e>
 8006f78:	601e      	str	r6, [r3, #0]
 8006f7a:	e248      	b.n	800740e <_dtoa_r+0xb4e>
 8006f7c:	46b8      	mov	r8, r7
 8006f7e:	4633      	mov	r3, r6
 8006f80:	461e      	mov	r6, r3
 8006f82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f86:	2a39      	cmp	r2, #57	@ 0x39
 8006f88:	d106      	bne.n	8006f98 <_dtoa_r+0x6d8>
 8006f8a:	459a      	cmp	sl, r3
 8006f8c:	d1f8      	bne.n	8006f80 <_dtoa_r+0x6c0>
 8006f8e:	2230      	movs	r2, #48	@ 0x30
 8006f90:	f108 0801 	add.w	r8, r8, #1
 8006f94:	f88a 2000 	strb.w	r2, [sl]
 8006f98:	781a      	ldrb	r2, [r3, #0]
 8006f9a:	3201      	adds	r2, #1
 8006f9c:	701a      	strb	r2, [r3, #0]
 8006f9e:	e7a0      	b.n	8006ee2 <_dtoa_r+0x622>
 8006fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8007160 <_dtoa_r+0x8a0>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f7f9 fb30 	bl	8000608 <__aeabi_dmul>
 8006fa8:	2200      	movs	r2, #0
 8006faa:	2300      	movs	r3, #0
 8006fac:	4604      	mov	r4, r0
 8006fae:	460d      	mov	r5, r1
 8006fb0:	f7f9 fd92 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	d09f      	beq.n	8006ef8 <_dtoa_r+0x638>
 8006fb8:	e7d1      	b.n	8006f5e <_dtoa_r+0x69e>
 8006fba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fbc:	2a00      	cmp	r2, #0
 8006fbe:	f000 80ea 	beq.w	8007196 <_dtoa_r+0x8d6>
 8006fc2:	9a07      	ldr	r2, [sp, #28]
 8006fc4:	2a01      	cmp	r2, #1
 8006fc6:	f300 80cd 	bgt.w	8007164 <_dtoa_r+0x8a4>
 8006fca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006fcc:	2a00      	cmp	r2, #0
 8006fce:	f000 80c1 	beq.w	8007154 <_dtoa_r+0x894>
 8006fd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006fd6:	9c08      	ldr	r4, [sp, #32]
 8006fd8:	9e00      	ldr	r6, [sp, #0]
 8006fda:	9a00      	ldr	r2, [sp, #0]
 8006fdc:	441a      	add	r2, r3
 8006fde:	9200      	str	r2, [sp, #0]
 8006fe0:	9a06      	ldr	r2, [sp, #24]
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	441a      	add	r2, r3
 8006fe6:	4648      	mov	r0, r9
 8006fe8:	9206      	str	r2, [sp, #24]
 8006fea:	f000 fc2d 	bl	8007848 <__i2b>
 8006fee:	4605      	mov	r5, r0
 8006ff0:	b166      	cbz	r6, 800700c <_dtoa_r+0x74c>
 8006ff2:	9b06      	ldr	r3, [sp, #24]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	dd09      	ble.n	800700c <_dtoa_r+0x74c>
 8006ff8:	42b3      	cmp	r3, r6
 8006ffa:	9a00      	ldr	r2, [sp, #0]
 8006ffc:	bfa8      	it	ge
 8006ffe:	4633      	movge	r3, r6
 8007000:	1ad2      	subs	r2, r2, r3
 8007002:	9200      	str	r2, [sp, #0]
 8007004:	9a06      	ldr	r2, [sp, #24]
 8007006:	1af6      	subs	r6, r6, r3
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	9306      	str	r3, [sp, #24]
 800700c:	9b08      	ldr	r3, [sp, #32]
 800700e:	b30b      	cbz	r3, 8007054 <_dtoa_r+0x794>
 8007010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 80c6 	beq.w	80071a4 <_dtoa_r+0x8e4>
 8007018:	2c00      	cmp	r4, #0
 800701a:	f000 80c0 	beq.w	800719e <_dtoa_r+0x8de>
 800701e:	4629      	mov	r1, r5
 8007020:	4622      	mov	r2, r4
 8007022:	4648      	mov	r0, r9
 8007024:	f000 fcc8 	bl	80079b8 <__pow5mult>
 8007028:	9a02      	ldr	r2, [sp, #8]
 800702a:	4601      	mov	r1, r0
 800702c:	4605      	mov	r5, r0
 800702e:	4648      	mov	r0, r9
 8007030:	f000 fc20 	bl	8007874 <__multiply>
 8007034:	9902      	ldr	r1, [sp, #8]
 8007036:	4680      	mov	r8, r0
 8007038:	4648      	mov	r0, r9
 800703a:	f000 fb51 	bl	80076e0 <_Bfree>
 800703e:	9b08      	ldr	r3, [sp, #32]
 8007040:	1b1b      	subs	r3, r3, r4
 8007042:	9308      	str	r3, [sp, #32]
 8007044:	f000 80b1 	beq.w	80071aa <_dtoa_r+0x8ea>
 8007048:	9a08      	ldr	r2, [sp, #32]
 800704a:	4641      	mov	r1, r8
 800704c:	4648      	mov	r0, r9
 800704e:	f000 fcb3 	bl	80079b8 <__pow5mult>
 8007052:	9002      	str	r0, [sp, #8]
 8007054:	2101      	movs	r1, #1
 8007056:	4648      	mov	r0, r9
 8007058:	f000 fbf6 	bl	8007848 <__i2b>
 800705c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800705e:	4604      	mov	r4, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 81d8 	beq.w	8007416 <_dtoa_r+0xb56>
 8007066:	461a      	mov	r2, r3
 8007068:	4601      	mov	r1, r0
 800706a:	4648      	mov	r0, r9
 800706c:	f000 fca4 	bl	80079b8 <__pow5mult>
 8007070:	9b07      	ldr	r3, [sp, #28]
 8007072:	2b01      	cmp	r3, #1
 8007074:	4604      	mov	r4, r0
 8007076:	f300 809f 	bgt.w	80071b8 <_dtoa_r+0x8f8>
 800707a:	9b04      	ldr	r3, [sp, #16]
 800707c:	2b00      	cmp	r3, #0
 800707e:	f040 8097 	bne.w	80071b0 <_dtoa_r+0x8f0>
 8007082:	9b05      	ldr	r3, [sp, #20]
 8007084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007088:	2b00      	cmp	r3, #0
 800708a:	f040 8093 	bne.w	80071b4 <_dtoa_r+0x8f4>
 800708e:	9b05      	ldr	r3, [sp, #20]
 8007090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007094:	0d1b      	lsrs	r3, r3, #20
 8007096:	051b      	lsls	r3, r3, #20
 8007098:	b133      	cbz	r3, 80070a8 <_dtoa_r+0x7e8>
 800709a:	9b00      	ldr	r3, [sp, #0]
 800709c:	3301      	adds	r3, #1
 800709e:	9300      	str	r3, [sp, #0]
 80070a0:	9b06      	ldr	r3, [sp, #24]
 80070a2:	3301      	adds	r3, #1
 80070a4:	9306      	str	r3, [sp, #24]
 80070a6:	2301      	movs	r3, #1
 80070a8:	9308      	str	r3, [sp, #32]
 80070aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 81b8 	beq.w	8007422 <_dtoa_r+0xb62>
 80070b2:	6923      	ldr	r3, [r4, #16]
 80070b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070b8:	6918      	ldr	r0, [r3, #16]
 80070ba:	f000 fb79 	bl	80077b0 <__hi0bits>
 80070be:	f1c0 0020 	rsb	r0, r0, #32
 80070c2:	9b06      	ldr	r3, [sp, #24]
 80070c4:	4418      	add	r0, r3
 80070c6:	f010 001f 	ands.w	r0, r0, #31
 80070ca:	f000 8082 	beq.w	80071d2 <_dtoa_r+0x912>
 80070ce:	f1c0 0320 	rsb	r3, r0, #32
 80070d2:	2b04      	cmp	r3, #4
 80070d4:	dd73      	ble.n	80071be <_dtoa_r+0x8fe>
 80070d6:	9b00      	ldr	r3, [sp, #0]
 80070d8:	f1c0 001c 	rsb	r0, r0, #28
 80070dc:	4403      	add	r3, r0
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	9b06      	ldr	r3, [sp, #24]
 80070e2:	4403      	add	r3, r0
 80070e4:	4406      	add	r6, r0
 80070e6:	9306      	str	r3, [sp, #24]
 80070e8:	9b00      	ldr	r3, [sp, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	dd05      	ble.n	80070fa <_dtoa_r+0x83a>
 80070ee:	9902      	ldr	r1, [sp, #8]
 80070f0:	461a      	mov	r2, r3
 80070f2:	4648      	mov	r0, r9
 80070f4:	f000 fcba 	bl	8007a6c <__lshift>
 80070f8:	9002      	str	r0, [sp, #8]
 80070fa:	9b06      	ldr	r3, [sp, #24]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	dd05      	ble.n	800710c <_dtoa_r+0x84c>
 8007100:	4621      	mov	r1, r4
 8007102:	461a      	mov	r2, r3
 8007104:	4648      	mov	r0, r9
 8007106:	f000 fcb1 	bl	8007a6c <__lshift>
 800710a:	4604      	mov	r4, r0
 800710c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d061      	beq.n	80071d6 <_dtoa_r+0x916>
 8007112:	9802      	ldr	r0, [sp, #8]
 8007114:	4621      	mov	r1, r4
 8007116:	f000 fd15 	bl	8007b44 <__mcmp>
 800711a:	2800      	cmp	r0, #0
 800711c:	da5b      	bge.n	80071d6 <_dtoa_r+0x916>
 800711e:	2300      	movs	r3, #0
 8007120:	9902      	ldr	r1, [sp, #8]
 8007122:	220a      	movs	r2, #10
 8007124:	4648      	mov	r0, r9
 8007126:	f000 fafd 	bl	8007724 <__multadd>
 800712a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712c:	9002      	str	r0, [sp, #8]
 800712e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 8177 	beq.w	8007426 <_dtoa_r+0xb66>
 8007138:	4629      	mov	r1, r5
 800713a:	2300      	movs	r3, #0
 800713c:	220a      	movs	r2, #10
 800713e:	4648      	mov	r0, r9
 8007140:	f000 faf0 	bl	8007724 <__multadd>
 8007144:	f1bb 0f00 	cmp.w	fp, #0
 8007148:	4605      	mov	r5, r0
 800714a:	dc6f      	bgt.n	800722c <_dtoa_r+0x96c>
 800714c:	9b07      	ldr	r3, [sp, #28]
 800714e:	2b02      	cmp	r3, #2
 8007150:	dc49      	bgt.n	80071e6 <_dtoa_r+0x926>
 8007152:	e06b      	b.n	800722c <_dtoa_r+0x96c>
 8007154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800715a:	e73c      	b.n	8006fd6 <_dtoa_r+0x716>
 800715c:	3fe00000 	.word	0x3fe00000
 8007160:	40240000 	.word	0x40240000
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1e5c      	subs	r4, r3, #1
 8007168:	9b08      	ldr	r3, [sp, #32]
 800716a:	42a3      	cmp	r3, r4
 800716c:	db09      	blt.n	8007182 <_dtoa_r+0x8c2>
 800716e:	1b1c      	subs	r4, r3, r4
 8007170:	9b03      	ldr	r3, [sp, #12]
 8007172:	2b00      	cmp	r3, #0
 8007174:	f6bf af30 	bge.w	8006fd8 <_dtoa_r+0x718>
 8007178:	9b00      	ldr	r3, [sp, #0]
 800717a:	9a03      	ldr	r2, [sp, #12]
 800717c:	1a9e      	subs	r6, r3, r2
 800717e:	2300      	movs	r3, #0
 8007180:	e72b      	b.n	8006fda <_dtoa_r+0x71a>
 8007182:	9b08      	ldr	r3, [sp, #32]
 8007184:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007186:	9408      	str	r4, [sp, #32]
 8007188:	1ae3      	subs	r3, r4, r3
 800718a:	441a      	add	r2, r3
 800718c:	9e00      	ldr	r6, [sp, #0]
 800718e:	9b03      	ldr	r3, [sp, #12]
 8007190:	920d      	str	r2, [sp, #52]	@ 0x34
 8007192:	2400      	movs	r4, #0
 8007194:	e721      	b.n	8006fda <_dtoa_r+0x71a>
 8007196:	9c08      	ldr	r4, [sp, #32]
 8007198:	9e00      	ldr	r6, [sp, #0]
 800719a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800719c:	e728      	b.n	8006ff0 <_dtoa_r+0x730>
 800719e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80071a2:	e751      	b.n	8007048 <_dtoa_r+0x788>
 80071a4:	9a08      	ldr	r2, [sp, #32]
 80071a6:	9902      	ldr	r1, [sp, #8]
 80071a8:	e750      	b.n	800704c <_dtoa_r+0x78c>
 80071aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80071ae:	e751      	b.n	8007054 <_dtoa_r+0x794>
 80071b0:	2300      	movs	r3, #0
 80071b2:	e779      	b.n	80070a8 <_dtoa_r+0x7e8>
 80071b4:	9b04      	ldr	r3, [sp, #16]
 80071b6:	e777      	b.n	80070a8 <_dtoa_r+0x7e8>
 80071b8:	2300      	movs	r3, #0
 80071ba:	9308      	str	r3, [sp, #32]
 80071bc:	e779      	b.n	80070b2 <_dtoa_r+0x7f2>
 80071be:	d093      	beq.n	80070e8 <_dtoa_r+0x828>
 80071c0:	9a00      	ldr	r2, [sp, #0]
 80071c2:	331c      	adds	r3, #28
 80071c4:	441a      	add	r2, r3
 80071c6:	9200      	str	r2, [sp, #0]
 80071c8:	9a06      	ldr	r2, [sp, #24]
 80071ca:	441a      	add	r2, r3
 80071cc:	441e      	add	r6, r3
 80071ce:	9206      	str	r2, [sp, #24]
 80071d0:	e78a      	b.n	80070e8 <_dtoa_r+0x828>
 80071d2:	4603      	mov	r3, r0
 80071d4:	e7f4      	b.n	80071c0 <_dtoa_r+0x900>
 80071d6:	9b03      	ldr	r3, [sp, #12]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	46b8      	mov	r8, r7
 80071dc:	dc20      	bgt.n	8007220 <_dtoa_r+0x960>
 80071de:	469b      	mov	fp, r3
 80071e0:	9b07      	ldr	r3, [sp, #28]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	dd1e      	ble.n	8007224 <_dtoa_r+0x964>
 80071e6:	f1bb 0f00 	cmp.w	fp, #0
 80071ea:	f47f adb1 	bne.w	8006d50 <_dtoa_r+0x490>
 80071ee:	4621      	mov	r1, r4
 80071f0:	465b      	mov	r3, fp
 80071f2:	2205      	movs	r2, #5
 80071f4:	4648      	mov	r0, r9
 80071f6:	f000 fa95 	bl	8007724 <__multadd>
 80071fa:	4601      	mov	r1, r0
 80071fc:	4604      	mov	r4, r0
 80071fe:	9802      	ldr	r0, [sp, #8]
 8007200:	f000 fca0 	bl	8007b44 <__mcmp>
 8007204:	2800      	cmp	r0, #0
 8007206:	f77f ada3 	ble.w	8006d50 <_dtoa_r+0x490>
 800720a:	4656      	mov	r6, sl
 800720c:	2331      	movs	r3, #49	@ 0x31
 800720e:	f806 3b01 	strb.w	r3, [r6], #1
 8007212:	f108 0801 	add.w	r8, r8, #1
 8007216:	e59f      	b.n	8006d58 <_dtoa_r+0x498>
 8007218:	9c03      	ldr	r4, [sp, #12]
 800721a:	46b8      	mov	r8, r7
 800721c:	4625      	mov	r5, r4
 800721e:	e7f4      	b.n	800720a <_dtoa_r+0x94a>
 8007220:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007226:	2b00      	cmp	r3, #0
 8007228:	f000 8101 	beq.w	800742e <_dtoa_r+0xb6e>
 800722c:	2e00      	cmp	r6, #0
 800722e:	dd05      	ble.n	800723c <_dtoa_r+0x97c>
 8007230:	4629      	mov	r1, r5
 8007232:	4632      	mov	r2, r6
 8007234:	4648      	mov	r0, r9
 8007236:	f000 fc19 	bl	8007a6c <__lshift>
 800723a:	4605      	mov	r5, r0
 800723c:	9b08      	ldr	r3, [sp, #32]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d05c      	beq.n	80072fc <_dtoa_r+0xa3c>
 8007242:	6869      	ldr	r1, [r5, #4]
 8007244:	4648      	mov	r0, r9
 8007246:	f000 fa0b 	bl	8007660 <_Balloc>
 800724a:	4606      	mov	r6, r0
 800724c:	b928      	cbnz	r0, 800725a <_dtoa_r+0x99a>
 800724e:	4b82      	ldr	r3, [pc, #520]	@ (8007458 <_dtoa_r+0xb98>)
 8007250:	4602      	mov	r2, r0
 8007252:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007256:	f7ff bb4a 	b.w	80068ee <_dtoa_r+0x2e>
 800725a:	692a      	ldr	r2, [r5, #16]
 800725c:	3202      	adds	r2, #2
 800725e:	0092      	lsls	r2, r2, #2
 8007260:	f105 010c 	add.w	r1, r5, #12
 8007264:	300c      	adds	r0, #12
 8007266:	f000 ffa3 	bl	80081b0 <memcpy>
 800726a:	2201      	movs	r2, #1
 800726c:	4631      	mov	r1, r6
 800726e:	4648      	mov	r0, r9
 8007270:	f000 fbfc 	bl	8007a6c <__lshift>
 8007274:	f10a 0301 	add.w	r3, sl, #1
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	eb0a 030b 	add.w	r3, sl, fp
 800727e:	9308      	str	r3, [sp, #32]
 8007280:	9b04      	ldr	r3, [sp, #16]
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	462f      	mov	r7, r5
 8007288:	9306      	str	r3, [sp, #24]
 800728a:	4605      	mov	r5, r0
 800728c:	9b00      	ldr	r3, [sp, #0]
 800728e:	9802      	ldr	r0, [sp, #8]
 8007290:	4621      	mov	r1, r4
 8007292:	f103 3bff 	add.w	fp, r3, #4294967295
 8007296:	f7ff fa88 	bl	80067aa <quorem>
 800729a:	4603      	mov	r3, r0
 800729c:	3330      	adds	r3, #48	@ 0x30
 800729e:	9003      	str	r0, [sp, #12]
 80072a0:	4639      	mov	r1, r7
 80072a2:	9802      	ldr	r0, [sp, #8]
 80072a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072a6:	f000 fc4d 	bl	8007b44 <__mcmp>
 80072aa:	462a      	mov	r2, r5
 80072ac:	9004      	str	r0, [sp, #16]
 80072ae:	4621      	mov	r1, r4
 80072b0:	4648      	mov	r0, r9
 80072b2:	f000 fc63 	bl	8007b7c <__mdiff>
 80072b6:	68c2      	ldr	r2, [r0, #12]
 80072b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ba:	4606      	mov	r6, r0
 80072bc:	bb02      	cbnz	r2, 8007300 <_dtoa_r+0xa40>
 80072be:	4601      	mov	r1, r0
 80072c0:	9802      	ldr	r0, [sp, #8]
 80072c2:	f000 fc3f 	bl	8007b44 <__mcmp>
 80072c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c8:	4602      	mov	r2, r0
 80072ca:	4631      	mov	r1, r6
 80072cc:	4648      	mov	r0, r9
 80072ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80072d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80072d2:	f000 fa05 	bl	80076e0 <_Bfree>
 80072d6:	9b07      	ldr	r3, [sp, #28]
 80072d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80072da:	9e00      	ldr	r6, [sp, #0]
 80072dc:	ea42 0103 	orr.w	r1, r2, r3
 80072e0:	9b06      	ldr	r3, [sp, #24]
 80072e2:	4319      	orrs	r1, r3
 80072e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072e6:	d10d      	bne.n	8007304 <_dtoa_r+0xa44>
 80072e8:	2b39      	cmp	r3, #57	@ 0x39
 80072ea:	d027      	beq.n	800733c <_dtoa_r+0xa7c>
 80072ec:	9a04      	ldr	r2, [sp, #16]
 80072ee:	2a00      	cmp	r2, #0
 80072f0:	dd01      	ble.n	80072f6 <_dtoa_r+0xa36>
 80072f2:	9b03      	ldr	r3, [sp, #12]
 80072f4:	3331      	adds	r3, #49	@ 0x31
 80072f6:	f88b 3000 	strb.w	r3, [fp]
 80072fa:	e52e      	b.n	8006d5a <_dtoa_r+0x49a>
 80072fc:	4628      	mov	r0, r5
 80072fe:	e7b9      	b.n	8007274 <_dtoa_r+0x9b4>
 8007300:	2201      	movs	r2, #1
 8007302:	e7e2      	b.n	80072ca <_dtoa_r+0xa0a>
 8007304:	9904      	ldr	r1, [sp, #16]
 8007306:	2900      	cmp	r1, #0
 8007308:	db04      	blt.n	8007314 <_dtoa_r+0xa54>
 800730a:	9807      	ldr	r0, [sp, #28]
 800730c:	4301      	orrs	r1, r0
 800730e:	9806      	ldr	r0, [sp, #24]
 8007310:	4301      	orrs	r1, r0
 8007312:	d120      	bne.n	8007356 <_dtoa_r+0xa96>
 8007314:	2a00      	cmp	r2, #0
 8007316:	ddee      	ble.n	80072f6 <_dtoa_r+0xa36>
 8007318:	9902      	ldr	r1, [sp, #8]
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	2201      	movs	r2, #1
 800731e:	4648      	mov	r0, r9
 8007320:	f000 fba4 	bl	8007a6c <__lshift>
 8007324:	4621      	mov	r1, r4
 8007326:	9002      	str	r0, [sp, #8]
 8007328:	f000 fc0c 	bl	8007b44 <__mcmp>
 800732c:	2800      	cmp	r0, #0
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	dc02      	bgt.n	8007338 <_dtoa_r+0xa78>
 8007332:	d1e0      	bne.n	80072f6 <_dtoa_r+0xa36>
 8007334:	07da      	lsls	r2, r3, #31
 8007336:	d5de      	bpl.n	80072f6 <_dtoa_r+0xa36>
 8007338:	2b39      	cmp	r3, #57	@ 0x39
 800733a:	d1da      	bne.n	80072f2 <_dtoa_r+0xa32>
 800733c:	2339      	movs	r3, #57	@ 0x39
 800733e:	f88b 3000 	strb.w	r3, [fp]
 8007342:	4633      	mov	r3, r6
 8007344:	461e      	mov	r6, r3
 8007346:	3b01      	subs	r3, #1
 8007348:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800734c:	2a39      	cmp	r2, #57	@ 0x39
 800734e:	d04e      	beq.n	80073ee <_dtoa_r+0xb2e>
 8007350:	3201      	adds	r2, #1
 8007352:	701a      	strb	r2, [r3, #0]
 8007354:	e501      	b.n	8006d5a <_dtoa_r+0x49a>
 8007356:	2a00      	cmp	r2, #0
 8007358:	dd03      	ble.n	8007362 <_dtoa_r+0xaa2>
 800735a:	2b39      	cmp	r3, #57	@ 0x39
 800735c:	d0ee      	beq.n	800733c <_dtoa_r+0xa7c>
 800735e:	3301      	adds	r3, #1
 8007360:	e7c9      	b.n	80072f6 <_dtoa_r+0xa36>
 8007362:	9a00      	ldr	r2, [sp, #0]
 8007364:	9908      	ldr	r1, [sp, #32]
 8007366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800736a:	428a      	cmp	r2, r1
 800736c:	d028      	beq.n	80073c0 <_dtoa_r+0xb00>
 800736e:	9902      	ldr	r1, [sp, #8]
 8007370:	2300      	movs	r3, #0
 8007372:	220a      	movs	r2, #10
 8007374:	4648      	mov	r0, r9
 8007376:	f000 f9d5 	bl	8007724 <__multadd>
 800737a:	42af      	cmp	r7, r5
 800737c:	9002      	str	r0, [sp, #8]
 800737e:	f04f 0300 	mov.w	r3, #0
 8007382:	f04f 020a 	mov.w	r2, #10
 8007386:	4639      	mov	r1, r7
 8007388:	4648      	mov	r0, r9
 800738a:	d107      	bne.n	800739c <_dtoa_r+0xadc>
 800738c:	f000 f9ca 	bl	8007724 <__multadd>
 8007390:	4607      	mov	r7, r0
 8007392:	4605      	mov	r5, r0
 8007394:	9b00      	ldr	r3, [sp, #0]
 8007396:	3301      	adds	r3, #1
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	e777      	b.n	800728c <_dtoa_r+0x9cc>
 800739c:	f000 f9c2 	bl	8007724 <__multadd>
 80073a0:	4629      	mov	r1, r5
 80073a2:	4607      	mov	r7, r0
 80073a4:	2300      	movs	r3, #0
 80073a6:	220a      	movs	r2, #10
 80073a8:	4648      	mov	r0, r9
 80073aa:	f000 f9bb 	bl	8007724 <__multadd>
 80073ae:	4605      	mov	r5, r0
 80073b0:	e7f0      	b.n	8007394 <_dtoa_r+0xad4>
 80073b2:	f1bb 0f00 	cmp.w	fp, #0
 80073b6:	bfcc      	ite	gt
 80073b8:	465e      	movgt	r6, fp
 80073ba:	2601      	movle	r6, #1
 80073bc:	4456      	add	r6, sl
 80073be:	2700      	movs	r7, #0
 80073c0:	9902      	ldr	r1, [sp, #8]
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	2201      	movs	r2, #1
 80073c6:	4648      	mov	r0, r9
 80073c8:	f000 fb50 	bl	8007a6c <__lshift>
 80073cc:	4621      	mov	r1, r4
 80073ce:	9002      	str	r0, [sp, #8]
 80073d0:	f000 fbb8 	bl	8007b44 <__mcmp>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	dcb4      	bgt.n	8007342 <_dtoa_r+0xa82>
 80073d8:	d102      	bne.n	80073e0 <_dtoa_r+0xb20>
 80073da:	9b00      	ldr	r3, [sp, #0]
 80073dc:	07db      	lsls	r3, r3, #31
 80073de:	d4b0      	bmi.n	8007342 <_dtoa_r+0xa82>
 80073e0:	4633      	mov	r3, r6
 80073e2:	461e      	mov	r6, r3
 80073e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073e8:	2a30      	cmp	r2, #48	@ 0x30
 80073ea:	d0fa      	beq.n	80073e2 <_dtoa_r+0xb22>
 80073ec:	e4b5      	b.n	8006d5a <_dtoa_r+0x49a>
 80073ee:	459a      	cmp	sl, r3
 80073f0:	d1a8      	bne.n	8007344 <_dtoa_r+0xa84>
 80073f2:	2331      	movs	r3, #49	@ 0x31
 80073f4:	f108 0801 	add.w	r8, r8, #1
 80073f8:	f88a 3000 	strb.w	r3, [sl]
 80073fc:	e4ad      	b.n	8006d5a <_dtoa_r+0x49a>
 80073fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007400:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800745c <_dtoa_r+0xb9c>
 8007404:	b11b      	cbz	r3, 800740e <_dtoa_r+0xb4e>
 8007406:	f10a 0308 	add.w	r3, sl, #8
 800740a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800740c:	6013      	str	r3, [r2, #0]
 800740e:	4650      	mov	r0, sl
 8007410:	b017      	add	sp, #92	@ 0x5c
 8007412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007416:	9b07      	ldr	r3, [sp, #28]
 8007418:	2b01      	cmp	r3, #1
 800741a:	f77f ae2e 	ble.w	800707a <_dtoa_r+0x7ba>
 800741e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007420:	9308      	str	r3, [sp, #32]
 8007422:	2001      	movs	r0, #1
 8007424:	e64d      	b.n	80070c2 <_dtoa_r+0x802>
 8007426:	f1bb 0f00 	cmp.w	fp, #0
 800742a:	f77f aed9 	ble.w	80071e0 <_dtoa_r+0x920>
 800742e:	4656      	mov	r6, sl
 8007430:	9802      	ldr	r0, [sp, #8]
 8007432:	4621      	mov	r1, r4
 8007434:	f7ff f9b9 	bl	80067aa <quorem>
 8007438:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800743c:	f806 3b01 	strb.w	r3, [r6], #1
 8007440:	eba6 020a 	sub.w	r2, r6, sl
 8007444:	4593      	cmp	fp, r2
 8007446:	ddb4      	ble.n	80073b2 <_dtoa_r+0xaf2>
 8007448:	9902      	ldr	r1, [sp, #8]
 800744a:	2300      	movs	r3, #0
 800744c:	220a      	movs	r2, #10
 800744e:	4648      	mov	r0, r9
 8007450:	f000 f968 	bl	8007724 <__multadd>
 8007454:	9002      	str	r0, [sp, #8]
 8007456:	e7eb      	b.n	8007430 <_dtoa_r+0xb70>
 8007458:	080091bc 	.word	0x080091bc
 800745c:	08009140 	.word	0x08009140

08007460 <_free_r>:
 8007460:	b538      	push	{r3, r4, r5, lr}
 8007462:	4605      	mov	r5, r0
 8007464:	2900      	cmp	r1, #0
 8007466:	d041      	beq.n	80074ec <_free_r+0x8c>
 8007468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800746c:	1f0c      	subs	r4, r1, #4
 800746e:	2b00      	cmp	r3, #0
 8007470:	bfb8      	it	lt
 8007472:	18e4      	addlt	r4, r4, r3
 8007474:	f000 f8e8 	bl	8007648 <__malloc_lock>
 8007478:	4a1d      	ldr	r2, [pc, #116]	@ (80074f0 <_free_r+0x90>)
 800747a:	6813      	ldr	r3, [r2, #0]
 800747c:	b933      	cbnz	r3, 800748c <_free_r+0x2c>
 800747e:	6063      	str	r3, [r4, #4]
 8007480:	6014      	str	r4, [r2, #0]
 8007482:	4628      	mov	r0, r5
 8007484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007488:	f000 b8e4 	b.w	8007654 <__malloc_unlock>
 800748c:	42a3      	cmp	r3, r4
 800748e:	d908      	bls.n	80074a2 <_free_r+0x42>
 8007490:	6820      	ldr	r0, [r4, #0]
 8007492:	1821      	adds	r1, r4, r0
 8007494:	428b      	cmp	r3, r1
 8007496:	bf01      	itttt	eq
 8007498:	6819      	ldreq	r1, [r3, #0]
 800749a:	685b      	ldreq	r3, [r3, #4]
 800749c:	1809      	addeq	r1, r1, r0
 800749e:	6021      	streq	r1, [r4, #0]
 80074a0:	e7ed      	b.n	800747e <_free_r+0x1e>
 80074a2:	461a      	mov	r2, r3
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	b10b      	cbz	r3, 80074ac <_free_r+0x4c>
 80074a8:	42a3      	cmp	r3, r4
 80074aa:	d9fa      	bls.n	80074a2 <_free_r+0x42>
 80074ac:	6811      	ldr	r1, [r2, #0]
 80074ae:	1850      	adds	r0, r2, r1
 80074b0:	42a0      	cmp	r0, r4
 80074b2:	d10b      	bne.n	80074cc <_free_r+0x6c>
 80074b4:	6820      	ldr	r0, [r4, #0]
 80074b6:	4401      	add	r1, r0
 80074b8:	1850      	adds	r0, r2, r1
 80074ba:	4283      	cmp	r3, r0
 80074bc:	6011      	str	r1, [r2, #0]
 80074be:	d1e0      	bne.n	8007482 <_free_r+0x22>
 80074c0:	6818      	ldr	r0, [r3, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	6053      	str	r3, [r2, #4]
 80074c6:	4408      	add	r0, r1
 80074c8:	6010      	str	r0, [r2, #0]
 80074ca:	e7da      	b.n	8007482 <_free_r+0x22>
 80074cc:	d902      	bls.n	80074d4 <_free_r+0x74>
 80074ce:	230c      	movs	r3, #12
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	e7d6      	b.n	8007482 <_free_r+0x22>
 80074d4:	6820      	ldr	r0, [r4, #0]
 80074d6:	1821      	adds	r1, r4, r0
 80074d8:	428b      	cmp	r3, r1
 80074da:	bf04      	itt	eq
 80074dc:	6819      	ldreq	r1, [r3, #0]
 80074de:	685b      	ldreq	r3, [r3, #4]
 80074e0:	6063      	str	r3, [r4, #4]
 80074e2:	bf04      	itt	eq
 80074e4:	1809      	addeq	r1, r1, r0
 80074e6:	6021      	streq	r1, [r4, #0]
 80074e8:	6054      	str	r4, [r2, #4]
 80074ea:	e7ca      	b.n	8007482 <_free_r+0x22>
 80074ec:	bd38      	pop	{r3, r4, r5, pc}
 80074ee:	bf00      	nop
 80074f0:	200009a4 	.word	0x200009a4

080074f4 <malloc>:
 80074f4:	4b02      	ldr	r3, [pc, #8]	@ (8007500 <malloc+0xc>)
 80074f6:	4601      	mov	r1, r0
 80074f8:	6818      	ldr	r0, [r3, #0]
 80074fa:	f000 b825 	b.w	8007548 <_malloc_r>
 80074fe:	bf00      	nop
 8007500:	2000001c 	.word	0x2000001c

08007504 <sbrk_aligned>:
 8007504:	b570      	push	{r4, r5, r6, lr}
 8007506:	4e0f      	ldr	r6, [pc, #60]	@ (8007544 <sbrk_aligned+0x40>)
 8007508:	460c      	mov	r4, r1
 800750a:	6831      	ldr	r1, [r6, #0]
 800750c:	4605      	mov	r5, r0
 800750e:	b911      	cbnz	r1, 8007516 <sbrk_aligned+0x12>
 8007510:	f000 fe3e 	bl	8008190 <_sbrk_r>
 8007514:	6030      	str	r0, [r6, #0]
 8007516:	4621      	mov	r1, r4
 8007518:	4628      	mov	r0, r5
 800751a:	f000 fe39 	bl	8008190 <_sbrk_r>
 800751e:	1c43      	adds	r3, r0, #1
 8007520:	d103      	bne.n	800752a <sbrk_aligned+0x26>
 8007522:	f04f 34ff 	mov.w	r4, #4294967295
 8007526:	4620      	mov	r0, r4
 8007528:	bd70      	pop	{r4, r5, r6, pc}
 800752a:	1cc4      	adds	r4, r0, #3
 800752c:	f024 0403 	bic.w	r4, r4, #3
 8007530:	42a0      	cmp	r0, r4
 8007532:	d0f8      	beq.n	8007526 <sbrk_aligned+0x22>
 8007534:	1a21      	subs	r1, r4, r0
 8007536:	4628      	mov	r0, r5
 8007538:	f000 fe2a 	bl	8008190 <_sbrk_r>
 800753c:	3001      	adds	r0, #1
 800753e:	d1f2      	bne.n	8007526 <sbrk_aligned+0x22>
 8007540:	e7ef      	b.n	8007522 <sbrk_aligned+0x1e>
 8007542:	bf00      	nop
 8007544:	200009a0 	.word	0x200009a0

08007548 <_malloc_r>:
 8007548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800754c:	1ccd      	adds	r5, r1, #3
 800754e:	f025 0503 	bic.w	r5, r5, #3
 8007552:	3508      	adds	r5, #8
 8007554:	2d0c      	cmp	r5, #12
 8007556:	bf38      	it	cc
 8007558:	250c      	movcc	r5, #12
 800755a:	2d00      	cmp	r5, #0
 800755c:	4606      	mov	r6, r0
 800755e:	db01      	blt.n	8007564 <_malloc_r+0x1c>
 8007560:	42a9      	cmp	r1, r5
 8007562:	d904      	bls.n	800756e <_malloc_r+0x26>
 8007564:	230c      	movs	r3, #12
 8007566:	6033      	str	r3, [r6, #0]
 8007568:	2000      	movs	r0, #0
 800756a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800756e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007644 <_malloc_r+0xfc>
 8007572:	f000 f869 	bl	8007648 <__malloc_lock>
 8007576:	f8d8 3000 	ldr.w	r3, [r8]
 800757a:	461c      	mov	r4, r3
 800757c:	bb44      	cbnz	r4, 80075d0 <_malloc_r+0x88>
 800757e:	4629      	mov	r1, r5
 8007580:	4630      	mov	r0, r6
 8007582:	f7ff ffbf 	bl	8007504 <sbrk_aligned>
 8007586:	1c43      	adds	r3, r0, #1
 8007588:	4604      	mov	r4, r0
 800758a:	d158      	bne.n	800763e <_malloc_r+0xf6>
 800758c:	f8d8 4000 	ldr.w	r4, [r8]
 8007590:	4627      	mov	r7, r4
 8007592:	2f00      	cmp	r7, #0
 8007594:	d143      	bne.n	800761e <_malloc_r+0xd6>
 8007596:	2c00      	cmp	r4, #0
 8007598:	d04b      	beq.n	8007632 <_malloc_r+0xea>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	4639      	mov	r1, r7
 800759e:	4630      	mov	r0, r6
 80075a0:	eb04 0903 	add.w	r9, r4, r3
 80075a4:	f000 fdf4 	bl	8008190 <_sbrk_r>
 80075a8:	4581      	cmp	r9, r0
 80075aa:	d142      	bne.n	8007632 <_malloc_r+0xea>
 80075ac:	6821      	ldr	r1, [r4, #0]
 80075ae:	1a6d      	subs	r5, r5, r1
 80075b0:	4629      	mov	r1, r5
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7ff ffa6 	bl	8007504 <sbrk_aligned>
 80075b8:	3001      	adds	r0, #1
 80075ba:	d03a      	beq.n	8007632 <_malloc_r+0xea>
 80075bc:	6823      	ldr	r3, [r4, #0]
 80075be:	442b      	add	r3, r5
 80075c0:	6023      	str	r3, [r4, #0]
 80075c2:	f8d8 3000 	ldr.w	r3, [r8]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	bb62      	cbnz	r2, 8007624 <_malloc_r+0xdc>
 80075ca:	f8c8 7000 	str.w	r7, [r8]
 80075ce:	e00f      	b.n	80075f0 <_malloc_r+0xa8>
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	1b52      	subs	r2, r2, r5
 80075d4:	d420      	bmi.n	8007618 <_malloc_r+0xd0>
 80075d6:	2a0b      	cmp	r2, #11
 80075d8:	d917      	bls.n	800760a <_malloc_r+0xc2>
 80075da:	1961      	adds	r1, r4, r5
 80075dc:	42a3      	cmp	r3, r4
 80075de:	6025      	str	r5, [r4, #0]
 80075e0:	bf18      	it	ne
 80075e2:	6059      	strne	r1, [r3, #4]
 80075e4:	6863      	ldr	r3, [r4, #4]
 80075e6:	bf08      	it	eq
 80075e8:	f8c8 1000 	streq.w	r1, [r8]
 80075ec:	5162      	str	r2, [r4, r5]
 80075ee:	604b      	str	r3, [r1, #4]
 80075f0:	4630      	mov	r0, r6
 80075f2:	f000 f82f 	bl	8007654 <__malloc_unlock>
 80075f6:	f104 000b 	add.w	r0, r4, #11
 80075fa:	1d23      	adds	r3, r4, #4
 80075fc:	f020 0007 	bic.w	r0, r0, #7
 8007600:	1ac2      	subs	r2, r0, r3
 8007602:	bf1c      	itt	ne
 8007604:	1a1b      	subne	r3, r3, r0
 8007606:	50a3      	strne	r3, [r4, r2]
 8007608:	e7af      	b.n	800756a <_malloc_r+0x22>
 800760a:	6862      	ldr	r2, [r4, #4]
 800760c:	42a3      	cmp	r3, r4
 800760e:	bf0c      	ite	eq
 8007610:	f8c8 2000 	streq.w	r2, [r8]
 8007614:	605a      	strne	r2, [r3, #4]
 8007616:	e7eb      	b.n	80075f0 <_malloc_r+0xa8>
 8007618:	4623      	mov	r3, r4
 800761a:	6864      	ldr	r4, [r4, #4]
 800761c:	e7ae      	b.n	800757c <_malloc_r+0x34>
 800761e:	463c      	mov	r4, r7
 8007620:	687f      	ldr	r7, [r7, #4]
 8007622:	e7b6      	b.n	8007592 <_malloc_r+0x4a>
 8007624:	461a      	mov	r2, r3
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	42a3      	cmp	r3, r4
 800762a:	d1fb      	bne.n	8007624 <_malloc_r+0xdc>
 800762c:	2300      	movs	r3, #0
 800762e:	6053      	str	r3, [r2, #4]
 8007630:	e7de      	b.n	80075f0 <_malloc_r+0xa8>
 8007632:	230c      	movs	r3, #12
 8007634:	6033      	str	r3, [r6, #0]
 8007636:	4630      	mov	r0, r6
 8007638:	f000 f80c 	bl	8007654 <__malloc_unlock>
 800763c:	e794      	b.n	8007568 <_malloc_r+0x20>
 800763e:	6005      	str	r5, [r0, #0]
 8007640:	e7d6      	b.n	80075f0 <_malloc_r+0xa8>
 8007642:	bf00      	nop
 8007644:	200009a4 	.word	0x200009a4

08007648 <__malloc_lock>:
 8007648:	4801      	ldr	r0, [pc, #4]	@ (8007650 <__malloc_lock+0x8>)
 800764a:	f7ff b8ac 	b.w	80067a6 <__retarget_lock_acquire_recursive>
 800764e:	bf00      	nop
 8007650:	2000099c 	.word	0x2000099c

08007654 <__malloc_unlock>:
 8007654:	4801      	ldr	r0, [pc, #4]	@ (800765c <__malloc_unlock+0x8>)
 8007656:	f7ff b8a7 	b.w	80067a8 <__retarget_lock_release_recursive>
 800765a:	bf00      	nop
 800765c:	2000099c 	.word	0x2000099c

08007660 <_Balloc>:
 8007660:	b570      	push	{r4, r5, r6, lr}
 8007662:	69c6      	ldr	r6, [r0, #28]
 8007664:	4604      	mov	r4, r0
 8007666:	460d      	mov	r5, r1
 8007668:	b976      	cbnz	r6, 8007688 <_Balloc+0x28>
 800766a:	2010      	movs	r0, #16
 800766c:	f7ff ff42 	bl	80074f4 <malloc>
 8007670:	4602      	mov	r2, r0
 8007672:	61e0      	str	r0, [r4, #28]
 8007674:	b920      	cbnz	r0, 8007680 <_Balloc+0x20>
 8007676:	4b18      	ldr	r3, [pc, #96]	@ (80076d8 <_Balloc+0x78>)
 8007678:	4818      	ldr	r0, [pc, #96]	@ (80076dc <_Balloc+0x7c>)
 800767a:	216b      	movs	r1, #107	@ 0x6b
 800767c:	f000 fda6 	bl	80081cc <__assert_func>
 8007680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007684:	6006      	str	r6, [r0, #0]
 8007686:	60c6      	str	r6, [r0, #12]
 8007688:	69e6      	ldr	r6, [r4, #28]
 800768a:	68f3      	ldr	r3, [r6, #12]
 800768c:	b183      	cbz	r3, 80076b0 <_Balloc+0x50>
 800768e:	69e3      	ldr	r3, [r4, #28]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007696:	b9b8      	cbnz	r0, 80076c8 <_Balloc+0x68>
 8007698:	2101      	movs	r1, #1
 800769a:	fa01 f605 	lsl.w	r6, r1, r5
 800769e:	1d72      	adds	r2, r6, #5
 80076a0:	0092      	lsls	r2, r2, #2
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 fdb0 	bl	8008208 <_calloc_r>
 80076a8:	b160      	cbz	r0, 80076c4 <_Balloc+0x64>
 80076aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076ae:	e00e      	b.n	80076ce <_Balloc+0x6e>
 80076b0:	2221      	movs	r2, #33	@ 0x21
 80076b2:	2104      	movs	r1, #4
 80076b4:	4620      	mov	r0, r4
 80076b6:	f000 fda7 	bl	8008208 <_calloc_r>
 80076ba:	69e3      	ldr	r3, [r4, #28]
 80076bc:	60f0      	str	r0, [r6, #12]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e4      	bne.n	800768e <_Balloc+0x2e>
 80076c4:	2000      	movs	r0, #0
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	6802      	ldr	r2, [r0, #0]
 80076ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076ce:	2300      	movs	r3, #0
 80076d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076d4:	e7f7      	b.n	80076c6 <_Balloc+0x66>
 80076d6:	bf00      	nop
 80076d8:	0800914d 	.word	0x0800914d
 80076dc:	080091cd 	.word	0x080091cd

080076e0 <_Bfree>:
 80076e0:	b570      	push	{r4, r5, r6, lr}
 80076e2:	69c6      	ldr	r6, [r0, #28]
 80076e4:	4605      	mov	r5, r0
 80076e6:	460c      	mov	r4, r1
 80076e8:	b976      	cbnz	r6, 8007708 <_Bfree+0x28>
 80076ea:	2010      	movs	r0, #16
 80076ec:	f7ff ff02 	bl	80074f4 <malloc>
 80076f0:	4602      	mov	r2, r0
 80076f2:	61e8      	str	r0, [r5, #28]
 80076f4:	b920      	cbnz	r0, 8007700 <_Bfree+0x20>
 80076f6:	4b09      	ldr	r3, [pc, #36]	@ (800771c <_Bfree+0x3c>)
 80076f8:	4809      	ldr	r0, [pc, #36]	@ (8007720 <_Bfree+0x40>)
 80076fa:	218f      	movs	r1, #143	@ 0x8f
 80076fc:	f000 fd66 	bl	80081cc <__assert_func>
 8007700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007704:	6006      	str	r6, [r0, #0]
 8007706:	60c6      	str	r6, [r0, #12]
 8007708:	b13c      	cbz	r4, 800771a <_Bfree+0x3a>
 800770a:	69eb      	ldr	r3, [r5, #28]
 800770c:	6862      	ldr	r2, [r4, #4]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007714:	6021      	str	r1, [r4, #0]
 8007716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	0800914d 	.word	0x0800914d
 8007720:	080091cd 	.word	0x080091cd

08007724 <__multadd>:
 8007724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007728:	690d      	ldr	r5, [r1, #16]
 800772a:	4607      	mov	r7, r0
 800772c:	460c      	mov	r4, r1
 800772e:	461e      	mov	r6, r3
 8007730:	f101 0c14 	add.w	ip, r1, #20
 8007734:	2000      	movs	r0, #0
 8007736:	f8dc 3000 	ldr.w	r3, [ip]
 800773a:	b299      	uxth	r1, r3
 800773c:	fb02 6101 	mla	r1, r2, r1, r6
 8007740:	0c1e      	lsrs	r6, r3, #16
 8007742:	0c0b      	lsrs	r3, r1, #16
 8007744:	fb02 3306 	mla	r3, r2, r6, r3
 8007748:	b289      	uxth	r1, r1
 800774a:	3001      	adds	r0, #1
 800774c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007750:	4285      	cmp	r5, r0
 8007752:	f84c 1b04 	str.w	r1, [ip], #4
 8007756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800775a:	dcec      	bgt.n	8007736 <__multadd+0x12>
 800775c:	b30e      	cbz	r6, 80077a2 <__multadd+0x7e>
 800775e:	68a3      	ldr	r3, [r4, #8]
 8007760:	42ab      	cmp	r3, r5
 8007762:	dc19      	bgt.n	8007798 <__multadd+0x74>
 8007764:	6861      	ldr	r1, [r4, #4]
 8007766:	4638      	mov	r0, r7
 8007768:	3101      	adds	r1, #1
 800776a:	f7ff ff79 	bl	8007660 <_Balloc>
 800776e:	4680      	mov	r8, r0
 8007770:	b928      	cbnz	r0, 800777e <__multadd+0x5a>
 8007772:	4602      	mov	r2, r0
 8007774:	4b0c      	ldr	r3, [pc, #48]	@ (80077a8 <__multadd+0x84>)
 8007776:	480d      	ldr	r0, [pc, #52]	@ (80077ac <__multadd+0x88>)
 8007778:	21ba      	movs	r1, #186	@ 0xba
 800777a:	f000 fd27 	bl	80081cc <__assert_func>
 800777e:	6922      	ldr	r2, [r4, #16]
 8007780:	3202      	adds	r2, #2
 8007782:	f104 010c 	add.w	r1, r4, #12
 8007786:	0092      	lsls	r2, r2, #2
 8007788:	300c      	adds	r0, #12
 800778a:	f000 fd11 	bl	80081b0 <memcpy>
 800778e:	4621      	mov	r1, r4
 8007790:	4638      	mov	r0, r7
 8007792:	f7ff ffa5 	bl	80076e0 <_Bfree>
 8007796:	4644      	mov	r4, r8
 8007798:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800779c:	3501      	adds	r5, #1
 800779e:	615e      	str	r6, [r3, #20]
 80077a0:	6125      	str	r5, [r4, #16]
 80077a2:	4620      	mov	r0, r4
 80077a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a8:	080091bc 	.word	0x080091bc
 80077ac:	080091cd 	.word	0x080091cd

080077b0 <__hi0bits>:
 80077b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80077b4:	4603      	mov	r3, r0
 80077b6:	bf36      	itet	cc
 80077b8:	0403      	lslcc	r3, r0, #16
 80077ba:	2000      	movcs	r0, #0
 80077bc:	2010      	movcc	r0, #16
 80077be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077c2:	bf3c      	itt	cc
 80077c4:	021b      	lslcc	r3, r3, #8
 80077c6:	3008      	addcc	r0, #8
 80077c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077cc:	bf3c      	itt	cc
 80077ce:	011b      	lslcc	r3, r3, #4
 80077d0:	3004      	addcc	r0, #4
 80077d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077d6:	bf3c      	itt	cc
 80077d8:	009b      	lslcc	r3, r3, #2
 80077da:	3002      	addcc	r0, #2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	db05      	blt.n	80077ec <__hi0bits+0x3c>
 80077e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80077e4:	f100 0001 	add.w	r0, r0, #1
 80077e8:	bf08      	it	eq
 80077ea:	2020      	moveq	r0, #32
 80077ec:	4770      	bx	lr

080077ee <__lo0bits>:
 80077ee:	6803      	ldr	r3, [r0, #0]
 80077f0:	4602      	mov	r2, r0
 80077f2:	f013 0007 	ands.w	r0, r3, #7
 80077f6:	d00b      	beq.n	8007810 <__lo0bits+0x22>
 80077f8:	07d9      	lsls	r1, r3, #31
 80077fa:	d421      	bmi.n	8007840 <__lo0bits+0x52>
 80077fc:	0798      	lsls	r0, r3, #30
 80077fe:	bf49      	itett	mi
 8007800:	085b      	lsrmi	r3, r3, #1
 8007802:	089b      	lsrpl	r3, r3, #2
 8007804:	2001      	movmi	r0, #1
 8007806:	6013      	strmi	r3, [r2, #0]
 8007808:	bf5c      	itt	pl
 800780a:	6013      	strpl	r3, [r2, #0]
 800780c:	2002      	movpl	r0, #2
 800780e:	4770      	bx	lr
 8007810:	b299      	uxth	r1, r3
 8007812:	b909      	cbnz	r1, 8007818 <__lo0bits+0x2a>
 8007814:	0c1b      	lsrs	r3, r3, #16
 8007816:	2010      	movs	r0, #16
 8007818:	b2d9      	uxtb	r1, r3
 800781a:	b909      	cbnz	r1, 8007820 <__lo0bits+0x32>
 800781c:	3008      	adds	r0, #8
 800781e:	0a1b      	lsrs	r3, r3, #8
 8007820:	0719      	lsls	r1, r3, #28
 8007822:	bf04      	itt	eq
 8007824:	091b      	lsreq	r3, r3, #4
 8007826:	3004      	addeq	r0, #4
 8007828:	0799      	lsls	r1, r3, #30
 800782a:	bf04      	itt	eq
 800782c:	089b      	lsreq	r3, r3, #2
 800782e:	3002      	addeq	r0, #2
 8007830:	07d9      	lsls	r1, r3, #31
 8007832:	d403      	bmi.n	800783c <__lo0bits+0x4e>
 8007834:	085b      	lsrs	r3, r3, #1
 8007836:	f100 0001 	add.w	r0, r0, #1
 800783a:	d003      	beq.n	8007844 <__lo0bits+0x56>
 800783c:	6013      	str	r3, [r2, #0]
 800783e:	4770      	bx	lr
 8007840:	2000      	movs	r0, #0
 8007842:	4770      	bx	lr
 8007844:	2020      	movs	r0, #32
 8007846:	4770      	bx	lr

08007848 <__i2b>:
 8007848:	b510      	push	{r4, lr}
 800784a:	460c      	mov	r4, r1
 800784c:	2101      	movs	r1, #1
 800784e:	f7ff ff07 	bl	8007660 <_Balloc>
 8007852:	4602      	mov	r2, r0
 8007854:	b928      	cbnz	r0, 8007862 <__i2b+0x1a>
 8007856:	4b05      	ldr	r3, [pc, #20]	@ (800786c <__i2b+0x24>)
 8007858:	4805      	ldr	r0, [pc, #20]	@ (8007870 <__i2b+0x28>)
 800785a:	f240 1145 	movw	r1, #325	@ 0x145
 800785e:	f000 fcb5 	bl	80081cc <__assert_func>
 8007862:	2301      	movs	r3, #1
 8007864:	6144      	str	r4, [r0, #20]
 8007866:	6103      	str	r3, [r0, #16]
 8007868:	bd10      	pop	{r4, pc}
 800786a:	bf00      	nop
 800786c:	080091bc 	.word	0x080091bc
 8007870:	080091cd 	.word	0x080091cd

08007874 <__multiply>:
 8007874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	4617      	mov	r7, r2
 800787a:	690a      	ldr	r2, [r1, #16]
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	429a      	cmp	r2, r3
 8007880:	bfa8      	it	ge
 8007882:	463b      	movge	r3, r7
 8007884:	4689      	mov	r9, r1
 8007886:	bfa4      	itt	ge
 8007888:	460f      	movge	r7, r1
 800788a:	4699      	movge	r9, r3
 800788c:	693d      	ldr	r5, [r7, #16]
 800788e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	eb05 060a 	add.w	r6, r5, sl
 800789a:	42b3      	cmp	r3, r6
 800789c:	b085      	sub	sp, #20
 800789e:	bfb8      	it	lt
 80078a0:	3101      	addlt	r1, #1
 80078a2:	f7ff fedd 	bl	8007660 <_Balloc>
 80078a6:	b930      	cbnz	r0, 80078b6 <__multiply+0x42>
 80078a8:	4602      	mov	r2, r0
 80078aa:	4b41      	ldr	r3, [pc, #260]	@ (80079b0 <__multiply+0x13c>)
 80078ac:	4841      	ldr	r0, [pc, #260]	@ (80079b4 <__multiply+0x140>)
 80078ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80078b2:	f000 fc8b 	bl	80081cc <__assert_func>
 80078b6:	f100 0414 	add.w	r4, r0, #20
 80078ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80078be:	4623      	mov	r3, r4
 80078c0:	2200      	movs	r2, #0
 80078c2:	4573      	cmp	r3, lr
 80078c4:	d320      	bcc.n	8007908 <__multiply+0x94>
 80078c6:	f107 0814 	add.w	r8, r7, #20
 80078ca:	f109 0114 	add.w	r1, r9, #20
 80078ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80078d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80078d6:	9302      	str	r3, [sp, #8]
 80078d8:	1beb      	subs	r3, r5, r7
 80078da:	3b15      	subs	r3, #21
 80078dc:	f023 0303 	bic.w	r3, r3, #3
 80078e0:	3304      	adds	r3, #4
 80078e2:	3715      	adds	r7, #21
 80078e4:	42bd      	cmp	r5, r7
 80078e6:	bf38      	it	cc
 80078e8:	2304      	movcc	r3, #4
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	9b02      	ldr	r3, [sp, #8]
 80078ee:	9103      	str	r1, [sp, #12]
 80078f0:	428b      	cmp	r3, r1
 80078f2:	d80c      	bhi.n	800790e <__multiply+0x9a>
 80078f4:	2e00      	cmp	r6, #0
 80078f6:	dd03      	ble.n	8007900 <__multiply+0x8c>
 80078f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d055      	beq.n	80079ac <__multiply+0x138>
 8007900:	6106      	str	r6, [r0, #16]
 8007902:	b005      	add	sp, #20
 8007904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007908:	f843 2b04 	str.w	r2, [r3], #4
 800790c:	e7d9      	b.n	80078c2 <__multiply+0x4e>
 800790e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007912:	f1ba 0f00 	cmp.w	sl, #0
 8007916:	d01f      	beq.n	8007958 <__multiply+0xe4>
 8007918:	46c4      	mov	ip, r8
 800791a:	46a1      	mov	r9, r4
 800791c:	2700      	movs	r7, #0
 800791e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007922:	f8d9 3000 	ldr.w	r3, [r9]
 8007926:	fa1f fb82 	uxth.w	fp, r2
 800792a:	b29b      	uxth	r3, r3
 800792c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007930:	443b      	add	r3, r7
 8007932:	f8d9 7000 	ldr.w	r7, [r9]
 8007936:	0c12      	lsrs	r2, r2, #16
 8007938:	0c3f      	lsrs	r7, r7, #16
 800793a:	fb0a 7202 	mla	r2, sl, r2, r7
 800793e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007942:	b29b      	uxth	r3, r3
 8007944:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007948:	4565      	cmp	r5, ip
 800794a:	f849 3b04 	str.w	r3, [r9], #4
 800794e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007952:	d8e4      	bhi.n	800791e <__multiply+0xaa>
 8007954:	9b01      	ldr	r3, [sp, #4]
 8007956:	50e7      	str	r7, [r4, r3]
 8007958:	9b03      	ldr	r3, [sp, #12]
 800795a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800795e:	3104      	adds	r1, #4
 8007960:	f1b9 0f00 	cmp.w	r9, #0
 8007964:	d020      	beq.n	80079a8 <__multiply+0x134>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	4647      	mov	r7, r8
 800796a:	46a4      	mov	ip, r4
 800796c:	f04f 0a00 	mov.w	sl, #0
 8007970:	f8b7 b000 	ldrh.w	fp, [r7]
 8007974:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007978:	fb09 220b 	mla	r2, r9, fp, r2
 800797c:	4452      	add	r2, sl
 800797e:	b29b      	uxth	r3, r3
 8007980:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007984:	f84c 3b04 	str.w	r3, [ip], #4
 8007988:	f857 3b04 	ldr.w	r3, [r7], #4
 800798c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007990:	f8bc 3000 	ldrh.w	r3, [ip]
 8007994:	fb09 330a 	mla	r3, r9, sl, r3
 8007998:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800799c:	42bd      	cmp	r5, r7
 800799e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079a2:	d8e5      	bhi.n	8007970 <__multiply+0xfc>
 80079a4:	9a01      	ldr	r2, [sp, #4]
 80079a6:	50a3      	str	r3, [r4, r2]
 80079a8:	3404      	adds	r4, #4
 80079aa:	e79f      	b.n	80078ec <__multiply+0x78>
 80079ac:	3e01      	subs	r6, #1
 80079ae:	e7a1      	b.n	80078f4 <__multiply+0x80>
 80079b0:	080091bc 	.word	0x080091bc
 80079b4:	080091cd 	.word	0x080091cd

080079b8 <__pow5mult>:
 80079b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079bc:	4615      	mov	r5, r2
 80079be:	f012 0203 	ands.w	r2, r2, #3
 80079c2:	4607      	mov	r7, r0
 80079c4:	460e      	mov	r6, r1
 80079c6:	d007      	beq.n	80079d8 <__pow5mult+0x20>
 80079c8:	4c25      	ldr	r4, [pc, #148]	@ (8007a60 <__pow5mult+0xa8>)
 80079ca:	3a01      	subs	r2, #1
 80079cc:	2300      	movs	r3, #0
 80079ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079d2:	f7ff fea7 	bl	8007724 <__multadd>
 80079d6:	4606      	mov	r6, r0
 80079d8:	10ad      	asrs	r5, r5, #2
 80079da:	d03d      	beq.n	8007a58 <__pow5mult+0xa0>
 80079dc:	69fc      	ldr	r4, [r7, #28]
 80079de:	b97c      	cbnz	r4, 8007a00 <__pow5mult+0x48>
 80079e0:	2010      	movs	r0, #16
 80079e2:	f7ff fd87 	bl	80074f4 <malloc>
 80079e6:	4602      	mov	r2, r0
 80079e8:	61f8      	str	r0, [r7, #28]
 80079ea:	b928      	cbnz	r0, 80079f8 <__pow5mult+0x40>
 80079ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007a64 <__pow5mult+0xac>)
 80079ee:	481e      	ldr	r0, [pc, #120]	@ (8007a68 <__pow5mult+0xb0>)
 80079f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079f4:	f000 fbea 	bl	80081cc <__assert_func>
 80079f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079fc:	6004      	str	r4, [r0, #0]
 80079fe:	60c4      	str	r4, [r0, #12]
 8007a00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007a04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a08:	b94c      	cbnz	r4, 8007a1e <__pow5mult+0x66>
 8007a0a:	f240 2171 	movw	r1, #625	@ 0x271
 8007a0e:	4638      	mov	r0, r7
 8007a10:	f7ff ff1a 	bl	8007848 <__i2b>
 8007a14:	2300      	movs	r3, #0
 8007a16:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	6003      	str	r3, [r0, #0]
 8007a1e:	f04f 0900 	mov.w	r9, #0
 8007a22:	07eb      	lsls	r3, r5, #31
 8007a24:	d50a      	bpl.n	8007a3c <__pow5mult+0x84>
 8007a26:	4631      	mov	r1, r6
 8007a28:	4622      	mov	r2, r4
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	f7ff ff22 	bl	8007874 <__multiply>
 8007a30:	4631      	mov	r1, r6
 8007a32:	4680      	mov	r8, r0
 8007a34:	4638      	mov	r0, r7
 8007a36:	f7ff fe53 	bl	80076e0 <_Bfree>
 8007a3a:	4646      	mov	r6, r8
 8007a3c:	106d      	asrs	r5, r5, #1
 8007a3e:	d00b      	beq.n	8007a58 <__pow5mult+0xa0>
 8007a40:	6820      	ldr	r0, [r4, #0]
 8007a42:	b938      	cbnz	r0, 8007a54 <__pow5mult+0x9c>
 8007a44:	4622      	mov	r2, r4
 8007a46:	4621      	mov	r1, r4
 8007a48:	4638      	mov	r0, r7
 8007a4a:	f7ff ff13 	bl	8007874 <__multiply>
 8007a4e:	6020      	str	r0, [r4, #0]
 8007a50:	f8c0 9000 	str.w	r9, [r0]
 8007a54:	4604      	mov	r4, r0
 8007a56:	e7e4      	b.n	8007a22 <__pow5mult+0x6a>
 8007a58:	4630      	mov	r0, r6
 8007a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a5e:	bf00      	nop
 8007a60:	08009280 	.word	0x08009280
 8007a64:	0800914d 	.word	0x0800914d
 8007a68:	080091cd 	.word	0x080091cd

08007a6c <__lshift>:
 8007a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a70:	460c      	mov	r4, r1
 8007a72:	6849      	ldr	r1, [r1, #4]
 8007a74:	6923      	ldr	r3, [r4, #16]
 8007a76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a7a:	68a3      	ldr	r3, [r4, #8]
 8007a7c:	4607      	mov	r7, r0
 8007a7e:	4691      	mov	r9, r2
 8007a80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a84:	f108 0601 	add.w	r6, r8, #1
 8007a88:	42b3      	cmp	r3, r6
 8007a8a:	db0b      	blt.n	8007aa4 <__lshift+0x38>
 8007a8c:	4638      	mov	r0, r7
 8007a8e:	f7ff fde7 	bl	8007660 <_Balloc>
 8007a92:	4605      	mov	r5, r0
 8007a94:	b948      	cbnz	r0, 8007aaa <__lshift+0x3e>
 8007a96:	4602      	mov	r2, r0
 8007a98:	4b28      	ldr	r3, [pc, #160]	@ (8007b3c <__lshift+0xd0>)
 8007a9a:	4829      	ldr	r0, [pc, #164]	@ (8007b40 <__lshift+0xd4>)
 8007a9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007aa0:	f000 fb94 	bl	80081cc <__assert_func>
 8007aa4:	3101      	adds	r1, #1
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	e7ee      	b.n	8007a88 <__lshift+0x1c>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	f100 0114 	add.w	r1, r0, #20
 8007ab0:	f100 0210 	add.w	r2, r0, #16
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	4553      	cmp	r3, sl
 8007ab8:	db33      	blt.n	8007b22 <__lshift+0xb6>
 8007aba:	6920      	ldr	r0, [r4, #16]
 8007abc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ac0:	f104 0314 	add.w	r3, r4, #20
 8007ac4:	f019 091f 	ands.w	r9, r9, #31
 8007ac8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007acc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ad0:	d02b      	beq.n	8007b2a <__lshift+0xbe>
 8007ad2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ad6:	468a      	mov	sl, r1
 8007ad8:	2200      	movs	r2, #0
 8007ada:	6818      	ldr	r0, [r3, #0]
 8007adc:	fa00 f009 	lsl.w	r0, r0, r9
 8007ae0:	4310      	orrs	r0, r2
 8007ae2:	f84a 0b04 	str.w	r0, [sl], #4
 8007ae6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aea:	459c      	cmp	ip, r3
 8007aec:	fa22 f20e 	lsr.w	r2, r2, lr
 8007af0:	d8f3      	bhi.n	8007ada <__lshift+0x6e>
 8007af2:	ebac 0304 	sub.w	r3, ip, r4
 8007af6:	3b15      	subs	r3, #21
 8007af8:	f023 0303 	bic.w	r3, r3, #3
 8007afc:	3304      	adds	r3, #4
 8007afe:	f104 0015 	add.w	r0, r4, #21
 8007b02:	4560      	cmp	r0, ip
 8007b04:	bf88      	it	hi
 8007b06:	2304      	movhi	r3, #4
 8007b08:	50ca      	str	r2, [r1, r3]
 8007b0a:	b10a      	cbz	r2, 8007b10 <__lshift+0xa4>
 8007b0c:	f108 0602 	add.w	r6, r8, #2
 8007b10:	3e01      	subs	r6, #1
 8007b12:	4638      	mov	r0, r7
 8007b14:	612e      	str	r6, [r5, #16]
 8007b16:	4621      	mov	r1, r4
 8007b18:	f7ff fde2 	bl	80076e0 <_Bfree>
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b22:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b26:	3301      	adds	r3, #1
 8007b28:	e7c5      	b.n	8007ab6 <__lshift+0x4a>
 8007b2a:	3904      	subs	r1, #4
 8007b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b30:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b34:	459c      	cmp	ip, r3
 8007b36:	d8f9      	bhi.n	8007b2c <__lshift+0xc0>
 8007b38:	e7ea      	b.n	8007b10 <__lshift+0xa4>
 8007b3a:	bf00      	nop
 8007b3c:	080091bc 	.word	0x080091bc
 8007b40:	080091cd 	.word	0x080091cd

08007b44 <__mcmp>:
 8007b44:	690a      	ldr	r2, [r1, #16]
 8007b46:	4603      	mov	r3, r0
 8007b48:	6900      	ldr	r0, [r0, #16]
 8007b4a:	1a80      	subs	r0, r0, r2
 8007b4c:	b530      	push	{r4, r5, lr}
 8007b4e:	d10e      	bne.n	8007b6e <__mcmp+0x2a>
 8007b50:	3314      	adds	r3, #20
 8007b52:	3114      	adds	r1, #20
 8007b54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b64:	4295      	cmp	r5, r2
 8007b66:	d003      	beq.n	8007b70 <__mcmp+0x2c>
 8007b68:	d205      	bcs.n	8007b76 <__mcmp+0x32>
 8007b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6e:	bd30      	pop	{r4, r5, pc}
 8007b70:	42a3      	cmp	r3, r4
 8007b72:	d3f3      	bcc.n	8007b5c <__mcmp+0x18>
 8007b74:	e7fb      	b.n	8007b6e <__mcmp+0x2a>
 8007b76:	2001      	movs	r0, #1
 8007b78:	e7f9      	b.n	8007b6e <__mcmp+0x2a>
	...

08007b7c <__mdiff>:
 8007b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b80:	4689      	mov	r9, r1
 8007b82:	4606      	mov	r6, r0
 8007b84:	4611      	mov	r1, r2
 8007b86:	4648      	mov	r0, r9
 8007b88:	4614      	mov	r4, r2
 8007b8a:	f7ff ffdb 	bl	8007b44 <__mcmp>
 8007b8e:	1e05      	subs	r5, r0, #0
 8007b90:	d112      	bne.n	8007bb8 <__mdiff+0x3c>
 8007b92:	4629      	mov	r1, r5
 8007b94:	4630      	mov	r0, r6
 8007b96:	f7ff fd63 	bl	8007660 <_Balloc>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	b928      	cbnz	r0, 8007baa <__mdiff+0x2e>
 8007b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c9c <__mdiff+0x120>)
 8007ba0:	f240 2137 	movw	r1, #567	@ 0x237
 8007ba4:	483e      	ldr	r0, [pc, #248]	@ (8007ca0 <__mdiff+0x124>)
 8007ba6:	f000 fb11 	bl	80081cc <__assert_func>
 8007baa:	2301      	movs	r3, #1
 8007bac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	b003      	add	sp, #12
 8007bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb8:	bfbc      	itt	lt
 8007bba:	464b      	movlt	r3, r9
 8007bbc:	46a1      	movlt	r9, r4
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007bc4:	bfba      	itte	lt
 8007bc6:	461c      	movlt	r4, r3
 8007bc8:	2501      	movlt	r5, #1
 8007bca:	2500      	movge	r5, #0
 8007bcc:	f7ff fd48 	bl	8007660 <_Balloc>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	b918      	cbnz	r0, 8007bdc <__mdiff+0x60>
 8007bd4:	4b31      	ldr	r3, [pc, #196]	@ (8007c9c <__mdiff+0x120>)
 8007bd6:	f240 2145 	movw	r1, #581	@ 0x245
 8007bda:	e7e3      	b.n	8007ba4 <__mdiff+0x28>
 8007bdc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007be0:	6926      	ldr	r6, [r4, #16]
 8007be2:	60c5      	str	r5, [r0, #12]
 8007be4:	f109 0310 	add.w	r3, r9, #16
 8007be8:	f109 0514 	add.w	r5, r9, #20
 8007bec:	f104 0e14 	add.w	lr, r4, #20
 8007bf0:	f100 0b14 	add.w	fp, r0, #20
 8007bf4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007bf8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007bfc:	9301      	str	r3, [sp, #4]
 8007bfe:	46d9      	mov	r9, fp
 8007c00:	f04f 0c00 	mov.w	ip, #0
 8007c04:	9b01      	ldr	r3, [sp, #4]
 8007c06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007c0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007c0e:	9301      	str	r3, [sp, #4]
 8007c10:	fa1f f38a 	uxth.w	r3, sl
 8007c14:	4619      	mov	r1, r3
 8007c16:	b283      	uxth	r3, r0
 8007c18:	1acb      	subs	r3, r1, r3
 8007c1a:	0c00      	lsrs	r0, r0, #16
 8007c1c:	4463      	add	r3, ip
 8007c1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007c22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007c2c:	4576      	cmp	r6, lr
 8007c2e:	f849 3b04 	str.w	r3, [r9], #4
 8007c32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c36:	d8e5      	bhi.n	8007c04 <__mdiff+0x88>
 8007c38:	1b33      	subs	r3, r6, r4
 8007c3a:	3b15      	subs	r3, #21
 8007c3c:	f023 0303 	bic.w	r3, r3, #3
 8007c40:	3415      	adds	r4, #21
 8007c42:	3304      	adds	r3, #4
 8007c44:	42a6      	cmp	r6, r4
 8007c46:	bf38      	it	cc
 8007c48:	2304      	movcc	r3, #4
 8007c4a:	441d      	add	r5, r3
 8007c4c:	445b      	add	r3, fp
 8007c4e:	461e      	mov	r6, r3
 8007c50:	462c      	mov	r4, r5
 8007c52:	4544      	cmp	r4, r8
 8007c54:	d30e      	bcc.n	8007c74 <__mdiff+0xf8>
 8007c56:	f108 0103 	add.w	r1, r8, #3
 8007c5a:	1b49      	subs	r1, r1, r5
 8007c5c:	f021 0103 	bic.w	r1, r1, #3
 8007c60:	3d03      	subs	r5, #3
 8007c62:	45a8      	cmp	r8, r5
 8007c64:	bf38      	it	cc
 8007c66:	2100      	movcc	r1, #0
 8007c68:	440b      	add	r3, r1
 8007c6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c6e:	b191      	cbz	r1, 8007c96 <__mdiff+0x11a>
 8007c70:	6117      	str	r7, [r2, #16]
 8007c72:	e79d      	b.n	8007bb0 <__mdiff+0x34>
 8007c74:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c78:	46e6      	mov	lr, ip
 8007c7a:	0c08      	lsrs	r0, r1, #16
 8007c7c:	fa1c fc81 	uxtah	ip, ip, r1
 8007c80:	4471      	add	r1, lr
 8007c82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c86:	b289      	uxth	r1, r1
 8007c88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c8c:	f846 1b04 	str.w	r1, [r6], #4
 8007c90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c94:	e7dd      	b.n	8007c52 <__mdiff+0xd6>
 8007c96:	3f01      	subs	r7, #1
 8007c98:	e7e7      	b.n	8007c6a <__mdiff+0xee>
 8007c9a:	bf00      	nop
 8007c9c:	080091bc 	.word	0x080091bc
 8007ca0:	080091cd 	.word	0x080091cd

08007ca4 <__d2b>:
 8007ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ca8:	460f      	mov	r7, r1
 8007caa:	2101      	movs	r1, #1
 8007cac:	ec59 8b10 	vmov	r8, r9, d0
 8007cb0:	4616      	mov	r6, r2
 8007cb2:	f7ff fcd5 	bl	8007660 <_Balloc>
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	b930      	cbnz	r0, 8007cc8 <__d2b+0x24>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	4b23      	ldr	r3, [pc, #140]	@ (8007d4c <__d2b+0xa8>)
 8007cbe:	4824      	ldr	r0, [pc, #144]	@ (8007d50 <__d2b+0xac>)
 8007cc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007cc4:	f000 fa82 	bl	80081cc <__assert_func>
 8007cc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ccc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cd0:	b10d      	cbz	r5, 8007cd6 <__d2b+0x32>
 8007cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cd6:	9301      	str	r3, [sp, #4]
 8007cd8:	f1b8 0300 	subs.w	r3, r8, #0
 8007cdc:	d023      	beq.n	8007d26 <__d2b+0x82>
 8007cde:	4668      	mov	r0, sp
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	f7ff fd84 	bl	80077ee <__lo0bits>
 8007ce6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007cea:	b1d0      	cbz	r0, 8007d22 <__d2b+0x7e>
 8007cec:	f1c0 0320 	rsb	r3, r0, #32
 8007cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf4:	430b      	orrs	r3, r1
 8007cf6:	40c2      	lsrs	r2, r0
 8007cf8:	6163      	str	r3, [r4, #20]
 8007cfa:	9201      	str	r2, [sp, #4]
 8007cfc:	9b01      	ldr	r3, [sp, #4]
 8007cfe:	61a3      	str	r3, [r4, #24]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	bf0c      	ite	eq
 8007d04:	2201      	moveq	r2, #1
 8007d06:	2202      	movne	r2, #2
 8007d08:	6122      	str	r2, [r4, #16]
 8007d0a:	b1a5      	cbz	r5, 8007d36 <__d2b+0x92>
 8007d0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d10:	4405      	add	r5, r0
 8007d12:	603d      	str	r5, [r7, #0]
 8007d14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d18:	6030      	str	r0, [r6, #0]
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	b003      	add	sp, #12
 8007d1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d22:	6161      	str	r1, [r4, #20]
 8007d24:	e7ea      	b.n	8007cfc <__d2b+0x58>
 8007d26:	a801      	add	r0, sp, #4
 8007d28:	f7ff fd61 	bl	80077ee <__lo0bits>
 8007d2c:	9b01      	ldr	r3, [sp, #4]
 8007d2e:	6163      	str	r3, [r4, #20]
 8007d30:	3020      	adds	r0, #32
 8007d32:	2201      	movs	r2, #1
 8007d34:	e7e8      	b.n	8007d08 <__d2b+0x64>
 8007d36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d3e:	6038      	str	r0, [r7, #0]
 8007d40:	6918      	ldr	r0, [r3, #16]
 8007d42:	f7ff fd35 	bl	80077b0 <__hi0bits>
 8007d46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d4a:	e7e5      	b.n	8007d18 <__d2b+0x74>
 8007d4c:	080091bc 	.word	0x080091bc
 8007d50:	080091cd 	.word	0x080091cd

08007d54 <__ssputs_r>:
 8007d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	688e      	ldr	r6, [r1, #8]
 8007d5a:	461f      	mov	r7, r3
 8007d5c:	42be      	cmp	r6, r7
 8007d5e:	680b      	ldr	r3, [r1, #0]
 8007d60:	4682      	mov	sl, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	4690      	mov	r8, r2
 8007d66:	d82d      	bhi.n	8007dc4 <__ssputs_r+0x70>
 8007d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d70:	d026      	beq.n	8007dc0 <__ssputs_r+0x6c>
 8007d72:	6965      	ldr	r5, [r4, #20]
 8007d74:	6909      	ldr	r1, [r1, #16]
 8007d76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d7a:	eba3 0901 	sub.w	r9, r3, r1
 8007d7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d82:	1c7b      	adds	r3, r7, #1
 8007d84:	444b      	add	r3, r9
 8007d86:	106d      	asrs	r5, r5, #1
 8007d88:	429d      	cmp	r5, r3
 8007d8a:	bf38      	it	cc
 8007d8c:	461d      	movcc	r5, r3
 8007d8e:	0553      	lsls	r3, r2, #21
 8007d90:	d527      	bpl.n	8007de2 <__ssputs_r+0x8e>
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7ff fbd8 	bl	8007548 <_malloc_r>
 8007d98:	4606      	mov	r6, r0
 8007d9a:	b360      	cbz	r0, 8007df6 <__ssputs_r+0xa2>
 8007d9c:	6921      	ldr	r1, [r4, #16]
 8007d9e:	464a      	mov	r2, r9
 8007da0:	f000 fa06 	bl	80081b0 <memcpy>
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dae:	81a3      	strh	r3, [r4, #12]
 8007db0:	6126      	str	r6, [r4, #16]
 8007db2:	6165      	str	r5, [r4, #20]
 8007db4:	444e      	add	r6, r9
 8007db6:	eba5 0509 	sub.w	r5, r5, r9
 8007dba:	6026      	str	r6, [r4, #0]
 8007dbc:	60a5      	str	r5, [r4, #8]
 8007dbe:	463e      	mov	r6, r7
 8007dc0:	42be      	cmp	r6, r7
 8007dc2:	d900      	bls.n	8007dc6 <__ssputs_r+0x72>
 8007dc4:	463e      	mov	r6, r7
 8007dc6:	6820      	ldr	r0, [r4, #0]
 8007dc8:	4632      	mov	r2, r6
 8007dca:	4641      	mov	r1, r8
 8007dcc:	f000 f9c6 	bl	800815c <memmove>
 8007dd0:	68a3      	ldr	r3, [r4, #8]
 8007dd2:	1b9b      	subs	r3, r3, r6
 8007dd4:	60a3      	str	r3, [r4, #8]
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	4433      	add	r3, r6
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de2:	462a      	mov	r2, r5
 8007de4:	f000 fa36 	bl	8008254 <_realloc_r>
 8007de8:	4606      	mov	r6, r0
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d1e0      	bne.n	8007db0 <__ssputs_r+0x5c>
 8007dee:	6921      	ldr	r1, [r4, #16]
 8007df0:	4650      	mov	r0, sl
 8007df2:	f7ff fb35 	bl	8007460 <_free_r>
 8007df6:	230c      	movs	r3, #12
 8007df8:	f8ca 3000 	str.w	r3, [sl]
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e02:	81a3      	strh	r3, [r4, #12]
 8007e04:	f04f 30ff 	mov.w	r0, #4294967295
 8007e08:	e7e9      	b.n	8007dde <__ssputs_r+0x8a>
	...

08007e0c <_svfiprintf_r>:
 8007e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e10:	4698      	mov	r8, r3
 8007e12:	898b      	ldrh	r3, [r1, #12]
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	b09d      	sub	sp, #116	@ 0x74
 8007e18:	4607      	mov	r7, r0
 8007e1a:	460d      	mov	r5, r1
 8007e1c:	4614      	mov	r4, r2
 8007e1e:	d510      	bpl.n	8007e42 <_svfiprintf_r+0x36>
 8007e20:	690b      	ldr	r3, [r1, #16]
 8007e22:	b973      	cbnz	r3, 8007e42 <_svfiprintf_r+0x36>
 8007e24:	2140      	movs	r1, #64	@ 0x40
 8007e26:	f7ff fb8f 	bl	8007548 <_malloc_r>
 8007e2a:	6028      	str	r0, [r5, #0]
 8007e2c:	6128      	str	r0, [r5, #16]
 8007e2e:	b930      	cbnz	r0, 8007e3e <_svfiprintf_r+0x32>
 8007e30:	230c      	movs	r3, #12
 8007e32:	603b      	str	r3, [r7, #0]
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
 8007e38:	b01d      	add	sp, #116	@ 0x74
 8007e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3e:	2340      	movs	r3, #64	@ 0x40
 8007e40:	616b      	str	r3, [r5, #20]
 8007e42:	2300      	movs	r3, #0
 8007e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e46:	2320      	movs	r3, #32
 8007e48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e50:	2330      	movs	r3, #48	@ 0x30
 8007e52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ff0 <_svfiprintf_r+0x1e4>
 8007e56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e5a:	f04f 0901 	mov.w	r9, #1
 8007e5e:	4623      	mov	r3, r4
 8007e60:	469a      	mov	sl, r3
 8007e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e66:	b10a      	cbz	r2, 8007e6c <_svfiprintf_r+0x60>
 8007e68:	2a25      	cmp	r2, #37	@ 0x25
 8007e6a:	d1f9      	bne.n	8007e60 <_svfiprintf_r+0x54>
 8007e6c:	ebba 0b04 	subs.w	fp, sl, r4
 8007e70:	d00b      	beq.n	8007e8a <_svfiprintf_r+0x7e>
 8007e72:	465b      	mov	r3, fp
 8007e74:	4622      	mov	r2, r4
 8007e76:	4629      	mov	r1, r5
 8007e78:	4638      	mov	r0, r7
 8007e7a:	f7ff ff6b 	bl	8007d54 <__ssputs_r>
 8007e7e:	3001      	adds	r0, #1
 8007e80:	f000 80a7 	beq.w	8007fd2 <_svfiprintf_r+0x1c6>
 8007e84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e86:	445a      	add	r2, fp
 8007e88:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 809f 	beq.w	8007fd2 <_svfiprintf_r+0x1c6>
 8007e94:	2300      	movs	r3, #0
 8007e96:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e9e:	f10a 0a01 	add.w	sl, sl, #1
 8007ea2:	9304      	str	r3, [sp, #16]
 8007ea4:	9307      	str	r3, [sp, #28]
 8007ea6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eaa:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eac:	4654      	mov	r4, sl
 8007eae:	2205      	movs	r2, #5
 8007eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb4:	484e      	ldr	r0, [pc, #312]	@ (8007ff0 <_svfiprintf_r+0x1e4>)
 8007eb6:	f7f8 f993 	bl	80001e0 <memchr>
 8007eba:	9a04      	ldr	r2, [sp, #16]
 8007ebc:	b9d8      	cbnz	r0, 8007ef6 <_svfiprintf_r+0xea>
 8007ebe:	06d0      	lsls	r0, r2, #27
 8007ec0:	bf44      	itt	mi
 8007ec2:	2320      	movmi	r3, #32
 8007ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ec8:	0711      	lsls	r1, r2, #28
 8007eca:	bf44      	itt	mi
 8007ecc:	232b      	movmi	r3, #43	@ 0x2b
 8007ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed8:	d015      	beq.n	8007f06 <_svfiprintf_r+0xfa>
 8007eda:	9a07      	ldr	r2, [sp, #28]
 8007edc:	4654      	mov	r4, sl
 8007ede:	2000      	movs	r0, #0
 8007ee0:	f04f 0c0a 	mov.w	ip, #10
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eea:	3b30      	subs	r3, #48	@ 0x30
 8007eec:	2b09      	cmp	r3, #9
 8007eee:	d94b      	bls.n	8007f88 <_svfiprintf_r+0x17c>
 8007ef0:	b1b0      	cbz	r0, 8007f20 <_svfiprintf_r+0x114>
 8007ef2:	9207      	str	r2, [sp, #28]
 8007ef4:	e014      	b.n	8007f20 <_svfiprintf_r+0x114>
 8007ef6:	eba0 0308 	sub.w	r3, r0, r8
 8007efa:	fa09 f303 	lsl.w	r3, r9, r3
 8007efe:	4313      	orrs	r3, r2
 8007f00:	9304      	str	r3, [sp, #16]
 8007f02:	46a2      	mov	sl, r4
 8007f04:	e7d2      	b.n	8007eac <_svfiprintf_r+0xa0>
 8007f06:	9b03      	ldr	r3, [sp, #12]
 8007f08:	1d19      	adds	r1, r3, #4
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	9103      	str	r1, [sp, #12]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bfbb      	ittet	lt
 8007f12:	425b      	neglt	r3, r3
 8007f14:	f042 0202 	orrlt.w	r2, r2, #2
 8007f18:	9307      	strge	r3, [sp, #28]
 8007f1a:	9307      	strlt	r3, [sp, #28]
 8007f1c:	bfb8      	it	lt
 8007f1e:	9204      	strlt	r2, [sp, #16]
 8007f20:	7823      	ldrb	r3, [r4, #0]
 8007f22:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f24:	d10a      	bne.n	8007f3c <_svfiprintf_r+0x130>
 8007f26:	7863      	ldrb	r3, [r4, #1]
 8007f28:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f2a:	d132      	bne.n	8007f92 <_svfiprintf_r+0x186>
 8007f2c:	9b03      	ldr	r3, [sp, #12]
 8007f2e:	1d1a      	adds	r2, r3, #4
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	9203      	str	r2, [sp, #12]
 8007f34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f38:	3402      	adds	r4, #2
 8007f3a:	9305      	str	r3, [sp, #20]
 8007f3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008000 <_svfiprintf_r+0x1f4>
 8007f40:	7821      	ldrb	r1, [r4, #0]
 8007f42:	2203      	movs	r2, #3
 8007f44:	4650      	mov	r0, sl
 8007f46:	f7f8 f94b 	bl	80001e0 <memchr>
 8007f4a:	b138      	cbz	r0, 8007f5c <_svfiprintf_r+0x150>
 8007f4c:	9b04      	ldr	r3, [sp, #16]
 8007f4e:	eba0 000a 	sub.w	r0, r0, sl
 8007f52:	2240      	movs	r2, #64	@ 0x40
 8007f54:	4082      	lsls	r2, r0
 8007f56:	4313      	orrs	r3, r2
 8007f58:	3401      	adds	r4, #1
 8007f5a:	9304      	str	r3, [sp, #16]
 8007f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f60:	4824      	ldr	r0, [pc, #144]	@ (8007ff4 <_svfiprintf_r+0x1e8>)
 8007f62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f66:	2206      	movs	r2, #6
 8007f68:	f7f8 f93a 	bl	80001e0 <memchr>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d036      	beq.n	8007fde <_svfiprintf_r+0x1d2>
 8007f70:	4b21      	ldr	r3, [pc, #132]	@ (8007ff8 <_svfiprintf_r+0x1ec>)
 8007f72:	bb1b      	cbnz	r3, 8007fbc <_svfiprintf_r+0x1b0>
 8007f74:	9b03      	ldr	r3, [sp, #12]
 8007f76:	3307      	adds	r3, #7
 8007f78:	f023 0307 	bic.w	r3, r3, #7
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	9303      	str	r3, [sp, #12]
 8007f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f82:	4433      	add	r3, r6
 8007f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f86:	e76a      	b.n	8007e5e <_svfiprintf_r+0x52>
 8007f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f8c:	460c      	mov	r4, r1
 8007f8e:	2001      	movs	r0, #1
 8007f90:	e7a8      	b.n	8007ee4 <_svfiprintf_r+0xd8>
 8007f92:	2300      	movs	r3, #0
 8007f94:	3401      	adds	r4, #1
 8007f96:	9305      	str	r3, [sp, #20]
 8007f98:	4619      	mov	r1, r3
 8007f9a:	f04f 0c0a 	mov.w	ip, #10
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fa4:	3a30      	subs	r2, #48	@ 0x30
 8007fa6:	2a09      	cmp	r2, #9
 8007fa8:	d903      	bls.n	8007fb2 <_svfiprintf_r+0x1a6>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d0c6      	beq.n	8007f3c <_svfiprintf_r+0x130>
 8007fae:	9105      	str	r1, [sp, #20]
 8007fb0:	e7c4      	b.n	8007f3c <_svfiprintf_r+0x130>
 8007fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e7f0      	b.n	8007f9e <_svfiprintf_r+0x192>
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	462a      	mov	r2, r5
 8007fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ffc <_svfiprintf_r+0x1f0>)
 8007fc4:	a904      	add	r1, sp, #16
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	f7fd fe92 	bl	8005cf0 <_printf_float>
 8007fcc:	1c42      	adds	r2, r0, #1
 8007fce:	4606      	mov	r6, r0
 8007fd0:	d1d6      	bne.n	8007f80 <_svfiprintf_r+0x174>
 8007fd2:	89ab      	ldrh	r3, [r5, #12]
 8007fd4:	065b      	lsls	r3, r3, #25
 8007fd6:	f53f af2d 	bmi.w	8007e34 <_svfiprintf_r+0x28>
 8007fda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fdc:	e72c      	b.n	8007e38 <_svfiprintf_r+0x2c>
 8007fde:	ab03      	add	r3, sp, #12
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	4b05      	ldr	r3, [pc, #20]	@ (8007ffc <_svfiprintf_r+0x1f0>)
 8007fe6:	a904      	add	r1, sp, #16
 8007fe8:	4638      	mov	r0, r7
 8007fea:	f7fe f919 	bl	8006220 <_printf_i>
 8007fee:	e7ed      	b.n	8007fcc <_svfiprintf_r+0x1c0>
 8007ff0:	08009226 	.word	0x08009226
 8007ff4:	08009230 	.word	0x08009230
 8007ff8:	08005cf1 	.word	0x08005cf1
 8007ffc:	08007d55 	.word	0x08007d55
 8008000:	0800922c 	.word	0x0800922c

08008004 <__sflush_r>:
 8008004:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800800c:	0716      	lsls	r6, r2, #28
 800800e:	4605      	mov	r5, r0
 8008010:	460c      	mov	r4, r1
 8008012:	d454      	bmi.n	80080be <__sflush_r+0xba>
 8008014:	684b      	ldr	r3, [r1, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	dc02      	bgt.n	8008020 <__sflush_r+0x1c>
 800801a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800801c:	2b00      	cmp	r3, #0
 800801e:	dd48      	ble.n	80080b2 <__sflush_r+0xae>
 8008020:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008022:	2e00      	cmp	r6, #0
 8008024:	d045      	beq.n	80080b2 <__sflush_r+0xae>
 8008026:	2300      	movs	r3, #0
 8008028:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800802c:	682f      	ldr	r7, [r5, #0]
 800802e:	6a21      	ldr	r1, [r4, #32]
 8008030:	602b      	str	r3, [r5, #0]
 8008032:	d030      	beq.n	8008096 <__sflush_r+0x92>
 8008034:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008036:	89a3      	ldrh	r3, [r4, #12]
 8008038:	0759      	lsls	r1, r3, #29
 800803a:	d505      	bpl.n	8008048 <__sflush_r+0x44>
 800803c:	6863      	ldr	r3, [r4, #4]
 800803e:	1ad2      	subs	r2, r2, r3
 8008040:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008042:	b10b      	cbz	r3, 8008048 <__sflush_r+0x44>
 8008044:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008046:	1ad2      	subs	r2, r2, r3
 8008048:	2300      	movs	r3, #0
 800804a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800804c:	6a21      	ldr	r1, [r4, #32]
 800804e:	4628      	mov	r0, r5
 8008050:	47b0      	blx	r6
 8008052:	1c43      	adds	r3, r0, #1
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	d106      	bne.n	8008066 <__sflush_r+0x62>
 8008058:	6829      	ldr	r1, [r5, #0]
 800805a:	291d      	cmp	r1, #29
 800805c:	d82b      	bhi.n	80080b6 <__sflush_r+0xb2>
 800805e:	4a2a      	ldr	r2, [pc, #168]	@ (8008108 <__sflush_r+0x104>)
 8008060:	40ca      	lsrs	r2, r1
 8008062:	07d6      	lsls	r6, r2, #31
 8008064:	d527      	bpl.n	80080b6 <__sflush_r+0xb2>
 8008066:	2200      	movs	r2, #0
 8008068:	6062      	str	r2, [r4, #4]
 800806a:	04d9      	lsls	r1, r3, #19
 800806c:	6922      	ldr	r2, [r4, #16]
 800806e:	6022      	str	r2, [r4, #0]
 8008070:	d504      	bpl.n	800807c <__sflush_r+0x78>
 8008072:	1c42      	adds	r2, r0, #1
 8008074:	d101      	bne.n	800807a <__sflush_r+0x76>
 8008076:	682b      	ldr	r3, [r5, #0]
 8008078:	b903      	cbnz	r3, 800807c <__sflush_r+0x78>
 800807a:	6560      	str	r0, [r4, #84]	@ 0x54
 800807c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800807e:	602f      	str	r7, [r5, #0]
 8008080:	b1b9      	cbz	r1, 80080b2 <__sflush_r+0xae>
 8008082:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008086:	4299      	cmp	r1, r3
 8008088:	d002      	beq.n	8008090 <__sflush_r+0x8c>
 800808a:	4628      	mov	r0, r5
 800808c:	f7ff f9e8 	bl	8007460 <_free_r>
 8008090:	2300      	movs	r3, #0
 8008092:	6363      	str	r3, [r4, #52]	@ 0x34
 8008094:	e00d      	b.n	80080b2 <__sflush_r+0xae>
 8008096:	2301      	movs	r3, #1
 8008098:	4628      	mov	r0, r5
 800809a:	47b0      	blx	r6
 800809c:	4602      	mov	r2, r0
 800809e:	1c50      	adds	r0, r2, #1
 80080a0:	d1c9      	bne.n	8008036 <__sflush_r+0x32>
 80080a2:	682b      	ldr	r3, [r5, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d0c6      	beq.n	8008036 <__sflush_r+0x32>
 80080a8:	2b1d      	cmp	r3, #29
 80080aa:	d001      	beq.n	80080b0 <__sflush_r+0xac>
 80080ac:	2b16      	cmp	r3, #22
 80080ae:	d11e      	bne.n	80080ee <__sflush_r+0xea>
 80080b0:	602f      	str	r7, [r5, #0]
 80080b2:	2000      	movs	r0, #0
 80080b4:	e022      	b.n	80080fc <__sflush_r+0xf8>
 80080b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080ba:	b21b      	sxth	r3, r3
 80080bc:	e01b      	b.n	80080f6 <__sflush_r+0xf2>
 80080be:	690f      	ldr	r7, [r1, #16]
 80080c0:	2f00      	cmp	r7, #0
 80080c2:	d0f6      	beq.n	80080b2 <__sflush_r+0xae>
 80080c4:	0793      	lsls	r3, r2, #30
 80080c6:	680e      	ldr	r6, [r1, #0]
 80080c8:	bf08      	it	eq
 80080ca:	694b      	ldreq	r3, [r1, #20]
 80080cc:	600f      	str	r7, [r1, #0]
 80080ce:	bf18      	it	ne
 80080d0:	2300      	movne	r3, #0
 80080d2:	eba6 0807 	sub.w	r8, r6, r7
 80080d6:	608b      	str	r3, [r1, #8]
 80080d8:	f1b8 0f00 	cmp.w	r8, #0
 80080dc:	dde9      	ble.n	80080b2 <__sflush_r+0xae>
 80080de:	6a21      	ldr	r1, [r4, #32]
 80080e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80080e2:	4643      	mov	r3, r8
 80080e4:	463a      	mov	r2, r7
 80080e6:	4628      	mov	r0, r5
 80080e8:	47b0      	blx	r6
 80080ea:	2800      	cmp	r0, #0
 80080ec:	dc08      	bgt.n	8008100 <__sflush_r+0xfc>
 80080ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080f6:	81a3      	strh	r3, [r4, #12]
 80080f8:	f04f 30ff 	mov.w	r0, #4294967295
 80080fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008100:	4407      	add	r7, r0
 8008102:	eba8 0800 	sub.w	r8, r8, r0
 8008106:	e7e7      	b.n	80080d8 <__sflush_r+0xd4>
 8008108:	20400001 	.word	0x20400001

0800810c <_fflush_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	690b      	ldr	r3, [r1, #16]
 8008110:	4605      	mov	r5, r0
 8008112:	460c      	mov	r4, r1
 8008114:	b913      	cbnz	r3, 800811c <_fflush_r+0x10>
 8008116:	2500      	movs	r5, #0
 8008118:	4628      	mov	r0, r5
 800811a:	bd38      	pop	{r3, r4, r5, pc}
 800811c:	b118      	cbz	r0, 8008126 <_fflush_r+0x1a>
 800811e:	6a03      	ldr	r3, [r0, #32]
 8008120:	b90b      	cbnz	r3, 8008126 <_fflush_r+0x1a>
 8008122:	f7fe fa27 	bl	8006574 <__sinit>
 8008126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d0f3      	beq.n	8008116 <_fflush_r+0xa>
 800812e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008130:	07d0      	lsls	r0, r2, #31
 8008132:	d404      	bmi.n	800813e <_fflush_r+0x32>
 8008134:	0599      	lsls	r1, r3, #22
 8008136:	d402      	bmi.n	800813e <_fflush_r+0x32>
 8008138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800813a:	f7fe fb34 	bl	80067a6 <__retarget_lock_acquire_recursive>
 800813e:	4628      	mov	r0, r5
 8008140:	4621      	mov	r1, r4
 8008142:	f7ff ff5f 	bl	8008004 <__sflush_r>
 8008146:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008148:	07da      	lsls	r2, r3, #31
 800814a:	4605      	mov	r5, r0
 800814c:	d4e4      	bmi.n	8008118 <_fflush_r+0xc>
 800814e:	89a3      	ldrh	r3, [r4, #12]
 8008150:	059b      	lsls	r3, r3, #22
 8008152:	d4e1      	bmi.n	8008118 <_fflush_r+0xc>
 8008154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008156:	f7fe fb27 	bl	80067a8 <__retarget_lock_release_recursive>
 800815a:	e7dd      	b.n	8008118 <_fflush_r+0xc>

0800815c <memmove>:
 800815c:	4288      	cmp	r0, r1
 800815e:	b510      	push	{r4, lr}
 8008160:	eb01 0402 	add.w	r4, r1, r2
 8008164:	d902      	bls.n	800816c <memmove+0x10>
 8008166:	4284      	cmp	r4, r0
 8008168:	4623      	mov	r3, r4
 800816a:	d807      	bhi.n	800817c <memmove+0x20>
 800816c:	1e43      	subs	r3, r0, #1
 800816e:	42a1      	cmp	r1, r4
 8008170:	d008      	beq.n	8008184 <memmove+0x28>
 8008172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800817a:	e7f8      	b.n	800816e <memmove+0x12>
 800817c:	4402      	add	r2, r0
 800817e:	4601      	mov	r1, r0
 8008180:	428a      	cmp	r2, r1
 8008182:	d100      	bne.n	8008186 <memmove+0x2a>
 8008184:	bd10      	pop	{r4, pc}
 8008186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800818a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800818e:	e7f7      	b.n	8008180 <memmove+0x24>

08008190 <_sbrk_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d06      	ldr	r5, [pc, #24]	@ (80081ac <_sbrk_r+0x1c>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	602b      	str	r3, [r5, #0]
 800819c:	f7fa f98e 	bl	80024bc <_sbrk>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d102      	bne.n	80081aa <_sbrk_r+0x1a>
 80081a4:	682b      	ldr	r3, [r5, #0]
 80081a6:	b103      	cbz	r3, 80081aa <_sbrk_r+0x1a>
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	bd38      	pop	{r3, r4, r5, pc}
 80081ac:	20000998 	.word	0x20000998

080081b0 <memcpy>:
 80081b0:	440a      	add	r2, r1
 80081b2:	4291      	cmp	r1, r2
 80081b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80081b8:	d100      	bne.n	80081bc <memcpy+0xc>
 80081ba:	4770      	bx	lr
 80081bc:	b510      	push	{r4, lr}
 80081be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081c6:	4291      	cmp	r1, r2
 80081c8:	d1f9      	bne.n	80081be <memcpy+0xe>
 80081ca:	bd10      	pop	{r4, pc}

080081cc <__assert_func>:
 80081cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081ce:	4614      	mov	r4, r2
 80081d0:	461a      	mov	r2, r3
 80081d2:	4b09      	ldr	r3, [pc, #36]	@ (80081f8 <__assert_func+0x2c>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4605      	mov	r5, r0
 80081d8:	68d8      	ldr	r0, [r3, #12]
 80081da:	b14c      	cbz	r4, 80081f0 <__assert_func+0x24>
 80081dc:	4b07      	ldr	r3, [pc, #28]	@ (80081fc <__assert_func+0x30>)
 80081de:	9100      	str	r1, [sp, #0]
 80081e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081e4:	4906      	ldr	r1, [pc, #24]	@ (8008200 <__assert_func+0x34>)
 80081e6:	462b      	mov	r3, r5
 80081e8:	f000 f870 	bl	80082cc <fiprintf>
 80081ec:	f000 f880 	bl	80082f0 <abort>
 80081f0:	4b04      	ldr	r3, [pc, #16]	@ (8008204 <__assert_func+0x38>)
 80081f2:	461c      	mov	r4, r3
 80081f4:	e7f3      	b.n	80081de <__assert_func+0x12>
 80081f6:	bf00      	nop
 80081f8:	2000001c 	.word	0x2000001c
 80081fc:	08009241 	.word	0x08009241
 8008200:	0800924e 	.word	0x0800924e
 8008204:	0800927c 	.word	0x0800927c

08008208 <_calloc_r>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	fba1 5402 	umull	r5, r4, r1, r2
 800820e:	b934      	cbnz	r4, 800821e <_calloc_r+0x16>
 8008210:	4629      	mov	r1, r5
 8008212:	f7ff f999 	bl	8007548 <_malloc_r>
 8008216:	4606      	mov	r6, r0
 8008218:	b928      	cbnz	r0, 8008226 <_calloc_r+0x1e>
 800821a:	4630      	mov	r0, r6
 800821c:	bd70      	pop	{r4, r5, r6, pc}
 800821e:	220c      	movs	r2, #12
 8008220:	6002      	str	r2, [r0, #0]
 8008222:	2600      	movs	r6, #0
 8008224:	e7f9      	b.n	800821a <_calloc_r+0x12>
 8008226:	462a      	mov	r2, r5
 8008228:	4621      	mov	r1, r4
 800822a:	f7fe fa3e 	bl	80066aa <memset>
 800822e:	e7f4      	b.n	800821a <_calloc_r+0x12>

08008230 <__ascii_mbtowc>:
 8008230:	b082      	sub	sp, #8
 8008232:	b901      	cbnz	r1, 8008236 <__ascii_mbtowc+0x6>
 8008234:	a901      	add	r1, sp, #4
 8008236:	b142      	cbz	r2, 800824a <__ascii_mbtowc+0x1a>
 8008238:	b14b      	cbz	r3, 800824e <__ascii_mbtowc+0x1e>
 800823a:	7813      	ldrb	r3, [r2, #0]
 800823c:	600b      	str	r3, [r1, #0]
 800823e:	7812      	ldrb	r2, [r2, #0]
 8008240:	1e10      	subs	r0, r2, #0
 8008242:	bf18      	it	ne
 8008244:	2001      	movne	r0, #1
 8008246:	b002      	add	sp, #8
 8008248:	4770      	bx	lr
 800824a:	4610      	mov	r0, r2
 800824c:	e7fb      	b.n	8008246 <__ascii_mbtowc+0x16>
 800824e:	f06f 0001 	mvn.w	r0, #1
 8008252:	e7f8      	b.n	8008246 <__ascii_mbtowc+0x16>

08008254 <_realloc_r>:
 8008254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008258:	4607      	mov	r7, r0
 800825a:	4614      	mov	r4, r2
 800825c:	460d      	mov	r5, r1
 800825e:	b921      	cbnz	r1, 800826a <_realloc_r+0x16>
 8008260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008264:	4611      	mov	r1, r2
 8008266:	f7ff b96f 	b.w	8007548 <_malloc_r>
 800826a:	b92a      	cbnz	r2, 8008278 <_realloc_r+0x24>
 800826c:	f7ff f8f8 	bl	8007460 <_free_r>
 8008270:	4625      	mov	r5, r4
 8008272:	4628      	mov	r0, r5
 8008274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008278:	f000 f841 	bl	80082fe <_malloc_usable_size_r>
 800827c:	4284      	cmp	r4, r0
 800827e:	4606      	mov	r6, r0
 8008280:	d802      	bhi.n	8008288 <_realloc_r+0x34>
 8008282:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008286:	d8f4      	bhi.n	8008272 <_realloc_r+0x1e>
 8008288:	4621      	mov	r1, r4
 800828a:	4638      	mov	r0, r7
 800828c:	f7ff f95c 	bl	8007548 <_malloc_r>
 8008290:	4680      	mov	r8, r0
 8008292:	b908      	cbnz	r0, 8008298 <_realloc_r+0x44>
 8008294:	4645      	mov	r5, r8
 8008296:	e7ec      	b.n	8008272 <_realloc_r+0x1e>
 8008298:	42b4      	cmp	r4, r6
 800829a:	4622      	mov	r2, r4
 800829c:	4629      	mov	r1, r5
 800829e:	bf28      	it	cs
 80082a0:	4632      	movcs	r2, r6
 80082a2:	f7ff ff85 	bl	80081b0 <memcpy>
 80082a6:	4629      	mov	r1, r5
 80082a8:	4638      	mov	r0, r7
 80082aa:	f7ff f8d9 	bl	8007460 <_free_r>
 80082ae:	e7f1      	b.n	8008294 <_realloc_r+0x40>

080082b0 <__ascii_wctomb>:
 80082b0:	4603      	mov	r3, r0
 80082b2:	4608      	mov	r0, r1
 80082b4:	b141      	cbz	r1, 80082c8 <__ascii_wctomb+0x18>
 80082b6:	2aff      	cmp	r2, #255	@ 0xff
 80082b8:	d904      	bls.n	80082c4 <__ascii_wctomb+0x14>
 80082ba:	228a      	movs	r2, #138	@ 0x8a
 80082bc:	601a      	str	r2, [r3, #0]
 80082be:	f04f 30ff 	mov.w	r0, #4294967295
 80082c2:	4770      	bx	lr
 80082c4:	700a      	strb	r2, [r1, #0]
 80082c6:	2001      	movs	r0, #1
 80082c8:	4770      	bx	lr
	...

080082cc <fiprintf>:
 80082cc:	b40e      	push	{r1, r2, r3}
 80082ce:	b503      	push	{r0, r1, lr}
 80082d0:	4601      	mov	r1, r0
 80082d2:	ab03      	add	r3, sp, #12
 80082d4:	4805      	ldr	r0, [pc, #20]	@ (80082ec <fiprintf+0x20>)
 80082d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80082da:	6800      	ldr	r0, [r0, #0]
 80082dc:	9301      	str	r3, [sp, #4]
 80082de:	f000 f83f 	bl	8008360 <_vfiprintf_r>
 80082e2:	b002      	add	sp, #8
 80082e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80082e8:	b003      	add	sp, #12
 80082ea:	4770      	bx	lr
 80082ec:	2000001c 	.word	0x2000001c

080082f0 <abort>:
 80082f0:	b508      	push	{r3, lr}
 80082f2:	2006      	movs	r0, #6
 80082f4:	f000 fa08 	bl	8008708 <raise>
 80082f8:	2001      	movs	r0, #1
 80082fa:	f7fa f867 	bl	80023cc <_exit>

080082fe <_malloc_usable_size_r>:
 80082fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008302:	1f18      	subs	r0, r3, #4
 8008304:	2b00      	cmp	r3, #0
 8008306:	bfbc      	itt	lt
 8008308:	580b      	ldrlt	r3, [r1, r0]
 800830a:	18c0      	addlt	r0, r0, r3
 800830c:	4770      	bx	lr

0800830e <__sfputc_r>:
 800830e:	6893      	ldr	r3, [r2, #8]
 8008310:	3b01      	subs	r3, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	b410      	push	{r4}
 8008316:	6093      	str	r3, [r2, #8]
 8008318:	da08      	bge.n	800832c <__sfputc_r+0x1e>
 800831a:	6994      	ldr	r4, [r2, #24]
 800831c:	42a3      	cmp	r3, r4
 800831e:	db01      	blt.n	8008324 <__sfputc_r+0x16>
 8008320:	290a      	cmp	r1, #10
 8008322:	d103      	bne.n	800832c <__sfputc_r+0x1e>
 8008324:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008328:	f000 b932 	b.w	8008590 <__swbuf_r>
 800832c:	6813      	ldr	r3, [r2, #0]
 800832e:	1c58      	adds	r0, r3, #1
 8008330:	6010      	str	r0, [r2, #0]
 8008332:	7019      	strb	r1, [r3, #0]
 8008334:	4608      	mov	r0, r1
 8008336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800833a:	4770      	bx	lr

0800833c <__sfputs_r>:
 800833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833e:	4606      	mov	r6, r0
 8008340:	460f      	mov	r7, r1
 8008342:	4614      	mov	r4, r2
 8008344:	18d5      	adds	r5, r2, r3
 8008346:	42ac      	cmp	r4, r5
 8008348:	d101      	bne.n	800834e <__sfputs_r+0x12>
 800834a:	2000      	movs	r0, #0
 800834c:	e007      	b.n	800835e <__sfputs_r+0x22>
 800834e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008352:	463a      	mov	r2, r7
 8008354:	4630      	mov	r0, r6
 8008356:	f7ff ffda 	bl	800830e <__sfputc_r>
 800835a:	1c43      	adds	r3, r0, #1
 800835c:	d1f3      	bne.n	8008346 <__sfputs_r+0xa>
 800835e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008360 <_vfiprintf_r>:
 8008360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008364:	460d      	mov	r5, r1
 8008366:	b09d      	sub	sp, #116	@ 0x74
 8008368:	4614      	mov	r4, r2
 800836a:	4698      	mov	r8, r3
 800836c:	4606      	mov	r6, r0
 800836e:	b118      	cbz	r0, 8008378 <_vfiprintf_r+0x18>
 8008370:	6a03      	ldr	r3, [r0, #32]
 8008372:	b90b      	cbnz	r3, 8008378 <_vfiprintf_r+0x18>
 8008374:	f7fe f8fe 	bl	8006574 <__sinit>
 8008378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800837a:	07d9      	lsls	r1, r3, #31
 800837c:	d405      	bmi.n	800838a <_vfiprintf_r+0x2a>
 800837e:	89ab      	ldrh	r3, [r5, #12]
 8008380:	059a      	lsls	r2, r3, #22
 8008382:	d402      	bmi.n	800838a <_vfiprintf_r+0x2a>
 8008384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008386:	f7fe fa0e 	bl	80067a6 <__retarget_lock_acquire_recursive>
 800838a:	89ab      	ldrh	r3, [r5, #12]
 800838c:	071b      	lsls	r3, r3, #28
 800838e:	d501      	bpl.n	8008394 <_vfiprintf_r+0x34>
 8008390:	692b      	ldr	r3, [r5, #16]
 8008392:	b99b      	cbnz	r3, 80083bc <_vfiprintf_r+0x5c>
 8008394:	4629      	mov	r1, r5
 8008396:	4630      	mov	r0, r6
 8008398:	f000 f938 	bl	800860c <__swsetup_r>
 800839c:	b170      	cbz	r0, 80083bc <_vfiprintf_r+0x5c>
 800839e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083a0:	07dc      	lsls	r4, r3, #31
 80083a2:	d504      	bpl.n	80083ae <_vfiprintf_r+0x4e>
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	b01d      	add	sp, #116	@ 0x74
 80083aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ae:	89ab      	ldrh	r3, [r5, #12]
 80083b0:	0598      	lsls	r0, r3, #22
 80083b2:	d4f7      	bmi.n	80083a4 <_vfiprintf_r+0x44>
 80083b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083b6:	f7fe f9f7 	bl	80067a8 <__retarget_lock_release_recursive>
 80083ba:	e7f3      	b.n	80083a4 <_vfiprintf_r+0x44>
 80083bc:	2300      	movs	r3, #0
 80083be:	9309      	str	r3, [sp, #36]	@ 0x24
 80083c0:	2320      	movs	r3, #32
 80083c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80083ca:	2330      	movs	r3, #48	@ 0x30
 80083cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800857c <_vfiprintf_r+0x21c>
 80083d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083d4:	f04f 0901 	mov.w	r9, #1
 80083d8:	4623      	mov	r3, r4
 80083da:	469a      	mov	sl, r3
 80083dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083e0:	b10a      	cbz	r2, 80083e6 <_vfiprintf_r+0x86>
 80083e2:	2a25      	cmp	r2, #37	@ 0x25
 80083e4:	d1f9      	bne.n	80083da <_vfiprintf_r+0x7a>
 80083e6:	ebba 0b04 	subs.w	fp, sl, r4
 80083ea:	d00b      	beq.n	8008404 <_vfiprintf_r+0xa4>
 80083ec:	465b      	mov	r3, fp
 80083ee:	4622      	mov	r2, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	4630      	mov	r0, r6
 80083f4:	f7ff ffa2 	bl	800833c <__sfputs_r>
 80083f8:	3001      	adds	r0, #1
 80083fa:	f000 80a7 	beq.w	800854c <_vfiprintf_r+0x1ec>
 80083fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008400:	445a      	add	r2, fp
 8008402:	9209      	str	r2, [sp, #36]	@ 0x24
 8008404:	f89a 3000 	ldrb.w	r3, [sl]
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 809f 	beq.w	800854c <_vfiprintf_r+0x1ec>
 800840e:	2300      	movs	r3, #0
 8008410:	f04f 32ff 	mov.w	r2, #4294967295
 8008414:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008418:	f10a 0a01 	add.w	sl, sl, #1
 800841c:	9304      	str	r3, [sp, #16]
 800841e:	9307      	str	r3, [sp, #28]
 8008420:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008424:	931a      	str	r3, [sp, #104]	@ 0x68
 8008426:	4654      	mov	r4, sl
 8008428:	2205      	movs	r2, #5
 800842a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800842e:	4853      	ldr	r0, [pc, #332]	@ (800857c <_vfiprintf_r+0x21c>)
 8008430:	f7f7 fed6 	bl	80001e0 <memchr>
 8008434:	9a04      	ldr	r2, [sp, #16]
 8008436:	b9d8      	cbnz	r0, 8008470 <_vfiprintf_r+0x110>
 8008438:	06d1      	lsls	r1, r2, #27
 800843a:	bf44      	itt	mi
 800843c:	2320      	movmi	r3, #32
 800843e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008442:	0713      	lsls	r3, r2, #28
 8008444:	bf44      	itt	mi
 8008446:	232b      	movmi	r3, #43	@ 0x2b
 8008448:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800844c:	f89a 3000 	ldrb.w	r3, [sl]
 8008450:	2b2a      	cmp	r3, #42	@ 0x2a
 8008452:	d015      	beq.n	8008480 <_vfiprintf_r+0x120>
 8008454:	9a07      	ldr	r2, [sp, #28]
 8008456:	4654      	mov	r4, sl
 8008458:	2000      	movs	r0, #0
 800845a:	f04f 0c0a 	mov.w	ip, #10
 800845e:	4621      	mov	r1, r4
 8008460:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008464:	3b30      	subs	r3, #48	@ 0x30
 8008466:	2b09      	cmp	r3, #9
 8008468:	d94b      	bls.n	8008502 <_vfiprintf_r+0x1a2>
 800846a:	b1b0      	cbz	r0, 800849a <_vfiprintf_r+0x13a>
 800846c:	9207      	str	r2, [sp, #28]
 800846e:	e014      	b.n	800849a <_vfiprintf_r+0x13a>
 8008470:	eba0 0308 	sub.w	r3, r0, r8
 8008474:	fa09 f303 	lsl.w	r3, r9, r3
 8008478:	4313      	orrs	r3, r2
 800847a:	9304      	str	r3, [sp, #16]
 800847c:	46a2      	mov	sl, r4
 800847e:	e7d2      	b.n	8008426 <_vfiprintf_r+0xc6>
 8008480:	9b03      	ldr	r3, [sp, #12]
 8008482:	1d19      	adds	r1, r3, #4
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	9103      	str	r1, [sp, #12]
 8008488:	2b00      	cmp	r3, #0
 800848a:	bfbb      	ittet	lt
 800848c:	425b      	neglt	r3, r3
 800848e:	f042 0202 	orrlt.w	r2, r2, #2
 8008492:	9307      	strge	r3, [sp, #28]
 8008494:	9307      	strlt	r3, [sp, #28]
 8008496:	bfb8      	it	lt
 8008498:	9204      	strlt	r2, [sp, #16]
 800849a:	7823      	ldrb	r3, [r4, #0]
 800849c:	2b2e      	cmp	r3, #46	@ 0x2e
 800849e:	d10a      	bne.n	80084b6 <_vfiprintf_r+0x156>
 80084a0:	7863      	ldrb	r3, [r4, #1]
 80084a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084a4:	d132      	bne.n	800850c <_vfiprintf_r+0x1ac>
 80084a6:	9b03      	ldr	r3, [sp, #12]
 80084a8:	1d1a      	adds	r2, r3, #4
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	9203      	str	r2, [sp, #12]
 80084ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084b2:	3402      	adds	r4, #2
 80084b4:	9305      	str	r3, [sp, #20]
 80084b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800858c <_vfiprintf_r+0x22c>
 80084ba:	7821      	ldrb	r1, [r4, #0]
 80084bc:	2203      	movs	r2, #3
 80084be:	4650      	mov	r0, sl
 80084c0:	f7f7 fe8e 	bl	80001e0 <memchr>
 80084c4:	b138      	cbz	r0, 80084d6 <_vfiprintf_r+0x176>
 80084c6:	9b04      	ldr	r3, [sp, #16]
 80084c8:	eba0 000a 	sub.w	r0, r0, sl
 80084cc:	2240      	movs	r2, #64	@ 0x40
 80084ce:	4082      	lsls	r2, r0
 80084d0:	4313      	orrs	r3, r2
 80084d2:	3401      	adds	r4, #1
 80084d4:	9304      	str	r3, [sp, #16]
 80084d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084da:	4829      	ldr	r0, [pc, #164]	@ (8008580 <_vfiprintf_r+0x220>)
 80084dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084e0:	2206      	movs	r2, #6
 80084e2:	f7f7 fe7d 	bl	80001e0 <memchr>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d03f      	beq.n	800856a <_vfiprintf_r+0x20a>
 80084ea:	4b26      	ldr	r3, [pc, #152]	@ (8008584 <_vfiprintf_r+0x224>)
 80084ec:	bb1b      	cbnz	r3, 8008536 <_vfiprintf_r+0x1d6>
 80084ee:	9b03      	ldr	r3, [sp, #12]
 80084f0:	3307      	adds	r3, #7
 80084f2:	f023 0307 	bic.w	r3, r3, #7
 80084f6:	3308      	adds	r3, #8
 80084f8:	9303      	str	r3, [sp, #12]
 80084fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fc:	443b      	add	r3, r7
 80084fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008500:	e76a      	b.n	80083d8 <_vfiprintf_r+0x78>
 8008502:	fb0c 3202 	mla	r2, ip, r2, r3
 8008506:	460c      	mov	r4, r1
 8008508:	2001      	movs	r0, #1
 800850a:	e7a8      	b.n	800845e <_vfiprintf_r+0xfe>
 800850c:	2300      	movs	r3, #0
 800850e:	3401      	adds	r4, #1
 8008510:	9305      	str	r3, [sp, #20]
 8008512:	4619      	mov	r1, r3
 8008514:	f04f 0c0a 	mov.w	ip, #10
 8008518:	4620      	mov	r0, r4
 800851a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800851e:	3a30      	subs	r2, #48	@ 0x30
 8008520:	2a09      	cmp	r2, #9
 8008522:	d903      	bls.n	800852c <_vfiprintf_r+0x1cc>
 8008524:	2b00      	cmp	r3, #0
 8008526:	d0c6      	beq.n	80084b6 <_vfiprintf_r+0x156>
 8008528:	9105      	str	r1, [sp, #20]
 800852a:	e7c4      	b.n	80084b6 <_vfiprintf_r+0x156>
 800852c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008530:	4604      	mov	r4, r0
 8008532:	2301      	movs	r3, #1
 8008534:	e7f0      	b.n	8008518 <_vfiprintf_r+0x1b8>
 8008536:	ab03      	add	r3, sp, #12
 8008538:	9300      	str	r3, [sp, #0]
 800853a:	462a      	mov	r2, r5
 800853c:	4b12      	ldr	r3, [pc, #72]	@ (8008588 <_vfiprintf_r+0x228>)
 800853e:	a904      	add	r1, sp, #16
 8008540:	4630      	mov	r0, r6
 8008542:	f7fd fbd5 	bl	8005cf0 <_printf_float>
 8008546:	4607      	mov	r7, r0
 8008548:	1c78      	adds	r0, r7, #1
 800854a:	d1d6      	bne.n	80084fa <_vfiprintf_r+0x19a>
 800854c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800854e:	07d9      	lsls	r1, r3, #31
 8008550:	d405      	bmi.n	800855e <_vfiprintf_r+0x1fe>
 8008552:	89ab      	ldrh	r3, [r5, #12]
 8008554:	059a      	lsls	r2, r3, #22
 8008556:	d402      	bmi.n	800855e <_vfiprintf_r+0x1fe>
 8008558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800855a:	f7fe f925 	bl	80067a8 <__retarget_lock_release_recursive>
 800855e:	89ab      	ldrh	r3, [r5, #12]
 8008560:	065b      	lsls	r3, r3, #25
 8008562:	f53f af1f 	bmi.w	80083a4 <_vfiprintf_r+0x44>
 8008566:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008568:	e71e      	b.n	80083a8 <_vfiprintf_r+0x48>
 800856a:	ab03      	add	r3, sp, #12
 800856c:	9300      	str	r3, [sp, #0]
 800856e:	462a      	mov	r2, r5
 8008570:	4b05      	ldr	r3, [pc, #20]	@ (8008588 <_vfiprintf_r+0x228>)
 8008572:	a904      	add	r1, sp, #16
 8008574:	4630      	mov	r0, r6
 8008576:	f7fd fe53 	bl	8006220 <_printf_i>
 800857a:	e7e4      	b.n	8008546 <_vfiprintf_r+0x1e6>
 800857c:	08009226 	.word	0x08009226
 8008580:	08009230 	.word	0x08009230
 8008584:	08005cf1 	.word	0x08005cf1
 8008588:	0800833d 	.word	0x0800833d
 800858c:	0800922c 	.word	0x0800922c

08008590 <__swbuf_r>:
 8008590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008592:	460e      	mov	r6, r1
 8008594:	4614      	mov	r4, r2
 8008596:	4605      	mov	r5, r0
 8008598:	b118      	cbz	r0, 80085a2 <__swbuf_r+0x12>
 800859a:	6a03      	ldr	r3, [r0, #32]
 800859c:	b90b      	cbnz	r3, 80085a2 <__swbuf_r+0x12>
 800859e:	f7fd ffe9 	bl	8006574 <__sinit>
 80085a2:	69a3      	ldr	r3, [r4, #24]
 80085a4:	60a3      	str	r3, [r4, #8]
 80085a6:	89a3      	ldrh	r3, [r4, #12]
 80085a8:	071a      	lsls	r2, r3, #28
 80085aa:	d501      	bpl.n	80085b0 <__swbuf_r+0x20>
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	b943      	cbnz	r3, 80085c2 <__swbuf_r+0x32>
 80085b0:	4621      	mov	r1, r4
 80085b2:	4628      	mov	r0, r5
 80085b4:	f000 f82a 	bl	800860c <__swsetup_r>
 80085b8:	b118      	cbz	r0, 80085c2 <__swbuf_r+0x32>
 80085ba:	f04f 37ff 	mov.w	r7, #4294967295
 80085be:	4638      	mov	r0, r7
 80085c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c2:	6823      	ldr	r3, [r4, #0]
 80085c4:	6922      	ldr	r2, [r4, #16]
 80085c6:	1a98      	subs	r0, r3, r2
 80085c8:	6963      	ldr	r3, [r4, #20]
 80085ca:	b2f6      	uxtb	r6, r6
 80085cc:	4283      	cmp	r3, r0
 80085ce:	4637      	mov	r7, r6
 80085d0:	dc05      	bgt.n	80085de <__swbuf_r+0x4e>
 80085d2:	4621      	mov	r1, r4
 80085d4:	4628      	mov	r0, r5
 80085d6:	f7ff fd99 	bl	800810c <_fflush_r>
 80085da:	2800      	cmp	r0, #0
 80085dc:	d1ed      	bne.n	80085ba <__swbuf_r+0x2a>
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	60a3      	str	r3, [r4, #8]
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	1c5a      	adds	r2, r3, #1
 80085e8:	6022      	str	r2, [r4, #0]
 80085ea:	701e      	strb	r6, [r3, #0]
 80085ec:	6962      	ldr	r2, [r4, #20]
 80085ee:	1c43      	adds	r3, r0, #1
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d004      	beq.n	80085fe <__swbuf_r+0x6e>
 80085f4:	89a3      	ldrh	r3, [r4, #12]
 80085f6:	07db      	lsls	r3, r3, #31
 80085f8:	d5e1      	bpl.n	80085be <__swbuf_r+0x2e>
 80085fa:	2e0a      	cmp	r6, #10
 80085fc:	d1df      	bne.n	80085be <__swbuf_r+0x2e>
 80085fe:	4621      	mov	r1, r4
 8008600:	4628      	mov	r0, r5
 8008602:	f7ff fd83 	bl	800810c <_fflush_r>
 8008606:	2800      	cmp	r0, #0
 8008608:	d0d9      	beq.n	80085be <__swbuf_r+0x2e>
 800860a:	e7d6      	b.n	80085ba <__swbuf_r+0x2a>

0800860c <__swsetup_r>:
 800860c:	b538      	push	{r3, r4, r5, lr}
 800860e:	4b29      	ldr	r3, [pc, #164]	@ (80086b4 <__swsetup_r+0xa8>)
 8008610:	4605      	mov	r5, r0
 8008612:	6818      	ldr	r0, [r3, #0]
 8008614:	460c      	mov	r4, r1
 8008616:	b118      	cbz	r0, 8008620 <__swsetup_r+0x14>
 8008618:	6a03      	ldr	r3, [r0, #32]
 800861a:	b90b      	cbnz	r3, 8008620 <__swsetup_r+0x14>
 800861c:	f7fd ffaa 	bl	8006574 <__sinit>
 8008620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008624:	0719      	lsls	r1, r3, #28
 8008626:	d422      	bmi.n	800866e <__swsetup_r+0x62>
 8008628:	06da      	lsls	r2, r3, #27
 800862a:	d407      	bmi.n	800863c <__swsetup_r+0x30>
 800862c:	2209      	movs	r2, #9
 800862e:	602a      	str	r2, [r5, #0]
 8008630:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008634:	81a3      	strh	r3, [r4, #12]
 8008636:	f04f 30ff 	mov.w	r0, #4294967295
 800863a:	e033      	b.n	80086a4 <__swsetup_r+0x98>
 800863c:	0758      	lsls	r0, r3, #29
 800863e:	d512      	bpl.n	8008666 <__swsetup_r+0x5a>
 8008640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008642:	b141      	cbz	r1, 8008656 <__swsetup_r+0x4a>
 8008644:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008648:	4299      	cmp	r1, r3
 800864a:	d002      	beq.n	8008652 <__swsetup_r+0x46>
 800864c:	4628      	mov	r0, r5
 800864e:	f7fe ff07 	bl	8007460 <_free_r>
 8008652:	2300      	movs	r3, #0
 8008654:	6363      	str	r3, [r4, #52]	@ 0x34
 8008656:	89a3      	ldrh	r3, [r4, #12]
 8008658:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800865c:	81a3      	strh	r3, [r4, #12]
 800865e:	2300      	movs	r3, #0
 8008660:	6063      	str	r3, [r4, #4]
 8008662:	6923      	ldr	r3, [r4, #16]
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	89a3      	ldrh	r3, [r4, #12]
 8008668:	f043 0308 	orr.w	r3, r3, #8
 800866c:	81a3      	strh	r3, [r4, #12]
 800866e:	6923      	ldr	r3, [r4, #16]
 8008670:	b94b      	cbnz	r3, 8008686 <__swsetup_r+0x7a>
 8008672:	89a3      	ldrh	r3, [r4, #12]
 8008674:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800867c:	d003      	beq.n	8008686 <__swsetup_r+0x7a>
 800867e:	4621      	mov	r1, r4
 8008680:	4628      	mov	r0, r5
 8008682:	f000 f883 	bl	800878c <__smakebuf_r>
 8008686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800868a:	f013 0201 	ands.w	r2, r3, #1
 800868e:	d00a      	beq.n	80086a6 <__swsetup_r+0x9a>
 8008690:	2200      	movs	r2, #0
 8008692:	60a2      	str	r2, [r4, #8]
 8008694:	6962      	ldr	r2, [r4, #20]
 8008696:	4252      	negs	r2, r2
 8008698:	61a2      	str	r2, [r4, #24]
 800869a:	6922      	ldr	r2, [r4, #16]
 800869c:	b942      	cbnz	r2, 80086b0 <__swsetup_r+0xa4>
 800869e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80086a2:	d1c5      	bne.n	8008630 <__swsetup_r+0x24>
 80086a4:	bd38      	pop	{r3, r4, r5, pc}
 80086a6:	0799      	lsls	r1, r3, #30
 80086a8:	bf58      	it	pl
 80086aa:	6962      	ldrpl	r2, [r4, #20]
 80086ac:	60a2      	str	r2, [r4, #8]
 80086ae:	e7f4      	b.n	800869a <__swsetup_r+0x8e>
 80086b0:	2000      	movs	r0, #0
 80086b2:	e7f7      	b.n	80086a4 <__swsetup_r+0x98>
 80086b4:	2000001c 	.word	0x2000001c

080086b8 <_raise_r>:
 80086b8:	291f      	cmp	r1, #31
 80086ba:	b538      	push	{r3, r4, r5, lr}
 80086bc:	4605      	mov	r5, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	d904      	bls.n	80086cc <_raise_r+0x14>
 80086c2:	2316      	movs	r3, #22
 80086c4:	6003      	str	r3, [r0, #0]
 80086c6:	f04f 30ff 	mov.w	r0, #4294967295
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086ce:	b112      	cbz	r2, 80086d6 <_raise_r+0x1e>
 80086d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086d4:	b94b      	cbnz	r3, 80086ea <_raise_r+0x32>
 80086d6:	4628      	mov	r0, r5
 80086d8:	f000 f830 	bl	800873c <_getpid_r>
 80086dc:	4622      	mov	r2, r4
 80086de:	4601      	mov	r1, r0
 80086e0:	4628      	mov	r0, r5
 80086e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086e6:	f000 b817 	b.w	8008718 <_kill_r>
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d00a      	beq.n	8008704 <_raise_r+0x4c>
 80086ee:	1c59      	adds	r1, r3, #1
 80086f0:	d103      	bne.n	80086fa <_raise_r+0x42>
 80086f2:	2316      	movs	r3, #22
 80086f4:	6003      	str	r3, [r0, #0]
 80086f6:	2001      	movs	r0, #1
 80086f8:	e7e7      	b.n	80086ca <_raise_r+0x12>
 80086fa:	2100      	movs	r1, #0
 80086fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008700:	4620      	mov	r0, r4
 8008702:	4798      	blx	r3
 8008704:	2000      	movs	r0, #0
 8008706:	e7e0      	b.n	80086ca <_raise_r+0x12>

08008708 <raise>:
 8008708:	4b02      	ldr	r3, [pc, #8]	@ (8008714 <raise+0xc>)
 800870a:	4601      	mov	r1, r0
 800870c:	6818      	ldr	r0, [r3, #0]
 800870e:	f7ff bfd3 	b.w	80086b8 <_raise_r>
 8008712:	bf00      	nop
 8008714:	2000001c 	.word	0x2000001c

08008718 <_kill_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	4d07      	ldr	r5, [pc, #28]	@ (8008738 <_kill_r+0x20>)
 800871c:	2300      	movs	r3, #0
 800871e:	4604      	mov	r4, r0
 8008720:	4608      	mov	r0, r1
 8008722:	4611      	mov	r1, r2
 8008724:	602b      	str	r3, [r5, #0]
 8008726:	f7f9 fe41 	bl	80023ac <_kill>
 800872a:	1c43      	adds	r3, r0, #1
 800872c:	d102      	bne.n	8008734 <_kill_r+0x1c>
 800872e:	682b      	ldr	r3, [r5, #0]
 8008730:	b103      	cbz	r3, 8008734 <_kill_r+0x1c>
 8008732:	6023      	str	r3, [r4, #0]
 8008734:	bd38      	pop	{r3, r4, r5, pc}
 8008736:	bf00      	nop
 8008738:	20000998 	.word	0x20000998

0800873c <_getpid_r>:
 800873c:	f7f9 be2e 	b.w	800239c <_getpid>

08008740 <__swhatbuf_r>:
 8008740:	b570      	push	{r4, r5, r6, lr}
 8008742:	460c      	mov	r4, r1
 8008744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008748:	2900      	cmp	r1, #0
 800874a:	b096      	sub	sp, #88	@ 0x58
 800874c:	4615      	mov	r5, r2
 800874e:	461e      	mov	r6, r3
 8008750:	da0d      	bge.n	800876e <__swhatbuf_r+0x2e>
 8008752:	89a3      	ldrh	r3, [r4, #12]
 8008754:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008758:	f04f 0100 	mov.w	r1, #0
 800875c:	bf14      	ite	ne
 800875e:	2340      	movne	r3, #64	@ 0x40
 8008760:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008764:	2000      	movs	r0, #0
 8008766:	6031      	str	r1, [r6, #0]
 8008768:	602b      	str	r3, [r5, #0]
 800876a:	b016      	add	sp, #88	@ 0x58
 800876c:	bd70      	pop	{r4, r5, r6, pc}
 800876e:	466a      	mov	r2, sp
 8008770:	f000 f848 	bl	8008804 <_fstat_r>
 8008774:	2800      	cmp	r0, #0
 8008776:	dbec      	blt.n	8008752 <__swhatbuf_r+0x12>
 8008778:	9901      	ldr	r1, [sp, #4]
 800877a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800877e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008782:	4259      	negs	r1, r3
 8008784:	4159      	adcs	r1, r3
 8008786:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800878a:	e7eb      	b.n	8008764 <__swhatbuf_r+0x24>

0800878c <__smakebuf_r>:
 800878c:	898b      	ldrh	r3, [r1, #12]
 800878e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008790:	079d      	lsls	r5, r3, #30
 8008792:	4606      	mov	r6, r0
 8008794:	460c      	mov	r4, r1
 8008796:	d507      	bpl.n	80087a8 <__smakebuf_r+0x1c>
 8008798:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	6123      	str	r3, [r4, #16]
 80087a0:	2301      	movs	r3, #1
 80087a2:	6163      	str	r3, [r4, #20]
 80087a4:	b003      	add	sp, #12
 80087a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087a8:	ab01      	add	r3, sp, #4
 80087aa:	466a      	mov	r2, sp
 80087ac:	f7ff ffc8 	bl	8008740 <__swhatbuf_r>
 80087b0:	9f00      	ldr	r7, [sp, #0]
 80087b2:	4605      	mov	r5, r0
 80087b4:	4639      	mov	r1, r7
 80087b6:	4630      	mov	r0, r6
 80087b8:	f7fe fec6 	bl	8007548 <_malloc_r>
 80087bc:	b948      	cbnz	r0, 80087d2 <__smakebuf_r+0x46>
 80087be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c2:	059a      	lsls	r2, r3, #22
 80087c4:	d4ee      	bmi.n	80087a4 <__smakebuf_r+0x18>
 80087c6:	f023 0303 	bic.w	r3, r3, #3
 80087ca:	f043 0302 	orr.w	r3, r3, #2
 80087ce:	81a3      	strh	r3, [r4, #12]
 80087d0:	e7e2      	b.n	8008798 <__smakebuf_r+0xc>
 80087d2:	89a3      	ldrh	r3, [r4, #12]
 80087d4:	6020      	str	r0, [r4, #0]
 80087d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087da:	81a3      	strh	r3, [r4, #12]
 80087dc:	9b01      	ldr	r3, [sp, #4]
 80087de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80087e2:	b15b      	cbz	r3, 80087fc <__smakebuf_r+0x70>
 80087e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087e8:	4630      	mov	r0, r6
 80087ea:	f000 f81d 	bl	8008828 <_isatty_r>
 80087ee:	b128      	cbz	r0, 80087fc <__smakebuf_r+0x70>
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	f023 0303 	bic.w	r3, r3, #3
 80087f6:	f043 0301 	orr.w	r3, r3, #1
 80087fa:	81a3      	strh	r3, [r4, #12]
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	431d      	orrs	r5, r3
 8008800:	81a5      	strh	r5, [r4, #12]
 8008802:	e7cf      	b.n	80087a4 <__smakebuf_r+0x18>

08008804 <_fstat_r>:
 8008804:	b538      	push	{r3, r4, r5, lr}
 8008806:	4d07      	ldr	r5, [pc, #28]	@ (8008824 <_fstat_r+0x20>)
 8008808:	2300      	movs	r3, #0
 800880a:	4604      	mov	r4, r0
 800880c:	4608      	mov	r0, r1
 800880e:	4611      	mov	r1, r2
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	f7f9 fe2b 	bl	800246c <_fstat>
 8008816:	1c43      	adds	r3, r0, #1
 8008818:	d102      	bne.n	8008820 <_fstat_r+0x1c>
 800881a:	682b      	ldr	r3, [r5, #0]
 800881c:	b103      	cbz	r3, 8008820 <_fstat_r+0x1c>
 800881e:	6023      	str	r3, [r4, #0]
 8008820:	bd38      	pop	{r3, r4, r5, pc}
 8008822:	bf00      	nop
 8008824:	20000998 	.word	0x20000998

08008828 <_isatty_r>:
 8008828:	b538      	push	{r3, r4, r5, lr}
 800882a:	4d06      	ldr	r5, [pc, #24]	@ (8008844 <_isatty_r+0x1c>)
 800882c:	2300      	movs	r3, #0
 800882e:	4604      	mov	r4, r0
 8008830:	4608      	mov	r0, r1
 8008832:	602b      	str	r3, [r5, #0]
 8008834:	f7f9 fe2a 	bl	800248c <_isatty>
 8008838:	1c43      	adds	r3, r0, #1
 800883a:	d102      	bne.n	8008842 <_isatty_r+0x1a>
 800883c:	682b      	ldr	r3, [r5, #0]
 800883e:	b103      	cbz	r3, 8008842 <_isatty_r+0x1a>
 8008840:	6023      	str	r3, [r4, #0]
 8008842:	bd38      	pop	{r3, r4, r5, pc}
 8008844:	20000998 	.word	0x20000998

08008848 <_init>:
 8008848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884a:	bf00      	nop
 800884c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884e:	bc08      	pop	{r3}
 8008850:	469e      	mov	lr, r3
 8008852:	4770      	bx	lr

08008854 <_fini>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	bf00      	nop
 8008858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800885a:	bc08      	pop	{r3}
 800885c:	469e      	mov	lr, r3
 800885e:	4770      	bx	lr
