#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55a8b0f418a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a8b1009b10 .scope module, "int_csr_ce_fsm_dma_tb" "int_csr_ce_fsm_dma_tb" 3 5;
 .timescale -9 -12;
P_0x55a8b109fa40 .param/l "CLKDIV" 1 3 140, C4<000000010100>;
P_0x55a8b109fa80 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x55a8b109fac0 .param/l "CMD_CFG" 1 3 140, C4<000000100100>;
P_0x55a8b109fb00 .param/l "CMD_LEN" 1 3 140, C4<000000110000>;
P_0x55a8b109fb40 .param/l "CMD_OP" 1 3 140, C4<000000101000>;
P_0x55a8b109fb80 .param/l "CS_CTRL" 1 3 140, C4<000000011000>;
P_0x55a8b109fbc0 .param/l "CTRL" 1 3 140, C4<000000000100>;
P_0x55a8b109fc00 .param/l "DMA_ADDR" 1 3 141, C4<000000111100>;
P_0x55a8b109fc40 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x55a8b109fc80 .param/l "DMA_LEN" 1 3 141, C4<000001000000>;
L_0x55a8b10d7750 .functor OR 1, L_0x55a8b10d0280, L_0x55a8b10e2700, C4<0>, C4<0>;
L_0x7fbde28692a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b97e0_0 .net/2u *"_ivl_36", 28 0, L_0x7fbde28692a8;  1 drivers
v0x55a8b10bb840_0 .net "addr_bytes_w", 1 0, L_0x55a8b10d43a0;  1 drivers
v0x55a8b10bb900_0 .net "addr_lanes_w", 1 0, L_0x55a8b10d3ff0;  1 drivers
v0x55a8b10bb9d0_0 .net "burst_size_w", 3 0, L_0x55a8b10d5120;  1 drivers
v0x55a8b10bbae0_0 .var "clk", 0 0;
v0x55a8b10bbbd0_0 .net "clk_div_w", 2 0, L_0x55a8b10d2fc0;  1 drivers
v0x55a8b10bbce0_0 .net "cmd_addr_w", 31 0, L_0x55a8b0fcf790;  1 drivers
v0x55a8b10bbda0_0 .net "cmd_lanes_w", 1 0, L_0x55a8b10d3e10;  1 drivers
v0x55a8b10bbe60_0 .net "cmd_len_w", 31 0, v0x55a8b0ea8e30_0;  1 drivers
v0x55a8b10bbf20_0 .net "cmd_start_w", 0 0, L_0x55a8b10d2450;  1 drivers
v0x55a8b10bbfc0_0 .net "cmd_trigger_clr_w", 0 0, v0x55a8b0fff3b0_0;  1 drivers
v0x55a8b10bc0b0_0 .net "cpha_w", 0 0, L_0x55a8b10d2820;  1 drivers
v0x55a8b10bc150_0 .net "cpol_w", 0 0, L_0x55a8b10d2960;  1 drivers
v0x55a8b10bc1f0_0 .net "cs_auto_w", 0 0, L_0x55a8b10d3060;  1 drivers
v0x55a8b10bc2e0_0 .net "cs_n", 0 0, v0x55a8b10b50b0_0;  1 drivers
v0x55a8b10bc3d0_0 .net "data_lanes_w", 1 0, L_0x55a8b10d4120;  1 drivers
v0x55a8b10bc490_0 .net "dma_addr_w", 31 0, L_0x55a8b10d5630;  1 drivers
v0x55a8b10bc6b0_0 .net "dma_axi_err_w", 0 0, v0x55a8b10a7b20_0;  1 drivers
v0x55a8b10bc750_0 .net "dma_busy_w", 0 0, L_0x55a8b10e04d0;  1 drivers
v0x55a8b10bc840_0 .net "dma_dir_w", 0 0, L_0x55a8b10d5350;  1 drivers
v0x55a8b10bc930_0 .net "dma_done_set_w", 0 0, v0x55a8b10a8860_0;  1 drivers
v0x55a8b10bca20_0 .net "dma_en_w", 0 0, L_0x55a8b10d2ca0;  1 drivers
v0x55a8b10bcb10_0 .net "dma_len_w", 31 0, L_0x55a8b10d56a0;  1 drivers
v0x55a8b10bcc20_0 .net "dummy_cycles_w", 3 0, L_0x55a8b10d4760;  1 drivers
v0x55a8b10bcce0_0 .net "enable_w", 0 0, L_0x55a8b10d25b0;  1 drivers
v0x55a8b10bcd80_0 .net "extra_dummy_w", 7 0, L_0x55a8b10d5080;  1 drivers
v0x55a8b10bce70_0 .net "fifo_rx_empty_w", 0 0, L_0x55a8b10d74a0;  1 drivers
v0x55a8b10bcf10_0 .net "fifo_rx_full_w", 0 0, L_0x55a8b10d7340;  1 drivers
v0x55a8b10bcfb0_0 .net "fifo_rx_level_w", 4 0, L_0x55a8b10d7650;  1 drivers
v0x55a8b10bd0a0_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55a8b10d75e0;  1 drivers
v0x55a8b10bd160_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55a8b10d0280;  1 drivers
v0x55a8b10bd200_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55a8b10e2700;  1 drivers
v0x55a8b10bd2a0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55a8b10d01c0;  1 drivers
v0x55a8b10bd340_0 .net "fifo_tx_empty_w", 0 0, L_0x55a8b10d70a0;  1 drivers
v0x55a8b10bd3e0_0 .net "fifo_tx_full_w", 0 0, L_0x55a8b10d7000;  1 drivers
v0x55a8b10bd480_0 .net "fifo_tx_level_w", 4 0, L_0x55a8b10d7240;  1 drivers
v0x55a8b10bd570_0 .net "fifo_tx_rd_data_w", 31 0, L_0x55a8b10d71d0;  1 drivers
v0x55a8b10bd660_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55a8b10d00b0;  1 drivers
v0x55a8b10bd750_0 .net "fsm_done_w", 0 0, L_0x55a8b10d99d0;  1 drivers
v0x55a8b10bd7f0_0 .net "fsm_rx_data_w", 31 0, v0x55a8b10b6c90_0;  1 drivers
v0x55a8b10bd900_0 .net "fsm_rx_wen_w", 0 0, v0x55a8b10b6df0_0;  1 drivers
v0x55a8b10bd9f0_0 .net "fsm_start_w", 0 0, v0x55a8b0fd34b0_0;  1 drivers
v0x55a8b10bdae0_0 .net "fsm_tx_ren_w", 0 0, L_0x55a8b10df720;  1 drivers
v0x55a8b10bdbd0_0 .var/i "i", 31 0;
v0x55a8b10bdcb0_0 .net "incr_addr_w", 0 0, L_0x55a8b10d53f0;  1 drivers
o0x7fbde28ba798 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55a8b0f28bc0 .island tran;
p0x7fbde28ba798 .port I0x55a8b0f28bc0, o0x7fbde28ba798;
v0x55a8b10bdda0_0 .net8 "io", 3 0, p0x7fbde28ba798;  0 drivers, strength-aware
v0x55a8b10bde80_0 .net "is_write_w", 0 0, L_0x55a8b10d4890;  1 drivers
v0x55a8b10bdf70_0 .net "m_araddr", 31 0, L_0x55a8b10e1d50;  1 drivers
v0x55a8b10be080_0 .net "m_arready", 0 0, v0x55a8b10ba0f0_0;  1 drivers
v0x55a8b10be120_0 .net "m_arvalid", 0 0, L_0x55a8b10e1e10;  1 drivers
v0x55a8b10be210_0 .net "m_awaddr", 31 0, L_0x55a8b10e21c0;  1 drivers
v0x55a8b10be320_0 .net "m_awready", 0 0, v0x55a8b10ba470_0;  1 drivers
v0x55a8b10be3c0_0 .net "m_awvalid", 0 0, L_0x55a8b10e2230;  1 drivers
v0x55a8b10be4b0_0 .net "m_bready", 0 0, L_0x55a8b10e25b0;  1 drivers
v0x55a8b10be5a0_0 .net "m_bresp", 1 0, v0x55a8b10ba6a0_0;  1 drivers
v0x55a8b10be6b0_0 .net "m_bvalid", 0 0, v0x55a8b10ba770_0;  1 drivers
v0x55a8b10be750_0 .net "m_rdata", 31 0, v0x55a8b10bab70_0;  1 drivers
v0x55a8b10be810_0 .net "m_rready", 0 0, L_0x55a8b10e1ed0;  1 drivers
v0x55a8b10be900_0 .net "m_rresp", 1 0, v0x55a8b10baed0_0;  1 drivers
v0x55a8b10bea10_0 .net "m_rvalid", 0 0, v0x55a8b10baf70_0;  1 drivers
v0x55a8b10beab0_0 .net "m_wdata", 31 0, L_0x55a8b10e2360;  1 drivers
v0x55a8b10bebc0_0 .net "m_wready", 0 0, v0x55a8b10bb1c0_0;  1 drivers
v0x55a8b10bec60_0 .net "m_wstrb", 3 0, L_0x55a8b10e22f0;  1 drivers
v0x55a8b10bed70_0 .net "m_wvalid", 0 0, L_0x55a8b10e2420;  1 drivers
v0x55a8b10bee60_0 .net "mode_bits_w", 7 0, L_0x55a8b10d4bd0;  1 drivers
v0x55a8b10bef70_0 .net "mode_en_w", 0 0, L_0x55a8b10d4560;  1 drivers
v0x55a8b10bf060_0 .net "opcode_w", 7 0, L_0x55a8b10d4aa0;  1 drivers
v0x55a8b10bf120_0 .var "paddr", 11 0;
v0x55a8b10bf1e0_0 .var "penable", 0 0;
v0x55a8b10bf280_0 .net "prdata", 31 0, v0x55a8b0fded60_0;  1 drivers
L_0x7fbde2868018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a8b10bf320_0 .net "pready", 0 0, L_0x7fbde2868018;  1 drivers
v0x55a8b10bf3c0_0 .var "psel", 0 0;
v0x55a8b10bf460_0 .net "pslverr", 0 0, v0x55a8b0fde340_0;  1 drivers
v0x55a8b10bf500_0 .var "pstrb", 3 0;
v0x55a8b10bf5a0_0 .var "pwdata", 31 0;
v0x55a8b10bf640_0 .var "pwrite", 0 0;
v0x55a8b10bf6e0_0 .net "quad_en_w", 0 0, L_0x55a8b10d28c0;  1 drivers
v0x55a8b10bf7d0_0 .var "resetn", 0 0;
v0x55a8b10bf870_0 .net "sclk", 0 0, L_0x55a8b10d7db0;  1 drivers
v0x55a8b10bf960_0 .net "xip_en_w", 0 0, L_0x55a8b10d26a0;  1 drivers
L_0x55a8b10d5e80 .part L_0x55a8b10d7240, 0, 4;
L_0x55a8b10d5f20 .part L_0x55a8b10d7650, 0, 4;
L_0x55a8b10e0090 .concat [ 3 29 0 0], L_0x55a8b10d2fc0, L_0x7fbde28692a8;
p0x7fbde28b9178 .port I0x55a8b0f28bc0, L_0x55a8b10d8870;
 .tranvp 4 1 0, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b9178;
p0x7fbde28b91a8 .port I0x55a8b0f28bc0, L_0x55a8b10d8c00;
 .tranvp 4 1 1, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b91a8;
p0x7fbde28b91d8 .port I0x55a8b0f28bc0, L_0x55a8b10d8fe0;
 .tranvp 4 1 2, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b91d8;
p0x7fbde28b9208 .port I0x55a8b0f28bc0, L_0x55a8b10d93e0;
 .tranvp 4 1 3, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b9208;
p0x7fbde28b16a8 .port I0x55a8b0f28bc0, L_0x55a8b10e29a0;
 .tranvp 4 1 0, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b16a8;
p0x7fbde28b16d8 .port I0x55a8b0f28bc0, L_0x55a8b10e2d40;
 .tranvp 4 1 1, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b16d8;
p0x7fbde28b1708 .port I0x55a8b0f28bc0, L_0x55a8b10e3060;
 .tranvp 4 1 2, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b1708;
p0x7fbde28b1738 .port I0x55a8b0f28bc0, L_0x55a8b10e33b0;
 .tranvp 4 1 3, I0x55a8b0f28bc0, p0x7fbde28ba798 p0x7fbde28b1738;
S_0x55a8b10635e0 .scope task, "apb_write" "apb_write" 3 135, 3 135 0, S_0x55a8b1009b10;
 .timescale -9 -12;
v0x55a8b10703f0_0 .var "addr", 11 0;
v0x55a8b1019bd0_0 .var "data", 31 0;
E_0x55a8b0f2c000 .event posedge, v0x55a8b104f590_0;
TD_int_csr_ce_fsm_dma_tb.apb_write ;
    %wait E_0x55a8b0f2c000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10bf1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10bf640_0, 0;
    %load/vec4 v0x55a8b10703f0_0;
    %assign/vec4 v0x55a8b10bf120_0, 0;
    %load/vec4 v0x55a8b1019bd0_0;
    %assign/vec4 v0x55a8b10bf5a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b10bf500_0, 0;
    %wait E_0x55a8b0f2c000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10bf1e0_0, 0;
    %wait E_0x55a8b0f2c000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10bf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10bf640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a8b10bf120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10bf5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10bf500_0, 0;
    %end;
S_0x55a8b1063960 .scope module, "dev" "qspi_device" 3 126, 4 10 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55a8b104dff0 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x55a8b104e030 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x55a8b104e070 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x55a8b104e0b0 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x55a8b104e0f0 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x55a8b104e130 .param/l "ST_ADDR" 1 4 55, C4<0010>;
P_0x55a8b104e170 .param/l "ST_CMD" 1 4 54, C4<0001>;
P_0x55a8b104e1b0 .param/l "ST_DATA_READ" 1 4 58, C4<0101>;
P_0x55a8b104e1f0 .param/l "ST_DATA_WRITE" 1 4 59, C4<0110>;
P_0x55a8b104e230 .param/l "ST_DUMMY" 1 4 57, C4<0100>;
P_0x55a8b104e270 .param/l "ST_ERASE" 1 4 60, C4<0111>;
P_0x55a8b104e2b0 .param/l "ST_IDLE" 1 4 53, C4<0000>;
P_0x55a8b104e2f0 .param/l "ST_ID_READ" 1 4 62, C4<1001>;
P_0x55a8b104e330 .param/l "ST_MODE" 1 4 56, C4<0011>;
P_0x55a8b104e370 .param/l "ST_STATUS" 1 4 61, C4<1000>;
v0x55a8b0f2af70_0 .net *"_ivl_11", 0 0, L_0x55a8b10e2b60;  1 drivers
v0x55a8b0e24600_0 .net *"_ivl_13", 0 0, L_0x55a8b10e2c50;  1 drivers
o0x7fbde28b1168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b0d85540_0 name=_ivl_14
v0x55a8b0eb2ea0_0 .net *"_ivl_19", 0 0, L_0x55a8b10e2ed0;  1 drivers
v0x55a8b0ea9570_0 .net *"_ivl_21", 0 0, L_0x55a8b10e2fc0;  1 drivers
o0x7fbde28b11f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b0ea91c0_0 name=_ivl_22
v0x55a8b0e2e3f0_0 .net *"_ivl_27", 0 0, L_0x55a8b10e3200;  1 drivers
v0x55a8b0e2e7a0_0 .net *"_ivl_29", 0 0, L_0x55a8b10e32a0;  1 drivers
v0x55a8b0e24250_0 .net *"_ivl_3", 0 0, L_0x55a8b10e2860;  1 drivers
o0x7fbde28b12b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b1008a10_0 name=_ivl_30
v0x55a8b100c4f0_0 .net *"_ivl_5", 0 0, L_0x55a8b10e2900;  1 drivers
o0x7fbde28b1318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b104b340_0 name=_ivl_6
v0x55a8b0e99f80_0 .var "addr_reg", 23 0;
v0x55a8b0ee99d0_0 .var "bit_cnt", 31 0;
v0x55a8b0fcb840_0 .var "byte_cnt", 31 0;
v0x55a8b0fcc0f0_0 .var "cmd_reg", 7 0;
v0x55a8b1073660_0 .var "continuous_read", 0 0;
v0x55a8b1072500_0 .var "dummy_cycles", 4 0;
v0x55a8b10713a0_0 .var "erase_counter", 31 0;
v0x55a8b0fd0330_0 .var "id_idx", 1 0;
v0x55a8b1050240_0 .var "id_reg", 23 0;
v0x55a8b0ffca90_0 .net "io_di", 3 0, L_0x55a8b10e27c0;  1 drivers
v0x55a8b104e510_0 .var "io_do", 3 0;
v0x55a8b104ec90_0 .var "io_oe", 3 0;
v0x55a8b0ffe290_0 .var "lanes", 3 0;
v0x55a8b109aab0 .array "memory", 1048575 0, 7 0;
v0x55a8b109ac80_0 .var "mode_bits", 7 0;
v0x55a8b0ff9a30_0 .var "nxt_addr_reg", 31 0;
v0x55a8b0feffb0_0 .var "nxt_bit_cnt", 31 0;
v0x55a8b0fef600_0 .var "nxt_cmd_reg", 7 0;
v0x55a8b0feee50_0 .net "qspi_cs_n", 0 0, v0x55a8b10b50b0_0;  alias, 1 drivers
v0x55a8b100fde0_0 .net8 "qspi_io0", 0 0, p0x7fbde28b16a8;  1 drivers, strength-aware
v0x55a8b1038820_0 .net8 "qspi_io1", 0 0, p0x7fbde28b16d8;  1 drivers, strength-aware
v0x55a8b10388c0_0 .net8 "qspi_io2", 0 0, p0x7fbde28b1708;  1 drivers, strength-aware
v0x55a8b1034c50_0 .net8 "qspi_io3", 0 0, p0x7fbde28b1738;  1 drivers, strength-aware
v0x55a8b1034cf0_0 .net "qspi_sclk", 0 0, L_0x55a8b10d7db0;  alias, 1 drivers
v0x55a8b100c1e0_0 .var "shift_in", 7 0;
v0x55a8b106f280_0 .var "shift_out", 7 0;
v0x55a8b0ffe4b0_0 .var "state", 3 0;
v0x55a8b0ffe790_0 .var "status_reg", 7 0;
v0x55a8b1010170_0 .var "wip", 0 0;
E_0x55a8b0da9390/0 .event edge, v0x55a8b1010170_0, v0x55a8b100c1e0_0, v0x55a8b0ffca90_0, v0x55a8b0ee99d0_0;
E_0x55a8b0da9390/1 .event edge, v0x55a8b0e99f80_0, v0x55a8b0ffe290_0;
E_0x55a8b0da9390 .event/or E_0x55a8b0da9390/0, E_0x55a8b0da9390/1;
E_0x55a8b10a1030 .event posedge, v0x55a8b0feee50_0, v0x55a8b1034cf0_0;
E_0x55a8b10a1070 .event posedge, v0x55a8b1034cf0_0;
L_0x55a8b10e27c0 .concat [ 1 1 1 1], p0x7fbde28b16a8, p0x7fbde28b16d8, p0x7fbde28b1708, p0x7fbde28b1738;
L_0x55a8b10e2860 .part v0x55a8b104ec90_0, 0, 1;
L_0x55a8b10e2900 .part v0x55a8b104e510_0, 0, 1;
L_0x55a8b10e29a0 .functor MUXZ 1, o0x7fbde28b1318, L_0x55a8b10e2900, L_0x55a8b10e2860, C4<>;
L_0x55a8b10e2b60 .part v0x55a8b104ec90_0, 1, 1;
L_0x55a8b10e2c50 .part v0x55a8b104e510_0, 1, 1;
L_0x55a8b10e2d40 .functor MUXZ 1, o0x7fbde28b1168, L_0x55a8b10e2c50, L_0x55a8b10e2b60, C4<>;
L_0x55a8b10e2ed0 .part v0x55a8b104ec90_0, 2, 1;
L_0x55a8b10e2fc0 .part v0x55a8b104e510_0, 2, 1;
L_0x55a8b10e3060 .functor MUXZ 1, o0x7fbde28b11f8, L_0x55a8b10e2fc0, L_0x55a8b10e2ed0, C4<>;
L_0x55a8b10e3200 .part v0x55a8b104ec90_0, 3, 1;
L_0x55a8b10e32a0 .part v0x55a8b104e510_0, 3, 1;
L_0x55a8b10e33b0 .functor MUXZ 1, o0x7fbde28b12b8, L_0x55a8b10e32a0, L_0x55a8b10e3200, C4<>;
S_0x55a8b1063ce0 .scope begin, "$unm_blk_209" "$unm_blk_209" 4 74, 4 74 0, S_0x55a8b1063960;
 .timescale 0 0;
v0x55a8b1017910_0 .var/i "i", 31 0;
S_0x55a8b100da00 .scope begin, "$unm_blk_231" "$unm_blk_231" 4 167, 4 167 0, S_0x55a8b1063960;
 .timescale 0 0;
v0x55a8b10167b0_0 .var/i "j", 31 0;
S_0x55a8b100d710 .scope begin, "$unm_blk_240" "$unm_blk_240" 4 203, 4 203 0, S_0x55a8b1063960;
 .timescale 0 0;
v0x55a8b0edb540_0 .var/i "j", 31 0;
S_0x55a8b1015250 .scope module, "u_ce" "cmd_engine" 3 65, 5 6 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55a8b1008f60 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55a8b1008fa0 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55a8b1008fe0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55a8b10d6080 .functor BUFZ 2, v0x55a8b0ffd190_0, C4<00>, C4<00>, C4<00>;
L_0x55a8b10d6120 .functor BUFZ 2, v0x55a8b0fe0040_0, C4<00>, C4<00>, C4<00>;
L_0x55a8b10d61f0 .functor BUFZ 2, v0x55a8b105aff0_0, C4<00>, C4<00>, C4<00>;
L_0x55a8b10d62c0 .functor BUFZ 2, v0x55a8b10565f0_0, C4<00>, C4<00>, C4<00>;
L_0x55a8b10d63c0 .functor BUFZ 1, v0x55a8b0fd4aa0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d6490 .functor BUFZ 4, v0x55a8b105a860_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55a8b10d65a0 .functor NOT 1, v0x55a8b10539f0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d6640 .functor BUFZ 1, v0x55a8b0fd38a0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d6710 .functor BUFZ 1, v0x55a8b1013260_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d67e0 .functor BUFZ 1, v0x55a8b0fe8d10_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d6910 .functor BUFZ 8, v0x55a8b0fd41a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a8b10d69e0 .functor BUFZ 8, v0x55a8b0fd53a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a8b10d6b20 .functor BUFZ 32, v0x55a8b1061870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d6bf0 .functor BUFZ 32, v0x55a8b1050fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d6ab0 .functor BUFZ 3, v0x55a8b104f0b0_0, C4<000>, C4<000>, C4<000>;
L_0x55a8b10d6d70 .functor BUFZ 1, v0x55a8b1014e60_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d6ed0 .functor BUFZ 1, v0x55a8b1015690_0, C4<0>, C4<0>, C4<0>;
v0x55a8b0ecacb0_0 .net "addr_bytes_i", 1 0, L_0x55a8b10d43a0;  alias, 1 drivers
v0x55a8b100c940_0 .net "addr_bytes_o", 1 0, L_0x55a8b10d62c0;  1 drivers
v0x55a8b10565f0_0 .var "addr_bytes_r", 1 0;
v0x55a8b104fa90_0 .net "addr_lanes_i", 1 0, L_0x55a8b10d3ff0;  alias, 1 drivers
v0x55a8b0fcfb40_0 .net "addr_lanes_o", 1 0, L_0x55a8b10d6120;  1 drivers
v0x55a8b0fe0040_0 .var "addr_lanes_r", 1 0;
v0x55a8b1061ab0_0 .net "addr_o", 31 0, L_0x55a8b10d6b20;  1 drivers
v0x55a8b1061870_0 .var "addr_r", 31 0;
v0x55a8b0fffe20_0 .var "busy_o", 0 0;
v0x55a8b104f590_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  1 drivers
v0x55a8b104f650_0 .net "clk_div_i", 2 0, L_0x55a8b10d2fc0;  alias, 1 drivers
v0x55a8b109b190_0 .net "clk_div_o", 2 0, L_0x55a8b10d6ab0;  1 drivers
v0x55a8b104f0b0_0 .var "clk_div_r", 2 0;
v0x55a8b104f320_0 .net "cmd_addr_i", 31 0, L_0x55a8b0fcf790;  alias, 1 drivers
v0x55a8b104e6d0_0 .var "cmd_done_set_o", 0 0;
v0x55a8b104e790_0 .net "cmd_lanes_i", 1 0, L_0x55a8b10d3e10;  alias, 1 drivers
v0x55a8b10085d0_0 .net "cmd_lanes_o", 1 0, L_0x55a8b10d6080;  1 drivers
v0x55a8b0ffd190_0 .var "cmd_lanes_r", 1 0;
v0x55a8b0fff5f0_0 .net "cmd_len_i", 31 0, v0x55a8b0ea8e30_0;  alias, 1 drivers
v0x55a8b0fff2f0_0 .net "cmd_start_i", 0 0, L_0x55a8b10d2450;  alias, 1 drivers
v0x55a8b0fff3b0_0 .var "cmd_trigger_clr_o", 0 0;
v0x55a8b0ffede0_0 .net "cpha_i", 0 0, L_0x55a8b10d2820;  alias, 1 drivers
v0x55a8b0ffeea0_0 .net "cpha_o", 0 0, L_0x55a8b10d6ed0;  1 drivers
v0x55a8b1015690_0 .var "cpha_r", 0 0;
v0x55a8b1015730_0 .net "cpol_i", 0 0, L_0x55a8b10d2960;  alias, 1 drivers
v0x55a8b1014da0_0 .net "cpol_o", 0 0, L_0x55a8b10d6d70;  1 drivers
v0x55a8b1014e60_0 .var "cpol_r", 0 0;
v0x55a8b10148b0_0 .net "cs_auto_i", 0 0, L_0x55a8b10d3060;  alias, 1 drivers
v0x55a8b1014970_0 .net "cs_auto_o", 0 0, L_0x55a8b10d6710;  1 drivers
v0x55a8b1013260_0 .var "cs_auto_r", 0 0;
v0x55a8b1013300_0 .net "data_lanes_i", 1 0, L_0x55a8b10d4120;  alias, 1 drivers
v0x55a8b1061230_0 .net "data_lanes_o", 1 0, L_0x55a8b10d61f0;  1 drivers
v0x55a8b105aff0_0 .var "data_lanes_r", 1 0;
v0x55a8b0ed75e0_0 .net "dir_o", 0 0, L_0x55a8b10d65a0;  1 drivers
v0x55a8b0ed76a0_0 .net "done_i", 0 0, L_0x55a8b10d99d0;  alias, 1 drivers
v0x55a8b0ed7760_0 .net "dummy_cycles_i", 3 0, L_0x55a8b10d4760;  alias, 1 drivers
v0x55a8b105b090_0 .net "dummy_cycles_o", 3 0, L_0x55a8b10d6490;  1 drivers
v0x55a8b105a860_0 .var "dummy_cycles_r", 3 0;
v0x55a8b105a920_0 .net "extra_dummy_i", 7 0, L_0x55a8b10d5080;  alias, 1 drivers
v0x55a8b1055740_0 .var "extra_dummy_r", 7 0;
v0x55a8b1055800_0 .net "is_write_i", 0 0, L_0x55a8b10d4890;  alias, 1 drivers
v0x55a8b10539f0_0 .var "is_write_r", 0 0;
v0x55a8b1053ab0_0 .net "len_o", 31 0, L_0x55a8b10d6bf0;  1 drivers
v0x55a8b1050fe0_0 .var "len_r", 31 0;
v0x55a8b0fd5820_0 .net "mode_bits_i", 7 0, L_0x55a8b10d4bd0;  alias, 1 drivers
v0x55a8b0fceb60_0 .net "mode_bits_o", 7 0, L_0x55a8b10d69e0;  1 drivers
v0x55a8b0fd53a0_0 .var "mode_bits_r", 7 0;
v0x55a8b0fd4f20_0 .net "mode_en_i", 0 0, L_0x55a8b10d4560;  alias, 1 drivers
v0x55a8b0fd4fe0_0 .net "mode_en_o", 0 0, L_0x55a8b10d63c0;  1 drivers
v0x55a8b0fd4aa0_0 .var "mode_en_r", 0 0;
v0x55a8b0fd4b60_0 .net "opcode_i", 7 0, L_0x55a8b10d4aa0;  alias, 1 drivers
v0x55a8b0fd4620_0 .net "opcode_o", 7 0, L_0x55a8b10d6910;  1 drivers
v0x55a8b0fd41a0_0 .var "opcode_r", 7 0;
v0x55a8b0fd3d20_0 .net "quad_en_i", 0 0, L_0x55a8b10d28c0;  alias, 1 drivers
v0x55a8b0fd3de0_0 .net "quad_en_o", 0 0, L_0x55a8b10d6640;  1 drivers
v0x55a8b0fd38a0_0 .var "quad_en_r", 0 0;
v0x55a8b0fd3960_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  1 drivers
v0x55a8b0fd34b0_0 .var "start_o", 0 0;
v0x55a8b0fd3570_0 .var "state", 0 0;
L_0x7fbde2868720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fce720_0 .net "xip_cont_read_i", 0 0, L_0x7fbde2868720;  1 drivers
v0x55a8b0fce7e0_0 .net "xip_cont_read_o", 0 0, L_0x55a8b10d67e0;  1 drivers
v0x55a8b0fe8d10_0 .var "xip_cont_read_r", 0 0;
E_0x55a8b0f28900/0 .event negedge, v0x55a8b0fd3960_0;
E_0x55a8b0f28900/1 .event posedge, v0x55a8b104f590_0;
E_0x55a8b0f28900 .event/or E_0x55a8b0f28900/0, E_0x55a8b0f28900/1;
S_0x55a8b1009e00 .scope module, "u_csr" "csr" 3 42, 6 10 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55a8b10a2ce0 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55a8b10a2d20 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55a8b10a2d60 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55a8b10a2da0 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55a8b10a2de0 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55a8b10a2e20 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55a8b10a2e60 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55a8b10a2ea0 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55a8b10a2ee0 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55a8b10a2f20 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55a8b10a2f60 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55a8b10a2fa0 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55a8b10a2fe0 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55a8b10a3020 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55a8b10a3060 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55a8b10a30a0 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55a8b10a30e0 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55a8b10a3120 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55a8b10a3160 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55a8b10a31a0 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55a8b10a31e0 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55a8b10a3220 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55a8b10a3260 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55a8b10a32a0 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55a8b10a32e0 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55a8b10a3320 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55a8b10a3360 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55a8b0fef4a0 .functor NOT 1, v0x55a8b10bf1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b0fefe90 .functor AND 1, v0x55a8b10bf3c0_0, L_0x55a8b0fef4a0, C4<1>, C4<1>;
L_0x55a8b0ff98d0 .functor AND 1, v0x55a8b10bf3c0_0, v0x55a8b10bf1e0_0, C4<1>, C4<1>;
L_0x55a8b0fa7cd0 .functor AND 1, L_0x55a8b0ff98d0, v0x55a8b10bf640_0, C4<1>, C4<1>;
L_0x55a8b0fcbf90 .functor NOT 1, v0x55a8b10bf640_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10a1680 .functor AND 1, L_0x55a8b0ff98d0, L_0x55a8b0fcbf90, C4<1>, C4<1>;
L_0x55a8b10a16f0 .functor BUFZ 12, v0x55a8b10bf120_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55a8b10bfcc0 .functor AND 1, L_0x55a8b0fa7cd0, v0x55a8b1030df0_0, C4<1>, C4<1>;
L_0x55a8b10bfdd0 .functor NOT 1, v0x55a8b0fdb990_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10bfe40 .functor AND 1, L_0x55a8b10bfcc0, L_0x55a8b10bfdd0, C4<1>, C4<1>;
L_0x55a8b10d00b0 .functor AND 1, L_0x55a8b10bfe40, L_0x55a8b10cffc0, C4<1>, C4<1>;
L_0x55a8b10d01c0 .functor BUFZ 32, v0x55a8b10bf5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d02f0 .functor AND 1, L_0x55a8b10a1680, v0x55a8b1030df0_0, C4<1>, C4<1>;
L_0x55a8b10d04f0 .functor AND 1, L_0x55a8b10d02f0, L_0x55a8b10d0400, C4<1>, C4<1>;
L_0x55a8b10d0280 .functor AND 1, L_0x55a8b10d04f0, L_0x55a8b10d0680, C4<1>, C4<1>;
L_0x55a8b10d0990 .functor AND 1, L_0x55a8b10bfe40, L_0x55a8b10d0860, C4<1>, C4<1>;
L_0x55a8b10d0b80 .functor AND 1, L_0x55a8b10d0990, L_0x55a8b10d0a90, C4<1>, C4<1>;
L_0x55a8b10d0d70 .functor AND 1, L_0x55a8b10d0b80, L_0x55a8b10d0c90, C4<1>, C4<1>;
L_0x55a8b10d1010 .functor AND 1, L_0x55a8b10bfe40, L_0x55a8b10d0f20, C4<1>, C4<1>;
L_0x55a8b10d1170 .functor AND 1, L_0x55a8b10d1010, L_0x55a8b10d1080, C4<1>, C4<1>;
L_0x55a8b10d1710 .functor AND 1, L_0x55a8b10bfe40, L_0x55a8b10d15b0, C4<1>, C4<1>;
L_0x55a8b10d1900 .functor AND 1, L_0x55a8b10d1710, L_0x55a8b10d17d0, C4<1>, C4<1>;
L_0x55a8b10d16a0 .functor AND 1, L_0x55a8b10d0d70, L_0x55a8b10d14c0, C4<1>, C4<1>;
L_0x55a8b10d1f50 .functor NOT 1, L_0x55a8b10d1c90, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d20e0 .functor AND 1, L_0x55a8b10d16a0, L_0x55a8b10d1f50, C4<1>, C4<1>;
L_0x55a8b10d21f0 .functor NOT 1, L_0x55a8b10e04d0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d2340 .functor AND 1, L_0x55a8b10d20e0, L_0x55a8b10d21f0, C4<1>, C4<1>;
L_0x55a8b10d2450 .functor BUFZ 1, v0x55a8b0fff990_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b0fcf790 .functor BUFZ 32, v0x55a8b10023d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d5630 .functor BUFZ 32, v0x55a8b1013ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d56a0 .functor BUFZ 32, v0x55a8b10509a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d5bb0 .functor AND 5, L_0x55a8b10d58c0, L_0x55a8b10d5b10, C4<11111>, C4<11111>;
L_0x7fbde2868180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe2100_0 .net "CLKDIV_WMASK", 31 0, L_0x7fbde2868180;  1 drivers
L_0x7fbde28682a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe1cc0_0 .net "CMDCFG_WMASK", 31 0, L_0x7fbde28682a0;  1 drivers
L_0x7fbde2868330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe1820_0 .net "CMDDMY_WMASK", 31 0, L_0x7fbde2868330;  1 drivers
L_0x7fbde28682e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe18e0_0 .net "CMDOP_WMASK", 31 0, L_0x7fbde28682e8;  1 drivers
L_0x7fbde28681c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe13e0_0 .net "CSCTRL_WMASK", 31 0, L_0x7fbde28681c8;  1 drivers
L_0x7fbde2868138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe0fa0_0 .net "CTRL_WMASK", 31 0, L_0x7fbde2868138;  1 drivers
L_0x7fbde2868378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe0a30_0 .net "DMACFG_WMASK", 31 0, L_0x7fbde2868378;  1 drivers
L_0x7fbde2868210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe0590_0 .net "XIPCFG_WMASK", 31 0, L_0x7fbde2868210;  1 drivers
L_0x7fbde2868258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fcf6d0_0 .net "XIPCMD_WMASK", 31 0, L_0x7fbde2868258;  1 drivers
v0x55a8b10012c0_0 .net *"_ivl_0", 0 0, L_0x55a8b0fef4a0;  1 drivers
v0x55a8b0f8b820_0 .net *"_ivl_101", 0 0, L_0x55a8b10d1900;  1 drivers
v0x55a8b0f8b8e0_0 .net *"_ivl_103", 0 0, L_0x55a8b10d1a80;  1 drivers
v0x55a8b109aef0_0 .net *"_ivl_105", 0 0, L_0x55a8b10d1ba0;  1 drivers
v0x55a8b1050050_0 .net *"_ivl_108", 0 0, L_0x55a8b10d16a0;  1 drivers
v0x55a8b1060b40_0 .net *"_ivl_110", 0 0, L_0x55a8b10d1f50;  1 drivers
v0x55a8b1060c20_0 .net *"_ivl_112", 0 0, L_0x55a8b10d20e0;  1 drivers
v0x55a8b104ee60_0 .net *"_ivl_114", 0 0, L_0x55a8b10d21f0;  1 drivers
v0x55a8b104ef40_0 .net *"_ivl_18", 0 0, L_0x55a8b10bfcc0;  1 drivers
v0x55a8b100d260_0 .net *"_ivl_20", 0 0, L_0x55a8b10bfdd0;  1 drivers
v0x55a8b100d340_0 .net *"_ivl_201", 4 0, L_0x55a8b10d58c0;  1 drivers
v0x55a8b1056170_0 .net *"_ivl_203", 4 0, L_0x55a8b10d5b10;  1 drivers
v0x55a8b1056250_0 .net *"_ivl_204", 4 0, L_0x55a8b10d5bb0;  1 drivers
L_0x7fbde28680a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55a8b1052ec0_0 .net/2u *"_ivl_24", 11 0, L_0x7fbde28680a8;  1 drivers
v0x55a8b1052fa0_0 .net *"_ivl_26", 0 0, L_0x55a8b10cffc0;  1 drivers
v0x55a8b0fe86b0_0 .net *"_ivl_33", 0 0, L_0x55a8b10d02f0;  1 drivers
L_0x7fbde28680f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe8770_0 .net/2u *"_ivl_34", 11 0, L_0x7fbde28680f0;  1 drivers
v0x55a8b0fe82d0_0 .net *"_ivl_36", 0 0, L_0x55a8b10d0400;  1 drivers
v0x55a8b0fe8390_0 .net *"_ivl_39", 0 0, L_0x55a8b10d04f0;  1 drivers
v0x55a8b0fe6c20_0 .net *"_ivl_41", 0 0, L_0x55a8b10d0680;  1 drivers
L_0x7fbde28683c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe6ce0_0 .net/2u *"_ivl_62", 11 0, L_0x7fbde28683c0;  1 drivers
v0x55a8b0fe68d0_0 .net *"_ivl_64", 0 0, L_0x55a8b10d0860;  1 drivers
v0x55a8b0fe6970_0 .net *"_ivl_66", 0 0, L_0x55a8b10d0990;  1 drivers
v0x55a8b0fdd2b0_0 .net *"_ivl_69", 0 0, L_0x55a8b10d0a90;  1 drivers
v0x55a8b0e0cac0_0 .net *"_ivl_70", 0 0, L_0x55a8b10d0b80;  1 drivers
v0x55a8b0e0cba0_0 .net *"_ivl_73", 0 0, L_0x55a8b10d0c90;  1 drivers
L_0x7fbde2868408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a8b0e0cc80_0 .net/2u *"_ivl_76", 11 0, L_0x7fbde2868408;  1 drivers
v0x55a8b0fdd350_0 .net *"_ivl_78", 0 0, L_0x55a8b10d0f20;  1 drivers
v0x55a8b1000c40_0 .net *"_ivl_8", 0 0, L_0x55a8b0fcbf90;  1 drivers
v0x55a8b1000d20_0 .net *"_ivl_81", 0 0, L_0x55a8b10d1010;  1 drivers
v0x55a8b1000860_0 .net *"_ivl_83", 0 0, L_0x55a8b10d1080;  1 drivers
v0x55a8b1000940_0 .net *"_ivl_85", 0 0, L_0x55a8b10d1170;  1 drivers
v0x55a8b1000480_0 .net *"_ivl_87", 0 0, L_0x55a8b10d0e80;  1 drivers
v0x55a8b1000540_0 .net *"_ivl_89", 0 0, L_0x55a8b10d13c0;  1 drivers
L_0x7fbde2868450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a8b1003b10_0 .net/2u *"_ivl_92", 11 0, L_0x7fbde2868450;  1 drivers
v0x55a8b1003bf0_0 .net *"_ivl_94", 0 0, L_0x55a8b10d15b0;  1 drivers
v0x55a8b1003730_0 .net *"_ivl_97", 0 0, L_0x55a8b10d1710;  1 drivers
v0x55a8b10037f0_0 .net *"_ivl_99", 0 0, L_0x55a8b10d17d0;  1 drivers
v0x55a8b1000130_0 .net "a", 11 0, L_0x55a8b10a16f0;  1 drivers
v0x55a8b10001f0_0 .net "access_phase", 0 0, L_0x55a8b0ff98d0;  1 drivers
v0x55a8b1003350_0 .net "addr_bytes_o", 1 0, L_0x55a8b10d43a0;  alias, 1 drivers
v0x55a8b1003410_0 .net "addr_lanes_o", 1 0, L_0x55a8b10d3ff0;  alias, 1 drivers
v0x55a8b1002f70_0 .net "axi_err_i", 0 0, v0x55a8b10a7b20_0;  alias, 1 drivers
v0x55a8b1003010_0 .net "burst_size_o", 3 0, L_0x55a8b10d5120;  alias, 1 drivers
v0x55a8b1002b90_0 .net "busy_i", 0 0, L_0x55a8b10e04d0;  alias, 1 drivers
v0x55a8b1002c50_0 .net "clk_div_o", 2 0, L_0x55a8b10d2fc0;  alias, 1 drivers
v0x55a8b10027b0_0 .var "clk_div_reg", 31 0;
v0x55a8b1002870_0 .net "cmd_addr_o", 31 0, L_0x55a8b0fcf790;  alias, 1 drivers
v0x55a8b10023d0_0 .var "cmd_addr_reg", 31 0;
v0x55a8b1002470_0 .var "cmd_cfg_reg", 31 0;
L_0x7fbde28685b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b1001ff0_0 .net "cmd_done_i", 0 0, L_0x7fbde28685b8;  1 drivers
v0x55a8b10020b0_0 .var "cmd_done_latched", 0 0;
v0x55a8b1001c10_0 .net "cmd_done_set_i", 0 0, L_0x55a8b10d99d0;  alias, 1 drivers
v0x55a8b1001ce0_0 .var "cmd_dummy_reg", 31 0;
v0x55a8b1001830_0 .net "cmd_lanes_o", 1 0, L_0x55a8b10d3e10;  alias, 1 drivers
v0x55a8b1001920_0 .net "cmd_len_o", 31 0, v0x55a8b0ea8e30_0;  alias, 1 drivers
v0x55a8b0ea8e30_0 .var "cmd_len_reg", 31 0;
v0x55a8b1001020_0 .var "cmd_op_reg", 31 0;
v0x55a8b1001100_0 .net "cmd_start_o", 0 0, L_0x55a8b10d2450;  alias, 1 drivers
v0x55a8b0fff8f0_0 .net "cmd_trig_ok", 0 0, L_0x55a8b10d2340;  1 drivers
v0x55a8b0fff990_0 .var "cmd_trig_q", 0 0;
v0x55a8b0fff120_0 .net "cmd_trig_wr", 0 0, L_0x55a8b10d0d70;  1 drivers
v0x55a8b0fff1e0_0 .net "cmd_trigger_clr_i", 0 0, v0x55a8b0fff3b0_0;  alias, 1 drivers
v0x55a8b1019d70_0 .net "cpha_o", 0 0, L_0x55a8b10d2820;  alias, 1 drivers
v0x55a8b1019e40_0 .net "cpol_o", 0 0, L_0x55a8b10d2960;  alias, 1 drivers
v0x55a8b1018c10_0 .net "cs_auto_o", 0 0, L_0x55a8b10d3060;  alias, 1 drivers
v0x55a8b1018ce0_0 .var "cs_ctrl_reg", 31 0;
v0x55a8b1017ab0_0 .net "cs_delay_o", 1 0, L_0x55a8b10d3280;  1 drivers
v0x55a8b1017b50_0 .net "cs_level_o", 1 0, L_0x55a8b10d31e0;  1 drivers
v0x55a8b1016950_0 .net "ctrl_enable_n", 0 0, L_0x55a8b10d14c0;  1 drivers
v0x55a8b1016a10_0 .var "ctrl_reg", 31 0;
v0x55a8b1014350_0 .net "ctrl_xip_n", 0 0, L_0x55a8b10d1c90;  1 drivers
v0x55a8b1014410_0 .net "data_lanes_o", 1 0, L_0x55a8b10d4120;  alias, 1 drivers
v0x55a8b1013b00_0 .net "dma_addr_o", 31 0, L_0x55a8b10d5630;  alias, 1 drivers
v0x55a8b1013ba0_0 .var "dma_addr_reg", 31 0;
v0x55a8b1012ce0_0 .var "dma_cfg_reg", 31 0;
v0x55a8b1012da0_0 .net "dma_dir_o", 0 0, L_0x55a8b10d5350;  alias, 1 drivers
L_0x7fbde2868600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b10545b0_0 .net "dma_done_i", 0 0, L_0x7fbde2868600;  1 drivers
v0x55a8b1054650_0 .var "dma_done_latched", 0 0;
v0x55a8b10523d0_0 .net "dma_done_set_i", 0 0, v0x55a8b10a8860_0;  alias, 1 drivers
v0x55a8b1052490_0 .net "dma_en_o", 0 0, L_0x55a8b10d2ca0;  alias, 1 drivers
v0x55a8b10508e0_0 .net "dma_len_o", 31 0, L_0x55a8b10d56a0;  alias, 1 drivers
v0x55a8b10509a0_0 .var "dma_len_reg", 31 0;
v0x55a8b0fd9750_0 .net "dummy_cycles_o", 3 0, L_0x55a8b10d4760;  alias, 1 drivers
v0x55a8b0fd9840_0 .net "enable_o", 0 0, L_0x55a8b10d25b0;  alias, 1 drivers
v0x55a8b0fd74d0_0 .net "err_set_i", 0 0, v0x55a8b10a7b20_0;  alias, 1 drivers
v0x55a8b0fd7570_0 .var "err_stat_reg", 31 0;
v0x55a8b0fd16c0_0 .net "extra_dummy_o", 7 0, L_0x55a8b10d5080;  alias, 1 drivers
v0x55a8b0fd17b0_0 .net "fifo_rx_data_i", 31 0, L_0x55a8b10d75e0;  alias, 1 drivers
v0x55a8b0fd0c40_0 .var "fifo_rx_data_q", 31 0;
L_0x7fbde2868528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fd0d00_0 .net "fifo_rx_full_set_i", 0 0, L_0x7fbde2868528;  1 drivers
v0x55a8b0fce230_0 .var "fifo_rx_pop_seen", 0 0;
v0x55a8b0fce2d0_0 .net "fifo_rx_re_o", 0 0, L_0x55a8b10d0280;  alias, 1 drivers
v0x55a8b0fe7b30_0 .var "fifo_rx_re_q", 0 0;
v0x55a8b0fe7bf0_0 .net "fifo_tx_data_o", 31 0, L_0x55a8b10d01c0;  alias, 1 drivers
L_0x7fbde28684e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe5c40_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7fbde28684e0;  1 drivers
v0x55a8b0fe5d00_0 .net "fifo_tx_we_o", 0 0, L_0x55a8b10d00b0;  alias, 1 drivers
v0x55a8b0fe52f0_0 .net "hold_en_o", 0 0, L_0x55a8b10d2d40;  1 drivers
v0x55a8b0fe5390_0 .net "incr_addr_o", 0 0, L_0x55a8b10d53f0;  alias, 1 drivers
v0x55a8b0fe2ed0_0 .net "int_en_o", 4 0, L_0x55a8b10d5820;  1 drivers
v0x55a8b0fe2fb0_0 .var "int_en_reg", 31 0;
v0x55a8b0fe29c0_0 .var "int_stat_reg", 31 0;
v0x55a8b0fe2a80_0 .net "irq", 0 0, L_0x55a8b10d5c20;  1 drivers
v0x55a8b0fe2540_0 .net "is_write_o", 0 0, L_0x55a8b10d4890;  alias, 1 drivers
v0x55a8b0fe2610_0 .net "lsb_first_o", 0 0, L_0x55a8b10d2b40;  1 drivers
v0x55a8b0fdfbf0_0 .net "mode_bits_o", 7 0, L_0x55a8b10d4bd0;  alias, 1 drivers
v0x55a8b0fdfc90_0 .net "mode_en_cfg_o", 0 0, L_0x55a8b10d4560;  alias, 1 drivers
v0x55a8b0fdf6e0_0 .net "opcode_o", 7 0, L_0x55a8b10d4aa0;  alias, 1 drivers
L_0x7fbde2868690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fdf780_0 .net "overrun_i", 0 0, L_0x7fbde2868690;  1 drivers
v0x55a8b0fdf1d0_0 .net "paddr", 11 0, v0x55a8b10bf120_0;  1 drivers
v0x55a8b0fdf2b0_0 .net "pclk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b0fdecc0_0 .net "penable", 0 0, v0x55a8b10bf1e0_0;  1 drivers
v0x55a8b0fded60_0 .var "prdata", 31 0;
v0x55a8b0fde7b0_0 .net "pready", 0 0, L_0x7fbde2868018;  alias, 1 drivers
v0x55a8b0fde870_0 .net "presetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b0fde2a0_0 .net "psel", 0 0, v0x55a8b10bf3c0_0;  1 drivers
v0x55a8b0fde340_0 .var "pslverr", 0 0;
v0x55a8b0fddd90_0 .net "pstrb", 3 0, v0x55a8b10bf500_0;  1 drivers
L_0x7fbde2868060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fdde70_0 .net "pstrb_eff", 3 0, L_0x7fbde2868060;  1 drivers
v0x55a8b0fdd880_0 .net "pwdata", 31 0, v0x55a8b10bf5a0_0;  1 drivers
v0x55a8b0fdd920_0 .net "pwrite", 0 0, v0x55a8b10bf640_0;  1 drivers
v0x55a8b0fdcd00_0 .net "quad_en_o", 0 0, L_0x55a8b10d28c0;  alias, 1 drivers
v0x55a8b0fdcdd0_0 .net "read_phase", 0 0, L_0x55a8b10a1680;  1 drivers
v0x55a8b0fdb990_0 .var "ro_addr", 0 0;
v0x55a8b0fdba50_0 .net "rx_full_i", 0 0, L_0x55a8b10d7340;  alias, 1 drivers
v0x55a8b0fcf2d0_0 .net "rx_level_i", 3 0, L_0x55a8b10d5f20;  1 drivers
v0x55a8b0fcf3b0_0 .net "setup_phase", 0 0, L_0x55a8b0fefe90;  1 drivers
L_0x7fbde2868648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b1009770_0 .net "timeout_i", 0 0, L_0x7fbde2868648;  1 drivers
v0x55a8b1009830_0 .net "tx_empty_i", 0 0, L_0x55a8b10d70a0;  alias, 1 drivers
v0x55a8b101bd60_0 .net "tx_level_i", 3 0, L_0x55a8b10d5e80;  1 drivers
L_0x7fbde28686d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b101be40_0 .net "underrun_i", 0 0, L_0x7fbde28686d8;  1 drivers
v0x55a8b1030df0_0 .var "valid_addr", 0 0;
L_0x7fbde2868498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b1030eb0_0 .net "wp_en_o", 0 0, L_0x7fbde2868498;  1 drivers
v0x55a8b0fd30c0_0 .net "wr_ok", 0 0, L_0x55a8b10bfe40;  1 drivers
v0x55a8b0fd3180_0 .net "write_phase", 0 0, L_0x55a8b0fa7cd0;  1 drivers
L_0x7fbde2868570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b0fe9b80_0 .net "xip_active_i", 0 0, L_0x7fbde2868570;  1 drivers
v0x55a8b0fe9c40_0 .net "xip_addr_bytes_o", 1 0, L_0x55a8b10d3410;  1 drivers
v0x55a8b0fe65f0_0 .var "xip_cfg_reg", 31 0;
v0x55a8b0fe66d0_0 .var "xip_cmd_reg", 31 0;
v0x55a8b0e2dc30_0 .net "xip_cont_read_o", 0 0, L_0x55a8b10d36f0;  1 drivers
v0x55a8b0e2dcf0_0 .net "xip_data_lanes_o", 1 0, L_0x55a8b10d34b0;  1 drivers
v0x55a8b0e2ddd0_0 .net "xip_dummy_cycles_o", 3 0, L_0x55a8b10d3650;  1 drivers
v0x55a8b0e2deb0_0 .net "xip_en_o", 0 0, L_0x55a8b10d26a0;  alias, 1 drivers
v0x55a8b0e2df70_0 .net "xip_mode_bits_o", 7 0, L_0x55a8b10d3d70;  1 drivers
v0x55a8b0e2e050_0 .net "xip_mode_en_o", 0 0, L_0x55a8b10d38a0;  1 drivers
v0x55a8b0e23a50_0 .net "xip_read_op_o", 7 0, L_0x55a8b10d3b00;  1 drivers
v0x55a8b0e23b30_0 .net "xip_write_en_o", 0 0, L_0x55a8b10d3940;  1 drivers
v0x55a8b0e23bf0_0 .net "xip_write_op_o", 7 0, L_0x55a8b10d3ba0;  1 drivers
E_0x55a8b109ad60/0 .event edge, v0x55a8b0fdcdd0_0, v0x55a8b1030df0_0, v0x55a8b1000130_0, v0x55a8b1016a10_0;
E_0x55a8b109ad60/1 .event edge, v0x55a8b0fcf2d0_0, v0x55a8b101bd60_0, v0x55a8b1002b90_0, v0x55a8b0fe9b80_0;
E_0x55a8b109ad60/2 .event edge, v0x55a8b10020b0_0, v0x55a8b1054650_0, v0x55a8b0fe2fb0_0, v0x55a8b0fe29c0_0;
E_0x55a8b109ad60/3 .event edge, v0x55a8b10027b0_0, v0x55a8b1018ce0_0, v0x55a8b0fe65f0_0, v0x55a8b0fe66d0_0;
E_0x55a8b109ad60/4 .event edge, v0x55a8b1002470_0, v0x55a8b1001020_0, v0x55a8b10023d0_0, v0x55a8b0ea8e30_0;
E_0x55a8b109ad60/5 .event edge, v0x55a8b1001ce0_0, v0x55a8b1012ce0_0, v0x55a8b1013ba0_0, v0x55a8b10509a0_0;
E_0x55a8b109ad60/6 .event edge, v0x55a8b0fd0c40_0, v0x55a8b0fdba50_0, v0x55a8b1009830_0, v0x55a8b0fd7570_0;
E_0x55a8b109ad60 .event/or E_0x55a8b109ad60/0, E_0x55a8b109ad60/1, E_0x55a8b109ad60/2, E_0x55a8b109ad60/3, E_0x55a8b109ad60/4, E_0x55a8b109ad60/5, E_0x55a8b109ad60/6;
E_0x55a8b0ffe370/0 .event edge, v0x55a8b0fd3180_0, v0x55a8b1030df0_0, v0x55a8b0fdb990_0, v0x55a8b1000130_0;
E_0x55a8b0ffe370/1 .event edge, v0x55a8b0fdde70_0, v0x55a8b0fdd880_0, v0x55a8b1002b90_0;
E_0x55a8b0ffe370 .event/or E_0x55a8b0ffe370/0, E_0x55a8b0ffe370/1;
E_0x55a8b104ed70 .event edge, v0x55a8b1000130_0;
L_0x55a8b10cffc0 .cmp/eq 12, L_0x55a8b10a16f0, L_0x7fbde28680a8;
L_0x55a8b10d0400 .cmp/eq 12, L_0x55a8b10a16f0, L_0x7fbde28680f0;
L_0x55a8b10d0680 .reduce/nor v0x55a8b0fce230_0;
L_0x55a8b10d0860 .cmp/eq 12, L_0x55a8b10a16f0, L_0x7fbde28683c0;
L_0x55a8b10d0a90 .part L_0x7fbde2868060, 1, 1;
L_0x55a8b10d0c90 .part v0x55a8b10bf5a0_0, 8, 1;
L_0x55a8b10d0f20 .cmp/eq 12, L_0x55a8b10a16f0, L_0x7fbde2868408;
L_0x55a8b10d1080 .part L_0x7fbde2868060, 0, 1;
L_0x55a8b10d0e80 .part v0x55a8b10bf5a0_0, 0, 1;
L_0x55a8b10d13c0 .part v0x55a8b1016a10_0, 0, 1;
L_0x55a8b10d14c0 .functor MUXZ 1, L_0x55a8b10d13c0, L_0x55a8b10d0e80, L_0x55a8b10d1170, C4<>;
L_0x55a8b10d15b0 .cmp/eq 12, L_0x55a8b10a16f0, L_0x7fbde2868450;
L_0x55a8b10d17d0 .part L_0x7fbde2868060, 0, 1;
L_0x55a8b10d1a80 .part v0x55a8b10bf5a0_0, 1, 1;
L_0x55a8b10d1ba0 .part v0x55a8b1016a10_0, 1, 1;
L_0x55a8b10d1c90 .functor MUXZ 1, L_0x55a8b10d1ba0, L_0x55a8b10d1a80, L_0x55a8b10d1900, C4<>;
L_0x55a8b10d25b0 .part v0x55a8b1016a10_0, 0, 1;
L_0x55a8b10d26a0 .part v0x55a8b1016a10_0, 1, 1;
L_0x55a8b10d28c0 .part v0x55a8b1016a10_0, 2, 1;
L_0x55a8b10d2960 .part v0x55a8b1016a10_0, 3, 1;
L_0x55a8b10d2820 .part v0x55a8b1016a10_0, 4, 1;
L_0x55a8b10d2b40 .part v0x55a8b1016a10_0, 5, 1;
L_0x55a8b10d2ca0 .part v0x55a8b1016a10_0, 6, 1;
L_0x55a8b10d2d40 .part v0x55a8b1016a10_0, 9, 1;
L_0x55a8b10d2fc0 .part v0x55a8b10027b0_0, 0, 3;
L_0x55a8b10d3060 .part v0x55a8b1018ce0_0, 0, 1;
L_0x55a8b10d31e0 .part v0x55a8b1018ce0_0, 1, 2;
L_0x55a8b10d3280 .part v0x55a8b1018ce0_0, 3, 2;
L_0x55a8b10d3410 .part v0x55a8b0fe65f0_0, 0, 2;
L_0x55a8b10d34b0 .part v0x55a8b0fe65f0_0, 2, 2;
L_0x55a8b10d3650 .part v0x55a8b0fe65f0_0, 4, 4;
L_0x55a8b10d36f0 .part v0x55a8b0fe65f0_0, 8, 1;
L_0x55a8b10d38a0 .part v0x55a8b0fe65f0_0, 9, 1;
L_0x55a8b10d3940 .part v0x55a8b0fe65f0_0, 10, 1;
L_0x55a8b10d3b00 .part v0x55a8b0fe66d0_0, 0, 8;
L_0x55a8b10d3ba0 .part v0x55a8b0fe66d0_0, 8, 8;
L_0x55a8b10d3d70 .part v0x55a8b0fe66d0_0, 16, 8;
L_0x55a8b10d3e10 .part v0x55a8b1002470_0, 0, 2;
L_0x55a8b10d3ff0 .part v0x55a8b1002470_0, 2, 2;
L_0x55a8b10d4120 .part v0x55a8b1002470_0, 4, 2;
L_0x55a8b10d43a0 .part v0x55a8b1002470_0, 6, 2;
L_0x55a8b10d4560 .part v0x55a8b1002470_0, 13, 1;
L_0x55a8b10d4760 .part v0x55a8b1002470_0, 8, 4;
L_0x55a8b10d4890 .part v0x55a8b1002470_0, 12, 1;
L_0x55a8b10d4aa0 .part v0x55a8b1001020_0, 0, 8;
L_0x55a8b10d4bd0 .part v0x55a8b1001020_0, 8, 8;
L_0x55a8b10d5080 .part v0x55a8b1001ce0_0, 0, 8;
L_0x55a8b10d5120 .part v0x55a8b1012ce0_0, 0, 4;
L_0x55a8b10d5350 .part v0x55a8b1012ce0_0, 4, 1;
L_0x55a8b10d53f0 .part v0x55a8b1012ce0_0, 5, 1;
L_0x55a8b10d5820 .part v0x55a8b0fe2fb0_0, 0, 5;
L_0x55a8b10d58c0 .part v0x55a8b0fe2fb0_0, 0, 5;
L_0x55a8b10d5b10 .part v0x55a8b0fe29c0_0, 0, 5;
L_0x55a8b10d5c20 .reduce/or L_0x55a8b10d5bb0;
S_0x55a8b1063260 .scope begin, "$unm_blk_37" "$unm_blk_37" 6 314, 6 314 0, S_0x55a8b1009e00;
 .timescale 0 0;
v0x55a8b0fe3d50_0 .var "next_ctrl", 31 0;
S_0x55a8b0fd1bb0 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55a8b1009e00;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55a8b0fd1bb0
v0x55a8b0fe39d0_0 .var "cur", 31 0;
v0x55a8b0fe34b0_0 .var "data", 31 0;
TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb ;
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55a8b0fe34b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55a8b0fe39d0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x55a8b0fe34b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55a8b0fe39d0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x55a8b0fe34b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x55a8b0fe39d0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x55a8b0fe34b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x55a8b0fe39d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55a8b1061d60 .scope module, "u_dma" "dma_engine" 3 103, 7 16 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55a8b0f35f90 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55a8b0f35fd0 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55a8b0f36010 .param/l "S_DONE" 1 7 206, C4<101>;
P_0x55a8b0f36050 .param/l "S_IDLE" 1 7 201, C4<000>;
P_0x55a8b0f36090 .param/l "S_RUN_RD" 1 7 203, C4<010>;
P_0x55a8b0f360d0 .param/l "S_RUN_WR" 1 7 205, C4<100>;
P_0x55a8b0f36110 .param/l "S_WAIT_RD" 1 7 202, C4<001>;
P_0x55a8b0f36150 .param/l "S_WAIT_WR" 1 7 204, C4<011>;
P_0x55a8b0f36190 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<10000>;
P_0x55a8b0f361d0 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55a8b10e04d0 .functor AND 1, v0x55a8b10a83e0_0, L_0x55a8b10d2ca0, C4<1>, C4<1>;
L_0x55a8b10e0660 .functor NOT 1, v0x55a8b10a8930_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e06d0 .functor AND 1, L_0x55a8b10d2ca0, L_0x55a8b10e0660, C4<1>, C4<1>;
L_0x55a8b10e1370 .functor NOT 1, v0x55a8b10bf7d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e1b90 .functor NOT 1, v0x55a8b10bf7d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e1d50 .functor BUFZ 32, v0x55a8b0e872e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10e1e10 .functor BUFZ 1, v0x55a8b0e87460_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e1ed0 .functor BUFZ 1, v0x55a8b10a2180_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e1fe0 .functor BUFZ 32, v0x55a8b0f26500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10e20a0 .functor BUFZ 1, v0x55a8b10a4370_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e21c0 .functor BUFZ 32, v0x55a8b10a4a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10e2230 .functor BUFZ 1, v0x55a8b10a4bc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e2360 .functor BUFZ 32, v0x55a8b10a5ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10e2420 .functor BUFZ 1, v0x55a8b10a5e20_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e22f0 .functor BUFZ 4, v0x55a8b10a5d40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55a8b10e25b0 .functor BUFZ 1, v0x55a8b10a4d90_0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10e2700 .functor BUFZ 1, v0x55a8b10a54f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbde28692f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a4650_0 .net/2u *"_ivl_0", 4 0, L_0x7fbde28692f0;  1 drivers
v0x55a8b10a6300_0 .net *"_ivl_10", 0 0, L_0x55a8b10e0660;  1 drivers
v0x55a8b10a63e0_0 .net *"_ivl_16", 29 0, L_0x55a8b10e0740;  1 drivers
L_0x7fbde2869380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a64d0_0 .net *"_ivl_18", 1 0, L_0x7fbde2869380;  1 drivers
L_0x7fbde28693c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a65b0_0 .net/2u *"_ivl_20", 3 0, L_0x7fbde28693c8;  1 drivers
v0x55a8b10a6690_0 .net *"_ivl_22", 0 0, L_0x55a8b10e0990;  1 drivers
L_0x7fbde2869410 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6750_0 .net/2u *"_ivl_24", 3 0, L_0x7fbde2869410;  1 drivers
v0x55a8b10a6830_0 .net *"_ivl_28", 31 0, L_0x55a8b10e0c80;  1 drivers
L_0x7fbde2869458 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6910_0 .net *"_ivl_31", 27 0, L_0x7fbde2869458;  1 drivers
v0x55a8b10a69f0_0 .net *"_ivl_35", 3 0, L_0x55a8b10e0f50;  1 drivers
L_0x7fbde28694a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6ad0_0 .net/2u *"_ivl_38", 27 0, L_0x7fbde28694a0;  1 drivers
L_0x7fbde2869338 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6bb0_0 .net/2u *"_ivl_4", 4 0, L_0x7fbde2869338;  1 drivers
v0x55a8b10a6c90_0 .net *"_ivl_40", 31 0, L_0x55a8b10e1140;  1 drivers
v0x55a8b10a6d70_0 .net *"_ivl_44", 29 0, L_0x55a8b10e1280;  1 drivers
L_0x7fbde28694e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6e50_0 .net *"_ivl_46", 1 0, L_0x7fbde28694e8;  1 drivers
L_0x7fbde2869530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a6f30_0 .net/2u *"_ivl_48", 0 0, L_0x7fbde2869530;  1 drivers
L_0x7fbde2869578 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10a7010_0 .net/2u *"_ivl_52", 4 0, L_0x7fbde2869578;  1 drivers
v0x55a8b10a7200_0 .net *"_ivl_54", 4 0, L_0x55a8b10e1690;  1 drivers
v0x55a8b10a72e0_0 .var "addr_r", 31 0;
v0x55a8b10a73a0_0 .net "araddr_o", 31 0, L_0x55a8b10e1d50;  alias, 1 drivers
v0x55a8b10a7480_0 .net "araddr_w", 31 0, v0x55a8b0e872e0_0;  1 drivers
v0x55a8b10a7540_0 .net "arready_i", 0 0, v0x55a8b10ba0f0_0;  alias, 1 drivers
v0x55a8b10a75e0_0 .net "arvalid_o", 0 0, L_0x55a8b10e1e10;  alias, 1 drivers
v0x55a8b10a7680_0 .net "arvalid_w", 0 0, v0x55a8b0e87460_0;  1 drivers
v0x55a8b10a7750_0 .net "awaddr_o", 31 0, L_0x55a8b10e21c0;  alias, 1 drivers
v0x55a8b10a77f0_0 .net "awaddr_w", 31 0, v0x55a8b10a4a40_0;  1 drivers
v0x55a8b10a78e0_0 .net "awready_i", 0 0, v0x55a8b10ba470_0;  alias, 1 drivers
v0x55a8b10a79b0_0 .net "awvalid_o", 0 0, L_0x55a8b10e2230;  alias, 1 drivers
v0x55a8b10a7a50_0 .net "awvalid_w", 0 0, v0x55a8b10a4bc0_0;  1 drivers
v0x55a8b10a7b20_0 .var "axi_err_o", 0 0;
v0x55a8b10a7c10_0 .net "beats_level", 4 0, L_0x55a8b10e1520;  1 drivers
v0x55a8b10a7cb0_0 .net "beats_w", 3 0, L_0x55a8b10e0ff0;  1 drivers
v0x55a8b10a7d90_0 .net "bready_o", 0 0, L_0x55a8b10e25b0;  alias, 1 drivers
v0x55a8b10a7e50_0 .net "bready_w", 0 0, v0x55a8b10a4d90_0;  1 drivers
v0x55a8b10a7ef0_0 .net "bresp_i", 1 0, v0x55a8b10ba6a0_0;  alias, 1 drivers
v0x55a8b10a7fb0_0 .var "burst_len_r", 31 0;
v0x55a8b10a8090_0 .net "burst_size_i", 3 0, L_0x55a8b10d5120;  alias, 1 drivers
v0x55a8b10a8180_0 .var "burst_size_r", 3 0;
v0x55a8b10a8260_0 .net "burst_words_w", 3 0, L_0x55a8b10e0ab0;  1 drivers
v0x55a8b10a8340_0 .net "busy_o", 0 0, L_0x55a8b10e04d0;  alias, 1 drivers
v0x55a8b10a83e0_0 .var "busy_r", 0 0;
v0x55a8b10a8480_0 .net "bvalid_i", 0 0, v0x55a8b10ba770_0;  alias, 1 drivers
v0x55a8b10a8550_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10a85f0_0 .net "data_out_w", 31 0, v0x55a8b0f26500_0;  1 drivers
v0x55a8b10a86c0_0 .net "dma_addr_i", 31 0, L_0x55a8b10d5630;  alias, 1 drivers
v0x55a8b10a8790_0 .net "dma_dir_i", 0 0, L_0x55a8b10d5350;  alias, 1 drivers
v0x55a8b10a8860_0 .var "dma_done_set_o", 0 0;
v0x55a8b10a8930_0 .var "dma_en_d", 0 0;
v0x55a8b10a89d0_0 .net "dma_en_i", 0 0, L_0x55a8b10d2ca0;  alias, 1 drivers
v0x55a8b10a8aa0_0 .net "dma_len_i", 31 0, L_0x55a8b10d56a0;  alias, 1 drivers
v0x55a8b10a8b70_0 .net "fifo_rx_data_i", 31 0, L_0x55a8b10d75e0;  alias, 1 drivers
v0x55a8b10a8c10_0 .net "fifo_rx_re_o", 0 0, L_0x55a8b10e2700;  alias, 1 drivers
v0x55a8b10a8cb0_0 .net "fifo_tx_data_o", 31 0, L_0x55a8b10e1fe0;  1 drivers
v0x55a8b10a8d70_0 .net "fifo_tx_we_o", 0 0, L_0x55a8b10e20a0;  1 drivers
v0x55a8b10a8e30_0 .net "incr_addr_i", 0 0, L_0x55a8b10d53f0;  alias, 1 drivers
v0x55a8b10a8ed0_0 .var "incr_addr_r", 0 0;
v0x55a8b10a8f70_0 .net "len_w", 31 0, L_0x55a8b10e13e0;  1 drivers
v0x55a8b10a9050_0 .net "rd_done", 0 0, v0x55a8b0f265e0_0;  1 drivers
v0x55a8b10a9120_0 .net "rd_en_w", 0 0, v0x55a8b10a54f0_0;  1 drivers
v0x55a8b10a91f0_0 .var "rd_start", 0 0;
v0x55a8b10a92c0_0 .net "rdata_i", 31 0, v0x55a8b10bab70_0;  alias, 1 drivers
v0x55a8b10a9390_0 .var "rem_bytes_r", 31 0;
v0x55a8b10a9430_0 .net "rem_lt_burst", 0 0, L_0x55a8b10e0dc0;  1 drivers
v0x55a8b10a94d0_0 .net "rem_words_w", 31 0, L_0x55a8b10e0840;  1 drivers
v0x55a8b10a95b0_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b10a96a0_0 .net "rready_o", 0 0, L_0x55a8b10e1ed0;  alias, 1 drivers
v0x55a8b10a9760_0 .net "rready_w", 0 0, v0x55a8b10a2180_0;  1 drivers
v0x55a8b10a9830_0 .net "rresp_i", 1 0, v0x55a8b10baed0_0;  alias, 1 drivers
v0x55a8b10a98f0_0 .net "rvalid_i", 0 0, v0x55a8b10baf70_0;  alias, 1 drivers
v0x55a8b10a99c0_0 .net "rx_data_ok", 0 0, L_0x55a8b10e1950;  1 drivers
v0x55a8b10a9a60_0 .net "rx_empty", 0 0, L_0x55a8b10e0390;  1 drivers
v0x55a8b10a9b30_0 .net "rx_level_i", 4 0, L_0x55a8b10d7650;  alias, 1 drivers
v0x55a8b10a9bf0_0 .net "start_pulse", 0 0, L_0x55a8b10e06d0;  1 drivers
v0x55a8b10a9cb0_0 .var "state", 2 0;
v0x55a8b10a9d90_0 .net "tx_full", 0 0, L_0x55a8b10e02a0;  1 drivers
v0x55a8b10a9e60_0 .net "tx_level_i", 4 0, L_0x55a8b10d7240;  alias, 1 drivers
v0x55a8b10a9f20_0 .net "tx_space_ok", 0 0, L_0x55a8b10e17d0;  1 drivers
v0x55a8b10a9fe0_0 .net "wdata_o", 31 0, L_0x55a8b10e2360;  alias, 1 drivers
v0x55a8b10aa0c0_0 .net "wdata_w", 31 0, v0x55a8b10a5ac0_0;  1 drivers
v0x55a8b10aa1b0_0 .net "wr_done", 0 0, v0x55a8b10a5210_0;  1 drivers
v0x55a8b10aa280_0 .net "wr_en_w", 0 0, v0x55a8b10a4370_0;  1 drivers
v0x55a8b10aa350_0 .var "wr_start", 0 0;
v0x55a8b10aa420_0 .net "wready_i", 0 0, v0x55a8b10bb1c0_0;  alias, 1 drivers
v0x55a8b10aa4f0_0 .net "wstrb_o", 3 0, L_0x55a8b10e22f0;  alias, 1 drivers
v0x55a8b10aa590_0 .net "wstrb_w", 3 0, v0x55a8b10a5d40_0;  1 drivers
v0x55a8b10aa660_0 .net "wvalid_o", 0 0, L_0x55a8b10e2420;  alias, 1 drivers
v0x55a8b10aa700_0 .net "wvalid_w", 0 0, v0x55a8b10a5e20_0;  1 drivers
L_0x55a8b10e02a0 .cmp/eq 5, L_0x55a8b10d7240, L_0x7fbde28692f0;
L_0x55a8b10e0390 .cmp/eq 5, L_0x55a8b10d7650, L_0x7fbde2869338;
L_0x55a8b10e0740 .part v0x55a8b10a9390_0, 2, 30;
L_0x55a8b10e0840 .concat [ 30 2 0 0], L_0x55a8b10e0740, L_0x7fbde2869380;
L_0x55a8b10e0990 .cmp/eq 4, v0x55a8b10a8180_0, L_0x7fbde28693c8;
L_0x55a8b10e0ab0 .functor MUXZ 4, v0x55a8b10a8180_0, L_0x7fbde2869410, L_0x55a8b10e0990, C4<>;
L_0x55a8b10e0c80 .concat [ 4 28 0 0], L_0x55a8b10e0ab0, L_0x7fbde2869458;
L_0x55a8b10e0dc0 .cmp/gt 32, L_0x55a8b10e0c80, L_0x55a8b10e0840;
L_0x55a8b10e0f50 .part L_0x55a8b10e0840, 0, 4;
L_0x55a8b10e0ff0 .functor MUXZ 4, L_0x55a8b10e0ab0, L_0x55a8b10e0f50, L_0x55a8b10e0dc0, C4<>;
L_0x55a8b10e1140 .concat [ 4 28 0 0], L_0x55a8b10e0ff0, L_0x7fbde28694a0;
L_0x55a8b10e1280 .part L_0x55a8b10e1140, 0, 30;
L_0x55a8b10e13e0 .concat [ 2 30 0 0], L_0x7fbde28694e8, L_0x55a8b10e1280;
L_0x55a8b10e1520 .concat [ 4 1 0 0], L_0x55a8b10e0ff0, L_0x7fbde2869530;
L_0x55a8b10e1690 .arith/sub 5, L_0x7fbde2869578, L_0x55a8b10e1520;
L_0x55a8b10e17d0 .cmp/ge 5, L_0x55a8b10e1690, L_0x55a8b10d7240;
L_0x55a8b10e1950 .cmp/ge 5, L_0x55a8b10d7650, L_0x55a8b10e1520;
L_0x55a8b10e1a20 .part v0x55a8b10a7fb0_0, 0, 16;
L_0x55a8b10e1c30 .part v0x55a8b10a7fb0_0, 0, 16;
S_0x55a8b10620e0 .scope module, "u_axi_read_block" "axi_read_block" 7 143, 7 321 0, S_0x55a8b1061d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55a8b0edaeb0 .param/l "ADDR" 1 7 343, C4<01>;
P_0x55a8b0edaef0 .param/l "DATA" 1 7 343, C4<10>;
P_0x55a8b0edaf30 .param/l "IDLE" 1 7 343, C4<00>;
P_0x55a8b0edaf70 .param/l "RESP" 1 7 343, C4<11>;
v0x55a8b0ee8b50_0 .net "addr", 31 0, v0x55a8b10a72e0_0;  1 drivers
v0x55a8b0e87200_0 .var "addr_reg", 31 0;
v0x55a8b0e872e0_0 .var "araddr", 31 0;
v0x55a8b0e873a0_0 .net "arready", 0 0, v0x55a8b10ba0f0_0;  alias, 1 drivers
v0x55a8b0e87460_0 .var "arvalid", 0 0;
v0x55a8b0e87570_0 .var "arvalid_r", 0 0;
v0x55a8b0f26270_0 .var "busy", 0 0;
v0x55a8b0f26330_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b0f26420_0 .var "count", 15 0;
v0x55a8b0f26500_0 .var "data_out", 31 0;
v0x55a8b0f265e0_0 .var "done", 0 0;
v0x55a8b10a1f20_0 .net "full", 0 0, L_0x55a8b10e02a0;  alias, 1 drivers
v0x55a8b10a1fe0_0 .net "rdata", 31 0, v0x55a8b10bab70_0;  alias, 1 drivers
v0x55a8b10a20c0_0 .net "reset", 0 0, L_0x55a8b10e1370;  1 drivers
v0x55a8b10a2180_0 .var "rready", 0 0;
v0x55a8b10a2240_0 .net "rvalid", 0 0, v0x55a8b10baf70_0;  alias, 1 drivers
v0x55a8b10a2300_0 .net "start", 0 0, v0x55a8b10a91f0_0;  1 drivers
v0x55a8b10a23c0_0 .var "state", 1 0;
v0x55a8b10a42d0_0 .net "transfer_size", 15 0, L_0x55a8b10e1a20;  1 drivers
v0x55a8b10a4370_0 .var "wr_en", 0 0;
S_0x55a8b10627e0 .scope module, "u_axi_write_block" "axi_write_block" 7 162, 7 414 0, S_0x55a8b1061d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55a8b109b640 .param/l "ADDR" 1 7 443, C4<01>;
P_0x55a8b109b680 .param/l "DATA" 1 7 443, C4<10>;
P_0x55a8b109b6c0 .param/l "IDLE" 1 7 443, C4<00>;
P_0x55a8b109b700 .param/l "RESP" 1 7 443, C4<11>;
v0x55a8b10a48c0_0 .net "addr", 31 0, v0x55a8b10a72e0_0;  alias, 1 drivers
v0x55a8b10a4980_0 .var "addr_reg", 31 0;
v0x55a8b10a4a40_0 .var "awaddr", 31 0;
v0x55a8b10a4b00_0 .net "awready", 0 0, v0x55a8b10ba470_0;  alias, 1 drivers
v0x55a8b10a4bc0_0 .var "awvalid", 0 0;
v0x55a8b10a4cd0_0 .var "awvalid_r", 0 0;
v0x55a8b10a4d90_0 .var "bready", 0 0;
v0x55a8b10a4e50_0 .var "busy", 0 0;
v0x55a8b10a4f10_0 .net "bvalid", 0 0, v0x55a8b10ba770_0;  alias, 1 drivers
v0x55a8b10a4fd0_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10a5070_0 .var "count", 15 0;
v0x55a8b10a5150_0 .net "data_in", 31 0, L_0x55a8b10d75e0;  alias, 1 drivers
v0x55a8b10a5210_0 .var "done", 0 0;
v0x55a8b10a52b0_0 .net "empty", 0 0, L_0x55a8b10e0390;  alias, 1 drivers
v0x55a8b10a5370_0 .var "have_word", 0 0;
v0x55a8b10a5430_0 .var "hold_bready", 0 0;
v0x55a8b10a54f0_0 .var "rd_en", 0 0;
v0x55a8b10a56c0_0 .var "rd_pending", 0 0;
v0x55a8b10a5780_0 .net "reset", 0 0, L_0x55a8b10e1b90;  1 drivers
v0x55a8b10a5840_0 .net "start", 0 0, v0x55a8b10aa350_0;  1 drivers
v0x55a8b10a5900_0 .var "state", 1 0;
v0x55a8b10a59e0_0 .net "transfer_size", 15 0, L_0x55a8b10e1c30;  1 drivers
v0x55a8b10a5ac0_0 .var "wdata", 31 0;
v0x55a8b10a5ba0_0 .var "word_q", 31 0;
v0x55a8b10a5c80_0 .net "wready", 0 0, v0x55a8b10bb1c0_0;  alias, 1 drivers
v0x55a8b10a5d40_0 .var "wstrb", 3 0;
v0x55a8b10a5e20_0 .var "wvalid", 0 0;
v0x55a8b10a5ee0_0 .var "wvalid_r", 0 0;
S_0x55a8b1062b60 .scope module, "u_frx" "fifo_rx" 3 83, 8 2 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55a8b10a14a0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55a8b10a14e0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55a8b10d75e0 .functor BUFZ 32, v0x55a8b10ab600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d7650 .functor BUFZ 5, v0x55a8b10ab170_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fbde28687f8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10aaec0_0 .net/2u *"_ivl_0", 4 0, L_0x7fbde28687f8;  1 drivers
L_0x7fbde2868840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10aafc0_0 .net/2u *"_ivl_4", 4 0, L_0x7fbde2868840;  1 drivers
v0x55a8b10ab0a0_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10ab170_0 .var "count", 4 0;
v0x55a8b10ab230_0 .net "empty_o", 0 0, L_0x55a8b10d74a0;  alias, 1 drivers
v0x55a8b10ab340_0 .net "full_o", 0 0, L_0x55a8b10d7340;  alias, 1 drivers
v0x55a8b10ab3e0_0 .net "level_o", 4 0, L_0x55a8b10d7650;  alias, 1 drivers
v0x55a8b10ab4a0 .array "mem", 15 0, 31 0;
v0x55a8b10ab540_0 .net "rd_data_o", 31 0, L_0x55a8b10d75e0;  alias, 1 drivers
v0x55a8b10ab600_0 .var "rd_data_r", 31 0;
v0x55a8b10ab6e0_0 .net "rd_en_i", 0 0, L_0x55a8b10d7750;  1 drivers
v0x55a8b10ab7a0_0 .var "rd_ptr", 3 0;
v0x55a8b10ab880_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b10ab920_0 .net "wr_data_i", 31 0, v0x55a8b10b6c90_0;  alias, 1 drivers
v0x55a8b10aba00_0 .net "wr_en_i", 0 0, v0x55a8b10b6df0_0;  alias, 1 drivers
v0x55a8b10abac0_0 .var "wr_ptr", 3 0;
L_0x55a8b10d7340 .cmp/eq 5, v0x55a8b10ab170_0, L_0x7fbde28687f8;
L_0x55a8b10d74a0 .cmp/eq 5, v0x55a8b10ab170_0, L_0x7fbde2868840;
S_0x55a8b1062ee0 .scope module, "u_fsm" "qspi_fsm" 3 91, 9 7 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55a8b10abcc0 .param/l "ADDR_BIT" 1 9 221, C4<0011>;
P_0x55a8b10abd00 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x55a8b10abd40 .param/l "CMD_BIT" 1 9 220, C4<0010>;
P_0x55a8b10abd80 .param/l "CS_DONE" 1 9 226, C4<1000>;
P_0x55a8b10abdc0 .param/l "CS_HOLD" 1 9 225, C4<0111>;
P_0x55a8b10abe00 .param/l "CS_SETUP" 1 9 219, C4<0001>;
P_0x55a8b10abe40 .param/l "DATA_BIT" 1 9 224, C4<0110>;
P_0x55a8b10abe80 .param/l "DUMMY_BIT" 1 9 223, C4<0101>;
P_0x55a8b10abec0 .param/l "ERASE" 1 9 227, C4<1001>;
P_0x55a8b10abf00 .param/l "IDLE" 1 9 218, C4<0000>;
P_0x55a8b10abf40 .param/l "MODE_BIT" 1 9 222, C4<0100>;
P_0x55a8b10abf80 .param/l "POST_WRITE_HOLD_CYCLES" 1 9 244, +C4<00000000000000000000000000001000>;
P_0x55a8b10abfc0 .param/l "RD_SETUP" 1 9 229, C4<1011>;
P_0x55a8b10ac000 .param/l "WR_SETUP" 1 9 228, C4<1010>;
L_0x55a8b10d7e50 .functor XNOR 1, v0x55a8b10b7430_0, L_0x55a8b10d2960, C4<0>, C4<0>;
L_0x55a8b10d7ec0 .functor AND 1, v0x55a8b10b7130_0, L_0x55a8b10d7e50, C4<1>, C4<1>;
L_0x55a8b10d7fb0 .functor XOR 1, v0x55a8b10b7430_0, L_0x55a8b10d2960, C4<0>, C4<0>;
L_0x55a8b10d8070 .functor AND 1, v0x55a8b10b7130_0, L_0x55a8b10d7fb0, C4<1>, C4<1>;
L_0x55a8b10d83d0 .functor BUFZ 1, L_0x55a8b10d81b0, C4<0>, C4<0>, C4<0>;
L_0x55a8b10d8aa0 .functor AND 1, L_0x55a8b10d92a0, L_0x55a8b10d95d0, C4<1>, C4<1>;
L_0x55a8b10d99d0 .functor OR 1, L_0x55a8b10d8aa0, L_0x55a8b10d9890, C4<0>, C4<0>;
L_0x55a8b10d9fa0 .functor AND 1, L_0x55a8b10d9c90, L_0x55a8b10d9d80, C4<1>, C4<1>;
L_0x55a8b10da1a0 .functor AND 1, L_0x55a8b10d9fa0, L_0x55a8b10da100, C4<1>, C4<1>;
L_0x55a8b10da490 .functor AND 1, L_0x55a8b10da1a0, L_0x55a8b10da2b0, C4<1>, C4<1>;
L_0x55a8b10da6a0 .functor AND 1, L_0x55a8b10da490, L_0x55a8b10da600, C4<1>, C4<1>;
L_0x55a8b10da7b0 .functor AND 1, L_0x55a8b10da6a0, L_0x55a8b10d83d0, C4<1>, C4<1>;
L_0x55a8b10dabc0 .functor AND 1, L_0x55a8b10da7b0, L_0x55a8b10dacb0, C4<1>, C4<1>;
L_0x55a8b10db070 .functor AND 1, L_0x55a8b10dabc0, L_0x55a8b10dafd0, C4<1>, C4<1>;
L_0x55a8b10da8c0 .functor AND 1, L_0x55a8b10db200, L_0x55a8b10d83d0, C4<1>, C4<1>;
L_0x55a8b10db680 .functor AND 1, L_0x55a8b10da8c0, L_0x55a8b10db8c0, C4<1>, C4<1>;
L_0x55a8b10dbd10 .functor AND 1, L_0x55a8b10db680, L_0x55a8b10dbae0, C4<1>, C4<1>;
L_0x55a8b10dbf10 .functor AND 1, L_0x55a8b10dbd10, L_0x55a8b10dbe20, C4<1>, C4<1>;
L_0x55a8b10dc300 .functor AND 1, L_0x55a8b10dbf10, L_0x55a8b10dc0c0, C4<1>, C4<1>;
L_0x55a8b10dc4b0 .functor AND 1, L_0x55a8b10dc300, L_0x55a8b10dc410, C4<1>, C4<1>;
L_0x55a8b10dc670 .functor OR 1, L_0x55a8b10db070, L_0x55a8b10dc4b0, C4<0>, C4<0>;
L_0x55a8b10dc930 .functor AND 1, L_0x55a8b10dc020, L_0x55a8b10d83d0, C4<1>, C4<1>;
L_0x55a8b10dcbf0 .functor AND 1, L_0x55a8b10dc930, L_0x55a8b10dce20, C4<1>, C4<1>;
L_0x55a8b10dd270 .functor AND 1, L_0x55a8b10dcbf0, L_0x55a8b10dd000, C4<1>, C4<1>;
L_0x55a8b10dd540 .functor AND 1, L_0x55a8b10dd270, L_0x55a8b10dd450, C4<1>, C4<1>;
L_0x55a8b10dd880 .functor AND 1, L_0x55a8b10dd540, L_0x55a8b10dd650, C4<1>, C4<1>;
L_0x55a8b10dda70 .functor OR 1, L_0x55a8b10dc670, L_0x55a8b10dd880, C4<0>, C4<0>;
L_0x55a8b10ddc70 .functor AND 1, L_0x55a8b10ddb80, L_0x55a8b10d83d0, C4<1>, C4<1>;
L_0x55a8b10de0b0 .functor AND 1, L_0x55a8b10ddc70, L_0x55a8b10dde20, C4<1>, C4<1>;
L_0x55a8b10de2b0 .functor AND 1, L_0x55a8b10de0b0, L_0x55a8b10de1c0, C4<1>, C4<1>;
L_0x55a8b10de710 .functor AND 1, L_0x55a8b10de2b0, L_0x55a8b10de4c0, C4<1>, C4<1>;
L_0x55a8b10de820 .functor OR 1, L_0x55a8b10dda70, L_0x55a8b10de710, C4<0>, C4<0>;
L_0x55a8b10dee30 .functor AND 1, L_0x55a8b10dea40, L_0x55a8b10deea0, C4<1>, C4<1>;
L_0x55a8b10df2f0 .functor AND 1, L_0x55a8b10dee30, L_0x55a8b10df3b0, C4<1>, C4<1>;
L_0x55a8b10df8e0 .functor AND 1, L_0x55a8b10df2f0, L_0x55a8b10df840, C4<1>, C4<1>;
L_0x55a8b10df9f0 .functor OR 1, L_0x55a8b10de820, L_0x55a8b10df8e0, C4<0>, C4<0>;
L_0x55a8b10df720 .functor AND 1, L_0x55a8b10d9b20, L_0x55a8b10df9f0, C4<1>, C4<1>;
L_0x7fbde2868888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ad3f0_0 .net/2u *"_ivl_0", 1 0, L_0x7fbde2868888;  1 drivers
L_0x7fbde2868960 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ad4f0_0 .net/2u *"_ivl_10", 5 0, L_0x7fbde2868960;  1 drivers
L_0x7fbde2868b58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ad5d0_0 .net/2u *"_ivl_100", 3 0, L_0x7fbde2868b58;  1 drivers
v0x55a8b10ad6c0_0 .net *"_ivl_102", 0 0, L_0x55a8b10da2b0;  1 drivers
v0x55a8b10ad780_0 .net *"_ivl_105", 0 0, L_0x55a8b10da490;  1 drivers
L_0x7fbde2868ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ad890_0 .net/2u *"_ivl_106", 31 0, L_0x7fbde2868ba0;  1 drivers
v0x55a8b10ad970_0 .net *"_ivl_108", 0 0, L_0x55a8b10da600;  1 drivers
v0x55a8b10ada30_0 .net *"_ivl_111", 0 0, L_0x55a8b10da6a0;  1 drivers
v0x55a8b10adaf0_0 .net *"_ivl_113", 0 0, L_0x55a8b10da7b0;  1 drivers
L_0x7fbde2868be8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10adbb0_0 .net/2u *"_ivl_114", 2 0, L_0x7fbde2868be8;  1 drivers
v0x55a8b10adc90_0 .net *"_ivl_116", 5 0, L_0x55a8b10da930;  1 drivers
v0x55a8b10add70_0 .net *"_ivl_118", 5 0, L_0x55a8b10dab20;  1 drivers
L_0x7fbde28689a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ade50_0 .net/2u *"_ivl_12", 5 0, L_0x7fbde28689a8;  1 drivers
L_0x7fbde2868c30 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10adf30_0 .net/2u *"_ivl_120", 5 0, L_0x7fbde2868c30;  1 drivers
v0x55a8b10ae010_0 .net *"_ivl_122", 0 0, L_0x55a8b10dacb0;  1 drivers
v0x55a8b10ae0d0_0 .net *"_ivl_125", 0 0, L_0x55a8b10dabc0;  1 drivers
v0x55a8b10ae190_0 .net *"_ivl_127", 0 0, L_0x55a8b10dafd0;  1 drivers
v0x55a8b10ae250_0 .net *"_ivl_129", 0 0, L_0x55a8b10db070;  1 drivers
L_0x7fbde2868c78 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ae310_0 .net/2u *"_ivl_130", 3 0, L_0x7fbde2868c78;  1 drivers
v0x55a8b10ae3f0_0 .net *"_ivl_132", 0 0, L_0x55a8b10db200;  1 drivers
v0x55a8b10ae4b0_0 .net *"_ivl_135", 0 0, L_0x55a8b10da8c0;  1 drivers
L_0x7fbde2868cc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10ae570_0 .net/2u *"_ivl_136", 2 0, L_0x7fbde2868cc0;  1 drivers
v0x55a8b10ae650_0 .net *"_ivl_138", 5 0, L_0x55a8b10db4a0;  1 drivers
v0x55a8b10ae730_0 .net *"_ivl_14", 5 0, L_0x55a8b10d7a30;  1 drivers
v0x55a8b10ae810_0 .net *"_ivl_140", 5 0, L_0x55a8b10db5e0;  1 drivers
v0x55a8b10ae8f0_0 .net *"_ivl_142", 0 0, L_0x55a8b10db8c0;  1 drivers
v0x55a8b10ae9b0_0 .net *"_ivl_145", 0 0, L_0x55a8b10db680;  1 drivers
v0x55a8b10aea70_0 .net *"_ivl_147", 0 0, L_0x55a8b10dbae0;  1 drivers
v0x55a8b10aeb30_0 .net *"_ivl_149", 0 0, L_0x55a8b10dbd10;  1 drivers
L_0x7fbde2868d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10aebf0_0 .net/2u *"_ivl_150", 3 0, L_0x7fbde2868d08;  1 drivers
v0x55a8b10aecd0_0 .net *"_ivl_152", 0 0, L_0x55a8b10dbe20;  1 drivers
v0x55a8b10aed90_0 .net *"_ivl_155", 0 0, L_0x55a8b10dbf10;  1 drivers
L_0x7fbde2868d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10aee50_0 .net/2u *"_ivl_156", 31 0, L_0x7fbde2868d50;  1 drivers
v0x55a8b10aef30_0 .net *"_ivl_158", 0 0, L_0x55a8b10dc0c0;  1 drivers
v0x55a8b10aeff0_0 .net *"_ivl_161", 0 0, L_0x55a8b10dc300;  1 drivers
v0x55a8b10af0b0_0 .net *"_ivl_163", 0 0, L_0x55a8b10dc410;  1 drivers
v0x55a8b10af170_0 .net *"_ivl_165", 0 0, L_0x55a8b10dc4b0;  1 drivers
v0x55a8b10af230_0 .net *"_ivl_167", 0 0, L_0x55a8b10dc670;  1 drivers
L_0x7fbde2868d98 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55a8b10af2f0_0 .net/2u *"_ivl_168", 3 0, L_0x7fbde2868d98;  1 drivers
v0x55a8b10af3d0_0 .net *"_ivl_170", 0 0, L_0x55a8b10dc020;  1 drivers
v0x55a8b10af490_0 .net *"_ivl_173", 0 0, L_0x55a8b10dc930;  1 drivers
L_0x7fbde2868de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10af550_0 .net/2u *"_ivl_174", 2 0, L_0x7fbde2868de0;  1 drivers
v0x55a8b10af630_0 .net *"_ivl_176", 5 0, L_0x55a8b10dcab0;  1 drivers
v0x55a8b10af710_0 .net *"_ivl_178", 5 0, L_0x55a8b10dcb50;  1 drivers
L_0x7fbde2868e28 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10af7f0_0 .net/2u *"_ivl_180", 5 0, L_0x7fbde2868e28;  1 drivers
v0x55a8b10af8d0_0 .net *"_ivl_182", 0 0, L_0x55a8b10dce20;  1 drivers
v0x55a8b10af990_0 .net *"_ivl_185", 0 0, L_0x55a8b10dcbf0;  1 drivers
L_0x7fbde2868e70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10afa50_0 .net/2u *"_ivl_186", 3 0, L_0x7fbde2868e70;  1 drivers
v0x55a8b10afb30_0 .net *"_ivl_188", 0 0, L_0x55a8b10dd000;  1 drivers
v0x55a8b10afbf0_0 .net *"_ivl_191", 0 0, L_0x55a8b10dd270;  1 drivers
L_0x7fbde2868eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10afcb0_0 .net/2u *"_ivl_192", 31 0, L_0x7fbde2868eb8;  1 drivers
v0x55a8b10afd90_0 .net *"_ivl_194", 0 0, L_0x55a8b10dd450;  1 drivers
v0x55a8b10afe50_0 .net *"_ivl_197", 0 0, L_0x55a8b10dd540;  1 drivers
v0x55a8b10aff10_0 .net *"_ivl_199", 0 0, L_0x55a8b10dd650;  1 drivers
v0x55a8b10affd0_0 .net *"_ivl_2", 0 0, L_0x55a8b10d77c0;  1 drivers
v0x55a8b10b0090_0 .net *"_ivl_20", 0 0, L_0x55a8b10d7e50;  1 drivers
v0x55a8b10b0150_0 .net *"_ivl_201", 0 0, L_0x55a8b10dd880;  1 drivers
v0x55a8b10b0210_0 .net *"_ivl_203", 0 0, L_0x55a8b10dda70;  1 drivers
L_0x7fbde2868f00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b02d0_0 .net/2u *"_ivl_204", 3 0, L_0x7fbde2868f00;  1 drivers
v0x55a8b10b03b0_0 .net *"_ivl_206", 0 0, L_0x55a8b10ddb80;  1 drivers
v0x55a8b10b0470_0 .net *"_ivl_209", 0 0, L_0x55a8b10ddc70;  1 drivers
L_0x7fbde2868f48 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b0530_0 .net/2u *"_ivl_210", 3 0, L_0x7fbde2868f48;  1 drivers
v0x55a8b10b0610_0 .net *"_ivl_212", 0 0, L_0x55a8b10dde20;  1 drivers
v0x55a8b10b06d0_0 .net *"_ivl_215", 0 0, L_0x55a8b10de0b0;  1 drivers
L_0x7fbde2868f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b0790_0 .net/2u *"_ivl_216", 31 0, L_0x7fbde2868f90;  1 drivers
v0x55a8b10b0c80_0 .net *"_ivl_218", 0 0, L_0x55a8b10de1c0;  1 drivers
v0x55a8b10b0d40_0 .net *"_ivl_221", 0 0, L_0x55a8b10de2b0;  1 drivers
v0x55a8b10b0e00_0 .net *"_ivl_223", 0 0, L_0x55a8b10de4c0;  1 drivers
v0x55a8b10b0ec0_0 .net *"_ivl_225", 0 0, L_0x55a8b10de710;  1 drivers
v0x55a8b10b0f80_0 .net *"_ivl_227", 0 0, L_0x55a8b10de820;  1 drivers
L_0x7fbde2868fd8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b1040_0 .net/2u *"_ivl_228", 3 0, L_0x7fbde2868fd8;  1 drivers
v0x55a8b10b1120_0 .net *"_ivl_230", 0 0, L_0x55a8b10dea40;  1 drivers
L_0x7fbde2869020 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b11e0_0 .net/2u *"_ivl_232", 2 0, L_0x7fbde2869020;  1 drivers
v0x55a8b10b12c0_0 .net *"_ivl_234", 5 0, L_0x55a8b10deb30;  1 drivers
v0x55a8b10b13a0_0 .net *"_ivl_236", 5 0, L_0x55a8b10ded90;  1 drivers
L_0x7fbde2869068 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b1480_0 .net/2u *"_ivl_238", 5 0, L_0x7fbde2869068;  1 drivers
v0x55a8b10b1560_0 .net *"_ivl_24", 0 0, L_0x55a8b10d7fb0;  1 drivers
v0x55a8b10b1620_0 .net *"_ivl_240", 0 0, L_0x55a8b10deea0;  1 drivers
v0x55a8b10b16e0_0 .net *"_ivl_243", 0 0, L_0x55a8b10dee30;  1 drivers
L_0x7fbde28690b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b17a0_0 .net/2u *"_ivl_244", 31 0, L_0x7fbde28690b0;  1 drivers
v0x55a8b10b1880_0 .net *"_ivl_246", 31 0, L_0x55a8b10df250;  1 drivers
v0x55a8b10b1960_0 .net *"_ivl_248", 0 0, L_0x55a8b10df3b0;  1 drivers
v0x55a8b10b1a20_0 .net *"_ivl_251", 0 0, L_0x55a8b10df2f0;  1 drivers
v0x55a8b10b1ae0_0 .net *"_ivl_253", 0 0, L_0x55a8b10df840;  1 drivers
v0x55a8b10b1ba0_0 .net *"_ivl_255", 0 0, L_0x55a8b10df8e0;  1 drivers
v0x55a8b10b1c60_0 .net *"_ivl_257", 0 0, L_0x55a8b10df9f0;  1 drivers
v0x55a8b10b1d20_0 .net *"_ivl_37", 0 0, L_0x55a8b10d8610;  1 drivers
v0x55a8b10b1e00_0 .net *"_ivl_39", 0 0, L_0x55a8b10d8710;  1 drivers
L_0x7fbde28688d0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b1ee0_0 .net/2u *"_ivl_4", 5 0, L_0x7fbde28688d0;  1 drivers
o0x7fbde28b88d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b10b1fc0_0 name=_ivl_40
v0x55a8b10b20a0_0 .net *"_ivl_45", 0 0, L_0x55a8b10d89b0;  1 drivers
v0x55a8b10b2180_0 .net *"_ivl_47", 0 0, L_0x55a8b10d8b10;  1 drivers
o0x7fbde28b8968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b10b2260_0 name=_ivl_48
v0x55a8b10b2340_0 .net *"_ivl_53", 0 0, L_0x55a8b10d8e10;  1 drivers
v0x55a8b10b2420_0 .net *"_ivl_55", 0 0, L_0x55a8b10d8eb0;  1 drivers
o0x7fbde28b89f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b10b2500_0 name=_ivl_56
L_0x7fbde2868918 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b25e0_0 .net/2u *"_ivl_6", 1 0, L_0x7fbde2868918;  1 drivers
v0x55a8b10b26c0_0 .net *"_ivl_61", 0 0, L_0x55a8b10d9170;  1 drivers
v0x55a8b10b27a0_0 .net *"_ivl_63", 0 0, L_0x55a8b10d9340;  1 drivers
o0x7fbde28b8ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a8b10b2880_0 name=_ivl_64
L_0x7fbde28689f0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b2960_0 .net/2u *"_ivl_68", 3 0, L_0x7fbde28689f0;  1 drivers
v0x55a8b10b2a40_0 .net *"_ivl_70", 0 0, L_0x55a8b10d92a0;  1 drivers
L_0x7fbde2868a38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b2b00_0 .net/2u *"_ivl_72", 7 0, L_0x7fbde2868a38;  1 drivers
v0x55a8b10b2be0_0 .net *"_ivl_74", 0 0, L_0x55a8b10d95d0;  1 drivers
v0x55a8b10b2ca0_0 .net *"_ivl_77", 0 0, L_0x55a8b10d8aa0;  1 drivers
L_0x7fbde2868a80 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b2d60_0 .net/2u *"_ivl_78", 3 0, L_0x7fbde2868a80;  1 drivers
v0x55a8b10b2e40_0 .net *"_ivl_8", 0 0, L_0x55a8b10d78e0;  1 drivers
v0x55a8b10b2f00_0 .net *"_ivl_80", 0 0, L_0x55a8b10d9890;  1 drivers
v0x55a8b10b2fc0_0 .net *"_ivl_85", 0 0, L_0x55a8b10d9b20;  1 drivers
L_0x7fbde2868ac8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b3080_0 .net/2u *"_ivl_86", 3 0, L_0x7fbde2868ac8;  1 drivers
v0x55a8b10b3160_0 .net *"_ivl_88", 0 0, L_0x55a8b10d9c90;  1 drivers
L_0x7fbde2868b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b3220_0 .net/2u *"_ivl_90", 5 0, L_0x7fbde2868b10;  1 drivers
v0x55a8b10b3300_0 .net *"_ivl_92", 0 0, L_0x55a8b10d9d80;  1 drivers
v0x55a8b10b33c0_0 .net *"_ivl_95", 0 0, L_0x55a8b10d9fa0;  1 drivers
v0x55a8b10b3480_0 .net *"_ivl_97", 0 0, L_0x55a8b10da100;  1 drivers
v0x55a8b10b3540_0 .net *"_ivl_99", 0 0, L_0x55a8b10da1a0;  1 drivers
v0x55a8b10b3600_0 .net "addr", 31 0, L_0x55a8b0fcf790;  alias, 1 drivers
v0x55a8b10b36c0_0 .net "addr_bits", 5 0, L_0x55a8b10d7bf0;  1 drivers
v0x55a8b10b37a0_0 .net "addr_bytes_sel", 1 0, L_0x55a8b10d43a0;  alias, 1 drivers
v0x55a8b10b38b0_0 .var "addr_lanes_eff", 2 0;
v0x55a8b10b3990_0 .net "addr_lanes_sel", 1 0, L_0x55a8b10d3ff0;  alias, 1 drivers
v0x55a8b10b3aa0_0 .var "bit_cnt", 5 0;
v0x55a8b10b3b80_0 .var "bit_cnt_n", 5 0;
v0x55a8b10b3c60_0 .net "bit_tick", 0 0, L_0x55a8b10d83d0;  1 drivers
v0x55a8b10b3d20_0 .var "byte_cnt", 31 0;
v0x55a8b10b3e00_0 .var "byte_cnt_n", 31 0;
v0x55a8b10b3ee0_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10b3f80_0 .net "clk_div", 31 0, L_0x55a8b10e0090;  1 drivers
v0x55a8b10b4060_0 .var "cmd_lanes_eff", 2 0;
v0x55a8b10b4950_0 .net "cmd_lanes_sel", 1 0, L_0x55a8b10d3e10;  alias, 1 drivers
v0x55a8b10b4a60_0 .net "cmd_opcode", 7 0, L_0x55a8b10d4aa0;  alias, 1 drivers
v0x55a8b10b4b70_0 .net "cpha", 0 0, L_0x55a8b10d2820;  alias, 1 drivers
v0x55a8b10b4c60_0 .net "cpol", 0 0, L_0x55a8b10d2960;  alias, 1 drivers
L_0x7fbde28691d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b4d50_0 .net "cs_auto", 0 0, L_0x7fbde28691d0;  1 drivers
v0x55a8b10b4e10_0 .var "cs_cnt", 7 0;
v0x55a8b10b4ef0_0 .var "cs_cnt_n", 7 0;
o0x7fbde28b9028 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55a8b10b4fd0_0 .net "cs_delay", 1 0, o0x7fbde28b9028;  0 drivers
v0x55a8b10b50b0_0 .var "cs_n", 0 0;
v0x55a8b10b5150_0 .var "cs_n_n", 0 0;
v0x55a8b10b51f0_0 .var "data_lanes_eff", 2 0;
v0x55a8b10b52d0_0 .net "data_lanes_sel", 1 0, L_0x55a8b10d4120;  alias, 1 drivers
L_0x7fbde2869140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b53e0_0 .net "dir", 0 0, L_0x7fbde2869140;  1 drivers
v0x55a8b10b54a0_0 .net "done", 0 0, L_0x55a8b10d99d0;  alias, 1 drivers
v0x55a8b10b5590_0 .var "dummy_cnt", 3 0;
v0x55a8b10b5670_0 .var "dummy_cnt_n", 3 0;
v0x55a8b10b5750_0 .net "dummy_cycles", 3 0, L_0x55a8b10d4760;  alias, 1 drivers
v0x55a8b10b5860_0 .var "in_bits", 3 0;
v0x55a8b10b5940_0 .net8 "io0", 0 0, p0x7fbde28b9178;  1 drivers, strength-aware
v0x55a8b10b5a00_0 .net8 "io1", 0 0, p0x7fbde28b91a8;  1 drivers, strength-aware
v0x55a8b10b5ac0_0 .net8 "io2", 0 0, p0x7fbde28b91d8;  1 drivers, strength-aware
v0x55a8b10b5b80_0 .net8 "io3", 0 0, p0x7fbde28b9208;  1 drivers, strength-aware
v0x55a8b10b5c40_0 .net "io_di", 3 0, L_0x55a8b10d8490;  1 drivers
v0x55a8b10b5d20_0 .var "io_oe", 3 0;
v0x55a8b10b5e00_0 .var "io_oe_n", 3 0;
v0x55a8b10b5ee0_0 .var "is_write_cmd", 0 0;
v0x55a8b10b5fa0_0 .var "is_write_cmd_n", 0 0;
v0x55a8b10b6060_0 .var "lanes", 2 0;
v0x55a8b10b6140_0 .var "lanes_n", 2 0;
v0x55a8b10b6220_0 .net "leading_edge", 0 0, L_0x55a8b10d7ec0;  1 drivers
v0x55a8b10b62e0_0 .net "len_bytes", 31 0, v0x55a8b0ea8e30_0;  alias, 1 drivers
L_0x7fbde2869260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b63f0_0 .net "mode_bits", 7 0, L_0x7fbde2869260;  1 drivers
L_0x7fbde28690f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b64d0_0 .net "mode_en", 0 0, L_0x7fbde28690f8;  1 drivers
v0x55a8b10b6590_0 .var "out_bits", 3 0;
v0x55a8b10b6670_0 .var "post_hold_write", 0 0;
v0x55a8b10b6730_0 .var "post_hold_write_n", 0 0;
L_0x7fbde2869188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b67f0_0 .net "quad_en", 0 0, L_0x7fbde2869188;  1 drivers
v0x55a8b10b68b0_0 .var "rd_warmup", 0 0;
v0x55a8b10b6970_0 .var "rd_warmup_cnt", 3 0;
v0x55a8b10b6a50_0 .var "rd_warmup_cnt_n", 3 0;
v0x55a8b10b6b30_0 .var "rd_warmup_n", 0 0;
v0x55a8b10b6bf0_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b10b6c90_0 .var "rx_data_fifo", 31 0;
v0x55a8b10b6d50_0 .net "rx_full", 0 0, L_0x55a8b10d7340;  alias, 1 drivers
v0x55a8b10b6df0_0 .var "rx_wen", 0 0;
v0x55a8b10b6e90_0 .net "sample_pulse", 0 0, L_0x55a8b10d81b0;  1 drivers
v0x55a8b10b6f30_0 .net "sclk", 0 0, L_0x55a8b10d7db0;  alias, 1 drivers
v0x55a8b10b6fd0_0 .var "sclk_armed", 0 0;
v0x55a8b10b7070_0 .var "sclk_cnt", 31 0;
v0x55a8b10b7130_0 .var "sclk_edge", 0 0;
v0x55a8b10b71f0_0 .var "sclk_en", 0 0;
v0x55a8b10b72b0_0 .var "sclk_en_n", 0 0;
v0x55a8b10b7370_0 .var "sclk_q", 0 0;
v0x55a8b10b7430_0 .var "sclk_q_prev", 0 0;
v0x55a8b10b74f0_0 .net "shift_pulse", 0 0, L_0x55a8b10d8330;  1 drivers
v0x55a8b10b75b0_0 .var "shreg", 31 0;
v0x55a8b10b7690_0 .var "shreg_n", 31 0;
v0x55a8b10b7770_0 .net "start", 0 0, v0x55a8b0fd34b0_0;  alias, 1 drivers
v0x55a8b10b7810_0 .var "state", 3 0;
v0x55a8b10b78d0_0 .var "state_n", 3 0;
v0x55a8b10b79b0_0 .net "trailing_edge", 0 0, L_0x55a8b10d8070;  1 drivers
v0x55a8b10b7a70_0 .net "tx_data_fifo", 31 0, L_0x55a8b10d71d0;  alias, 1 drivers
v0x55a8b10b7b50_0 .net "tx_empty", 0 0, L_0x55a8b10d70a0;  alias, 1 drivers
v0x55a8b10b7bf0_0 .net "tx_ren", 0 0, L_0x55a8b10df720;  alias, 1 drivers
L_0x7fbde2869218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b7c90_0 .net "xip_cont_read", 0 0, L_0x7fbde2869218;  1 drivers
E_0x55a8b0fe2b20/0 .event edge, v0x55a8b10b7810_0, v0x55a8b10b6060_0, v0x55a8b10b75b0_0, v0x55a8b10b3aa0_0;
E_0x55a8b0fe2b20/1 .event edge, v0x55a8b10b3d20_0, v0x55a8b10b5590_0, v0x55a8b0feee50_0, v0x55a8b10b4e10_0;
E_0x55a8b0fe2b20/2 .event edge, v0x55a8b10b5ee0_0, v0x55a8b10b6670_0, v0x55a8b10b68b0_0, v0x55a8b10b6970_0;
E_0x55a8b0fe2b20/3 .event edge, v0x55a8b0fd34b0_0, v0x55a8b10b4060_0, v0x55a8b0fd4b60_0, v0x55a8b10b4fd0_0;
E_0x55a8b0fe2b20/4 .event edge, v0x55a8b10b53e0_0, v0x55a8b10b6e90_0, v0x55a8b10b3c60_0, v0x55a8b10b3b80_0;
E_0x55a8b0fe2b20/5 .event edge, v0x55a8b10b36c0_0, v0x55a8b10b38b0_0, v0x55a8b0ecacb0_0, v0x55a8b104f320_0;
E_0x55a8b0fe2b20/6 .event edge, v0x55a8b10b64d0_0, v0x55a8b10b51f0_0, v0x55a8b10b63f0_0, v0x55a8b0ed7760_0;
E_0x55a8b0fe2b20/7 .event edge, v0x55a8b0fff5f0_0, v0x55a8b10b74f0_0, v0x55a8b10b7a70_0, v0x55a8b10b5860_0;
E_0x55a8b0fe2b20/8 .event edge, v0x55a8b0fdba50_0, v0x55a8b10b7690_0, v0x55a8b10b3e00_0, v0x55a8b10b7c90_0;
E_0x55a8b0fe2b20/9 .event edge, v0x55a8b10b4d50_0, v0x55a8b1009830_0;
E_0x55a8b0fe2b20 .event/or E_0x55a8b0fe2b20/0, E_0x55a8b0fe2b20/1, E_0x55a8b0fe2b20/2, E_0x55a8b0fe2b20/3, E_0x55a8b0fe2b20/4, E_0x55a8b0fe2b20/5, E_0x55a8b0fe2b20/6, E_0x55a8b0fe2b20/7, E_0x55a8b0fe2b20/8, E_0x55a8b0fe2b20/9;
E_0x55a8b104e5f0 .event edge, v0x55a8b10b6060_0, v0x55a8b10b75b0_0, v0x55a8b10b5c40_0;
E_0x55a8b10acbe0/0 .event edge, v0x55a8b0fd4b60_0, v0x55a8b10b67f0_0, v0x55a8b104e790_0, v0x55a8b104fa90_0;
E_0x55a8b10acbe0/1 .event edge, v0x55a8b1013300_0;
E_0x55a8b10acbe0 .event/or E_0x55a8b10acbe0/0, E_0x55a8b10acbe0/1;
L_0x55a8b10d77c0 .cmp/eq 2, L_0x55a8b10d43a0, L_0x7fbde2868888;
L_0x55a8b10d78e0 .cmp/eq 2, L_0x55a8b10d43a0, L_0x7fbde2868918;
L_0x55a8b10d7a30 .functor MUXZ 6, L_0x7fbde28689a8, L_0x7fbde2868960, L_0x55a8b10d78e0, C4<>;
L_0x55a8b10d7bf0 .functor MUXZ 6, L_0x55a8b10d7a30, L_0x7fbde28688d0, L_0x55a8b10d77c0, C4<>;
L_0x55a8b10d7db0 .functor MUXZ 1, L_0x55a8b10d2960, v0x55a8b10b7370_0, v0x55a8b10b71f0_0, C4<>;
L_0x55a8b10d81b0 .functor MUXZ 1, L_0x55a8b10d7ec0, L_0x55a8b10d8070, L_0x55a8b10d2820, C4<>;
L_0x55a8b10d8330 .functor MUXZ 1, L_0x55a8b10d8070, L_0x55a8b10d7ec0, L_0x55a8b10d2820, C4<>;
L_0x55a8b10d8490 .concat [ 1 1 1 1], p0x7fbde28b9178, p0x7fbde28b91a8, p0x7fbde28b91d8, p0x7fbde28b9208;
L_0x55a8b10d8610 .part v0x55a8b10b5d20_0, 0, 1;
L_0x55a8b10d8710 .part v0x55a8b10b6590_0, 0, 1;
L_0x55a8b10d8870 .functor MUXZ 1, o0x7fbde28b88d8, L_0x55a8b10d8710, L_0x55a8b10d8610, C4<>;
L_0x55a8b10d89b0 .part v0x55a8b10b5d20_0, 1, 1;
L_0x55a8b10d8b10 .part v0x55a8b10b6590_0, 1, 1;
L_0x55a8b10d8c00 .functor MUXZ 1, o0x7fbde28b8968, L_0x55a8b10d8b10, L_0x55a8b10d89b0, C4<>;
L_0x55a8b10d8e10 .part v0x55a8b10b5d20_0, 2, 1;
L_0x55a8b10d8eb0 .part v0x55a8b10b6590_0, 2, 1;
L_0x55a8b10d8fe0 .functor MUXZ 1, o0x7fbde28b89f8, L_0x55a8b10d8eb0, L_0x55a8b10d8e10, C4<>;
L_0x55a8b10d9170 .part v0x55a8b10b5d20_0, 3, 1;
L_0x55a8b10d9340 .part v0x55a8b10b6590_0, 3, 1;
L_0x55a8b10d93e0 .functor MUXZ 1, o0x7fbde28b8ab8, L_0x55a8b10d9340, L_0x55a8b10d9170, C4<>;
L_0x55a8b10d92a0 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde28689f0;
L_0x55a8b10d95d0 .cmp/eq 8, v0x55a8b10b4e10_0, L_0x7fbde2868a38;
L_0x55a8b10d9890 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868a80;
L_0x55a8b10d9b20 .reduce/nor L_0x7fbde2869140;
L_0x55a8b10d9c90 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868ac8;
L_0x55a8b10d9d80 .cmp/eq 6, L_0x55a8b10d7bf0, L_0x7fbde2868b10;
L_0x55a8b10da100 .reduce/nor L_0x7fbde28690f8;
L_0x55a8b10da2b0 .cmp/eq 4, L_0x55a8b10d4760, L_0x7fbde2868b58;
L_0x55a8b10da600 .cmp/ne 32, v0x55a8b0ea8e30_0, L_0x7fbde2868ba0;
L_0x55a8b10da930 .concat [ 3 3 0 0], v0x55a8b10b6060_0, L_0x7fbde2868be8;
L_0x55a8b10dab20 .arith/sum 6, v0x55a8b10b3aa0_0, L_0x55a8b10da930;
L_0x55a8b10dacb0 .cmp/ge 6, L_0x55a8b10dab20, L_0x7fbde2868c30;
L_0x55a8b10dafd0 .reduce/nor L_0x55a8b10d70a0;
L_0x55a8b10db200 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868c78;
L_0x55a8b10db4a0 .concat [ 3 3 0 0], v0x55a8b10b6060_0, L_0x7fbde2868cc0;
L_0x55a8b10db5e0 .arith/sum 6, v0x55a8b10b3aa0_0, L_0x55a8b10db4a0;
L_0x55a8b10db8c0 .cmp/ge 6, L_0x55a8b10db5e0, L_0x55a8b10d7bf0;
L_0x55a8b10dbae0 .reduce/nor L_0x7fbde28690f8;
L_0x55a8b10dbe20 .cmp/eq 4, L_0x55a8b10d4760, L_0x7fbde2868d08;
L_0x55a8b10dc0c0 .cmp/ne 32, v0x55a8b0ea8e30_0, L_0x7fbde2868d50;
L_0x55a8b10dc410 .reduce/nor L_0x55a8b10d70a0;
L_0x55a8b10dc020 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868d98;
L_0x55a8b10dcab0 .concat [ 3 3 0 0], v0x55a8b10b6060_0, L_0x7fbde2868de0;
L_0x55a8b10dcb50 .arith/sum 6, v0x55a8b10b3aa0_0, L_0x55a8b10dcab0;
L_0x55a8b10dce20 .cmp/ge 6, L_0x55a8b10dcb50, L_0x7fbde2868e28;
L_0x55a8b10dd000 .cmp/eq 4, L_0x55a8b10d4760, L_0x7fbde2868e70;
L_0x55a8b10dd450 .cmp/ne 32, v0x55a8b0ea8e30_0, L_0x7fbde2868eb8;
L_0x55a8b10dd650 .reduce/nor L_0x55a8b10d70a0;
L_0x55a8b10ddb80 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868f00;
L_0x55a8b10dde20 .cmp/eq 4, v0x55a8b10b5590_0, L_0x7fbde2868f48;
L_0x55a8b10de1c0 .cmp/ne 32, v0x55a8b0ea8e30_0, L_0x7fbde2868f90;
L_0x55a8b10de4c0 .reduce/nor L_0x55a8b10d70a0;
L_0x55a8b10dea40 .cmp/eq 4, v0x55a8b10b7810_0, L_0x7fbde2868fd8;
L_0x55a8b10deb30 .concat [ 3 3 0 0], v0x55a8b10b6060_0, L_0x7fbde2869020;
L_0x55a8b10ded90 .arith/sum 6, v0x55a8b10b3aa0_0, L_0x55a8b10deb30;
L_0x55a8b10deea0 .cmp/ge 6, L_0x55a8b10ded90, L_0x7fbde2869068;
L_0x55a8b10df250 .arith/sum 32, v0x55a8b10b3d20_0, L_0x7fbde28690b0;
L_0x55a8b10df3b0 .cmp/gt 32, v0x55a8b0ea8e30_0, L_0x55a8b10df250;
L_0x55a8b10df840 .reduce/nor L_0x55a8b10d70a0;
S_0x55a8b10acc50 .scope function.vec4.s3, "lane_decode" "lane_decode" 9 63, 9 63 0, S_0x55a8b1062ee0;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55a8b10acc50
v0x55a8b10acf50_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode ;
    %load/vec4 v0x55a8b10acf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x55a8b10b67f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x55a8b10ad030 .scope function.vec4.s4, "lane_mask" "lane_mask" 9 74, 9 74 0, S_0x55a8b1062ee0;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55a8b10ad030
v0x55a8b10ad310_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask ;
    %load/vec4 v0x55a8b10ad310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x55a8b10b8190 .scope module, "u_ftx" "fifo_tx" 3 77, 10 2 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55a8b10b8370 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x55a8b10b83b0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x55a8b10d71d0 .functor BUFZ 32, v0x55a8b10b8dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a8b10d7240 .functor BUFZ 5, v0x55a8b10b88e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fbde2868768 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b8660_0 .net/2u *"_ivl_0", 4 0, L_0x7fbde2868768;  1 drivers
L_0x7fbde28687b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a8b10b8760_0 .net/2u *"_ivl_4", 4 0, L_0x7fbde28687b0;  1 drivers
v0x55a8b10b8840_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10b88e0_0 .var "count", 4 0;
v0x55a8b10b89a0_0 .net "empty_o", 0 0, L_0x55a8b10d70a0;  alias, 1 drivers
v0x55a8b10b8ae0_0 .net "full_o", 0 0, L_0x55a8b10d7000;  alias, 1 drivers
v0x55a8b10b8ba0_0 .net "level_o", 4 0, L_0x55a8b10d7240;  alias, 1 drivers
v0x55a8b10b8c60 .array "mem", 15 0, 31 0;
v0x55a8b10b8d00_0 .net "rd_data_o", 31 0, L_0x55a8b10d71d0;  alias, 1 drivers
v0x55a8b10b8dc0_0 .var "rd_data_r", 31 0;
v0x55a8b10b8e80_0 .net "rd_en_i", 0 0, L_0x55a8b10df720;  alias, 1 drivers
v0x55a8b10b8f20_0 .var "rd_ptr", 3 0;
v0x55a8b10b8fe0_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b10b9080_0 .net "wr_data_i", 31 0, L_0x55a8b10d01c0;  alias, 1 drivers
v0x55a8b10b9140_0 .net "wr_en_i", 0 0, L_0x55a8b10d00b0;  alias, 1 drivers
v0x55a8b10b91e0_0 .var "wr_ptr", 3 0;
L_0x55a8b10d7000 .cmp/eq 5, v0x55a8b10b88e0_0, L_0x7fbde2868768;
L_0x55a8b10d70a0 .cmp/eq 5, v0x55a8b10b88e0_0, L_0x7fbde28687b0;
S_0x55a8b10b93a0 .scope module, "u_ram" "axi4_ram_slave" 3 116, 11 3 0, S_0x55a8b1009b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x55a8b10b95c0 .param/l "ADDR_WIDTH" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x55a8b10b9600 .param/l "MEM_WORDS" 0 11 5, +C4<00000000000000000100000000000000>;
v0x55a8b10b9fe0_0 .net "araddr", 31 0, L_0x55a8b10e1d50;  alias, 1 drivers
v0x55a8b10ba0f0_0 .var "arready", 0 0;
v0x55a8b10ba1e0_0 .net "arvalid", 0 0, L_0x55a8b10e1e10;  alias, 1 drivers
v0x55a8b10ba2b0_0 .net "awaddr", 31 0, L_0x55a8b10e21c0;  alias, 1 drivers
v0x55a8b10ba380_0 .var "awaddr_q", 31 0;
v0x55a8b10ba470_0 .var "awready", 0 0;
v0x55a8b10ba560_0 .net "awvalid", 0 0, L_0x55a8b10e2230;  alias, 1 drivers
v0x55a8b10ba600_0 .net "bready", 0 0, L_0x55a8b10e25b0;  alias, 1 drivers
v0x55a8b10ba6a0_0 .var "bresp", 1 0;
v0x55a8b10ba770_0 .var "bvalid", 0 0;
v0x55a8b10ba810_0 .net "clk", 0 0, v0x55a8b10bbae0_0;  alias, 1 drivers
v0x55a8b10ba8b0_0 .var "have_aw", 0 0;
v0x55a8b10ba950_0 .var "have_w", 0 0;
v0x55a8b10ba9f0_0 .var/i "i", 31 0;
v0x55a8b10baab0 .array "mem", 16383 0, 31 0;
v0x55a8b10bab70_0 .var "rdata", 31 0;
v0x55a8b10bac80_0 .net "resetn", 0 0, v0x55a8b10bf7d0_0;  alias, 1 drivers
v0x55a8b10bae30_0 .net "rready", 0 0, L_0x55a8b10e1ed0;  alias, 1 drivers
v0x55a8b10baed0_0 .var "rresp", 1 0;
v0x55a8b10baf70_0 .var "rvalid", 0 0;
v0x55a8b10bb060_0 .net "wdata", 31 0, L_0x55a8b10e2360;  alias, 1 drivers
v0x55a8b10bb100_0 .var "wdata_q", 31 0;
v0x55a8b10bb1c0_0 .var "wready", 0 0;
v0x55a8b10bb2b0_0 .net "wstrb", 3 0, L_0x55a8b10e22f0;  alias, 1 drivers
v0x55a8b10bb370_0 .var "wstrb_q", 3 0;
v0x55a8b10bb430_0 .net "wvalid", 0 0, L_0x55a8b10e2420;  alias, 1 drivers
S_0x55a8b10b9a50 .scope begin, "$unm_blk_273" "$unm_blk_273" 11 87, 11 87 0, S_0x55a8b10b93a0;
 .timescale 0 0;
v0x55a8b10b9c00_0 .var/i "widx", 31 0;
S_0x55a8b10b9d00 .scope begin, "$unm_blk_274" "$unm_blk_274" 11 101, 11 101 0, S_0x55a8b10b93a0;
 .timescale 0 0;
v0x55a8b10b9f00_0 .var/i "ridx", 31 0;
    .scope S_0x55a8b1009e00;
T_4 ;
    %wait E_0x55a8b104ed70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %load/vec4 v0x55a8b1000130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %jmp T_4.22;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %jmp T_4.22;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %jmp T_4.22;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fdb990_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b1030df0_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a8b1009e00;
T_5 ;
    %wait E_0x55a8b0ffe370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b0fde340_0, 0, 1;
    %load/vec4 v0x55a8b0fd3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a8b1030df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b0fdb990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fde340_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55a8b0fdd880_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55a8b1002b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b0fde340_0, 0, 1;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a8b1009e00;
T_6 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b0fde870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fce230_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a8b0fdcdd0_0;
    %load/vec4 v0x55a8b1030df0_0;
    %and;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fce230_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55a8b0fde2a0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fce230_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a8b1009e00;
T_7 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b0fde870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fff990_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a8b0fff1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fff990_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55a8b0fff8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fff990_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a8b1009e00;
T_8 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b0fde870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fd0c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fe7b30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a8b0fce2d0_0;
    %assign/vec4 v0x55a8b0fe7b30_0, 0;
    %load/vec4 v0x55a8b0fe7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55a8b0fd17b0_0;
    %assign/vec4 v0x55a8b0fd0c40_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a8b1009e00;
T_9 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b0fde870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1016a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fe2fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fe29c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10027b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55a8b1018ce0_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55a8b0fe65f0_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55a8b0fe66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1002470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1001020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10023d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ea8e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1001ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1012ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1013ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10509a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fd7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10020b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1054650_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %fork t_1, S_0x55a8b1063260;
    %jmp t_0;
    .scope S_0x55a8b1063260;
t_1 ;
    %load/vec4 v0x55a8b1016a10_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %store/vec4 v0x55a8b0fe3d50_0, 0, 32;
    %load/vec4 v0x55a8b0fe3d50_0;
    %load/vec4 v0x55a8b0fe0fa0_0;
    %and;
    %load/vec4 v0x55a8b1016a10_0;
    %load/vec4 v0x55a8b0fe0fa0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55a8b0fe3d50_0, 0, 32;
    %load/vec4 v0x55a8b1002b90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b0fe3d50_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.4, 9;
    %load/vec4 v0x55a8b1016a10_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b0fe3d50_0, 4, 1;
T_9.4 ;
    %load/vec4 v0x55a8b0fe3d50_0;
    %assign/vec4 v0x55a8b1016a10_0, 0;
    %end;
    .scope S_0x55a8b1009e00;
t_0 %join;
T_9.2 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55a8b0fdd880_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x55a8b0fe2fb0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe2fb0_0, 4, 5;
T_9.6 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x55a8b10027b0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe2100_0;
    %and;
    %assign/vec4 v0x55a8b10027b0_0, 0;
T_9.10 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x55a8b1018ce0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe13e0_0;
    %and;
    %assign/vec4 v0x55a8b1018ce0_0, 0;
T_9.12 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x55a8b0fe65f0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe0590_0;
    %and;
    %assign/vec4 v0x55a8b0fe65f0_0, 0;
T_9.14 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x55a8b0fe66d0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fcf6d0_0;
    %and;
    %assign/vec4 v0x55a8b0fe66d0_0, 0;
T_9.16 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x55a8b1002470_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe1cc0_0;
    %and;
    %assign/vec4 v0x55a8b1002470_0, 0;
T_9.18 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v0x55a8b1001020_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe18e0_0;
    %and;
    %assign/vec4 v0x55a8b1001020_0, 0;
T_9.20 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x55a8b10023d0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %assign/vec4 v0x55a8b10023d0_0, 0;
T_9.22 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x55a8b0ea8e30_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %assign/vec4 v0x55a8b0ea8e30_0, 0;
T_9.24 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %load/vec4 v0x55a8b1001ce0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe1820_0;
    %and;
    %assign/vec4 v0x55a8b1001ce0_0, 0;
T_9.26 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %load/vec4 v0x55a8b1012ce0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %load/vec4 v0x55a8b0fe0a30_0;
    %and;
    %assign/vec4 v0x55a8b1012ce0_0, 0;
T_9.28 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v0x55a8b1013ba0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %assign/vec4 v0x55a8b1013ba0_0, 0;
T_9.30 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x55a8b10509a0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %store/vec4 v0x55a8b0fe34b0_0, 0, 32;
    %store/vec4 v0x55a8b0fe39d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55a8b0fd1bb0;
    %assign/vec4 v0x55a8b10509a0_0, 0;
T_9.32 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %load/vec4 v0x55a8b0fe29c0_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %inv;
    %and;
    %assign/vec4 v0x55a8b0fe29c0_0, 0;
T_9.34 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %load/vec4 v0x55a8b0fd7570_0;
    %load/vec4 v0x55a8b0fdd880_0;
    %inv;
    %and;
    %assign/vec4 v0x55a8b0fd7570_0, 0;
T_9.36 ;
    %load/vec4 v0x55a8b1001c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe29c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10020b0_0, 0;
T_9.38 ;
    %load/vec4 v0x55a8b10523d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe29c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b1054650_0, 0;
T_9.40 ;
    %load/vec4 v0x55a8b0fd74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe29c0_0, 4, 5;
T_9.42 ;
    %load/vec4 v0x55a8b0fe5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe29c0_0, 4, 5;
T_9.44 ;
    %load/vec4 v0x55a8b0fd0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fe29c0_0, 4, 5;
T_9.46 ;
    %load/vec4 v0x55a8b1009770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fd7570_0, 4, 5;
T_9.48 ;
    %load/vec4 v0x55a8b0fdf780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fd7570_0, 4, 5;
T_9.50 ;
    %load/vec4 v0x55a8b101be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fd7570_0, 4, 5;
T_9.52 ;
    %load/vec4 v0x55a8b1002f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0fd7570_0, 4, 5;
T_9.54 ;
    %load/vec4 v0x55a8b0fd30c0_0;
    %load/vec4 v0x55a8b1000130_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a8b0fdde70_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.56, 8;
    %load/vec4 v0x55a8b0fdd880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10020b0_0, 0;
T_9.58 ;
    %load/vec4 v0x55a8b0fdd880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1054650_0, 0;
T_9.60 ;
T_9.56 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a8b1009e00;
T_10 ;
    %wait E_0x55a8b109ad60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %load/vec4 v0x55a8b0fdcdd0_0;
    %load/vec4 v0x55a8b1030df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55a8b1000130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.3 ;
    %load/vec4 v0x55a8b1016a10_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55a8b0fcf2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b101bd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b1002b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b0fe9b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10020b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b1054650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.5 ;
    %load/vec4 v0x55a8b0fe2fb0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.6 ;
    %load/vec4 v0x55a8b0fe29c0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.7 ;
    %load/vec4 v0x55a8b10027b0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.8 ;
    %load/vec4 v0x55a8b1018ce0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.9 ;
    %load/vec4 v0x55a8b0fe65f0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.10 ;
    %load/vec4 v0x55a8b0fe66d0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.11 ;
    %load/vec4 v0x55a8b1002470_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.12 ;
    %load/vec4 v0x55a8b1001020_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.13 ;
    %load/vec4 v0x55a8b10023d0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.14 ;
    %load/vec4 v0x55a8b0ea8e30_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.15 ;
    %load/vec4 v0x55a8b1001ce0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.16 ;
    %load/vec4 v0x55a8b1012ce0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.17 ;
    %load/vec4 v0x55a8b1013ba0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.18 ;
    %load/vec4 v0x55a8b10509a0_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.19 ;
    %load/vec4 v0x55a8b0fd0c40_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55a8b0fdba50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b1009830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b0fcf2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b101bd60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.21 ;
    %load/vec4 v0x55a8b0fd7570_0;
    %store/vec4 v0x55a8b0fded60_0, 0, 32;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a8b1015250;
T_11 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b0fd3960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fff3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b104e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd34b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fffe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd3570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b0ffd190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b0fe0040_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b105aff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10565f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd4aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b105a860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b1055740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10539f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b0fd41a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b0fd53a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1061870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b1050fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd38a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b1013260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fe8d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a8b104f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1014e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1015690_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fff3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b104e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd34b0_0, 0;
    %load/vec4 v0x55a8b0fd3570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fffe20_0, 0;
    %load/vec4 v0x55a8b0fff2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x55a8b104e790_0;
    %assign/vec4 v0x55a8b0ffd190_0, 0;
    %load/vec4 v0x55a8b104fa90_0;
    %assign/vec4 v0x55a8b0fe0040_0, 0;
    %load/vec4 v0x55a8b1013300_0;
    %assign/vec4 v0x55a8b105aff0_0, 0;
    %load/vec4 v0x55a8b0ecacb0_0;
    %assign/vec4 v0x55a8b10565f0_0, 0;
    %load/vec4 v0x55a8b0fd4f20_0;
    %assign/vec4 v0x55a8b0fd4aa0_0, 0;
    %load/vec4 v0x55a8b0ed7760_0;
    %assign/vec4 v0x55a8b105a860_0, 0;
    %load/vec4 v0x55a8b105a920_0;
    %assign/vec4 v0x55a8b1055740_0, 0;
    %load/vec4 v0x55a8b1055800_0;
    %assign/vec4 v0x55a8b10539f0_0, 0;
    %load/vec4 v0x55a8b0fd4b60_0;
    %assign/vec4 v0x55a8b0fd41a0_0, 0;
    %load/vec4 v0x55a8b0fd5820_0;
    %assign/vec4 v0x55a8b0fd53a0_0, 0;
    %load/vec4 v0x55a8b104f320_0;
    %assign/vec4 v0x55a8b1061870_0, 0;
    %load/vec4 v0x55a8b0fff5f0_0;
    %assign/vec4 v0x55a8b1050fe0_0, 0;
    %load/vec4 v0x55a8b0fd3d20_0;
    %assign/vec4 v0x55a8b0fd38a0_0, 0;
    %load/vec4 v0x55a8b10148b0_0;
    %assign/vec4 v0x55a8b1013260_0, 0;
    %load/vec4 v0x55a8b0fce720_0;
    %assign/vec4 v0x55a8b0fe8d10_0, 0;
    %load/vec4 v0x55a8b104f650_0;
    %assign/vec4 v0x55a8b104f0b0_0, 0;
    %load/vec4 v0x55a8b1015730_0;
    %assign/vec4 v0x55a8b1014e60_0, 0;
    %load/vec4 v0x55a8b0ffede0_0;
    %assign/vec4 v0x55a8b1015690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fd34b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fff3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fffe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fd3570_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0fffe20_0, 0;
    %load/vec4 v0x55a8b0ed76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b104e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fffe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0fd3570_0, 0;
T_11.7 ;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a8b10b8190;
T_12 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b10b8fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b91e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b8f20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b10b88e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b8dc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a8b10b9140_0;
    %load/vec4 v0x55a8b10b8ae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55a8b10b9080_0;
    %load/vec4 v0x55a8b10b91e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10b8c60, 0, 4;
    %load/vec4 v0x55a8b10b91e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a8b10b91e0_0, 0;
T_12.2 ;
    %load/vec4 v0x55a8b10b8e80_0;
    %load/vec4 v0x55a8b10b89a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55a8b10b8f20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55a8b10b8c60, 4;
    %assign/vec4 v0x55a8b10b8dc0_0, 0;
    %load/vec4 v0x55a8b10b8f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a8b10b8f20_0, 0;
T_12.4 ;
    %load/vec4 v0x55a8b10b9140_0;
    %load/vec4 v0x55a8b10b8ae0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55a8b10b8e80_0;
    %load/vec4 v0x55a8b10b89a0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %load/vec4 v0x55a8b10b88e0_0;
    %assign/vec4 v0x55a8b10b88e0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x55a8b10b88e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55a8b10b88e0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x55a8b10b88e0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55a8b10b88e0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a8b1062b60;
T_13 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b10ab880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10abac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10ab7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b10ab170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10ab600_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a8b10aba00_0;
    %load/vec4 v0x55a8b10ab340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55a8b10ab920_0;
    %load/vec4 v0x55a8b10abac0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10ab4a0, 0, 4;
    %load/vec4 v0x55a8b10abac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a8b10abac0_0, 0;
T_13.2 ;
    %load/vec4 v0x55a8b10ab6e0_0;
    %load/vec4 v0x55a8b10ab230_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55a8b10ab7a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55a8b10ab4a0, 4;
    %assign/vec4 v0x55a8b10ab600_0, 0;
    %load/vec4 v0x55a8b10ab7a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a8b10ab7a0_0, 0;
T_13.4 ;
    %load/vec4 v0x55a8b10aba00_0;
    %load/vec4 v0x55a8b10ab340_0;
    %nor/r;
    %and;
    %load/vec4 v0x55a8b10ab6e0_0;
    %load/vec4 v0x55a8b10ab230_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x55a8b10ab170_0;
    %assign/vec4 v0x55a8b10ab170_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x55a8b10ab170_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55a8b10ab170_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x55a8b10ab170_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55a8b10ab170_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a8b1062ee0;
T_14 ;
    %wait E_0x55a8b10acbe0;
    %load/vec4 v0x55a8b10b4a60_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %load/vec4 v0x55a8b10b4950_0;
    %store/vec4 v0x55a8b10acf50_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55a8b10acc50;
    %store/vec4 v0x55a8b10b4060_0, 0, 3;
    %load/vec4 v0x55a8b10b3990_0;
    %store/vec4 v0x55a8b10acf50_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55a8b10acc50;
    %store/vec4 v0x55a8b10b38b0_0, 0, 3;
    %load/vec4 v0x55a8b10b52d0_0;
    %store/vec4 v0x55a8b10acf50_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55a8b10acc50;
    %store/vec4 v0x55a8b10b51f0_0, 0, 3;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b4060_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b38b0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a8b10b51f0_0, 0, 3;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b4060_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a8b10b38b0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a8b10b51f0_0, 0, 3;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b4060_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b38b0_0, 0, 3;
    %load/vec4 v0x55a8b10b67f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %store/vec4 v0x55a8b10b51f0_0, 0, 3;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a8b10b4060_0, 0, 3;
    %load/vec4 v0x55a8b10b67f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x55a8b10b38b0_0, 0, 3;
    %load/vec4 v0x55a8b10b67f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x55a8b10b51f0_0, 0, 3;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55a8b1062ee0;
T_15 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b10b6bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b7070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b7370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b7130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b6fd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b7130_0, 0;
    %load/vec4 v0x55a8b10b71f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b7070_0, 0;
    %load/vec4 v0x55a8b10b4c60_0;
    %assign/vec4 v0x55a8b10b7370_0, 0;
    %load/vec4 v0x55a8b10b4c60_0;
    %assign/vec4 v0x55a8b10b7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b6fd0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55a8b10b6fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10b6fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b7070_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55a8b10b3f80_0;
    %load/vec4 v0x55a8b10b7070_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b7070_0, 0;
    %load/vec4 v0x55a8b10b7370_0;
    %assign/vec4 v0x55a8b10b7430_0, 0;
    %load/vec4 v0x55a8b10b7370_0;
    %inv;
    %assign/vec4 v0x55a8b10b7370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10b7130_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55a8b10b7070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b10b7070_0, 0;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55a8b1062ee0;
T_16 ;
    %wait E_0x55a8b104e5f0;
    %load/vec4 v0x55a8b10b6060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b6590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b5860_0, 0, 4;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b75b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b10b6590_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b5c40_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b10b5860_0, 0, 4;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55a8b10b75b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b75b0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b10b6590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55a8b10b5c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b10b5860_0, 0, 4;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55a8b10b75b0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55a8b10b6590_0, 0, 4;
    %load/vec4 v0x55a8b10b5c40_0;
    %store/vec4 v0x55a8b10b5860_0, 0, 4;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a8b1062ee0;
T_17 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b10b6bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b7810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10b50b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a8b10b6060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b75b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a8b10b3aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10b3d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b5590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b5d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b71f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b10b4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b68b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10b6970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b5ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10b6670_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55a8b10b78d0_0;
    %assign/vec4 v0x55a8b10b7810_0, 0;
    %load/vec4 v0x55a8b10b5150_0;
    %assign/vec4 v0x55a8b10b50b0_0, 0;
    %load/vec4 v0x55a8b10b6140_0;
    %assign/vec4 v0x55a8b10b6060_0, 0;
    %load/vec4 v0x55a8b10b7690_0;
    %assign/vec4 v0x55a8b10b75b0_0, 0;
    %load/vec4 v0x55a8b10b3b80_0;
    %assign/vec4 v0x55a8b10b3aa0_0, 0;
    %load/vec4 v0x55a8b10b3e00_0;
    %assign/vec4 v0x55a8b10b3d20_0, 0;
    %load/vec4 v0x55a8b10b5670_0;
    %assign/vec4 v0x55a8b10b5590_0, 0;
    %load/vec4 v0x55a8b10b5e00_0;
    %assign/vec4 v0x55a8b10b5d20_0, 0;
    %load/vec4 v0x55a8b10b72b0_0;
    %assign/vec4 v0x55a8b10b71f0_0, 0;
    %load/vec4 v0x55a8b10b4ef0_0;
    %assign/vec4 v0x55a8b10b4e10_0, 0;
    %load/vec4 v0x55a8b10b6b30_0;
    %assign/vec4 v0x55a8b10b68b0_0, 0;
    %load/vec4 v0x55a8b10b6a50_0;
    %assign/vec4 v0x55a8b10b6970_0, 0;
    %load/vec4 v0x55a8b10b5fa0_0;
    %assign/vec4 v0x55a8b10b5ee0_0, 0;
    %load/vec4 v0x55a8b10b6730_0;
    %assign/vec4 v0x55a8b10b6670_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55a8b1062ee0;
T_18 ;
    %wait E_0x55a8b0fe2b20;
    %load/vec4 v0x55a8b10b7810_0;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b75b0_0;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %load/vec4 v0x55a8b10b3aa0_0;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3d20_0;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b5590_0;
    %store/vec4 v0x55a8b10b5670_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b6df0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b6c90_0, 0, 32;
    %load/vec4 v0x55a8b10b50b0_0;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %load/vec4 v0x55a8b10b4e10_0;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
    %load/vec4 v0x55a8b10b5ee0_0;
    %store/vec4 v0x55a8b10b5fa0_0, 0, 1;
    %load/vec4 v0x55a8b10b6670_0;
    %store/vec4 v0x55a8b10b6730_0, 0, 1;
    %load/vec4 v0x55a8b10b68b0_0;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %load/vec4 v0x55a8b10b6970_0;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
    %load/vec4 v0x55a8b10b7810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.13;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %load/vec4 v0x55a8b10b7770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b4060_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b4a60_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
    %load/vec4 v0x55a8b10b53e0_0;
    %inv;
    %store/vec4 v0x55a8b10b5fa0_0, 0, 1;
    %load/vec4 v0x55a8b10b53e0_0;
    %inv;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a8b10b4a60_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55a8b10b6730_0, 0, 1;
T_18.14 ;
    %jmp T_18.13;
T_18.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %load/vec4 v0x55a8b10b4e10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %load/vec4 v0x55a8b10b4e10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
T_18.17 ;
    %jmp T_18.13;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x55a8b10b75b0_0;
    %ix/getv 4, v0x55a8b10b6060_0;
    %shiftl 4;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.18 ;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x55a8b10b3aa0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b6060_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3b80_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b36c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b38b0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b37a0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.26, 8;
    %load/vec4 v0x55a8b10b3600_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x55a8b10b37a0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.28, 9;
    %load/vec4 v0x55a8b10b3600_0;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %jmp T_18.25;
T_18.24 ;
    %load/vec4 v0x55a8b10b64d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b63f0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %jmp T_18.31;
T_18.30 ;
    %load/vec4 v0x55a8b10b5750_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b5750_0;
    %store/vec4 v0x55a8b10b5670_0, 0, 4;
    %jmp T_18.33;
T_18.32 ;
    %load/vec4 v0x55a8b10b62e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.34, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.37, 8;
T_18.36 ; End of true expr.
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %jmp/0 T_18.37, 8;
 ; End of false expr.
    %blend;
T_18.37;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %jmp T_18.39;
T_18.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
T_18.39 ;
    %jmp T_18.35;
T_18.34 ;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.41;
T_18.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.42, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.43, 8;
T_18.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.43, 8;
 ; End of false expr.
    %blend;
T_18.43;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.41 ;
T_18.35 ;
T_18.33 ;
T_18.31 ;
T_18.25 ;
T_18.22 ;
T_18.20 ;
    %jmp T_18.13;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.44, 8;
    %load/vec4 v0x55a8b10b75b0_0;
    %ix/getv 4, v0x55a8b10b6060_0;
    %shiftl 4;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.44 ;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.46, 8;
    %load/vec4 v0x55a8b10b3aa0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b6060_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b36c0_0;
    %load/vec4 v0x55a8b10b3b80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b64d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b63f0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %jmp T_18.51;
T_18.50 ;
    %load/vec4 v0x55a8b10b5750_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b5750_0;
    %store/vec4 v0x55a8b10b5670_0, 0, 4;
    %jmp T_18.53;
T_18.52 ;
    %load/vec4 v0x55a8b10b62e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.54, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.57, 8;
T_18.56 ; End of true expr.
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %jmp/0 T_18.57, 8;
 ; End of false expr.
    %blend;
T_18.57;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %jmp T_18.59;
T_18.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
T_18.59 ;
    %jmp T_18.55;
T_18.54 ;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.61;
T_18.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.62, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.63, 8;
T_18.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.63, 8;
 ; End of false expr.
    %blend;
T_18.63;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.61 ;
T_18.55 ;
T_18.53 ;
T_18.51 ;
T_18.48 ;
T_18.46 ;
    %jmp T_18.13;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.64, 8;
    %load/vec4 v0x55a8b10b75b0_0;
    %ix/getv 4, v0x55a8b10b6060_0;
    %shiftl 4;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.64 ;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.66, 8;
    %load/vec4 v0x55a8b10b3aa0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b6060_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3b80_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b5750_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b5750_0;
    %store/vec4 v0x55a8b10b5670_0, 0, 4;
    %jmp T_18.71;
T_18.70 ;
    %load/vec4 v0x55a8b10b62e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.72, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.75, 8;
T_18.74 ; End of true expr.
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %jmp/0 T_18.75, 8;
 ; End of false expr.
    %blend;
T_18.75;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %jmp T_18.77;
T_18.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
T_18.77 ;
    %jmp T_18.73;
T_18.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.78, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.79, 8;
T_18.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.79, 8;
 ; End of false expr.
    %blend;
T_18.79;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.73 ;
T_18.71 ;
T_18.68 ;
T_18.66 ;
    %jmp T_18.13;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
    %jmp T_18.81;
T_18.80 ;
    %load/vec4 v0x55a8b10b4a60_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_18.82, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
    %jmp T_18.83;
T_18.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
T_18.83 ;
T_18.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.13;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.84, 8;
    %load/vec4 v0x55a8b10b5590_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x55a8b10b5590_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55a8b10b5670_0, 0, 4;
T_18.86 ;
    %load/vec4 v0x55a8b10b5590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.88, 4;
    %load/vec4 v0x55a8b10b62e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10b6140_0, 0, 3;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.93, 8;
T_18.92 ; End of true expr.
    %load/vec4 v0x55a8b10b7a70_0;
    %jmp/0 T_18.93, 8;
 ; End of false expr.
    %blend;
T_18.93;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.95, 8;
T_18.94 ; End of true expr.
    %load/vec4 v0x55a8b10b51f0_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %jmp/0 T_18.95, 8;
 ; End of false expr.
    %blend;
T_18.95;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.97, 8;
T_18.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.97, 8;
 ; End of false expr.
    %blend;
T_18.97;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
    %jmp T_18.91;
T_18.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.98, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.99, 8;
T_18.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.99, 8;
 ; End of false expr.
    %blend;
T_18.99;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.91 ;
T_18.88 ;
T_18.84 ;
    %jmp T_18.13;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.101, 8;
T_18.100 ; End of true expr.
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %jmp/0 T_18.101, 8;
 ; End of false expr.
    %blend;
T_18.101;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.102, 8;
    %load/vec4 v0x55a8b10b6970_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b10b68b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.104, 8;
    %load/vec4 v0x55a8b10b6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.106, 8;
    %load/vec4 v0x55a8b10b75b0_0;
    %ix/getv 4, v0x55a8b10b6060_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55a8b10b5860_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.106 ;
T_18.104 ;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.108, 8;
    %load/vec4 v0x55a8b10b6970_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_18.110, 4;
    %load/vec4 v0x55a8b10b6970_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55a8b10b6a50_0, 0, 4;
    %jmp T_18.111;
T_18.110 ;
    %load/vec4 v0x55a8b10b68b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.112, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b6b30_0, 0, 1;
    %jmp T_18.113;
T_18.112 ;
    %load/vec4 v0x55a8b10b3aa0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b6060_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3b80_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.114, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3d20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b6d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.116, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b6df0_0, 0, 1;
    %load/vec4 v0x55a8b10b7690_0;
    %store/vec4 v0x55a8b10b6c90_0, 0, 32;
T_18.116 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.114 ;
    %load/vec4 v0x55a8b10b62e0_0;
    %load/vec4 v0x55a8b10b3e00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.118, 5;
    %load/vec4 v0x55a8b10b7c90_0;
    %load/vec4 v0x55a8b10b4d50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.120, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.121;
T_18.120 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.122, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.123, 8;
T_18.122 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.123, 8;
 ; End of false expr.
    %blend;
T_18.123;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.121 ;
T_18.118 ;
T_18.113 ;
T_18.111 ;
T_18.108 ;
    %jmp T_18.103;
T_18.102 ;
    %load/vec4 v0x55a8b10b74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.124, 8;
    %load/vec4 v0x55a8b10b75b0_0;
    %ix/getv 4, v0x55a8b10b6060_0;
    %shiftl 4;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.124 ;
    %load/vec4 v0x55a8b10b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.126, 8;
    %load/vec4 v0x55a8b10b3aa0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a8b10b6060_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3b80_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.128, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a8b10b3b80_0, 0, 6;
    %load/vec4 v0x55a8b10b3d20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55a8b10b3e00_0, 0, 32;
    %load/vec4 v0x55a8b10b3d20_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55a8b10b62e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55a8b10b7b50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.130, 8;
    %load/vec4 v0x55a8b10b7a70_0;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %jmp T_18.131;
T_18.130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
T_18.131 ;
T_18.128 ;
    %load/vec4 v0x55a8b10b62e0_0;
    %load/vec4 v0x55a8b10b3e00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.132, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.134, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.135, 8;
T_18.134 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.135, 8;
 ; End of false expr.
    %blend;
T_18.135;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.132 ;
T_18.126 ;
T_18.103 ;
    %jmp T_18.13;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %load/vec4 v0x55a8b10b6060_0;
    %store/vec4 v0x55a8b10ad310_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55a8b10ad030;
    %store/vec4 v0x55a8b10b5e00_0, 0, 4;
    %load/vec4 v0x55a8b10b7a70_0;
    %store/vec4 v0x55a8b10b7690_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %jmp T_18.13;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %load/vec4 v0x55a8b10b4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.136, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %load/vec4 v0x55a8b10b4fd0_0;
    %pad/u 8;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
T_18.136 ;
    %jmp T_18.13;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %load/vec4 v0x55a8b10b4e10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.138, 4;
    %load/vec4 v0x55a8b10b4e10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
    %jmp T_18.139;
T_18.138 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
T_18.139 ;
    %jmp T_18.13;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10b72b0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55a8b10b78d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55a8b10b4fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a8b10b6670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.140, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.141, 8;
T_18.140 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.141, 8;
 ; End of false expr.
    %blend;
T_18.141;
    %add;
    %store/vec4 v0x55a8b10b4ef0_0, 0, 8;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55a8b10620e0;
T_19 ;
    %wait E_0x55a8b0f2c000;
    %load/vec4 v0x55a8b10a20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0e872e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0e87460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0e87570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a2180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0f26500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0f26270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0f265e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0e87200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a8b0f26420_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55a8b0e87570_0;
    %assign/vec4 v0x55a8b0e87460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a2180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0f265e0_0, 0;
    %load/vec4 v0x55a8b10a23c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a8b0f26270_0, 0;
    %load/vec4 v0x55a8b10a23c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x55a8b10a2300_0;
    %load/vec4 v0x55a8b10a1f20_0;
    %nor/r;
    %and;
    %load/vec4 v0x55a8b10a42d0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0x55a8b0ee8b50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b0e87200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a8b0f26420_0, 0;
    %load/vec4 v0x55a8b0ee8b50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b0e872e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0e87570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
T_19.7 ;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x55a8b0e87460_0;
    %load/vec4 v0x55a8b0e873a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b0e87570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a2180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
T_19.9 ;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x55a8b10a2240_0;
    %load/vec4 v0x55a8b10a1f20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v0x55a8b10a1fe0_0;
    %assign/vec4 v0x55a8b0f26500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a4370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a2180_0, 0;
    %load/vec4 v0x55a8b0f26420_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55a8b0f26420_0, 0;
    %load/vec4 v0x55a8b0f26420_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55a8b10a42d0_0;
    %cmp/u;
    %jmp/0xz  T_19.13, 5;
    %load/vec4 v0x55a8b0e87200_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a8b0e87200_0, 0;
    %load/vec4 v0x55a8b0e87200_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a8b0e872e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0e87570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
T_19.14 ;
T_19.11 ;
    %jmp T_19.6;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b0f265e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a23c0_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a8b10627e0;
T_20 ;
    %wait E_0x55a8b0f2c000;
    %load/vec4 v0x55a8b10a5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a4a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a5ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5ee0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b10a5d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a54f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a4980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a8b10a5070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a56c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a5ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5430_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55a8b10a4cd0_0;
    %assign/vec4 v0x55a8b10a4bc0_0, 0;
    %load/vec4 v0x55a8b10a5ee0_0;
    %assign/vec4 v0x55a8b10a5e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a54f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5210_0, 0;
    %load/vec4 v0x55a8b10a5900_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a8b10a4e50_0, 0;
    %load/vec4 v0x55a8b10a5900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x55a8b10a5840_0;
    %load/vec4 v0x55a8b10a52b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55a8b10a59e0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x55a8b10a48c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a4980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a8b10a5070_0, 0;
    %load/vec4 v0x55a8b10a48c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a4a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a4cd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
T_20.7 ;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x55a8b10a4bc0_0;
    %load/vec4 v0x55a8b10a4b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a4cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a56c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a54f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
T_20.9 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x55a8b10a56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a56c0_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x55a8b10a5370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x55a8b10a5150_0;
    %assign/vec4 v0x55a8b10a5ba0_0, 0;
    %load/vec4 v0x55a8b10a5150_0;
    %assign/vec4 v0x55a8b10a5ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a5ee0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b10a5d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a5370_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %load/vec4 v0x55a8b10a5ba0_0;
    %assign/vec4 v0x55a8b10a5ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a5ee0_0, 0;
T_20.14 ;
T_20.12 ;
    %load/vec4 v0x55a8b10a5e20_0;
    %load/vec4 v0x55a8b10a5c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a4d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a5430_0, 0;
    %load/vec4 v0x55a8b10a5070_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55a8b10a5070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5ee0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
T_20.15 ;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x55a8b10a5430_0;
    %assign/vec4 v0x55a8b10a4d90_0, 0;
    %load/vec4 v0x55a8b10a4f10_0;
    %load/vec4 v0x55a8b10a4d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5430_0, 0;
    %load/vec4 v0x55a8b10a5070_0;
    %load/vec4 v0x55a8b10a59e0_0;
    %cmp/u;
    %jmp/0xz  T_20.19, 5;
    %load/vec4 v0x55a8b10a4980_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a8b10a4a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a4cd0_0, 0;
    %load/vec4 v0x55a8b10a4980_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55a8b10a4980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a5370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a5210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10a5900_0, 0;
T_20.20 ;
T_20.17 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a8b1061d60;
T_21 ;
    %wait E_0x55a8b0f2c000;
    %load/vec4 v0x55a8b10a95b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a8930_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a8b10a89d0_0;
    %assign/vec4 v0x55a8b10a8930_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a8b1061d60;
T_22 ;
    %wait E_0x55a8b0f2c000;
    %load/vec4 v0x55a8b10a95b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a83e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a8ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b10a8180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a72e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a91f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10aa350_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a91f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10aa350_0, 0;
    %load/vec4 v0x55a8b10a89d0_0;
    %nor/r;
    %load/vec4 v0x55a8b10a83e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a7b20_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55a8b10a9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.11;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a7b20_0, 0;
    %load/vec4 v0x55a8b10a9bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x55a8b10a8e30_0;
    %assign/vec4 v0x55a8b10a8ed0_0, 0;
    %load/vec4 v0x55a8b10a8090_0;
    %assign/vec4 v0x55a8b10a8180_0, 0;
    %load/vec4 v0x55a8b10a86c0_0;
    %assign/vec4 v0x55a8b10a72e0_0, 0;
    %load/vec4 v0x55a8b10a8aa0_0;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a83e0_0, 0;
    %load/vec4 v0x55a8b10a8790_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_22.15, 8;
T_22.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_22.15, 8;
 ; End of false expr.
    %blend;
T_22.15;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
T_22.12 ;
    %jmp T_22.11;
T_22.5 ;
    %load/vec4 v0x55a8b10a9390_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x55a8b10a9f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x55a8b10a8f70_0;
    %assign/vec4 v0x55a8b10a7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a91f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
T_22.18 ;
T_22.17 ;
    %jmp T_22.11;
T_22.6 ;
    %load/vec4 v0x55a8b10a98f0_0;
    %load/vec4 v0x55a8b10a96a0_0;
    %and;
    %load/vec4 v0x55a8b10a9830_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a7b20_0, 0;
T_22.20 ;
    %load/vec4 v0x55a8b10a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x55a8b10a8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x55a8b10a72e0_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %add;
    %assign/vec4 v0x55a8b10a72e0_0, 0;
T_22.24 ;
    %load/vec4 v0x55a8b10a7b20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b10a9390_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_22.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.27;
T_22.26 ;
    %load/vec4 v0x55a8b10a9390_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %sub;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
T_22.27 ;
T_22.22 ;
    %jmp T_22.11;
T_22.7 ;
    %load/vec4 v0x55a8b10a9390_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x55a8b10a99c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %load/vec4 v0x55a8b10a8f70_0;
    %assign/vec4 v0x55a8b10a7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10aa350_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
T_22.30 ;
T_22.29 ;
    %jmp T_22.11;
T_22.8 ;
    %load/vec4 v0x55a8b10a8480_0;
    %load/vec4 v0x55a8b10a7d90_0;
    %and;
    %load/vec4 v0x55a8b10a7ef0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a7b20_0, 0;
T_22.32 ;
    %load/vec4 v0x55a8b10aa1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %load/vec4 v0x55a8b10a8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %load/vec4 v0x55a8b10a72e0_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %add;
    %assign/vec4 v0x55a8b10a72e0_0, 0;
T_22.36 ;
    %load/vec4 v0x55a8b10a7b20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b10a9390_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_22.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.39;
T_22.38 ;
    %load/vec4 v0x55a8b10a9390_0;
    %load/vec4 v0x55a8b10a7fb0_0;
    %sub;
    %assign/vec4 v0x55a8b10a9390_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
T_22.39 ;
T_22.34 ;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10a8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10a83e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a8b10a9cb0_0, 0;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55a8b10b93a0;
T_23 ;
    %wait E_0x55a8b0f28900;
    %load/vec4 v0x55a8b10bac80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10ba9f0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x55a8b10ba9f0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x55a8b10ba9f0_0;
    %add;
    %ix/getv/s 3, v0x55a8b10ba9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10baab0, 0, 4;
    %load/vec4 v0x55a8b10ba9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b10ba9f0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10bb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10ba6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10baf70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10baed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10bab70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10ba380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba950_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55a8b10ba8b0_0;
    %nor/r;
    %assign/vec4 v0x55a8b10ba470_0, 0;
    %load/vec4 v0x55a8b10ba950_0;
    %nor/r;
    %assign/vec4 v0x55a8b10bb1c0_0, 0;
    %load/vec4 v0x55a8b10baf70_0;
    %nor/r;
    %assign/vec4 v0x55a8b10ba0f0_0, 0;
    %load/vec4 v0x55a8b10ba470_0;
    %load/vec4 v0x55a8b10ba560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x55a8b10ba2b0_0;
    %assign/vec4 v0x55a8b10ba380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10ba8b0_0, 0;
T_23.4 ;
    %load/vec4 v0x55a8b10bb1c0_0;
    %load/vec4 v0x55a8b10bb430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10ba950_0, 0;
    %load/vec4 v0x55a8b10bb060_0;
    %assign/vec4 v0x55a8b10bb100_0, 0;
    %load/vec4 v0x55a8b10bb2b0_0;
    %assign/vec4 v0x55a8b10bb370_0, 0;
T_23.6 ;
    %load/vec4 v0x55a8b10ba770_0;
    %load/vec4 v0x55a8b10ba600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba770_0, 0;
T_23.8 ;
    %load/vec4 v0x55a8b10ba8b0_0;
    %load/vec4 v0x55a8b10ba950_0;
    %and;
    %load/vec4 v0x55a8b10ba770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %fork t_3, S_0x55a8b10b9a50;
    %jmp t_2;
    .scope S_0x55a8b10b9a50;
t_3 ;
    %load/vec4 v0x55a8b10ba380_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55a8b10b9c00_0, 0, 32;
    %load/vec4 v0x55a8b10bb370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x55a8b10bb100_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x55a8b10b9c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10baab0, 0, 4;
T_23.12 ;
    %load/vec4 v0x55a8b10bb370_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x55a8b10bb100_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x55a8b10b9c00_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10baab0, 4, 5;
T_23.14 ;
    %load/vec4 v0x55a8b10bb370_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %load/vec4 v0x55a8b10bb100_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x55a8b10b9c00_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10baab0, 4, 5;
T_23.16 ;
    %load/vec4 v0x55a8b10bb370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v0x55a8b10bb100_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x55a8b10b9c00_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b10baab0, 4, 5;
T_23.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10ba6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10ba770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10ba950_0, 0;
    %end;
    .scope S_0x55a8b10b93a0;
t_2 %join;
T_23.10 ;
    %load/vec4 v0x55a8b10ba0f0_0;
    %load/vec4 v0x55a8b10ba1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %fork t_5, S_0x55a8b10b9d00;
    %jmp t_4;
    .scope S_0x55a8b10b9d00;
t_5 ;
    %load/vec4 v0x55a8b10b9fe0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55a8b10b9f00_0, 0, 32;
    %ix/getv/s 4, v0x55a8b10b9f00_0;
    %load/vec4a v0x55a8b10baab0, 4;
    %assign/vec4 v0x55a8b10bab70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b10baed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b10baf70_0, 0;
    %end;
    .scope S_0x55a8b10b93a0;
t_4 %join;
T_23.20 ;
    %load/vec4 v0x55a8b10baf70_0;
    %load/vec4 v0x55a8b10bae30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b10baf70_0, 0;
T_23.22 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55a8b1063960;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b0ffe790_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55a8b1050240_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b0fcc0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b0fef600_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55a8b0e99f80_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b109ac80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b100c1e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a8b106f280_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b0ffe290_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a8b1072500_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b1073660_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b0ffe4b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a8b0fd0330_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0ee99d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0feffb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0ff9a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b0fcb840_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b1010170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10713a0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_0x55a8b1063960;
T_25 ;
    %fork t_7, S_0x55a8b1063ce0;
    %jmp t_6;
    .scope S_0x55a8b1063ce0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b1017910_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x55a8b1017910_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55a8b1017910_0;
    %store/vec4a v0x55a8b109aab0, 4, 0;
    %load/vec4 v0x55a8b1017910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b1017910_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b1010170_0, 0, 1;
    %end;
    .scope S_0x55a8b1063960;
t_6 %join;
    %end;
    .thread T_25;
    .scope S_0x55a8b1063960;
T_26 ;
    %wait E_0x55a8b10a1070;
    %load/vec4 v0x55a8b1010170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55a8b10713a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b10713a0_0, 0;
    %load/vec4 v0x55a8b10713a0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1010170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b10713a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0ffe790_0, 4, 5;
T_26.2 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55a8b1063960;
T_27 ;
    %wait E_0x55a8b10a1030;
    %load/vec4 v0x55a8b0feee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a8b1073660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55a8b0ffe4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %jmp T_27.12;
T_27.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.12;
T_27.3 ;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.13, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b0fcc0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fcb840_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_27.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_27.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_27.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_27.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_27.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_27.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_27.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_27.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_27.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_27.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_27.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_27.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.32;
T_27.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a8b0fd0330_0, 0;
    %load/vec4 v0x55a8b1050240_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.32;
T_27.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0ffe790_0;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.32;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0ffe790_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.32;
T_27.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a8b0ffe790_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.32;
T_27.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.34, 8;
T_27.33 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.36, 9;
T_27.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.36, 9;
 ; End of false expr.
    %blend;
T_27.36;
    %jmp/0 T_27.34, 8;
 ; End of false expr.
    %blend;
T_27.34;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.38, 8;
T_27.37 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.40, 9;
T_27.39 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.42, 10;
T_27.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.42, 10;
 ; End of false expr.
    %blend;
T_27.42;
    %jmp/0 T_27.40, 9;
 ; End of false expr.
    %blend;
T_27.40;
    %jmp/0 T_27.38, 8;
 ; End of false expr.
    %blend;
T_27.38;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.44, 8;
T_27.43 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.46, 9;
T_27.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.46, 9;
 ; End of false expr.
    %blend;
T_27.46;
    %jmp/0 T_27.44, 8;
 ; End of false expr.
    %blend;
T_27.44;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.48, 8;
T_27.47 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.50, 9;
T_27.49 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.52, 10;
T_27.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.52, 10;
 ; End of false expr.
    %blend;
T_27.52;
    %jmp/0 T_27.50, 9;
 ; End of false expr.
    %blend;
T_27.50;
    %jmp/0 T_27.48, 8;
 ; End of false expr.
    %blend;
T_27.48;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.54, 8;
T_27.53 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.56, 9;
T_27.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.56, 9;
 ; End of false expr.
    %blend;
T_27.56;
    %jmp/0 T_27.54, 8;
 ; End of false expr.
    %blend;
T_27.54;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.58, 8;
T_27.57 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.60, 9;
T_27.59 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.62, 10;
T_27.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.62, 10;
 ; End of false expr.
    %blend;
T_27.62;
    %jmp/0 T_27.60, 9;
 ; End of false expr.
    %blend;
T_27.60;
    %jmp/0 T_27.58, 8;
 ; End of false expr.
    %blend;
T_27.58;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.64, 8;
T_27.63 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.66, 9;
T_27.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.66, 9;
 ; End of false expr.
    %blend;
T_27.66;
    %jmp/0 T_27.64, 8;
 ; End of false expr.
    %blend;
T_27.64;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.68, 8;
T_27.67 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.70, 9;
T_27.69 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.72, 10;
T_27.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.72, 10;
 ; End of false expr.
    %blend;
T_27.72;
    %jmp/0 T_27.70, 9;
 ; End of false expr.
    %blend;
T_27.70;
    %jmp/0 T_27.68, 8;
 ; End of false expr.
    %blend;
T_27.68;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.74, 8;
T_27.73 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.76, 9;
T_27.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.76, 9;
 ; End of false expr.
    %blend;
T_27.76;
    %jmp/0 T_27.74, 8;
 ; End of false expr.
    %blend;
T_27.74;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.78, 8;
T_27.77 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.80, 9;
T_27.79 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.82, 10;
T_27.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.82, 10;
 ; End of false expr.
    %blend;
T_27.82;
    %jmp/0 T_27.80, 9;
 ; End of false expr.
    %blend;
T_27.80;
    %jmp/0 T_27.78, 8;
 ; End of false expr.
    %blend;
T_27.78;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.84, 8;
T_27.83 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.86, 9;
T_27.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.86, 9;
 ; End of false expr.
    %blend;
T_27.86;
    %jmp/0 T_27.84, 8;
 ; End of false expr.
    %blend;
T_27.84;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.88, 8;
T_27.87 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.90, 9;
T_27.89 ; End of true expr.
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.92, 10;
T_27.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.92, 10;
 ; End of false expr.
    %blend;
T_27.92;
    %jmp/0 T_27.90, 9;
 ; End of false expr.
    %blend;
T_27.90;
    %jmp/0 T_27.88, 8;
 ; End of false expr.
    %blend;
T_27.88;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %jmp T_27.32;
T_27.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.93, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.96, 8;
T_27.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.96, 8;
 ; End of false expr.
    %blend;
T_27.96;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %jmp T_27.94;
T_27.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.94 ;
    %jmp T_27.32;
T_27.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.97, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.99, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.100, 8;
T_27.99 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.100, 8;
 ; End of false expr.
    %blend;
T_27.100;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %jmp T_27.98;
T_27.97 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.98 ;
    %jmp T_27.32;
T_27.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a8b1072500_0, 0;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.101, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fef600_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.103, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.104, 8;
T_27.103 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.104, 8;
 ; End of false expr.
    %blend;
T_27.104;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %jmp T_27.102;
T_27.101 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.102 ;
    %jmp T_27.32;
T_27.28 ;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.105, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.106;
T_27.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.106 ;
    %jmp T_27.32;
T_27.29 ;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.107, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.108;
T_27.107 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.108 ;
    %jmp T_27.32;
T_27.30 ;
    %load/vec4 v0x55a8b0ffe790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.109, 8;
    %fork t_9, S_0x55a8b100da00;
    %jmp t_8;
    .scope S_0x55a8b100da00;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10167b0_0, 0, 32;
T_27.111 ;
    %load/vec4 v0x55a8b10167b0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.112, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55a8b10167b0_0;
    %store/vec4a v0x55a8b109aab0, 4, 0;
    %load/vec4 v0x55a8b10167b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b10167b0_0, 0, 32;
    %jmp T_27.111;
T_27.112 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b1010170_0, 0;
    %end;
    .scope S_0x55a8b1063960;
t_8 %join;
    %jmp T_27.110;
T_27.109 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.110 ;
    %jmp T_27.32;
T_27.32 ;
    %pop/vec4 1;
T_27.13 ;
    %jmp T_27.12;
T_27.4 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.113, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.114;
T_27.113 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.115, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.116;
T_27.115 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_27.117, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
T_27.117 ;
T_27.116 ;
T_27.114 ;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.119, 8;
    %load/vec4 v0x55a8b0e99f80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_27.121, 8;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.122, 8;
T_27.121 ; End of true expr.
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_27.123, 9;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.124, 9;
T_27.123 ; End of true expr.
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_27.124, 9;
 ; End of false expr.
    %blend;
T_27.124;
    %jmp/0 T_27.122, 8;
 ; End of false expr.
    %blend;
T_27.122;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %load/vec4 v0x55a8b0fcb840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0fcb840_0, 0;
    %load/vec4 v0x55a8b0fcb840_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.125, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_27.127, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.128;
T_27.127 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.129, 4;
    %fork t_11, S_0x55a8b100d710;
    %jmp t_10;
    .scope S_0x55a8b100d710;
t_11 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_27.131, 4;
    %load/vec4 v0x55a8b0ff9a30_0;
    %store/vec4 v0x55a8b0edb540_0, 0, 32;
T_27.133 ;
    %load/vec4 v0x55a8b0edb540_0;
    %load/vec4 v0x55a8b0ff9a30_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_27.134, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55a8b0edb540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b109aab0, 0, 4;
    %load/vec4 v0x55a8b0edb540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b0edb540_0, 0, 32;
    %jmp T_27.133;
T_27.134 ;
    %jmp T_27.132;
T_27.131 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_27.135, 4;
    %load/vec4 v0x55a8b0ff9a30_0;
    %store/vec4 v0x55a8b0edb540_0, 0, 32;
T_27.137 ;
    %load/vec4 v0x55a8b0edb540_0;
    %load/vec4 v0x55a8b0ff9a30_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_27.138, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55a8b0edb540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b109aab0, 0, 4;
    %load/vec4 v0x55a8b0edb540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b0edb540_0, 0, 32;
    %jmp T_27.137;
T_27.138 ;
T_27.135 ;
T_27.132 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b1010170_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %end;
    .scope S_0x55a8b1063960;
t_10 %join;
    %jmp T_27.130;
T_27.129 ;
    %load/vec4 v0x55a8b1072500_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.139, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.140;
T_27.139 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.141, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_27.142, 8;
T_27.141 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_27.142, 8;
 ; End of false expr.
    %blend;
T_27.142;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0fcb840_0, 0;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.143, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.144;
T_27.143 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.145, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.146;
T_27.145 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.147, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.148;
T_27.147 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.149, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.150;
T_27.149 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
T_27.150 ;
T_27.148 ;
T_27.146 ;
T_27.144 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_27.151, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
T_27.151 ;
    %ix/getv 4, v0x55a8b0e99f80_0;
    %load/vec4a v0x55a8b109aab0, 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
T_27.140 ;
T_27.130 ;
T_27.128 ;
T_27.125 ;
T_27.119 ;
    %jmp T_27.12;
T_27.5 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.153, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.154;
T_27.153 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.155, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.156;
T_27.155 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_27.157, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
T_27.157 ;
T_27.156 ;
T_27.154 ;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.159, 5;
    %load/vec4 v0x55a8b100c1e0_0;
    %assign/vec4 v0x55a8b109ac80_0, 0;
    %load/vec4 v0x55a8b100c1e0_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a8b1073660_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
T_27.159 ;
    %jmp T_27.12;
T_27.6 ;
    %load/vec4 v0x55a8b0ee99d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b1072500_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.161, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.163, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_27.164, 8;
T_27.163 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_27.164, 8;
 ; End of false expr.
    %blend;
T_27.164;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.165, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
    %jmp T_27.166;
T_27.165 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_27.167, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b0ffe290_0, 0;
T_27.167 ;
T_27.166 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.169, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.170;
T_27.169 ;
    %load/vec4 v0x55a8b0fcc0f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.171, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.172;
T_27.171 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.173, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.174;
T_27.173 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.175, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
    %jmp T_27.176;
T_27.175 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55a8b104ec90_0, 0;
T_27.176 ;
T_27.174 ;
T_27.172 ;
T_27.170 ;
    %ix/getv 4, v0x55a8b0e99f80_0;
    %load/vec4a v0x55a8b109aab0, 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
T_27.161 ;
    %jmp T_27.12;
T_27.7 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.177, 4;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %jmp T_27.178;
T_27.177 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.179, 4;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %jmp T_27.180;
T_27.179 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_27.181, 4;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
T_27.181 ;
T_27.180 ;
T_27.178 ;
    %load/vec4 v0x55a8b106f280_0;
    %ix/getv 4, v0x55a8b0ffe290_0;
    %shiftl 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.183, 8;
    %load/vec4 v0x55a8b0e99f80_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
    %load/vec4 v0x55a8b0e99f80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55a8b109aab0, 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b1073660_0;
    %nor/r;
    %load/vec4 v0x55a8b0fcb840_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55a8b0e99f80_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.185, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.185 ;
    %load/vec4 v0x55a8b0fcb840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0fcb840_0, 0;
T_27.183 ;
    %jmp T_27.12;
T_27.8 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.187, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.188;
T_27.187 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.189, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
    %jmp T_27.190;
T_27.189 ;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_27.191, 4;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a8b100c1e0_0, 0;
T_27.191 ;
T_27.190 ;
T_27.188 ;
    %load/vec4 v0x55a8b0ee99d0_0;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.193, 8;
    %load/vec4 v0x55a8b0e99f80_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55a8b0e99f80_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.195, 8;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.197, 8;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.198, 8;
T_27.197 ; End of true expr.
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_27.199, 9;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.200, 9;
T_27.199 ; End of true expr.
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_27.200, 9;
 ; End of false expr.
    %blend;
T_27.200;
    %jmp/0 T_27.198, 8;
 ; End of false expr.
    %blend;
T_27.198;
    %ix/getv 3, v0x55a8b0e99f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a8b109aab0, 0, 4;
    %load/vec4 v0x55a8b0e99f80_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55a8b0e99f80_0, 0;
T_27.195 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0fcb840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0fcb840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a8b1010170_0, 0;
T_27.193 ;
    %jmp T_27.12;
T_27.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
    %jmp T_27.12;
T_27.10 ;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.201, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.201 ;
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v0x55a8b106f280_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b104e510_0, 4, 1;
    %load/vec4 v0x55a8b106f280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0ee99d0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.203, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8b0ee99d0_0, 0;
    %load/vec4 v0x55a8b0fd0330_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.205, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a8b0fd0330_0, 0;
    %load/vec4 v0x55a8b1050240_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %jmp T_27.206;
T_27.205 ;
    %load/vec4 v0x55a8b0fd0330_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.207, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55a8b0fd0330_0, 0;
    %load/vec4 v0x55a8b1050240_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55a8b106f280_0, 0;
    %jmp T_27.208;
T_27.207 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a8b0ffe4b0_0, 0;
T_27.208 ;
T_27.206 ;
T_27.203 ;
    %jmp T_27.12;
T_27.12 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55a8b1063960;
T_28 ;
    %wait E_0x55a8b0da9390;
    %load/vec4 v0x55a8b1010170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a8b0ffe790_0, 4, 1;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a8b0fef600_0, 0, 8;
    %load/vec4 v0x55a8b0ee99d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b0feffb0_0, 0, 32;
    %load/vec4 v0x55a8b0e99f80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x55a8b0ffe290_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x55a8b100c1e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55a8b0ffca90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55a8b0ff9a30_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55a8b1009b10;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10bbae0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55a8b1009b10;
T_30 ;
    %delay 5000, 0;
    %load/vec4 v0x55a8b10bbae0_0;
    %inv;
    %store/vec4 v0x55a8b10bbae0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55a8b1009b10;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10bf7d0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x55a8b1009b10;
T_32 ;
    %vpi_call/w 3 132 "$dumpfile", "int_csr_ce_fsm_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a8b1009b10 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55a8b1009b10;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10bf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10bf1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8b10bf640_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a8b10bf120_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10bf5a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a8b10bf500_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55a8b0f2c000;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a8b10bf7d0_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 6208, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55a8b10703f0_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55a8b1019bd0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55a8b10635e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a8b10bdbd0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x55a8b10bdbd0_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55a8b10bc930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_33.3, 8;
    %wait E_0x55a8b0f2c000;
    %load/vec4 v0x55a8b10bdbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a8b10bdbd0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %load/vec4 v0x55a8b10bc930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %vpi_call/w 3 163 "$fatal", 32'sb00000000000000000000000000000001, "DMA did not complete" {0 0 0};
T_33.4 ;
    %pushi/vec4 10, 0, 32;
T_33.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.7, 5;
    %jmp/1 T_33.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55a8b0f2c000;
    %jmp T_33.6;
T_33.7 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a8b10baab0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a8b10baab0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x55a8b10baab0, 0> {0 0 0};
T_33.8 ;
    %vpi_call/w 3 168 "$display", "CSR+CE+FSM+DMA integration test passed" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x55a8b1009b10;
T_34 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 175 "$display", "[int_csr_ce_fsm_dma_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_dma_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
    "src/axi4_ram_slave.v";
