
---------- Begin Simulation Statistics ----------
final_tick                                19310603500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197991                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698076                       # Number of bytes of host memory used
host_op_rate                                   198551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.51                       # Real time elapsed on the host
host_tick_rate                              382331761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019311                       # Number of seconds simulated
sim_ticks                                 19310603500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.885380                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300306                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7162                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603745                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              254                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716551                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6936                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.862121                       # CPI: cycles per instruction
system.cpu.discardedOps                         15341                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2168696                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5800764                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454244                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23886800                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.258925                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         38621207                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14734407                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       201429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       404665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            646                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105173                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76837                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109726                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       580052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 580052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9734208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9734208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199021                       # Request fanout histogram
system.membus.respLayer1.occupancy          657640500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           654497000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             91647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          166416                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111580                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        90816                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       606212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                607908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10075232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          182656                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3365536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           385899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 385024     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    875      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             385899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          258577000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         202405497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            831000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4181                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                4181                       # number of overall hits
system.l2.overall_hits::total                    4203                       # number of overall hits
system.l2.demand_misses::.cpu.inst                809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198215                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199024                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               809                       # number of overall misses
system.l2.overall_misses::.cpu.data            198215                       # number of overall misses
system.l2.overall_misses::total                199024                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15453640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15514704000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61064000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15453640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15514704000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           202396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203227                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          202396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203227                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.979342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.979342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75480.840544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77964.028958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77953.935204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75480.840544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77964.028958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77953.935204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105173                       # number of writebacks
system.l2.writebacks::total                    105173                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        198212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       198212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199021                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13471323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13524297000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13471323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13524297000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.979328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.979328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65480.840544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67964.215083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67954.120419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65480.840544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67964.215083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67954.120419                       # average overall mshr miss latency
system.l2.replacements                         182656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1854                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109726                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8686666000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8686666000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79166.888431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79166.888431                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7589406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7589406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69166.888431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69166.888431                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61064000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61064000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75480.840544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75480.840544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65480.840544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65480.840544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        88489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           88489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6766974000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6766974000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        90816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         90816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.974377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.974377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76472.488106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76472.488106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        88486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        88486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5881917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5881917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.974344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.974344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66472.854463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66472.854463                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                16                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14723.792248                       # Cycle average of tags in use
system.l2.tags.total_refs                      404440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.031790                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.205364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       128.860024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14588.726860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.890425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.898669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1816828                       # Number of tag accesses
system.l2.tags.data_accesses                  1816828                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6342784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6368672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3365536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3365536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          198212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              199021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1340611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         328461200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             329801811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1340611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1340611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174284351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174284351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174284351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1340611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        328461200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            504086162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     71327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    198212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000758568250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              500956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33846                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1573922750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  995105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5305566500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7908.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26658.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   180817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                199021                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               105173                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    638.594419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   512.618037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.914665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1545      5.70%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2878     10.62%     16.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1389      5.13%     21.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          882      3.26%     24.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8782     32.42%     57.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          520      1.92%     59.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          505      1.86%     60.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1248      4.61%     65.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9343     34.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27092                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.778128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.246709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.537052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2273     51.15%     51.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2133     48.00%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.05%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.02%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.07%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.09%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.02%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.05%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           24      0.54%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4444                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.042175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4350     97.88%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               88      1.98%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4444                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12737344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4563456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6368672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3365536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       659.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    329.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19308919000                       # Total gap between requests
system.mem_ctrls.avgGap                      63475.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6342784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2281728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1340610.613231223077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 328461200.086263477802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118159331.478169500828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       198212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19869000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5285697500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 464083378250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24559.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26666.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4412571.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             94055220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             49991535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           704975040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          184145940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1524307200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5999574900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2362998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10920048075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.494914                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6042380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    644800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12623423500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99381660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52822605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           716034900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188060940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1524307200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6979796490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1537548480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11097952275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.707687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3887838750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    644800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14777964750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1528114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1528114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1528114                       # number of overall hits
system.cpu.icache.overall_hits::total         1528114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63394500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63394500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63394500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63394500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1528945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1528945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1528945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1528945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000544                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000544                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000544                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000544                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76287.003610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76287.003610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76287.003610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76287.003610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62563500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62563500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75287.003610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75287.003610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75287.003610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75287.003610                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1528114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1528114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1528945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1528945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76287.003610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76287.003610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62563500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75287.003610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75287.003610                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           683.209679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1528945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1839.885680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   683.209679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.333598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.333598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          614                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389160                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6116611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6116611                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6865059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6865059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6865133                       # number of overall hits
system.cpu.dcache.overall_hits::total         6865133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       278507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         278507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       280043                       # number of overall misses
system.cpu.dcache.overall_misses::total        280043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19010568499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19010568499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19010568499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19010568499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7143566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7143566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039193                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039193                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68258.853454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68258.853454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67884.462383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67884.462383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1728                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112455                       # number of writebacks
system.cpu.dcache.writebacks::total            112455                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       200875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       200875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       202411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       202411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15693317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15693317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15809613997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15809613997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028328                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78124.789048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78124.789048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78106.496174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78106.496174                       # average overall mshr miss latency
system.cpu.dcache.replacements                 201388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5597973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5597973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        90069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6968131999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6968131999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5688042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5688042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77364.376189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77364.376189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        89279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        89279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6816602000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6816602000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76351.684047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76351.684047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1267086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1267086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       188438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       188438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12042436500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12042436500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.129464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.129464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63906.624460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63906.624460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8876715000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8876715000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.076671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.076671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79543.308004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79543.308004                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           74                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            74                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1610                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1610                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.954037                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.954037                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    116296997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    116296997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.954037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.954037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75714.190755                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75714.190755                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           957.863728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7067620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            202412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.917001                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   957.863728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.935414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7347664                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7347664                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19310603500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
