; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+zve64d,+f,+d,+zfh,+zvfh,+experimental-zvfbfmin \
; RUN:     -verify-machineinstrs < %s | FileCheck %s

declare void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i8(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i8.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i8(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i8(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i8(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i8.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i16(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i16.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i16(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i16(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i16(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i16.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i32(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i32.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i32(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i32(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i32(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i32.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i64(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i64.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i64(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf8x2_i8_i8_0_2t.nxv1i64(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i64(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i8_triscv_mf8x2_i8_i8_0_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf8x2_i8_i8_0_2t.nxv1i64.nxv1i1(target("riscv_mf8x2", i8, i8, 0, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i8(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i8.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i8.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i16(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i16.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i16.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i32(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i32.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i32.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i64(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i64.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv2i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i8_triscv_mf4x2_i8_i8_1_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv2i64.nxv2i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i8(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i8.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i8.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i16(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i16.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i16.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i32(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i32.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i32.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i64(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i64.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv4i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i8_triscv_mf2x2_i8_i8_2_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv4i64.nxv4i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i8(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i8.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i8.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i16(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i16.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i16.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i32(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i32.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i32.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i64(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i64.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv8i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i8_triscv_m1x2_i8_i8_3_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv8i64.nxv8i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i8(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i8.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i8>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i8.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i16(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i16.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i16>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i16.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i32(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i32.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 16 x i32>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv16i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i8_triscv_m2x2_i8_i8_4_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv16i32.nxv16i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv32i8(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 32 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv32i8.nxv32i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 32 x i8>, <vscale x 32 x i1>, i64, i64)

define void @test_vsuxseg2_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv32i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i8> %index, i64 %vl, <vscale x 32 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv32i8.nxv32i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i8> %index, <vscale x 32 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv32i16(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 32 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv32i16.nxv32i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 32 x i16>, <vscale x 32 x i1>, i64, i64)

define void @test_vsuxseg2_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv32i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg2_mask_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i16> %index, i64 %vl, <vscale x 32 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv32i8_triscv_m4x2_i8_i8_5_2t_nxv32i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv32i16.nxv32i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 32 x i16> %index, <vscale x 32 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i8(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i8.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i8(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i8(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i8(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i8.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i16(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i16.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i16(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i16(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i16(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i16.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i32(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i32.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i32(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i32(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i32(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i32.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i64(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i64.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i64(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf8x3_i8_i8_0_3t.nxv1i64(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i64(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i8_triscv_mf8x3_i8_i8_0_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf8x3_i8_i8_0_3t.nxv1i64.nxv1i1(target("riscv_mf8x3", i8, i8, 0, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i8(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i8.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i8.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i16(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i16.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i16.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i32(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i32.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i32.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i64(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i64.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv2i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i8_triscv_mf4x3_i8_i8_1_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv2i64.nxv2i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i8(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i8.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i8.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i16(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i16.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i16.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i32(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i32.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i32.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i64(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i64.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv4i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i8_triscv_mf2x3_i8_i8_2_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv4i64.nxv4i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i8(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i8.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i8.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i16(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i16.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i16.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i32(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i32.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i32.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i64(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i64.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv8i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i8_triscv_m1x3_i8_i8_3_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv8i64.nxv8i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i8(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i8.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i8>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i8.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i16(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i16.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i16>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i16.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i32(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i32.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 16 x i32>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv16i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv16i8_triscv_m2x3_i8_i8_4_3t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv16i32.nxv16i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i8(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i8.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i8(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i8(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i8(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i8.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i16(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i16.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i16(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i16(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i16(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i16.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i32(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i32.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i32(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i32(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i32(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i32.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i64(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i64.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i64(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf8x4_i8_i8_0_4t.nxv1i64(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i64(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i8_triscv_mf8x4_i8_i8_0_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf8x4_i8_i8_0_4t.nxv1i64.nxv1i1(target("riscv_mf8x4", i8, i8, 0, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i8(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i8.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i8.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i16(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i16.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i16.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i32(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i32.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i32.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i64(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i64.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv2i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i8_triscv_mf4x4_i8_i8_1_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv2i64.nxv2i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i8(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i8.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i8.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i16(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i16.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i16.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i32(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i32.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i32.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i64(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i64.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv4i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i8_triscv_mf2x4_i8_i8_2_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv4i64.nxv4i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i8(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i8.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i8.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i16(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i16.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i16.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i32(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i32.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i32.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i64(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i64.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv8i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i8_triscv_m1x4_i8_i8_3_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv8i64.nxv8i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i8(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i8.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i8>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i8.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i16(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i16.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i16>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i16.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i32(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i32.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 16 x i32>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv16i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv16i8_triscv_m2x4_i8_i8_4_4t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv16i32.nxv16i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i8(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i8.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i8(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i8(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i8(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i8.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i16(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i16.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i16(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i16(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i16(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i16.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i32(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i32.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i32(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i32(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i32(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i32.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i64(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i64.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i64(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf8x5_i8_i8_0_5t.nxv1i64(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i64(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i8_triscv_mf8x5_i8_i8_0_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf8x5_i8_i8_0_5t.nxv1i64.nxv1i1(target("riscv_mf8x5", i8, i8, 0, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i8(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i8.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i8.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i16(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i16.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i16.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i32(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i32.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i32.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i64(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i64.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv2i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i8_triscv_mf4x5_i8_i8_1_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv2i64.nxv2i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i8(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i8.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i8.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i16(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i16.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i16.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i32(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i32.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i32.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i64(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i64.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv4i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i8_triscv_mf2x5_i8_i8_2_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv4i64.nxv4i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i8(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i8.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i8.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i16(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i16.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i16.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i32(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i32.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i32.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i64(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i64.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv8i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv8i8_triscv_m1x5_i8_i8_3_5t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv8i64.nxv8i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i8(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i8.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i8(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i8(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i8(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i8.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i16(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i16.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i16(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i16(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i16(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i16.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i32(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i32.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i32(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i32(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i32(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i32.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i64(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i64.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i64(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf8x6_i8_i8_0_6t.nxv1i64(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i64(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i8_triscv_mf8x6_i8_i8_0_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf8x6_i8_i8_0_6t.nxv1i64.nxv1i1(target("riscv_mf8x6", i8, i8, 0, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i8(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i8.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i8.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i16(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i16.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i16.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i32(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i32.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i32.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i64(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i64.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv2i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i8_triscv_mf4x6_i8_i8_1_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv2i64.nxv2i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i8(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i8.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i8.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i16(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i16.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i16.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i32(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i32.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i32.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i64(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i64.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv4i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i8_triscv_mf2x6_i8_i8_2_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv4i64.nxv4i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i8(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i8.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i8.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i16(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i16.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i16.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i32(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i32.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i32.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i64(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i64.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv8i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv8i8_triscv_m1x6_i8_i8_3_6t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv8i64.nxv8i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i8(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i8.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i8(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i8(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i8(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i8.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i16(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i16.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i16(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i16(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i16(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i16.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i32(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i32.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i32(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i32(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i32(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i32.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i64(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i64.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i64(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf8x7_i8_i8_0_7t.nxv1i64(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i64(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i8_triscv_mf8x7_i8_i8_0_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf8x7_i8_i8_0_7t.nxv1i64.nxv1i1(target("riscv_mf8x7", i8, i8, 0, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i8(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i8.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i8.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i16(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i16.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i16.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i32(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i32.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i32.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i64(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i64.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv2i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i8_triscv_mf4x7_i8_i8_1_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv2i64.nxv2i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i8(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i8.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i8.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i16(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i16.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i16.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i32(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i32.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i32.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i64(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i64.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv4i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i8_triscv_mf2x7_i8_i8_2_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv4i64.nxv4i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i8(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i8.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i8.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i16(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i16.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i16.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i32(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i32.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i32.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i64(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i64.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv8i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv8i8_triscv_m1x7_i8_i8_3_7t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv8i64.nxv8i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i8(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i8.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i8(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i8(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i8(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i8.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i16(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i16.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i16(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i16(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i16(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i16.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i32(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i32.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i32(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i32(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i32(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i32.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i64(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i64.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i64(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf8x8_i8_i8_0_8t.nxv1i64(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i64(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i8_triscv_mf8x8_i8_i8_0_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf8, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf8x8_i8_i8_0_8t.nxv1i64.nxv1i1(target("riscv_mf8x8", i8, i8, 0, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i8(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i8.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i8.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i16(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i16.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i16.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i32(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i32.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i32.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i64(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i64.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv2i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i8_triscv_mf4x8_i8_i8_1_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv2i64.nxv2i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i8(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i8.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i8.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i16(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i16.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i16.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i32(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i32.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i32.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i64(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i64.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv4i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i8_triscv_mf2x8_i8_i8_2_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv4i64.nxv4i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i8(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i8.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i8.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i16(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i16.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i16.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i32(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i32.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i32.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i64(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i64.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv8i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 3)
  ret void
}

define void @test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv8i8_triscv_m1x8_i8_i8_3_8t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e8, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv8i64.nxv8i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 3)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i8.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i8.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i16.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i16.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i32.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i32.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i64.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i64.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i8.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i8.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i16.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i16.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i32.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i32.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i64.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i64.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i8(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i8.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i8.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i16(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i16.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i16.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i32(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i32.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i32.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i64(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i64.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i64.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i8(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i8.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i8.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i16(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i16.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i16.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i32(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i32.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i32.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i64(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i64.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i64.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i8(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i8.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i8>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i8.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i16(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i16.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i16>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i16.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i32(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i32.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i32>, <vscale x 16 x i1>, i64, i64)

define void @test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16i16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i32.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i8.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i8.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i16.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i16.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i32.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i32.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i64.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i64.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i8.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i8.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i16.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i16.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i32.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i32.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i64.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i64.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i8(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i8.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i8.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i16(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i16.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i16.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i32(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i32.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i32.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i64(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i64.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i64.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i8(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i8.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i8.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i16(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i16.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i16.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i32(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i32.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i32.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i64(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i64.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8i16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i64.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i8.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i8.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i16.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i16.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i32.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i32.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i64.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i64.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i8.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i8.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i16.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i16.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i32.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i32.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i64.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i64.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i8(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i8.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i8.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i16(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i16.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i16.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i32(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i32.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i32.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i64(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i64.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i64.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i8(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i8.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i8.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i16(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i16.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i16.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i32(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i32.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i32.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i64(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i64.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8i16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i64.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i8.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i8.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i16.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i16.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i32.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i32.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i64.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i64.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i8.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i8.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i16.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i16.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i32.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i32.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i64.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i64.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i8(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i8.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i8.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i16(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i16.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i16.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i32(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i32.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i32.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i64(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i64.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4i16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i64.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i8.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i8.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i16.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i16.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i32.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i32.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i64.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i64.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i8.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i8.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i16.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i16.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i32.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i32.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i64.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i64.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i8(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i8.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i8.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i16(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i16.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i16.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i32(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i32.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i32.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i64(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i64.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4i16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i64.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i8.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i8.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i16.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i16.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i32.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i32.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i64.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i64.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i8.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i8.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i16.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i16.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i32.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i32.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i64.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i64.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i8(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i8.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i8.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i16(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i16.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i16.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i32(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i32.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i32.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i64(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i64.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4i16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i64.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i8.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i8.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i16.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i16.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i32.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i32.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i64.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i64.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i8.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i8.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i16.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i16.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i32.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i32.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i64.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i64.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i8(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i8.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i8.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i16(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i16.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i16.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i32(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i32.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i32.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i64(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i64.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4i16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i64.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i8.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i8.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i16.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i16.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i32.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i32.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i64.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i32_triscv_mf2x2_i8_i8_2_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i64.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i8(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i8.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i8.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i16(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i16.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i16.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i32(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i32.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i32.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i64(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i64.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i32_triscv_m1x2_i8_i8_3_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i64.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i8(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i8.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i8.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i16(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i16.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i16.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i32(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i32.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i32.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i64(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i64.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i32_triscv_m2x2_i8_i8_4_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i64.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i8(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i8.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i8>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i8.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i16(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i16.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i16>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i16.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i32(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i32.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i32>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i32.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i64(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i64.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 8 x i64>, <vscale x 8 x i1>, i64, i64)

define void @test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8i32_triscv_m4x2_i8_i8_5_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i64.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i8.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i8.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i16.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i16.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i32.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i32.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i64.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i32_triscv_mf2x3_i8_i8_2_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i64.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i8(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i8.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i8.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i16(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i16.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i16.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i32(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i32.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i32.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i64(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i64.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i32_triscv_m1x3_i8_i8_3_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i64.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i8(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i8.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i8.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i16(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i16.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i16.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i32(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i32.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i32.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i64(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i64.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4i32_triscv_m2x3_i8_i8_4_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i64.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i8.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i8.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i16.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i16.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i32.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i32.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i64.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i32_triscv_mf2x4_i8_i8_2_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i64.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i8(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i8.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i8.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i16(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i16.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i16.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i32(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i32.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i32.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i64(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i64.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i32_triscv_m1x4_i8_i8_3_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i64.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i8(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i8.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i8.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i16(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i16.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i16.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i32(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i32.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i32.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i64(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i64.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4i32_triscv_m2x4_i8_i8_4_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i64.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i8.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i8.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i16.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i16.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i32.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i32.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i64.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i32_triscv_mf2x5_i8_i8_2_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i64.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i8(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i8.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i8.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i16(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i16.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i16.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i32(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i32.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i32.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i64(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i64.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2i32_triscv_m1x5_i8_i8_3_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i64.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i8.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i8.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i16.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i16.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i32.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i32.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i64.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i32_triscv_mf2x6_i8_i8_2_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i64.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i8(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i8.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i8.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i16(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i16.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i16.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i32(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i32.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i32.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i64(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i64.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2i32_triscv_m1x6_i8_i8_3_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i64.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i8.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i8.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i16.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i16.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i32.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i32.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i64.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i32_triscv_mf2x7_i8_i8_2_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i64.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i8(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i8.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i8.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i16(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i16.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i16.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i32(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i32.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i32.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i64(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i64.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2i32_triscv_m1x7_i8_i8_3_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i64.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i8.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i8.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i16.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i16.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i32.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i32.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i64.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i32_triscv_mf2x8_i8_i8_2_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i64.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i8(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i8.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i8.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i16(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i16.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i16.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i32(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i32.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i32.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i64(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i64.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2i32_triscv_m1x8_i8_i8_3_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i64.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i8(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i8.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i8.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i16(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i16.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i16.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i32(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i32.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i32.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i64(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i64.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1i64_triscv_m1x2_i8_i8_3_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i64.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i8(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i8.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i8.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i16(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i16.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i16.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i32(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i32.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i32.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i64(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i64.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2i64_triscv_m2x2_i8_i8_4_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i64.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i8(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i8.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i8>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i8.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i16(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i16.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i16>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i16.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i32(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i32.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i32>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i32.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i64(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i64.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 4 x i64>, <vscale x 4 x i1>, i64, i64)

define void @test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4i64_triscv_m4x2_i8_i8_5_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i64.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i8(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i8.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i8.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i16(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i16.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i16.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i32(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i32.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i32.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i64(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i64.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1i64_triscv_m1x3_i8_i8_3_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i64.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i8(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i8.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i8.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i16(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i16.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i16.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i32(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i32.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i32.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i64(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i64.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2i64_triscv_m2x3_i8_i8_4_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i64.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i8(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i8.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i8.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i16(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i16.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i16.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i32(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i32.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i32.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i64(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i64.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1i64_triscv_m1x4_i8_i8_3_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i64.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i8(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i8.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i8>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i8.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i16(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i16.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i16>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i16.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i32(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i32.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i32>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i32.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i64(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i64.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4), ptr, <vscale x 2 x i64>, <vscale x 2 x i1>, i64, i64)

define void @test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2i64_triscv_m2x4_i8_i8_4_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i64.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i8(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i8.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i8.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i16(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i16.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i16.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i32(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i32.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i32.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i64(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i64.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1i64_triscv_m1x5_i8_i8_3_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i64.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i8(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i8.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i8.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i16(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i16.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i16.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i32(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i32.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i32.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i64(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i64.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1i64_triscv_m1x6_i8_i8_3_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i64.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i8(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i8.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i8.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i16(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i16.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i16.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i32(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i32.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i32.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i64(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i64.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1i64_triscv_m1x7_i8_i8_3_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i64.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i8(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i8>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i8.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i8>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i8.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i16(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i16>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i16.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i16>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i16.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i32(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i32>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i32.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i32>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i32.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}

declare void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i64(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i64>, i64, i64)
declare void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i64.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8), ptr, <vscale x 1 x i64>, <vscale x 1 x i1>, i64, i64)

define void @test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1i64_triscv_m1x8_i8_i8_3_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i64.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i8.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i16.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i32.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i64.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i8.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i16.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i32.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i64.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i8.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i16.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i32.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i64.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i8.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i16.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i32.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i64.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i8.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i16.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16f16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i32.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i8.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i16.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i32.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i64.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i8.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i16.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i32.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i64.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i8.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i16.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i32.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i64.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i8.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i16.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i32.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8f16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i64.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i8.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i16.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i32.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i64.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i8.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i16.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i32.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i64.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i8.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i16.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i32.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i64.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i8.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i16.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i32.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8f16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i64.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i8.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i16.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i32.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i64.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i8.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i16.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i32.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i64.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i8.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i16.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i32.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4f16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i64.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i8.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i16.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i32.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i64.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i8.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i16.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i32.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i64.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i8.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i16.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i32.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4f16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i64.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i8.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i16.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i32.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i64.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i8.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i16.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i32.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i64.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i8.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i16.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i32.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4f16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i64.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i8.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i16.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i32.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i64.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i8.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i16.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i32.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i64.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i8.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i16.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i32.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4f16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i64.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i8.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i16.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i32.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f32_triscv_mf2x2_i8_i8_2_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv1i64.nxv1i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i8.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i16.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i32.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f32_triscv_m1x2_i8_i8_3_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv2i64.nxv2i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i8.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i16.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i32.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f32_triscv_m2x2_i8_i8_4_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv4i64.nxv4i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i8.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i16.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i32.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8f32_triscv_m4x2_i8_i8_5_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv8i64.nxv8i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i8.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i16.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i32.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f32_triscv_mf2x3_i8_i8_2_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv1i64.nxv1i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i8.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i16.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i32.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f32_triscv_m1x3_i8_i8_3_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv2i64.nxv2i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i8.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i16.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i32.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4f32_triscv_m2x3_i8_i8_4_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv4i64.nxv4i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i8.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i16.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i32.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f32_triscv_mf2x4_i8_i8_2_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv1i64.nxv1i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i8.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i16.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i32.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f32_triscv_m1x4_i8_i8_3_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv2i64.nxv2i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i8.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i16.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i32.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4f32_triscv_m2x4_i8_i8_4_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv4i64.nxv4i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i8.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i16.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i32.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f32_triscv_mf2x5_i8_i8_2_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv1i64.nxv1i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i8.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i16.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i32.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2f32_triscv_m1x5_i8_i8_3_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv2i64.nxv2i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i8.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i16.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i32.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f32_triscv_mf2x6_i8_i8_2_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv1i64.nxv1i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i8.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i16.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i32.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2f32_triscv_m1x6_i8_i8_3_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv2i64.nxv2i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i8.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i16.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i32.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f32_triscv_mf2x7_i8_i8_2_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv1i64.nxv1i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i8.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i16.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i32.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2f32_triscv_m1x7_i8_i8_3_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv2i64.nxv2i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i8.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i16.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i32.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f32_triscv_mf2x8_i8_i8_2_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv1i64.nxv1i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i8.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i16.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i32.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 5)
  ret void
}

define void @test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2f32_triscv_m1x8_i8_i8_3_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv2i64.nxv2i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 5)
  ret void
}


define void @test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i8.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i16.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i32.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1f64_triscv_m1x2_i8_i8_3_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv1i64.nxv1i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i8.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i16.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i32.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2f64_triscv_m2x2_i8_i8_4_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv2i64.nxv2i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i8.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i16.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i32.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i64(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4f64_triscv_m4x2_i8_i8_5_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv4i64.nxv4i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i8.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i16.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i32.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1f64_triscv_m1x3_i8_i8_3_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv1i64.nxv1i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i8.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i16.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i32.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2f64_triscv_m2x3_i8_i8_4_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv2i64.nxv2i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i8.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i16.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i32.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1f64_triscv_m1x4_i8_i8_3_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv1i64.nxv1i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i8.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i16.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i32.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2f64_triscv_m2x4_i8_i8_4_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv2i64.nxv2i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i8.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i16.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i32.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1f64_triscv_m1x5_i8_i8_3_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv1i64.nxv1i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i8.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i16.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i32.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1f64_triscv_m1x6_i8_i8_3_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv1i64.nxv1i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i8.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i16.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i32.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1f64_triscv_m1x7_i8_i8_3_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv1i64.nxv1i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i8.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i16.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i32.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 6)
  ret void
}

define void @test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1f64_triscv_m1x8_i8_i8_3_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e64, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv1i64.nxv1i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 6)
  ret void
}


define void @test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i8(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i8.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i16(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i16.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i32(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i32.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf4x2_i8_i8_1_2t.nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i64(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv1bf16_triscv_mf4x2_i8_i8_1_2t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf4x2_i8_i8_1_2t.nxv1i64.nxv1i1(target("riscv_mf4x2", i8, i8, 1, 2) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i8(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i8.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i16(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i16.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i32(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i32.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_mf2x2_i8_i8_2_2t.nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i64(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv2bf16_triscv_mf2x2_i8_i8_2_2t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_mf2x2_i8_i8_2_2t.nxv2i64.nxv2i1(target("riscv_mf2x2", i8, i8, 2, 2) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i8(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i8.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i16(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i16.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i32(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v10, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i32.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m1x2_i8_i8_3_2t.nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i64(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv4bf16_triscv_m1x2_i8_i8_3_2t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m1x2_i8_i8_3_2t.nxv4i64.nxv4i1(target("riscv_m1x2", i8, i8, 3, 2) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i8(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i8.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i16(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i16.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i32(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i32.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m2x2_i8_i8_4_2t.nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i64(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv8bf16_triscv_m2x2_i8_i8_4_2t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg2ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m2x2_i8_i8_4_2t.nxv8i64.nxv8i1(target("riscv_m2x2", i8, i8, 4, 2) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i8(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i8.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i8> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i16.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i16> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg2_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.triscv_m4x2_i8_i8_5_2t.nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i32(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, i64 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg2_mask_nxv16bf16_triscv_m4x2_i8_i8_5_2t_nxv16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsuxseg2ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg2.mask.triscv_m4x2_i8_i8_5_2t.nxv16i32.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i32> %index, <vscale x 16 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i8(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i8.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i16(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i16.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i32(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i32.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf4x3_i8_i8_1_3t.nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i64(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv1bf16_triscv_mf4x3_i8_i8_1_3t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf4x3_i8_i8_1_3t.nxv1i64.nxv1i1(target("riscv_mf4x3", i8, i8, 1, 3) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i8(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i8.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i16(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i16.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i32(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i32.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_mf2x3_i8_i8_2_3t.nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i64(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv2bf16_triscv_mf2x3_i8_i8_2_3t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_mf2x3_i8_i8_2_3t.nxv2i64.nxv2i1(target("riscv_mf2x3", i8, i8, 2, 3) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i8(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i8.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i16(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v11, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i16.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i32(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i32.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m1x3_i8_i8_3_3t.nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i64(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv4bf16_triscv_m1x3_i8_i8_3_3t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m1x3_i8_i8_3_3t.nxv4i64.nxv4i1(target("riscv_m1x3", i8, i8, 3, 3) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i8(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i8.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i16(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i16.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i32(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i32.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg3_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.triscv_m2x3_i8_i8_4_3t.nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i64(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg3_mask_nxv8bf16_triscv_m2x3_i8_i8_4_3t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg3ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg3.mask.triscv_m2x3_i8_i8_4_3t.nxv8i64.nxv8i1(target("riscv_m2x3", i8, i8, 4, 3) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i8(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i8.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i16(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i16.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i32(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i32.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf4x4_i8_i8_1_4t.nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i64(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv1bf16_triscv_mf4x4_i8_i8_1_4t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf4x4_i8_i8_1_4t.nxv1i64.nxv1i1(target("riscv_mf4x4", i8, i8, 1, 4) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i8(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i8.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i16(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i16.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i32(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i32.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_mf2x4_i8_i8_2_4t.nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i64(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv2bf16_triscv_mf2x4_i8_i8_2_4t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_mf2x4_i8_i8_2_4t.nxv2i64.nxv2i1(target("riscv_mf2x4", i8, i8, 2, 4) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i8(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i8.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i16(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i16.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i32(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i32.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m1x4_i8_i8_3_4t.nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i64(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv4bf16_triscv_m1x4_i8_i8_3_4t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v12, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m1x4_i8_i8_3_4t.nxv4i64.nxv4i1(target("riscv_m1x4", i8, i8, 3, 4) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i8(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i8.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i8> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i16(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i16.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i16> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i32(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i32.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i32> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg4_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.triscv_m2x4_i8_i8_4_4t.nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i64(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, i64 %vl, <vscale x 8 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg4_mask_nxv8bf16_triscv_m2x4_i8_i8_4_4t_nxv8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m2, ta, ma
; CHECK-NEXT:    vsuxseg4ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg4.mask.triscv_m2x4_i8_i8_4_4t.nxv8i64.nxv8i1(target("riscv_m2x4", i8, i8, 4, 4) %val, ptr %base, <vscale x 8 x i64> %index, <vscale x 8 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i8(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i8.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i16(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i16.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i32(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i32.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf4x5_i8_i8_1_5t.nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i64(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv1bf16_triscv_mf4x5_i8_i8_1_5t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf4x5_i8_i8_1_5t.nxv1i64.nxv1i1(target("riscv_mf4x5", i8, i8, 1, 5) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i8(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i8.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i16(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i16.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i32(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i32.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_mf2x5_i8_i8_2_5t.nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i64(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv2bf16_triscv_mf2x5_i8_i8_2_5t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_mf2x5_i8_i8_2_5t.nxv2i64.nxv2i1(target("riscv_mf2x5", i8, i8, 2, 5) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i8(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei8.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i8.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i16(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei16.v v8, (a0), v13, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i16.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i32(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i32.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg5_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.triscv_m1x5_i8_i8_3_5t.nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i64(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg5_mask_nxv4bf16_triscv_m1x5_i8_i8_3_5t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg5ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg5.mask.triscv_m1x5_i8_i8_3_5t.nxv4i64.nxv4i1(target("riscv_m1x5", i8, i8, 3, 5) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i8(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i8.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i16(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i16.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i32(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i32.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf4x6_i8_i8_1_6t.nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i64(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv1bf16_triscv_mf4x6_i8_i8_1_6t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf4x6_i8_i8_1_6t.nxv1i64.nxv1i1(target("riscv_mf4x6", i8, i8, 1, 6) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i8(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i8.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i16(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i16.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i32(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i32.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_mf2x6_i8_i8_2_6t.nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i64(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv2bf16_triscv_mf2x6_i8_i8_2_6t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_mf2x6_i8_i8_2_6t.nxv2i64.nxv2i1(target("riscv_mf2x6", i8, i8, 2, 6) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i8(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei8.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i8.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i16(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei16.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i16.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i32(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei32.v v8, (a0), v14, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i32.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg6_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.triscv_m1x6_i8_i8_3_6t.nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i64(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg6_mask_nxv4bf16_triscv_m1x6_i8_i8_3_6t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg6ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg6.mask.triscv_m1x6_i8_i8_3_6t.nxv4i64.nxv4i1(target("riscv_m1x6", i8, i8, 3, 6) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i8(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i8.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i16(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i16.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i32(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i32.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf4x7_i8_i8_1_7t.nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i64(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv1bf16_triscv_mf4x7_i8_i8_1_7t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf4x7_i8_i8_1_7t.nxv1i64.nxv1i1(target("riscv_mf4x7", i8, i8, 1, 7) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i8(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i8.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i16(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i16.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i32(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i32.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_mf2x7_i8_i8_2_7t.nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i64(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv2bf16_triscv_mf2x7_i8_i8_2_7t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_mf2x7_i8_i8_2_7t.nxv2i64.nxv2i1(target("riscv_mf2x7", i8, i8, 2, 7) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i8(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei8.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i8.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i16(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei16.v v8, (a0), v15, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i16.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i32(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i32.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg7_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.triscv_m1x7_i8_i8_3_7t.nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i64(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg7_mask_nxv4bf16_triscv_m1x7_i8_i8_3_7t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg7ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg7.mask.triscv_m1x7_i8_i8_3_7t.nxv4i64.nxv4i1(target("riscv_m1x7", i8, i8, 3, 7) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i8(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i8.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i8> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i16(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i16.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i16> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i32(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i32.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i32> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf4x8_i8_i8_1_8t.nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i64(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, i64 %vl, <vscale x 1 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv1bf16_triscv_mf4x8_i8_i8_1_8t_nxv1i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf4, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf4x8_i8_i8_1_8t.nxv1i64.nxv1i1(target("riscv_mf4x8", i8, i8, 1, 8) %val, ptr %base, <vscale x 1 x i64> %index, <vscale x 1 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i8(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i8.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i8> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i16(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i16.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i16> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i32(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i32.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i32> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_mf2x8_i8_i8_2_8t.nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i64(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, i64 %vl, <vscale x 2 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv2bf16_triscv_mf2x8_i8_i8_2_8t_nxv2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, mf2, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_mf2x8_i8_i8_2_8t.nxv2i64.nxv2i1(target("riscv_mf2x8", i8, i8, 2, 8) %val, ptr %base, <vscale x 2 x i64> %index, <vscale x 2 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i8(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei8.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i8.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i8> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i16(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei16.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i16.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i16> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i32(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei32.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i32.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i32> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}


define void @test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl) {
; CHECK-LABEL: test_vsuxseg8_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.triscv_m1x8_i8_i8_3_8t.nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, i64 4)
  ret void
}

define void @test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i64(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, i64 %vl, <vscale x 4 x i1> %mask) {
; CHECK-LABEL: test_vsuxseg8_mask_nxv4bf16_triscv_m1x8_i8_i8_3_8t_nxv4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m1, ta, ma
; CHECK-NEXT:    vsuxseg8ei64.v v8, (a0), v16, v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsuxseg8.mask.triscv_m1x8_i8_i8_3_8t.nxv4i64.nxv4i1(target("riscv_m1x8", i8, i8, 3, 8) %val, ptr %base, <vscale x 4 x i64> %index, <vscale x 4 x i1> %mask, i64 %vl, i64 4)
  ret void
}

