// Seed: 1904057443
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  tri   id_3;
  logic id_4;
  type_9 id_5 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(1 + 1'b0),
      .id_3(1 | {id_4{1'b0}})
  );
  assign id_3 = 1 ? id_3[1'b0 : 1] : id_1;
endmodule
