<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="LVDS_CLK_IN::work"/><component name="DPRT_512X9_SRAM::work"/><component name="BIDIR_LVTTL::work"/><component name="DESIGN_FIRMWARE::work"/><component name="tristate_buf::work"/><component name="BIDIR_LVDS_IO::work"/><component name="CLK_FXD_40_160_A60M::work"/><component name="CCC_DYN_TRIPLE_160M::work"/><component name="LVDS_BUFOUT::work"/><device die="IT10X10M3" family="ProASIC3E" package="pq208"/><SmartGen version="8.0"/></workspace>