Classic Timing Analyzer report for lab
Thu Mar 03 17:21:11 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.365 ns   ; m    ; s[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.365 ns       ; m    ; s[2] ;
; N/A   ; None              ; 10.277 ns       ; m    ; s[3] ;
; N/A   ; None              ; 10.252 ns       ; b[0] ; s[2] ;
; N/A   ; None              ; 10.234 ns       ; a[0] ; s[2] ;
; N/A   ; None              ; 10.164 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 10.146 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 10.127 ns       ; b[0] ; s[0] ;
; N/A   ; None              ; 10.109 ns       ; a[0] ; s[0] ;
; N/A   ; None              ; 10.072 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 10.039 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 9.984 ns        ; b[1] ; s[3] ;
; N/A   ; None              ; 9.868 ns        ; a[2] ; s[2] ;
; N/A   ; None              ; 9.835 ns        ; m    ; s[1] ;
; N/A   ; None              ; 9.827 ns        ; a[3] ; s[3] ;
; N/A   ; None              ; 9.809 ns        ; m    ; v    ;
; N/A   ; None              ; 9.809 ns        ; b[3] ; s[3] ;
; N/A   ; None              ; 9.696 ns        ; b[0] ; v    ;
; N/A   ; None              ; 9.685 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 9.678 ns        ; a[0] ; v    ;
; N/A   ; None              ; 9.591 ns        ; b[0] ; s[1] ;
; N/A   ; None              ; 9.545 ns        ; a[2] ; v    ;
; N/A   ; None              ; 9.516 ns        ; b[1] ; v    ;
; N/A   ; None              ; 9.443 ns        ; a[0] ; s[1] ;
; N/A   ; None              ; 9.433 ns        ; b[2] ; s[2] ;
; N/A   ; None              ; 9.412 ns        ; b[1] ; s[1] ;
; N/A   ; None              ; 9.337 ns        ; a[3] ; v    ;
; N/A   ; None              ; 9.323 ns        ; b[3] ; v    ;
; N/A   ; None              ; 9.200 ns        ; b[2] ; v    ;
; N/A   ; None              ; 8.410 ns        ; m    ; cx   ;
; N/A   ; None              ; 8.297 ns        ; b[0] ; cx   ;
; N/A   ; None              ; 8.279 ns        ; a[0] ; cx   ;
; N/A   ; None              ; 8.158 ns        ; a[2] ; cx   ;
; N/A   ; None              ; 8.117 ns        ; b[1] ; cx   ;
; N/A   ; None              ; 7.948 ns        ; a[3] ; cx   ;
; N/A   ; None              ; 7.930 ns        ; b[3] ; cx   ;
; N/A   ; None              ; 7.806 ns        ; b[2] ; cx   ;
; N/A   ; None              ; 7.083 ns        ; a[1] ; s[2] ;
; N/A   ; None              ; 6.995 ns        ; a[1] ; s[3] ;
; N/A   ; None              ; 6.527 ns        ; a[1] ; v    ;
; N/A   ; None              ; 6.423 ns        ; a[1] ; s[1] ;
; N/A   ; None              ; 5.128 ns        ; a[1] ; cx   ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Mar 03 17:21:10 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only
Info: Longest tpd from source pin "m" to destination pin "s[2]" is 10.365 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 6; PIN Node = 'm'
    Info: 2: + IC(4.023 ns) + CELL(0.228 ns) = 5.060 ns; Loc. = LCCOMB_X18_Y1_N2; Fanout = 4; COMB Node = 'fulladder:bb|C~3'
    Info: 3: + IC(0.255 ns) + CELL(0.225 ns) = 5.540 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'fulladder:cc|S~2'
    Info: 4: + IC(2.827 ns) + CELL(1.998 ns) = 10.365 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 's[2]'
    Info: Total cell delay = 3.260 ns ( 31.45 % )
    Info: Total interconnect delay = 7.105 ns ( 68.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Thu Mar 03 17:21:11 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


