read_verilog ../../common/mul.v
proc
write_intersynth result.out
