`timescale 1ns / 1ns

module uart_debug_tb;
  reg  clk = 0;
  reg  rst_n = 0;
  always #1 clk = ~clk;

  // DUT UART æ¥å£
  wire tx;  // å¯è¿æ? DUT è¾“å‡º
  reg  rx = 1;  // ä¼ è¾“çº¿ç©ºé—²ä¸ºé«?
  reg uart_debug_en = 1;
  wire i2c_scl;
  wire i2c_sda;

  // åˆå§‹åŒ? DUT å®ä¾‹ï¼ˆè¯·æ ¹æ®ä½ çš„DUTå‘½åè°ƒæ•´ç«¯å£ï¼?
  tinyriscv_soc_top tinyriscv_soc_top_0 (
      .clk(clk),
      .rst(rst_n),
      .uart_debug_pin(uart_debug_en),
      .uart_tx_pin(tx),  // UARTå‘é?å¼•è„?
      .uart_rx_pin(rx),  // UARTæ¥æ”¶å¼•è„š
      .i2c_scl(i2c_scl),
      .i2c_sda(i2c_sda)
  );

  pullup(i2c_scl);
  pullup(i2c_sda);

  // å¾…å‘é€çš„æ•°æ®
  reg [31:0] data_file[0:1023];
  reg [7:0] data_packet[0:34];
  reg [31:0] data_file_size;
  integer i;
  reg [4095:0] crc_input;
  reg [15:0] crc_result;
  reg [7:0] temp_8bit;

  // è®¡ç®—æ¯bitæŒç»­çš„æ—¶é—´ï¼ˆä»?50MHzä¸ºä¾‹ï¼?1 bit = 8680ns â‰? 434 cyclesï¼?
  localparam BIT_TIME = 16;

  integer idx;
  initial begin
    // è¯»å–æ•°æ®æ–‡ä»¶
    $readmemh("D:/downloads/verification/Extend_Inst_Example/Temp/Temp.data", data_file);
    data_file_size = 0;
    for(idx = 0; idx < 1024; idx = idx + 1) begin 
      if(data_file[idx] !== 32'hxxxx_xxxx) begin 
        data_file_size = data_file_size + 4;
      end else begin 
        data_file[idx] = 32'hDEAD_BEEF; // å¡«å……æ— æ•ˆæ•°æ®
      end
    end

    // ç”Ÿæˆuart_debug packet 0
    for(idx = 0; idx < 29; idx = idx + 1) begin
      data_packet[idx] = 8'h00;
    end
    data_packet[29] = data_file_size[31:24];
    data_packet[30] = data_file_size[23:16];
    data_packet[31] = data_file_size[15:8];
    data_packet[32] = data_file_size[7:0];
    for(idx = 0; idx < 32; idx = idx + 1) begin
      crc_input[idx*8+:8] = data_packet[idx+1];
    end
    crc_result = crc16_modbus(crc_input, 32);
    data_packet[33] = crc_result[7:0];
    data_packet[34] = crc_result[15:8];

    // å¤ä½
    rst_n = 0;
    #10;
    @(negedge clk) rst_n = 1; // ç­‰å¾…DUTå‡†å¤‡å¥?
    #10;
    @(negedge clk);

    // å‘é?æ‰€æœ‰å­—èŠ?
    for(idx = 0; idx < (data_file_size + 31) / 32 + 1; idx = idx + 1) begin
      for (i = 0; i < 35; i = i + 1) begin
        @(negedge clk);
        uart_send_byte(data_packet[i]);
        #(BIT_TIME * 2);  // æ¯å­—èŠ‚åç•™ç‚¹ç©ºä½™æ—¶é—´
      end
      uart_receive_byte(10000, temp_8bit);
      if (temp_8bit == 8'h6) begin
        $display("uart_debug: packet %d send OK", idx);
      end else if(temp_8bit == 8'h15) begin 
        $display("uart_debug: ERROR packet %d NACK", idx);
        $stop();
      end else begin 
        $display("uart_debug: ERROR packet %d get unknown ACK data %x", idx, temp_8bit);
        $stop();
      end
      data_packet[0] = idx + 1;
      for(i = 0; i < 32; i = i + 4) begin
        data_packet[i+1] = data_file[idx * 8 + i/4][7:0];
        data_packet[i+2] = data_file[idx * 8 + i/4][15:8];
        data_packet[i+3] = data_file[idx * 8 + i/4][23:16];
        data_packet[i+4] = data_file[idx * 8 + i/4][31:24];
        crc_input[(i+0)*8+:8] = data_file[idx * 8 + i/4][7:0];
        crc_input[(i+1)*8+:8] = data_file[idx * 8 + i/4][15:8];
        crc_input[(i+2)*8+:8] = data_file[idx * 8 + i/4][23:16];
        crc_input[(i+3)*8+:8] = data_file[idx * 8 + i/4][31:24];
      end
      crc_result = crc16_modbus(crc_input, 32);
      data_packet[33] = crc_result[7:0];
      data_packet[34] = crc_result[15:8];
    end

    #100;
    @(negedge clk) uart_debug_en = 0;

    fork
      // begin 
      //   for(idx = 0; idx < 10; idx = idx + 1) begin
      //     uart_receive_byte(10000, temp_8bit);
      //     $display("%d", temp_8bit);
      //   end
      // end
      #20000 $finish;
    join
  end

   reg  [7:0]  temp_value = 8'b10110101;  // Ä¬Ï²Â¶ÖµÉ¸ÒªŞ¸Ä£
    reg         dev_ack = 1;         // Ó»Ç·ACK
    reg  [7:0]  received_addr;     // ?????????
    reg  [2:0]  bit_counter = 0;   // ????
    reg         start_detected = 0;// START??????
    reg         in_transaction = 0;// ????????
    
    // ??START???SCL??SDA????
    
    always @(negedge i2c_sda ) begin
        if (i2c_scl && !in_transaction&&(uart_debug_en==0)) begin
            start_detected <= 1;
            in_transaction <= 1;
            bit_counter <= 0;
            received_addr <= 8'h00;
            
            // ????????
            fork
                begin
                    // ??????
                    repeat(8) begin
                        @(posedge i2c_scl);    // ?SCL?????
                        #1;                   // ??????????
                        received_addr[7-bit_counter] = i2c_sda;
                        bit_counter <= bit_counter + 1;
                    end
                    
                    // ??ACK??
                    @(negedge i2c_scl);        // ?SCL???????
                    if (received_addr[7:1] == 7'h48) begin  // ??????0x48
                                       
                        dev_ack = 1'b0; 
                        #1;
                        // ??????????????????
                        send_byte(temp_value);  // ???????[???+0]
                        
                        // ???????
                       
                        send_byte(temp_value);//
                    end
                    in_transaction <= 0;
                end
            join
        end
    end

    // ??STOP???SCL??SDA????
    always @(posedge i2c_sda) begin
        if (i2c_scl) begin
            start_detected <= 0;
            in_transaction <= 0;
            dev_ack<=1;
        end
    end

    //---- ?????? ----
    task send_byte(input [7:0] data);
        reg [2:0] cnt;
        begin
            for (cnt=0; cnt<8; cnt=cnt+1) begin
                @(negedge i2c_scl);    // ?SCL????????
                #10;                  // ????
                force i2c_sda = data[7-cnt];  // ??????MSB first?
            end
            // ?????????ACK
            @(negedge i2c_scl);
            #10 release i2c_sda;
        end
    endtask
    
    //---- ???????? ----
    assign i2c_sda = (dev_ack) ? 1'bz : 1'b0;  // ACK??

  // UART å‘é?ä»»åŠ¡ï¼šèµ·å§‹ä½? + æ•°æ®ä½? + åœæ­¢ä½?
  task uart_send_byte(input [7:0] data);
    integer j;
    begin
      rx = 0; // èµ·å§‹ä½ï¼ˆä½ç”µå¹³ï¼‰
      #(BIT_TIME);

      // æ•°æ®ä½ï¼ˆä½ä½å…ˆä¼ ï¼?
      for (j = 0; j < 8; j = j + 1) begin
        rx = data[j];
        #(BIT_TIME);
      end

      // åœæ­¢ä½ï¼ˆé«˜ç”µå¹³ï¼‰
      rx = 1;
      #(BIT_TIME);
    end
  endtask

  task uart_receive_byte(input [31:0] timeout, output [7:0] data);
    integer j;
    begin
      j = 0;
      while(tx && j < timeout) begin
        #1 j = j + 1;
      end
      if(tx) begin
        $display("uart_debug: ERROR: RX timeout");
        $stop(); // ç­‰å¾…èµ·å§‹ä½è¶…æ—?
      end

      #(BIT_TIME / 2); // ç­‰å¾…åŠä¸ªæ¯”ç‰¹æ—¶é—´ï¼Œç¡®ä¿æ•°æ®ç¨³å®?
      #(BIT_TIME);     // è·³è¿‡èµ·å§‹ä½?
      for (j = 0; j < 8; j = j + 1) begin // æ¥æ”¶æ•°æ®ä½ï¼ˆä½ä½å…ˆæ¥ï¼?
        data[j] = tx;
        #(BIT_TIME);
      end
      #(BIT_TIME/2); // ç­‰å¾…åœæ­¢ä½ç»“æ?
    end
  endtask

  initial begin
    $dumpfile("uart_debug_tb.fst");
    $dumpvars();
    // for (idx = 0; idx < 35; idx = idx + 1)
    // $dumpvars(0, tinyriscv_soc_top_0.u_uart_debug.rx_data[idx]);
  end

  function [15:0] crc16_modbus;
    input [4095:0] data;  // æœ?å¤? 512 å­—èŠ‚çš„æ•°æ®ï¼ˆ4096 ä½ï¼‰
    input integer byte_count;  // å®é™…ä½¿ç”¨çš„æ•°æ®å­—èŠ‚æ•°

    reg [15:0] crc;
    integer i, j;
    reg [7:0] curr_byte;
    begin
      crc = 16'hFFFF;
      for (i = 0; i < byte_count; i = i + 1) begin
        curr_byte = data[i*8+:8];  // æå–å½“å‰å­—èŠ‚ï¼Œä½ä½åœ¨å‰?
        crc = crc ^ curr_byte;
        for (j = 0; j < 8; j = j + 1) begin
          if (crc[0]) crc = (crc >> 1) ^ 16'hA001;  // å¤šé¡¹å¼åè½¬å½¢å¼ï¼ˆModbusæ ‡å‡†ï¼?
          else crc = crc >> 1;
        end
      end
      crc16_modbus = crc;
    end
  endfunction
endmodule
