
---------- Begin Simulation Statistics ----------
final_tick                                21655400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    396                       # Simulator instruction rate (inst/s)
host_mem_usage                                9896724                       # Number of bytes of host memory used
host_op_rate                                      407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34720.28                       # Real time elapsed on the host
host_tick_rate                                 310935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13762882                       # Number of instructions simulated
sim_ops                                      14125852                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010796                       # Number of seconds simulated
sim_ticks                                 10795767500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.200602                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65084                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                961                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4258                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51158                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  101113                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16638                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      521612                       # Number of instructions committed
system.cpu.committedOps                        588115                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.439430                       # CPI: cycles per instruction
system.cpu.discardedOps                         14304                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             292032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            137644                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69715                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1554231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225254                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                          2315660                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  331260     56.33%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2013      0.34%     56.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150984     25.67%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103858     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   588115                       # Class of committed instruction
system.cpu.quiesceCycles                     14957568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          761429                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458402                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          494                       # Transaction distribution
system.membus.trans_dist::CleanEvict              354                       # Transaction distribution
system.membus.trans_dist::ReadExReq               306                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           569                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1449273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45805854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            724609                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004236                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  724596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              724609                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1952141250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19045125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              352734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3696500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15423195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2820168140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             842250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4938379625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          3164646                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3949492520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883232                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883232    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883232                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2116876250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2816724610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1523702321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4340426931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1602619175                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2707455121                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4310074295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4419343784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4231157442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8650501227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          168                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          184                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       995946                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94852                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1090798                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       995946                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       995946                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       995946                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94852                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1090798                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16481152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          494                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2707455121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5098294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2712553415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2928555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1523702321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1526630876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2928555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4231157442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5098294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4239184291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232370250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              821513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457563                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257518                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457563                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16099                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14753715845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26763904595                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32246.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58496.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       393                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426861                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457563                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  404405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    787                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.575304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   875.912985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.737546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1083      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          975      2.01%      4.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.40%      5.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          829      1.71%      7.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          945      1.95%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          677      1.40%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      1.33%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          880      1.82%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41685     86.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1815.738095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1717.861880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.130246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     24.60%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     73.41%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.952381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.620999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.536150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.52%      9.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     90.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29281984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16482048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29284032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16481152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2712.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1526.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2712.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1526.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10795621875                       # Total gap between requests
system.mem_ctrls.avgGap                      15097.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29227008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        33472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2707265416.747813701630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5092366.059198663570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3100474.329407335259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1523613397.565295934677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          494                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26731189040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32715555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3365758250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 207145164125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38085.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6813275.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    805937.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23883250.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16668271.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        832170881.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          357905097                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103352249.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     220773606.750002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     49855177.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1604608533.974992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.633113                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2515279355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7697928645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728263.397503                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457113.520297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5711500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11981250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12306538875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9348861125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       207144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207144                       # number of overall hits
system.cpu.icache.overall_hits::total          207144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          168                       # number of overall misses
system.cpu.icache.overall_misses::total           168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7296875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7296875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7296875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7296875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       207312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000810                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000810                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43433.779762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43433.779762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43433.779762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43433.779762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7032000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       207144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7296875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7296875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43433.779762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43433.779762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.264777                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50322                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1258.050000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.264777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            414792                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           414792                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       246507                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           246507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       246507                       # number of overall hits
system.cpu.dcache.overall_hits::total          246507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1161                       # number of overall misses
system.cpu.dcache.overall_misses::total          1161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     83366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83366500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83366500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       247668                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       247668                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       247668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       247668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71805.770887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71805.770887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71805.770887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71805.770887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          494                       # number of writebacks
system.cpu.dcache.writebacks::total               494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     61574625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61574625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     61574625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     61574625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        70371                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        70371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        70371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        70371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.424531                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.424531                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       152102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72917.398946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72917.398946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40600875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40600875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71354.789104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71354.789104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.171696                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.171696                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70737.331081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70737.331081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20973750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20973750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68541.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68541.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.266377                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            363.632426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.266377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            991548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           991548                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21655400000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21655486250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    396                       # Simulator instruction rate (inst/s)
host_mem_usage                                9896724                       # Number of bytes of host memory used
host_op_rate                                      407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34720.37                       # Real time elapsed on the host
host_tick_rate                                 310937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13762891                       # Number of instructions simulated
sim_ops                                      14125867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010796                       # Number of seconds simulated
sim_ticks                                 10795853750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.195019                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43087                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65091                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                962                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4260                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51158                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  101122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16640                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      521621                       # Number of instructions committed
system.cpu.committedOps                        588130                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.439618                       # CPI: cycles per instruction
system.cpu.discardedOps                         14311                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             292053                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            137644                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69716                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1554322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225245                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                          2315798                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  331268     56.33%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2013      0.34%     56.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150990     25.67%     82.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103858     17.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   588130                       # Class of committed instruction
system.cpu.quiesceCycles                     14957568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          761476                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458403                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          494                       # Transaction distribution
system.membus.trans_dist::CleanEvict              355                       # Transaction distribution
system.membus.trans_dist::ReadExReq               306                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           570                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1449276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45805918                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            724610                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004236                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  724597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              724610                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1952144625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19045125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              352734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3696500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15428945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2820168140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             842250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4938379625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          3164646                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3949492520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883232                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883232    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883232                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2116876250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2816702107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1523690148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4340392255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1602606371                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2707433490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4310039861                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4419308478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4231123639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8650432116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          168                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          184                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       995938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94851                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1090789                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       995938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       995938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       995938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94851                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1090789                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29284160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16481152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          494                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2707433490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5104182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2712537672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2928532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1523690148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1526618680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2928532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4231123639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5104182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4239156352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232370250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              821515                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257518                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16099                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14753715845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26763930845                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32246.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58496.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       393                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  404405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    787                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.575304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   875.912985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.737546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1083      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          975      2.01%      4.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.40%      5.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          829      1.71%      7.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          945      1.95%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          677      1.40%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      1.33%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          880      1.82%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41685     86.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1815.738095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1717.861880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.130246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           62     24.60%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     73.41%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.952381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.620999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.536150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.52%      9.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     90.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29282048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16482048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29284096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16481152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2712.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1526.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2712.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1526.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10795823750                       # Total gap between requests
system.mem_ctrls.avgGap                      15097.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29227008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        33472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2707243787.921821117401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5098253.577212454751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3100449.559165248647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1523601225.146274328232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          494                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26731189040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32741805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3365758250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 207145164125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38071.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6813275.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    805937.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23883250.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16668271.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           832172700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          357905097                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103352249.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     220775938.087502                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     49855177.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1604612684.062492                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.632310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2515279355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7698014895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728263.397503                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457113.520297                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5711500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11981250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12306625125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9348861125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       207156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207156                       # number of overall hits
system.cpu.icache.overall_hits::total          207156                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          168                       # number of overall misses
system.cpu.icache.overall_misses::total           168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7296875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7296875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7296875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7296875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       207324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000810                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000810                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43433.779762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43433.779762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43433.779762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43433.779762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7032000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       207156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207156                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7296875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7296875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43433.779762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43433.779762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.264814                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4162185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               382                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10895.772251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.264814                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            414816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           414816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       246511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           246511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       246511                       # number of overall hits
system.cpu.dcache.overall_hits::total          246511                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1162                       # number of overall misses
system.cpu.dcache.overall_misses::total          1162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     83427125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83427125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83427125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83427125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       247673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       247673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       247673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       247673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71796.148881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71796.148881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71796.148881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71796.148881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          494                       # number of writebacks
system.cpu.dcache.writebacks::total               494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     61633750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61633750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     61633750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     61633750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70358.162100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70358.162100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70358.162100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70358.162100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.424531                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.424531                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       152106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41550625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41550625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72895.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72895.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71333.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71333.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.171696                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.171696                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70737.331081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70737.331081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20973750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20973750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68541.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68541.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.266590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              528883                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            402.805027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.266590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            991569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           991569                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21655486250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
