

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 11:41:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:25]   --->   Operation 14 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [vitis_test/nnet/core.cpp:25]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:25]   --->   Operation 19 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln25 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:25]   --->   Operation 20 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:25]   --->   Operation 21 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 25 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_load, i7 1"   --->   Operation 26 'add' 'add_ln1271' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln1271, i7 %i_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 27 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0" [vitis_test/nnet/core.cpp:37]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 29 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln25"   --->   Operation 30 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 31 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_load, i7 2"   --->   Operation 32 'add' 'add_ln1271_1' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln1271_1, i7 %add_ln1271" [vitis_test/nnet/core.cpp:25]   --->   Operation 33 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %select_ln25_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 34 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_1"   --->   Operation 35 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 36 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_load, i7 3"   --->   Operation 37 'add' 'add_ln1271_2' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln1271_2, i7 %add_ln1271_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 38 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:25]   --->   Operation 39 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:37]   --->   Operation 40 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln37 = add i11 %tmp_s, i11 %zext_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 41 'add' 'add_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_0_0_addr = getelementptr i18 %conv1d_0_weights_V_0_0, i64 0, i64 %j_cast"   --->   Operation 42 'getelementptr' 'conv1d_0_weights_V_0_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 43 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_1_0_addr = getelementptr i18 %conv1d_0_weights_V_1_0, i64 0, i64 %j_cast"   --->   Operation 44 'getelementptr' 'conv1d_0_weights_V_1_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 45 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_2_0_addr = getelementptr i18 %conv1d_0_weights_V_2_0, i64 0, i64 %j_cast"   --->   Operation 46 'getelementptr' 'conv1d_0_weights_V_2_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 47 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln25, i5 1" [vitis_test/nnet/core.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln27 = store i11 %add_ln25, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:27]   --->   Operation 49 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %select_ln25_1, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 50 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 51 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 52 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i24 %input_0_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 53 'sext' 'sext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 54 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i24 %input_0_load_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 55 'sext' 'sext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i7 %select_ln25_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 56 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i24 %input_0, i64 0, i64 %zext_ln25_2"   --->   Operation 57 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 58 'load' 'input_0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_2 : Operation 59 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 59 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %conv1d_0_weights_V_0_0_load"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 61 'mul' 'mul_ln1273' <Predicate = (!icmp_ln25)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 62 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i18 %conv1d_0_weights_V_1_0_load"   --->   Operation 63 'sext' 'sext_ln1273_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 64 'mul' 'mul_ln1273_16' <Predicate = (!icmp_ln25)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 65 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 66 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln25_2 = sext i24 %input_0_load_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 67 'sext' 'sext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 68 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 69 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i18 %conv1d_0_weights_V_2_0_load"   --->   Operation 70 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 71 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 72 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 72 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 73 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 74 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 75 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i42 %sext_ln25, i42 %sext_ln1273"   --->   Operation 75 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_37)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 41"   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 78 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %mul_ln1273, i32 41"   --->   Operation 79 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%or_ln895 = or i1 %tmp_70, i1 %tmp_71"   --->   Operation 80 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%xor_ln895_17 = xor i1 %tmp, i1 1"   --->   Operation 81 'xor' 'xor_ln895_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895 = and i1 %or_ln895, i1 %xor_ln895_17"   --->   Operation 82 'and' 'and_ln895' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln896 = and i1 %tmp_71, i1 %tmp_70"   --->   Operation 83 'and' 'and_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%xor_ln896_18 = xor i1 %and_ln896, i1 1"   --->   Operation 84 'xor' 'xor_ln896_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %mul_ln1273, i32 18, i32 40"   --->   Operation 85 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.05ns)   --->   "%icmp_ln900_17 = icmp_eq  i23 %tmp_4, i23 0"   --->   Operation 86 'icmp' 'icmp_ln900_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%or_ln898_18 = or i1 %icmp_ln900_17, i1 %xor_ln896_18"   --->   Operation 87 'or' 'or_ln898_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln898 = and i1 %tmp, i1 %or_ln898_18"   --->   Operation 88 'and' 'and_ln898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346 = or i1 %and_ln895, i1 %and_ln898"   --->   Operation 89 'or' 'or_ln346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273_16 = mul i42 %sext_ln25_1, i42 %sext_ln1273_32"   --->   Operation 90 'mul' 'mul_ln1273_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_37)   --->   "%select_ln346 = select i1 %and_ln895, i24 8388607, i24 8388609"   --->   Operation 91 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln346_37 = select i1 %or_ln346, i24 %select_ln346, i24 %trunc_ln"   --->   Operation 92 'select' 'select_ln346_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_37, i18 0"   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i42 %shl_ln"   --->   Operation 94 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i42 %mul_ln1273_16"   --->   Operation 95 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.04ns)   --->   "%add_ln1347_18 = add i42 %mul_ln1273_16, i42 %shl_ln"   --->   Operation 96 'add' 'add_ln1347_18' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.04ns)   --->   "%add_ln1347 = add i43 %sext_ln1347, i43 %sext_ln813"   --->   Operation 97 'add' 'add_ln1347' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42"   --->   Operation 98 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_39)   --->   "%trunc_ln818_s = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 41"   --->   Operation 99 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_18, i32 41"   --->   Operation 100 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347, i32 42"   --->   Operation 101 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_17)   --->   "%or_ln895_1 = or i1 %tmp_73, i1 %tmp_74"   --->   Operation 102 'or' 'or_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_17)   --->   "%xor_ln895_18 = xor i1 %tmp_72, i1 1"   --->   Operation 103 'xor' 'xor_ln895_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895_17 = and i1 %or_ln895_1, i1 %xor_ln895_18"   --->   Operation 104 'and' 'and_ln895_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%and_ln896_16 = and i1 %tmp_74, i1 %tmp_73"   --->   Operation 105 'and' 'and_ln896_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%xor_ln896_19 = xor i1 %and_ln896_16, i1 1"   --->   Operation 106 'xor' 'xor_ln896_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_11_1 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_18, i32 18, i32 40"   --->   Operation 107 'partselect' 'tmp_11_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.05ns)   --->   "%icmp_ln900_18 = icmp_eq  i23 %tmp_11_1, i23 0"   --->   Operation 108 'icmp' 'icmp_ln900_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%or_ln898 = or i1 %icmp_ln900_18, i1 %xor_ln896_19"   --->   Operation 109 'or' 'or_ln898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_18)   --->   "%and_ln898_17 = and i1 %tmp_72, i1 %or_ln898"   --->   Operation 110 'and' 'and_ln898_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346_18 = or i1 %and_ln895_17, i1 %and_ln898_17"   --->   Operation 111 'or' 'or_ln346_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 112 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_39)   --->   "%select_ln346_38 = select i1 %and_ln895_17, i24 8388607, i24 8388609"   --->   Operation 113 'select' 'select_ln346_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln346_39 = select i1 %or_ln346_18, i24 %select_ln346_38, i24 %trunc_ln818_s"   --->   Operation 114 'select' 'select_ln346_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_addr = getelementptr i17 %conv1d_0_biases_V, i64 0, i64 %j_cast"   --->   Operation 115 'getelementptr' 'conv1d_0_biases_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (0.67ns)   --->   "%rhs = load i4 %conv1d_0_biases_V_addr"   --->   Operation 116 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [vitis_test/nnet/core.cpp:40]   --->   Operation 168 'ret' 'ret_ln40' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.39>
ST_6 : Operation 117 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273_17 = mul i42 %sext_ln25_2, i42 %sext_ln1273_33"   --->   Operation 117 'mul' 'mul_ln1273_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i24.i18, i24 %select_ln346_39, i18 0"   --->   Operation 118 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i42 %shl_ln838_s"   --->   Operation 119 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i42 %mul_ln1273_17"   --->   Operation 120 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.04ns)   --->   "%add_ln1347_19 = add i42 %mul_ln1273_17, i42 %shl_ln838_s"   --->   Operation 121 'add' 'add_ln1347_19' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.04ns)   --->   "%add_ln1347_17 = add i43 %sext_ln1347_2, i43 %sext_ln813_17"   --->   Operation 122 'add' 'add_ln1347_17' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42"   --->   Operation 123 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%trunc_ln818_15 = partselect i24 @_ssdm_op_PartSelect.i24.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 41"   --->   Operation 124 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %add_ln1347_19, i32 41"   --->   Operation 125 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln1347_17, i32 42"   --->   Operation 126 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_18)   --->   "%or_ln895_2 = or i1 %tmp_76, i1 %tmp_77"   --->   Operation 127 'or' 'or_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_18)   --->   "%xor_ln895_19 = xor i1 %tmp_75, i1 1"   --->   Operation 128 'xor' 'xor_ln895_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln895_18 = and i1 %or_ln895_2, i1 %xor_ln895_19"   --->   Operation 129 'and' 'and_ln895_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%and_ln896_17 = and i1 %tmp_77, i1 %tmp_76"   --->   Operation 130 'and' 'and_ln896_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%xor_ln896_20 = xor i1 %and_ln896_17, i1 1"   --->   Operation 131 'xor' 'xor_ln896_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_11_2 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1347_19, i32 18, i32 40"   --->   Operation 132 'partselect' 'tmp_11_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.05ns)   --->   "%icmp_ln900_19 = icmp_eq  i23 %tmp_11_2, i23 0"   --->   Operation 133 'icmp' 'icmp_ln900_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%or_ln898_19 = or i1 %icmp_ln900_19, i1 %xor_ln896_20"   --->   Operation 134 'or' 'or_ln898_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_19)   --->   "%and_ln898_18 = and i1 %tmp_75, i1 %or_ln898_19"   --->   Operation 135 'and' 'and_ln898_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln346_40 = select i1 %and_ln895_18, i24 8388607, i24 8388609"   --->   Operation 136 'select' 'select_ln346_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln346_19 = or i1 %and_ln895_18, i1 %and_ln898_18"   --->   Operation 137 'or' 'or_ln346_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.32ns) (out node of the LUT)   --->   "%lhs = select i1 %or_ln346_19, i24 %select_ln346_40, i24 %trunc_ln818_15"   --->   Operation 138 'select' 'lhs' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i24 %lhs"   --->   Operation 139 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (0.67ns)   --->   "%rhs = load i4 %conv1d_0_biases_V_addr"   --->   Operation 140 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_load_cast = sext i17 %rhs"   --->   Operation 141 'sext' 'conv1d_0_biases_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i17 %rhs"   --->   Operation 142 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.93ns)   --->   "%ret_V = add i25 %sext_ln813_18, i25 %sext_ln813_19"   --->   Operation 143 'add' 'ret_V' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret_V, i32 24"   --->   Operation 144 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.93ns)   --->   "%p_Val2_17 = add i24 %lhs, i24 %conv1d_0_biases_V_load_cast"   --->   Operation 145 'add' 'p_Val2_17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_17, i32 23"   --->   Operation 146 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 147 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_39, i1 %xor_ln895"   --->   Operation 148 'and' 'overflow' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln896 = xor i1 %p_Result_39, i1 1"   --->   Operation 149 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln900 = trunc i24 %p_Val2_17"   --->   Operation 150 'trunc' 'trunc_ln900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln900 = icmp_eq  i23 %trunc_ln900, i23 0"   --->   Operation 151 'icmp' 'icmp_ln900' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln898_20 = or i1 %icmp_ln900, i1 %xor_ln896"   --->   Operation 152 'or' 'or_ln898_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%underflow = and i1 %p_Result_s, i1 %or_ln898_20"   --->   Operation 153 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln346_42 = select i1 %overflow, i24 8388607, i24 8388609"   --->   Operation 154 'select' 'select_ln346_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln346_20 = or i1 %overflow, i1 %underflow"   --->   Operation 155 'or' 'or_ln346_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.32ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln346_20, i24 %select_ln346_42, i24 %p_Val2_17"   --->   Operation 156 'select' 'x_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i24 %x_V" [vitis_test/nnet/core.cpp:17]   --->   Operation 157 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.04ns)   --->   "%icmp_ln1649 = icmp_sgt  i24 %x_V, i24 0"   --->   Operation 158 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.33ns)   --->   "%select_ln20 = select i1 %icmp_ln1649, i23 %trunc_ln17, i23 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 159 'select' 'select_ln20' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i11 %add_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 163 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i23 %output_r, i64 0, i64 %zext_ln37_1" [vitis_test/nnet/core.cpp:37]   --->   Operation 164 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vitis_test/nnet/core.cpp:27]   --->   Operation 165 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln37 = store i23 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 166 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 1888> <RAM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body4" [vitis_test/nnet/core.cpp:27]   --->   Operation 167 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.38ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j_load', vitis_test/nnet/core.cpp:27) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln27', vitis_test/nnet/core.cpp:27) [25]  (0.753 ns)
	'select' operation ('select_ln25', vitis_test/nnet/core.cpp:25) [26]  (0.414 ns)
	'add' operation ('add_ln27', vitis_test/nnet/core.cpp:27) [146]  (0.789 ns)
	'store' operation ('store_ln27', vitis_test/nnet/core.cpp:27) of variable 'add_ln27', vitis_test/nnet/core.cpp:27 on local variable 'j' [149]  (0.427 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('input_0_load', vitis_test/nnet/core.cpp:25) on array 'input_0' [32]  (1.24 ns)
	'mul' operation of DSP[56] ('mul_ln1273') [56]  (0.535 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('input_0_load_2', vitis_test/nnet/core.cpp:25) on array 'input_0' [44]  (1.24 ns)
	'mul' operation of DSP[99] ('mul_ln1273_17') [99]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln1273') [56]  (0.535 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln1273') [56]  (0 ns)
	'icmp' operation ('icmp_ln900_17') [67]  (1.05 ns)
	'or' operation ('or_ln898_18') [68]  (0 ns)
	'and' operation ('and_ln898') [69]  (0 ns)
	'or' operation ('or_ln346') [70]  (0.287 ns)
	'select' operation ('select_ln346_37') [76]  (0.321 ns)
	'add' operation ('add_ln1347_18') [80]  (1.05 ns)
	'icmp' operation ('icmp_ln900_18') [92]  (1.05 ns)
	'or' operation ('or_ln898') [93]  (0 ns)
	'and' operation ('and_ln898_17') [94]  (0 ns)
	'or' operation ('or_ln346_18') [95]  (0.287 ns)
	'select' operation ('select_ln346_39') [101]  (0.321 ns)

 <State 6>: 6.4ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('mul_ln1273_17') [99]  (0 ns)
	'add' operation ('add_ln1347_19') [105]  (1.05 ns)
	'icmp' operation ('icmp_ln900_19') [117]  (1.05 ns)
	'or' operation ('or_ln898_19') [118]  (0 ns)
	'and' operation ('and_ln898_18') [119]  (0 ns)
	'or' operation ('or_ln346_19') [121]  (0.287 ns)
	'select' operation ('lhs') [122]  (0.321 ns)
	'add' operation ('__Val2__') [130]  (0.934 ns)
	'icmp' operation ('icmp_ln900') [136]  (1.05 ns)
	'or' operation ('or_ln898_20') [137]  (0 ns)
	'and' operation ('underflow') [138]  (0 ns)
	'or' operation ('or_ln346_20') [140]  (0 ns)
	'select' operation ('x.V') [141]  (0.321 ns)
	'icmp' operation ('icmp_ln1649') [143]  (1.05 ns)
	'select' operation ('select_ln20', vitis_test/nnet/core.cpp:20) [144]  (0.332 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', vitis_test/nnet/core.cpp:37) [51]  (0 ns)
	'store' operation ('store_ln37', vitis_test/nnet/core.cpp:37) of variable 'select_ln20', vitis_test/nnet/core.cpp:20 on array 'output_r' [145]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
