<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/design_parameters.rs`."><title>design_parameters.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="stabilizer" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-68b7e25d.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">stabilizer/</div>design_parameters.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>arbitrary_int::u5;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>fugit::MegahertzU32 <span class="kw">as </span>MegaHertz;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="doccomment">/// The system clock, used in various timer calculations
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">pub const </span>SYSCLK: MegaHertz = MegaHertz::MHz(<span class="number">400</span>);
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="doccomment">/// The ADC setup time is the number of seconds after the CSn line goes low before the serial clock
<a href=#8 id=8 data-nosnippet>8</a>/// may begin. This is used for performing the internal ADC conversion.
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">pub const </span>ADC_SETUP_TIME: f32 = <span class="number">220e-9</span>;
<a href=#10 id=10 data-nosnippet>10</a>
<a href=#11 id=11 data-nosnippet>11</a><span class="doccomment">/// The maximum DAC/ADC serial clock line frequency. This is a hardware limit.
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub const </span>ADC_DAC_SCK_MAX: MegaHertz = MegaHertz::MHz(<span class="number">50</span>);
<a href=#13 id=13 data-nosnippet>13</a>
<a href=#14 id=14 data-nosnippet>14</a><span class="doccomment">/// The optimal counting frequency of the hardware timers used for timestamping and sampling.
<a href=#15 id=15 data-nosnippet>15</a></span><span class="kw">pub const </span>TIMER_FREQUENCY: MegaHertz = MegaHertz::MHz(<span class="number">100</span>);
<a href=#16 id=16 data-nosnippet>16</a><span class="kw">pub const </span>TIMER_PERIOD: f32 = <span class="number">1. </span>/ (TIMER_FREQUENCY.to_Hz() <span class="kw">as </span>f32);
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a><span class="doccomment">/// The QSPI frequency for communicating with the pounder DDS.
<a href=#19 id=19 data-nosnippet>19</a></span><span class="kw">pub const </span>POUNDER_QSPI_FREQUENCY: MegaHertz = MegaHertz::MHz(<span class="number">50</span>);
<a href=#20 id=20 data-nosnippet>20</a>
<a href=#21 id=21 data-nosnippet>21</a><span class="doccomment">/// The delay after initiating a QSPI transfer before asserting the IO_Update for the pounder DDS.
<a href=#22 id=22 data-nosnippet>22</a></span><span class="comment">// Pending Pounder Profile writes are up to 32 bytes (QSPI FIFO depth),
<a href=#23 id=23 data-nosnippet>23</a>// with 2 cycles required per byte, coming out to a total of 64 QSPI clock cycles.
<a href=#24 id=24 data-nosnippet>24</a>// The QSPI is configured for 50MHz, so this comes out to an offset
<a href=#25 id=25 data-nosnippet>25</a>// of 1280 ns. We use 1300 ns to be safe.
<a href=#26 id=26 data-nosnippet>26</a></span><span class="kw">pub const </span>POUNDER_IO_UPDATE_DELAY: f32 = <span class="number">1_300e-9</span>;
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a><span class="doccomment">/// The duration to assert IO_Update for the pounder DDS.
<a href=#29 id=29 data-nosnippet>29</a></span><span class="comment">// IO_Update should be latched for 4 SYNC_CLK cycles after the QSPI profile write. With pounder
<a href=#30 id=30 data-nosnippet>30</a>// SYNC_CLK running at 100MHz (1/4 of the pounder reference clock of 500MHz), this corresponds to
<a href=#31 id=31 data-nosnippet>31</a>// 32ns. To accomodate rounding errors, we use 50ns instead.
<a href=#32 id=32 data-nosnippet>32</a></span><span class="kw">pub const </span>POUNDER_IO_UPDATE_DURATION: f32 = <span class="number">50e-9</span>;
<a href=#33 id=33 data-nosnippet>33</a>
<a href=#34 id=34 data-nosnippet>34</a><span class="doccomment">/// The DDS reference clock frequency in MHz.
<a href=#35 id=35 data-nosnippet>35</a></span><span class="kw">pub const </span>DDS_REF_CLK: MegaHertz = MegaHertz::MHz(<span class="number">100</span>);
<a href=#36 id=36 data-nosnippet>36</a>
<a href=#37 id=37 data-nosnippet>37</a><span class="doccomment">/// The multiplier used for the DDS reference clock PLL.
<a href=#38 id=38 data-nosnippet>38</a></span><span class="kw">pub const </span>DDS_MULTIPLIER: u5 = u5::new(<span class="number">5</span>);
<a href=#39 id=39 data-nosnippet>39</a>
<a href=#40 id=40 data-nosnippet>40</a><span class="doccomment">/// The DDS system clock frequency after the internal PLL multiplication.
<a href=#41 id=41 data-nosnippet>41</a></span><span class="attr">#[allow(dead_code)]
<a href=#42 id=42 data-nosnippet>42</a></span><span class="kw">pub const </span>DDS_SYSTEM_CLK: MegaHertz =
<a href=#43 id=43 data-nosnippet>43</a>    MegaHertz::MHz(DDS_REF_CLK.to_MHz() * DDS_MULTIPLIER.value() <span class="kw">as </span>u32);
<a href=#44 id=44 data-nosnippet>44</a>
<a href=#45 id=45 data-nosnippet>45</a><span class="doccomment">/// The divider from the DDS system clock to the SYNC_CLK output (sync-clk is always 1/4 of sysclk).
<a href=#46 id=46 data-nosnippet>46</a></span><span class="attr">#[allow(dead_code)]
<a href=#47 id=47 data-nosnippet>47</a></span><span class="kw">pub const </span>DDS_SYNC_CLK_DIV: u8 = <span class="number">4</span>;
<a href=#48 id=48 data-nosnippet>48</a>
<a href=#49 id=49 data-nosnippet>49</a><span class="doccomment">/// The maximum ADC/DAC sample processing buffer size.
<a href=#50 id=50 data-nosnippet>50</a></span><span class="kw">pub const </span>MAX_SAMPLE_BUFFER_SIZE: usize = <span class="number">32</span>;
<a href=#51 id=51 data-nosnippet>51</a>
<a href=#52 id=52 data-nosnippet>52</a><span class="kw">pub type </span>SampleBuffer = [u16; MAX_SAMPLE_BUFFER_SIZE];</code></pre></div></section></main></body></html>