/*=============================================================*/
<<<<<<< HEAD
/* Created by Microsemi SmartDesign Mon Feb 13 08:37:21 2023   */
=======
/* Created by Microsemi SmartDesign Sun Nov 27 18:04:50 2022   */
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
/*                                                             */
/* Warning: Do not modify this file, it may lead to unexpected */
/*          functional failures in your design.                */
/*                                                             */
/*=============================================================*/

#ifndef SYS_CONFIG_MSS_CLOCKS
#define SYS_CONFIG_MSS_CLOCKS

#define MSS_SYS_M3_CLK_FREQ             100000000u
#define MSS_SYS_MDDR_CLK_FREQ           100000000u
#define MSS_SYS_APB_0_CLK_FREQ          100000000u
#define MSS_SYS_APB_1_CLK_FREQ          100000000u
#define MSS_SYS_APB_2_CLK_FREQ          25000000u
#define MSS_SYS_FIC_0_CLK_FREQ          50000000u
#define MSS_SYS_FIC_1_CLK_FREQ          100000000u
#define MSS_SYS_FIC64_CLK_FREQ          100000000u

#endif /* SYS_CONFIG_MSS_CLOCKS */
