Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 20 05:05:05 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SongPlayer_timing_summary_routed.rpt -pb SongPlayer_timing_summary_routed.pb -rpx SongPlayer_timing_summary_routed.rpx -warn_on_violation
| Design       : SongPlayer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.091     -653.827                     44                  147        0.221        0.000                      0                  147        4.500        0.000                       0                    66  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.091     -653.827                     44                  147        0.221        0.000                      0                  147        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           44  Failing Endpoints,  Worst Slack      -15.091ns,  Total Violation     -653.827ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.091ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 12.889ns (52.472%)  route 11.675ns (47.528%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.735    29.824    time1[0]_i_1_n_0
    SLICE_X9Y131         FDRE                                         r  time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.920    clock_IBUF_BUFG
    SLICE_X9Y131         FDRE                                         r  time1_reg[4]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y131         FDRE (Setup_fdre_C_R)       -0.429    14.733    time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -29.824    
  -------------------------------------------------------------------
                         slack                                -15.091    

Slack (VIOLATED) :        -15.091ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 12.889ns (52.472%)  route 11.675ns (47.528%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.735    29.824    time1[0]_i_1_n_0
    SLICE_X9Y131         FDRE                                         r  time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.920    clock_IBUF_BUFG
    SLICE_X9Y131         FDRE                                         r  time1_reg[5]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y131         FDRE (Setup_fdre_C_R)       -0.429    14.733    time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -29.824    
  -------------------------------------------------------------------
                         slack                                -15.091    

Slack (VIOLATED) :        -15.091ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 12.889ns (52.472%)  route 11.675ns (47.528%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.735    29.824    time1[0]_i_1_n_0
    SLICE_X9Y131         FDRE                                         r  time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.920    clock_IBUF_BUFG
    SLICE_X9Y131         FDRE                                         r  time1_reg[6]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y131         FDRE (Setup_fdre_C_R)       -0.429    14.733    time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -29.824    
  -------------------------------------------------------------------
                         slack                                -15.091    

Slack (VIOLATED) :        -15.091ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 12.889ns (52.472%)  route 11.675ns (47.528%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.735    29.824    time1[0]_i_1_n_0
    SLICE_X9Y131         FDRE                                         r  time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.920    clock_IBUF_BUFG
    SLICE_X9Y131         FDRE                                         r  time1_reg[7]/C
                         clock pessimism              0.277    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y131         FDRE (Setup_fdre_C_R)       -0.429    14.733    time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -29.824    
  -------------------------------------------------------------------
                         slack                                -15.091    

Slack (VIOLATED) :        -15.083ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.605ns  (logic 12.889ns (52.385%)  route 11.716ns (47.615%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.786    29.112    number_reg_rep_i_13_n_0
    SLICE_X8Y130         LUT4 (Prop_lut4_I3_O)        0.124    29.236 r  number_reg_rep_i_1/O
                         net (fo=2, routed)           0.629    29.865    number_reg_rep_i_1_n_0
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.538    14.960    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
                         clock pessimism              0.300    15.261    
                         clock uncertainty           -0.035    15.225    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.782    number_reg_rep
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -29.865    
  -------------------------------------------------------------------
                         slack                                -15.083    

Slack (VIOLATED) :        -15.040ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 12.889ns (52.577%)  route 11.626ns (47.423%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.686    29.775    time1[0]_i_1_n_0
    SLICE_X9Y132         FDRE                                         r  time1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[10]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y132         FDRE (Setup_fdre_C_R)       -0.429    14.735    time1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -29.775    
  -------------------------------------------------------------------
                         slack                                -15.040    

Slack (VIOLATED) :        -15.040ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 12.889ns (52.577%)  route 11.626ns (47.423%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.686    29.775    time1[0]_i_1_n_0
    SLICE_X9Y132         FDRE                                         r  time1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[11]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y132         FDRE (Setup_fdre_C_R)       -0.429    14.735    time1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -29.775    
  -------------------------------------------------------------------
                         slack                                -15.040    

Slack (VIOLATED) :        -15.040ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 12.889ns (52.577%)  route 11.626ns (47.423%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.686    29.775    time1[0]_i_1_n_0
    SLICE_X9Y132         FDRE                                         r  time1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[8]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y132         FDRE (Setup_fdre_C_R)       -0.429    14.735    time1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -29.775    
  -------------------------------------------------------------------
                         slack                                -15.040    

Slack (VIOLATED) :        -15.040ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 12.889ns (52.577%)  route 11.626ns (47.423%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.639    28.965    number_reg_rep_i_13_n_0
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.124    29.089 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.686    29.775    time1[0]_i_1_n_0
    SLICE_X9Y132         FDRE                                         r  time1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[9]/C
                         clock pessimism              0.277    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y132         FDRE (Setup_fdre_C_R)       -0.429    14.735    time1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -29.775    
  -------------------------------------------------------------------
                         slack                                -15.040    

Slack (VIOLATED) :        -14.967ns  (required time - arrival time)
  Source:                 number_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep__0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.471ns  (logic 12.889ns (52.671%)  route 11.582ns (47.329%))
  Logic Levels:           34  (CARRY4=23 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.658     5.261    clock_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  number_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.715 r  number_reg_rep/DOADO[0]
                         net (fo=64, routed)          0.856     8.570    number_reg_rep_n_15
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.207 r  number_reg_rep_i_321/CO[3]
                         net (fo=22, routed)          0.914    10.121    number_reg_rep_i_321_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.701 r  number_reg_rep_i_320/CO[3]
                         net (fo=1, routed)           0.009    10.710    number_reg_rep_i_320_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  number_reg_rep_i_259/O[3]
                         net (fo=1, routed)           0.581    11.604    number_reg_rep_i_259_n_4
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.334 r  number_reg_rep_i_175/O[1]
                         net (fo=2, routed)           0.374    12.707    time12[24]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.303    13.010 r  number_reg_rep_i_179/O
                         net (fo=1, routed)           0.000    13.010    number_reg_rep_i_179_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.262 r  number_reg_rep_i_113/O[0]
                         net (fo=31, routed)          1.022    14.284    time120_out[0]
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.290    14.574 r  number_reg_rep_i_227/O
                         net (fo=10, routed)          0.533    15.107    number_reg_rep_i_227_n_0
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.332    15.439 r  number_reg_rep_i_492/O
                         net (fo=1, routed)           0.000    15.439    number_reg_rep_i_492_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.689 r  number_reg_rep_i_422/O[2]
                         net (fo=2, routed)           0.793    16.481    number_reg_rep_i_422_n_5
    SLICE_X5Y122         LUT3 (Prop_lut3_I1_O)        0.330    16.811 r  number_reg_rep_i_413/O
                         net (fo=2, routed)           0.593    17.404    number_reg_rep_i_413_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I3_O)        0.327    17.731 r  number_reg_rep_i_417/O
                         net (fo=1, routed)           0.000    17.731    number_reg_rep_i_417_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.132 r  number_reg_rep_i_364/CO[3]
                         net (fo=1, routed)           0.000    18.132    number_reg_rep_i_364_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.466 r  number_reg_rep_i_280/O[1]
                         net (fo=2, routed)           0.704    19.170    number_reg_rep_i_280_n_6
    SLICE_X9Y125         LUT3 (Prop_lut3_I2_O)        0.303    19.473 r  number_reg_rep_i_272/O
                         net (fo=2, routed)           0.563    20.037    number_reg_rep_i_272_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.441 r  number_reg_rep_i_204/CO[3]
                         net (fo=1, routed)           0.000    20.441    number_reg_rep_i_204_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.558 r  number_reg_rep_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.558    number_reg_rep_i_138_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.675 r  number_reg_rep_i_134/CO[3]
                         net (fo=1, routed)           0.000    20.675    number_reg_rep_i_134_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.792 r  number_reg_rep_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.792    number_reg_rep_i_88_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  number_reg_rep_i_84/O[2]
                         net (fo=6, routed)           0.771    21.802    number_reg_rep_i_84_n_5
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.301    22.103 r  number_reg_rep_i_407/O
                         net (fo=1, routed)           0.000    22.103    number_reg_rep_i_407_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.653 r  number_reg_rep_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.653    number_reg_rep_i_345_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.987 r  number_reg_rep_i_262/O[1]
                         net (fo=3, routed)           0.924    23.910    number_reg_rep_i_262_n_6
    SLICE_X7Y131         LUT4 (Prop_lut4_I1_O)        0.303    24.213 r  number_reg_rep_i_338/O
                         net (fo=1, routed)           0.000    24.213    number_reg_rep_i_338_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.763 r  number_reg_rep_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.763    number_reg_rep_i_249_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  number_reg_rep_i_166/CO[3]
                         net (fo=1, routed)           0.000    24.877    number_reg_rep_i_166_n_0
    SLICE_X7Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.991 r  number_reg_rep_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.991    number_reg_rep_i_110_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.262 r  number_reg_rep_i_69/CO[0]
                         net (fo=29, routed)          0.852    26.115    number_reg_rep_i_69_n_3
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.373    26.488 f  number_reg_rep_i_139/O
                         net (fo=1, routed)           0.475    26.963    number_reg_rep_i_139_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    27.087 r  number_reg_rep_i_77/O
                         net (fo=1, routed)           0.338    27.425    number_reg_rep_i_77_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.975 r  number_reg_rep_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.975    number_reg_rep_i_47_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.092 r  number_reg_rep_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.092    number_reg_rep_i_29_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.209 r  number_reg_rep_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.209    number_reg_rep_i_18_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.326 r  number_reg_rep_i_13/CO[3]
                         net (fo=3, routed)           0.786    29.112    number_reg_rep_i_13_n_0
    SLICE_X8Y130         LUT4 (Prop_lut4_I3_O)        0.124    29.236 r  number_reg_rep_i_1/O
                         net (fo=2, routed)           0.495    29.732    number_reg_rep_i_1_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  number_reg_rep__0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.543    14.965    clock_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  number_reg_rep__0/CLKARDCLK
                         clock pessimism              0.277    15.243    
                         clock uncertainty           -0.035    15.207    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.764    number_reg_rep__0
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -29.732    
  -------------------------------------------------------------------
                         slack                                -14.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.632%)  route 0.129ns (36.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clock_IBUF_BUFG
    SLICE_X11Y133        FDRE                                         r  number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.128     1.611 r  number_reg[8]/Q
                         net (fo=6, routed)           0.129     1.741    number_reg_n_0_[8]
    SLICE_X10Y132        LUT6 (Prop_lut6_I1_O)        0.098     1.839 r  number[9]_i_3/O
                         net (fo=1, routed)           0.000     1.839    number[9]_i_3_n_0
    SLICE_X10Y132        FDRE                                         r  number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.997    clock_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  number_reg[9]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X10Y132        FDRE (Hold_fdre_C_D)         0.121     1.617    number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.594     1.513    clock_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.117     1.772    counter_reg[3]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.880    counter_reg[0]_i_2_n_4
    SLICE_X1Y134         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.865     2.030    clock_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105     1.618    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.594     1.513    clock_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.772    counter_reg[11]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    counter_reg[8]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105     1.618    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 time1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    clock_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  time1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  time1_reg[15]/Q
                         net (fo=3, routed)           0.118     1.742    time1_reg[15]
    SLICE_X9Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  time1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    time1_reg[12]_i_1_n_4
    SLICE_X9Y133         FDRE                                         r  time1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.998    clock_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  time1_reg[15]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)         0.105     1.588    time1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audioOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.594     1.513    clock_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  audioOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  audioOut_reg/Q
                         net (fo=2, routed)           0.175     1.853    audioOut_OBUF
    SLICE_X2Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.898 r  audioOut_i_1/O
                         net (fo=1, routed)           0.000     1.898    audioOut_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  audioOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  audioOut_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.120     1.633    audioOut_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.594     1.513    clock_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.775    counter_reg[7]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    counter_reg[4]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.484    clock_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  time1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  time1_reg[27]/Q
                         net (fo=3, routed)           0.120     1.746    time1_reg[27]
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  time1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    time1_reg[24]_i_1_n_4
    SLICE_X9Y136         FDRE                                         r  time1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    clock_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  time1_reg[27]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.105     1.589    time1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.776    counter_reg[15]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    counter_reg[12]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.867     2.032    clock_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105     1.619    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  time1_reg[11]/Q
                         net (fo=3, routed)           0.120     1.744    time1_reg[11]
    SLICE_X9Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  time1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    time1_reg[8]_i_1_n_4
    SLICE_X9Y132         FDRE                                         r  time1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.997    clock_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  time1_reg[11]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X9Y132         FDRE (Hold_fdre_C_D)         0.105     1.587    time1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.596     1.515    clock_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.120     1.777    counter_reg[19]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    counter_reg[16]_i_1_n_4
    SLICE_X1Y138         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.105     1.620    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    number_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y26    number_reg_rep__0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y136    audioOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y133   number_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y135   number_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y135   number_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y133   number_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y133   number_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y135   number_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136    audioOut_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y133   number_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y133   number_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y133   number_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y133   number_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y134    time1_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y134    time1_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y134    time1_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y134    time1_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y136    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y137    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y137    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y137    counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y137    counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y135   number_reg[6]/C



