Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 29876e07875f42e3851f825d0ea665c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pre_adder_4_behav xil_defaultlib.tb_pre_adder_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.P_Q
Compiling module xil_defaultlib.get_pre
Compiling module xil_defaultlib.get_sum
Compiling module xil_defaultlib.pre_adder_4
Compiling module xil_defaultlib.tb_pre_adder_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pre_adder_4_behav
