;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	JMZ 0, 960
	JMN 800, <3
	SUB 8, 800
	SUB @0, @2
	SUB @-0, -84
	JMN 0, <2
	JMZ 0, 960
	SUB @0, @2
	SUB 700, <80
	JMN 700, 80
	JMZ 0, 960
	JMZ 0, 960
	SUB @0, @2
	JMN 700, 80
	JMP 800, <3
	JMZ 0, 960
	JMN 800, <703
	JMN -0, 4
	SUB @-0, 4
	ADD 270, 60
	SUB @-0, 34
	SUB @-0, 34
	MOV 0, @-392
	SUB @127, 106
	SUB @0, @2
	JMZ 0, 960
	DJN -1, @-20
	JMN 700, 80
	SPL 0, #-392
	SUB -270, 8
	JMN 800, <3
	SUB -270, 8
	JMZ 0, 960
	JMN 800, <703
	ADD -16, 9
	SPL 6, #302
	DJN -1, @-20
	SPL 6, #302
	JMN 800, <703
	SPL 6, #302
	DJN -270, 8
	DJN 270, 8
	SPL 0, #-392
	SPL 0, #-392
	SPL 0, #-392
	MOV -1, <-20
	MOV -7, <-20
