/**
  ******************************************************************************
  * @file    mjenc_q_sram_reg.h
  * @version V1.2
  * @date    2020-07-31
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */
#ifndef  __MJENC_Q_SRAM_REG_H__
#define  __MJENC_Q_SRAM_REG_H__

#include "bl808.h"

/* 0x400 : mjpeg_q_param_00 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_00_OFFSET                    (0x400)
#define MJENC_Q_SRAM_REG_Q_0_00                                 MJENC_Q_SRAM_REG_Q_0_00
#define MJENC_Q_SRAM_REG_Q_0_00_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_00_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_00_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_00_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_00_POS)
#define MJENC_Q_SRAM_REG_Q_0_00_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_00_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_00_POS))
#define MJENC_Q_SRAM_REG_Q_0_01                                 MJENC_Q_SRAM_REG_Q_0_01
#define MJENC_Q_SRAM_REG_Q_0_01_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_01_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_01_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_01_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_01_POS)
#define MJENC_Q_SRAM_REG_Q_0_01_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_01_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_01_POS))

/* 0x404 : mjpeg_q_param_02 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_02_OFFSET                    (0x404)
#define MJENC_Q_SRAM_REG_Q_0_02                                 MJENC_Q_SRAM_REG_Q_0_02
#define MJENC_Q_SRAM_REG_Q_0_02_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_02_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_02_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_02_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_02_POS)
#define MJENC_Q_SRAM_REG_Q_0_02_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_02_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_02_POS))
#define MJENC_Q_SRAM_REG_Q_0_03                                 MJENC_Q_SRAM_REG_Q_0_03
#define MJENC_Q_SRAM_REG_Q_0_03_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_03_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_03_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_03_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_03_POS)
#define MJENC_Q_SRAM_REG_Q_0_03_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_03_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_03_POS))

/* 0x408 : mjpeg_q_param_04 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_04_OFFSET                    (0x408)
#define MJENC_Q_SRAM_REG_Q_0_04                                 MJENC_Q_SRAM_REG_Q_0_04
#define MJENC_Q_SRAM_REG_Q_0_04_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_04_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_04_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_04_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_04_POS)
#define MJENC_Q_SRAM_REG_Q_0_04_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_04_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_04_POS))
#define MJENC_Q_SRAM_REG_Q_0_05                                 MJENC_Q_SRAM_REG_Q_0_05
#define MJENC_Q_SRAM_REG_Q_0_05_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_05_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_05_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_05_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_05_POS)
#define MJENC_Q_SRAM_REG_Q_0_05_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_05_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_05_POS))

/* 0x40C : mjpeg_q_param_06 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_06_OFFSET                    (0x40C)
#define MJENC_Q_SRAM_REG_Q_0_06                                 MJENC_Q_SRAM_REG_Q_0_06
#define MJENC_Q_SRAM_REG_Q_0_06_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_06_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_06_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_06_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_06_POS)
#define MJENC_Q_SRAM_REG_Q_0_06_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_06_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_06_POS))
#define MJENC_Q_SRAM_REG_Q_0_07                                 MJENC_Q_SRAM_REG_Q_0_07
#define MJENC_Q_SRAM_REG_Q_0_07_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_07_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_07_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_07_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_07_POS)
#define MJENC_Q_SRAM_REG_Q_0_07_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_07_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_07_POS))

/* 0x410 : mjpeg_q_param_08 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_08_OFFSET                    (0x410)
#define MJENC_Q_SRAM_REG_Q_0_08                                 MJENC_Q_SRAM_REG_Q_0_08
#define MJENC_Q_SRAM_REG_Q_0_08_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_08_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_08_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_08_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_08_POS)
#define MJENC_Q_SRAM_REG_Q_0_08_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_08_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_08_POS))
#define MJENC_Q_SRAM_REG_Q_0_09                                 MJENC_Q_SRAM_REG_Q_0_09
#define MJENC_Q_SRAM_REG_Q_0_09_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_09_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_09_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_09_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_09_POS)
#define MJENC_Q_SRAM_REG_Q_0_09_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_09_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_09_POS))

/* 0x414 : mjpeg_q_param_0a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_0A_OFFSET                    (0x414)
#define MJENC_Q_SRAM_REG_Q_0_0A                                 MJENC_Q_SRAM_REG_Q_0_0A
#define MJENC_Q_SRAM_REG_Q_0_0A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_0A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0A_POS)
#define MJENC_Q_SRAM_REG_Q_0_0A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0A_POS))
#define MJENC_Q_SRAM_REG_Q_0_0B                                 MJENC_Q_SRAM_REG_Q_0_0B
#define MJENC_Q_SRAM_REG_Q_0_0B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_0B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0B_POS)
#define MJENC_Q_SRAM_REG_Q_0_0B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0B_POS))

/* 0x418 : mjpeg_q_param_0c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_0C_OFFSET                    (0x418)
#define MJENC_Q_SRAM_REG_Q_0_0C                                 MJENC_Q_SRAM_REG_Q_0_0C
#define MJENC_Q_SRAM_REG_Q_0_0C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_0C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0C_POS)
#define MJENC_Q_SRAM_REG_Q_0_0C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0C_POS))
#define MJENC_Q_SRAM_REG_Q_0_0D                                 MJENC_Q_SRAM_REG_Q_0_0D
#define MJENC_Q_SRAM_REG_Q_0_0D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_0D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0D_POS)
#define MJENC_Q_SRAM_REG_Q_0_0D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0D_POS))

/* 0x41C : mjpeg_q_param_0e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_0E_OFFSET                    (0x41C)
#define MJENC_Q_SRAM_REG_Q_0_0E                                 MJENC_Q_SRAM_REG_Q_0_0E
#define MJENC_Q_SRAM_REG_Q_0_0E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_0E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0E_POS)
#define MJENC_Q_SRAM_REG_Q_0_0E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0E_POS))
#define MJENC_Q_SRAM_REG_Q_0_0F                                 MJENC_Q_SRAM_REG_Q_0_0F
#define MJENC_Q_SRAM_REG_Q_0_0F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_0F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_0F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_0F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0F_POS)
#define MJENC_Q_SRAM_REG_Q_0_0F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_0F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_0F_POS))

/* 0x420 : mjpeg_q_param_10 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_10_OFFSET                    (0x420)
#define MJENC_Q_SRAM_REG_Q_0_10                                 MJENC_Q_SRAM_REG_Q_0_10
#define MJENC_Q_SRAM_REG_Q_0_10_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_10_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_10_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_10_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_10_POS)
#define MJENC_Q_SRAM_REG_Q_0_10_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_10_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_10_POS))
#define MJENC_Q_SRAM_REG_Q_0_11                                 MJENC_Q_SRAM_REG_Q_0_11
#define MJENC_Q_SRAM_REG_Q_0_11_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_11_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_11_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_11_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_11_POS)
#define MJENC_Q_SRAM_REG_Q_0_11_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_11_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_11_POS))

/* 0x424 : mjpeg_q_param_12 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_12_OFFSET                    (0x424)
#define MJENC_Q_SRAM_REG_Q_0_12                                 MJENC_Q_SRAM_REG_Q_0_12
#define MJENC_Q_SRAM_REG_Q_0_12_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_12_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_12_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_12_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_12_POS)
#define MJENC_Q_SRAM_REG_Q_0_12_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_12_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_12_POS))
#define MJENC_Q_SRAM_REG_Q_0_13                                 MJENC_Q_SRAM_REG_Q_0_13
#define MJENC_Q_SRAM_REG_Q_0_13_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_13_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_13_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_13_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_13_POS)
#define MJENC_Q_SRAM_REG_Q_0_13_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_13_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_13_POS))

/* 0x428 : mjpeg_q_param_14 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_14_OFFSET                    (0x428)
#define MJENC_Q_SRAM_REG_Q_0_14                                 MJENC_Q_SRAM_REG_Q_0_14
#define MJENC_Q_SRAM_REG_Q_0_14_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_14_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_14_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_14_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_14_POS)
#define MJENC_Q_SRAM_REG_Q_0_14_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_14_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_14_POS))
#define MJENC_Q_SRAM_REG_Q_0_15                                 MJENC_Q_SRAM_REG_Q_0_15
#define MJENC_Q_SRAM_REG_Q_0_15_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_15_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_15_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_15_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_15_POS)
#define MJENC_Q_SRAM_REG_Q_0_15_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_15_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_15_POS))

/* 0x42C : mjpeg_q_param_16 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_16_OFFSET                    (0x42C)
#define MJENC_Q_SRAM_REG_Q_0_16                                 MJENC_Q_SRAM_REG_Q_0_16
#define MJENC_Q_SRAM_REG_Q_0_16_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_16_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_16_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_16_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_16_POS)
#define MJENC_Q_SRAM_REG_Q_0_16_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_16_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_16_POS))
#define MJENC_Q_SRAM_REG_Q_0_17                                 MJENC_Q_SRAM_REG_Q_0_17
#define MJENC_Q_SRAM_REG_Q_0_17_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_17_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_17_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_17_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_17_POS)
#define MJENC_Q_SRAM_REG_Q_0_17_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_17_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_17_POS))

/* 0x430 : mjpeg_q_param_18 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_18_OFFSET                    (0x430)
#define MJENC_Q_SRAM_REG_Q_0_18                                 MJENC_Q_SRAM_REG_Q_0_18
#define MJENC_Q_SRAM_REG_Q_0_18_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_18_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_18_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_18_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_18_POS)
#define MJENC_Q_SRAM_REG_Q_0_18_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_18_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_18_POS))
#define MJENC_Q_SRAM_REG_Q_0_19                                 MJENC_Q_SRAM_REG_Q_0_19
#define MJENC_Q_SRAM_REG_Q_0_19_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_19_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_19_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_19_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_19_POS)
#define MJENC_Q_SRAM_REG_Q_0_19_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_19_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_19_POS))

/* 0x434 : mjpeg_q_param_1a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_1A_OFFSET                    (0x434)
#define MJENC_Q_SRAM_REG_Q_0_1A                                 MJENC_Q_SRAM_REG_Q_0_1A
#define MJENC_Q_SRAM_REG_Q_0_1A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_1A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1A_POS)
#define MJENC_Q_SRAM_REG_Q_0_1A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1A_POS))
#define MJENC_Q_SRAM_REG_Q_0_1B                                 MJENC_Q_SRAM_REG_Q_0_1B
#define MJENC_Q_SRAM_REG_Q_0_1B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_1B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1B_POS)
#define MJENC_Q_SRAM_REG_Q_0_1B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1B_POS))

/* 0x438 : mjpeg_q_param_1c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_1C_OFFSET                    (0x438)
#define MJENC_Q_SRAM_REG_Q_0_1C                                 MJENC_Q_SRAM_REG_Q_0_1C
#define MJENC_Q_SRAM_REG_Q_0_1C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_1C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1C_POS)
#define MJENC_Q_SRAM_REG_Q_0_1C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1C_POS))
#define MJENC_Q_SRAM_REG_Q_0_1D                                 MJENC_Q_SRAM_REG_Q_0_1D
#define MJENC_Q_SRAM_REG_Q_0_1D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_1D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1D_POS)
#define MJENC_Q_SRAM_REG_Q_0_1D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1D_POS))

/* 0x43C : mjpeg_q_param_1e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_1E_OFFSET                    (0x43C)
#define MJENC_Q_SRAM_REG_Q_0_1E                                 MJENC_Q_SRAM_REG_Q_0_1E
#define MJENC_Q_SRAM_REG_Q_0_1E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_1E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1E_POS)
#define MJENC_Q_SRAM_REG_Q_0_1E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1E_POS))
#define MJENC_Q_SRAM_REG_Q_0_1F                                 MJENC_Q_SRAM_REG_Q_0_1F
#define MJENC_Q_SRAM_REG_Q_0_1F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_1F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_1F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_1F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1F_POS)
#define MJENC_Q_SRAM_REG_Q_0_1F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_1F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_1F_POS))

/* 0x440 : mjpeg_q_param_20 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_20_OFFSET                    (0x440)
#define MJENC_Q_SRAM_REG_Q_0_20                                 MJENC_Q_SRAM_REG_Q_0_20
#define MJENC_Q_SRAM_REG_Q_0_20_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_20_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_20_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_20_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_20_POS)
#define MJENC_Q_SRAM_REG_Q_0_20_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_20_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_20_POS))
#define MJENC_Q_SRAM_REG_Q_0_21                                 MJENC_Q_SRAM_REG_Q_0_21
#define MJENC_Q_SRAM_REG_Q_0_21_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_21_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_21_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_21_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_21_POS)
#define MJENC_Q_SRAM_REG_Q_0_21_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_21_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_21_POS))

/* 0x444 : mjpeg_q_param_22 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_22_OFFSET                    (0x444)
#define MJENC_Q_SRAM_REG_Q_0_22                                 MJENC_Q_SRAM_REG_Q_0_22
#define MJENC_Q_SRAM_REG_Q_0_22_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_22_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_22_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_22_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_22_POS)
#define MJENC_Q_SRAM_REG_Q_0_22_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_22_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_22_POS))
#define MJENC_Q_SRAM_REG_Q_0_23                                 MJENC_Q_SRAM_REG_Q_0_23
#define MJENC_Q_SRAM_REG_Q_0_23_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_23_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_23_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_23_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_23_POS)
#define MJENC_Q_SRAM_REG_Q_0_23_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_23_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_23_POS))

/* 0x448 : mjpeg_q_param_24 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_24_OFFSET                    (0x448)
#define MJENC_Q_SRAM_REG_Q_0_24                                 MJENC_Q_SRAM_REG_Q_0_24
#define MJENC_Q_SRAM_REG_Q_0_24_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_24_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_24_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_24_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_24_POS)
#define MJENC_Q_SRAM_REG_Q_0_24_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_24_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_24_POS))
#define MJENC_Q_SRAM_REG_Q_0_25                                 MJENC_Q_SRAM_REG_Q_0_25
#define MJENC_Q_SRAM_REG_Q_0_25_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_25_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_25_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_25_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_25_POS)
#define MJENC_Q_SRAM_REG_Q_0_25_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_25_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_25_POS))

/* 0x44C : mjpeg_q_param_26 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_26_OFFSET                    (0x44C)
#define MJENC_Q_SRAM_REG_Q_0_26                                 MJENC_Q_SRAM_REG_Q_0_26
#define MJENC_Q_SRAM_REG_Q_0_26_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_26_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_26_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_26_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_26_POS)
#define MJENC_Q_SRAM_REG_Q_0_26_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_26_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_26_POS))
#define MJENC_Q_SRAM_REG_Q_0_27                                 MJENC_Q_SRAM_REG_Q_0_27
#define MJENC_Q_SRAM_REG_Q_0_27_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_27_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_27_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_27_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_27_POS)
#define MJENC_Q_SRAM_REG_Q_0_27_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_27_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_27_POS))

/* 0x450 : mjpeg_q_param_28 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_28_OFFSET                    (0x450)
#define MJENC_Q_SRAM_REG_Q_0_28                                 MJENC_Q_SRAM_REG_Q_0_28
#define MJENC_Q_SRAM_REG_Q_0_28_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_28_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_28_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_28_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_28_POS)
#define MJENC_Q_SRAM_REG_Q_0_28_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_28_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_28_POS))
#define MJENC_Q_SRAM_REG_Q_0_29                                 MJENC_Q_SRAM_REG_Q_0_29
#define MJENC_Q_SRAM_REG_Q_0_29_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_29_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_29_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_29_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_29_POS)
#define MJENC_Q_SRAM_REG_Q_0_29_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_29_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_29_POS))

/* 0x454 : mjpeg_q_param_2a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_2A_OFFSET                    (0x454)
#define MJENC_Q_SRAM_REG_Q_0_2A                                 MJENC_Q_SRAM_REG_Q_0_2A
#define MJENC_Q_SRAM_REG_Q_0_2A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_2A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2A_POS)
#define MJENC_Q_SRAM_REG_Q_0_2A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2A_POS))
#define MJENC_Q_SRAM_REG_Q_0_2B                                 MJENC_Q_SRAM_REG_Q_0_2B
#define MJENC_Q_SRAM_REG_Q_0_2B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_2B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2B_POS)
#define MJENC_Q_SRAM_REG_Q_0_2B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2B_POS))

/* 0x458 : mjpeg_q_param_2c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_2C_OFFSET                    (0x458)
#define MJENC_Q_SRAM_REG_Q_0_2C                                 MJENC_Q_SRAM_REG_Q_0_2C
#define MJENC_Q_SRAM_REG_Q_0_2C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_2C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2C_POS)
#define MJENC_Q_SRAM_REG_Q_0_2C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2C_POS))
#define MJENC_Q_SRAM_REG_Q_0_2D                                 MJENC_Q_SRAM_REG_Q_0_2D
#define MJENC_Q_SRAM_REG_Q_0_2D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_2D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2D_POS)
#define MJENC_Q_SRAM_REG_Q_0_2D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2D_POS))

/* 0x45C : mjpeg_q_param_2e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_2E_OFFSET                    (0x45C)
#define MJENC_Q_SRAM_REG_Q_0_2E                                 MJENC_Q_SRAM_REG_Q_0_2E
#define MJENC_Q_SRAM_REG_Q_0_2E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_2E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2E_POS)
#define MJENC_Q_SRAM_REG_Q_0_2E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2E_POS))
#define MJENC_Q_SRAM_REG_Q_0_2F                                 MJENC_Q_SRAM_REG_Q_0_2F
#define MJENC_Q_SRAM_REG_Q_0_2F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_2F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_2F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_2F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2F_POS)
#define MJENC_Q_SRAM_REG_Q_0_2F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_2F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_2F_POS))

/* 0x460 : mjpeg_q_param_30 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_30_OFFSET                    (0x460)
#define MJENC_Q_SRAM_REG_Q_0_30                                 MJENC_Q_SRAM_REG_Q_0_30
#define MJENC_Q_SRAM_REG_Q_0_30_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_30_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_30_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_30_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_30_POS)
#define MJENC_Q_SRAM_REG_Q_0_30_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_30_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_30_POS))
#define MJENC_Q_SRAM_REG_Q_0_31                                 MJENC_Q_SRAM_REG_Q_0_31
#define MJENC_Q_SRAM_REG_Q_0_31_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_31_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_31_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_31_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_31_POS)
#define MJENC_Q_SRAM_REG_Q_0_31_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_31_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_31_POS))

/* 0x464 : mjpeg_q_param_32 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_32_OFFSET                    (0x464)
#define MJENC_Q_SRAM_REG_Q_0_32                                 MJENC_Q_SRAM_REG_Q_0_32
#define MJENC_Q_SRAM_REG_Q_0_32_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_32_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_32_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_32_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_32_POS)
#define MJENC_Q_SRAM_REG_Q_0_32_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_32_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_32_POS))
#define MJENC_Q_SRAM_REG_Q_0_33                                 MJENC_Q_SRAM_REG_Q_0_33
#define MJENC_Q_SRAM_REG_Q_0_33_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_33_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_33_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_33_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_33_POS)
#define MJENC_Q_SRAM_REG_Q_0_33_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_33_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_33_POS))

/* 0x468 : mjpeg_q_param_34 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_34_OFFSET                    (0x468)
#define MJENC_Q_SRAM_REG_Q_0_34                                 MJENC_Q_SRAM_REG_Q_0_34
#define MJENC_Q_SRAM_REG_Q_0_34_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_34_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_34_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_34_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_34_POS)
#define MJENC_Q_SRAM_REG_Q_0_34_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_34_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_34_POS))
#define MJENC_Q_SRAM_REG_Q_0_35                                 MJENC_Q_SRAM_REG_Q_0_35
#define MJENC_Q_SRAM_REG_Q_0_35_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_35_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_35_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_35_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_35_POS)
#define MJENC_Q_SRAM_REG_Q_0_35_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_35_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_35_POS))

/* 0x46C : mjpeg_q_param_36 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_36_OFFSET                    (0x46C)
#define MJENC_Q_SRAM_REG_Q_0_36                                 MJENC_Q_SRAM_REG_Q_0_36
#define MJENC_Q_SRAM_REG_Q_0_36_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_36_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_36_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_36_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_36_POS)
#define MJENC_Q_SRAM_REG_Q_0_36_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_36_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_36_POS))
#define MJENC_Q_SRAM_REG_Q_0_37                                 MJENC_Q_SRAM_REG_Q_0_37
#define MJENC_Q_SRAM_REG_Q_0_37_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_37_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_37_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_37_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_37_POS)
#define MJENC_Q_SRAM_REG_Q_0_37_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_37_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_37_POS))

/* 0x470 : mjpeg_q_param_38 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_38_OFFSET                    (0x470)
#define MJENC_Q_SRAM_REG_Q_0_38                                 MJENC_Q_SRAM_REG_Q_0_38
#define MJENC_Q_SRAM_REG_Q_0_38_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_38_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_38_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_38_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_38_POS)
#define MJENC_Q_SRAM_REG_Q_0_38_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_38_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_38_POS))
#define MJENC_Q_SRAM_REG_Q_0_39                                 MJENC_Q_SRAM_REG_Q_0_39
#define MJENC_Q_SRAM_REG_Q_0_39_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_39_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_39_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_39_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_39_POS)
#define MJENC_Q_SRAM_REG_Q_0_39_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_39_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_39_POS))

/* 0x474 : mjpeg_q_param_3a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_3A_OFFSET                    (0x474)
#define MJENC_Q_SRAM_REG_Q_0_3A                                 MJENC_Q_SRAM_REG_Q_0_3A
#define MJENC_Q_SRAM_REG_Q_0_3A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_3A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3A_POS)
#define MJENC_Q_SRAM_REG_Q_0_3A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3A_POS))
#define MJENC_Q_SRAM_REG_Q_0_3B                                 MJENC_Q_SRAM_REG_Q_0_3B
#define MJENC_Q_SRAM_REG_Q_0_3B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_3B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3B_POS)
#define MJENC_Q_SRAM_REG_Q_0_3B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3B_POS))

/* 0x478 : mjpeg_q_param_3c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_3C_OFFSET                    (0x478)
#define MJENC_Q_SRAM_REG_Q_0_3C                                 MJENC_Q_SRAM_REG_Q_0_3C
#define MJENC_Q_SRAM_REG_Q_0_3C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_3C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3C_POS)
#define MJENC_Q_SRAM_REG_Q_0_3C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3C_POS))
#define MJENC_Q_SRAM_REG_Q_0_3D                                 MJENC_Q_SRAM_REG_Q_0_3D
#define MJENC_Q_SRAM_REG_Q_0_3D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_3D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3D_POS)
#define MJENC_Q_SRAM_REG_Q_0_3D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3D_POS))

/* 0x47C : mjpeg_q_param_3e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_3E_OFFSET                    (0x47C)
#define MJENC_Q_SRAM_REG_Q_0_3E                                 MJENC_Q_SRAM_REG_Q_0_3E
#define MJENC_Q_SRAM_REG_Q_0_3E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_0_3E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3E_POS)
#define MJENC_Q_SRAM_REG_Q_0_3E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3E_POS))
#define MJENC_Q_SRAM_REG_Q_0_3F                                 MJENC_Q_SRAM_REG_Q_0_3F
#define MJENC_Q_SRAM_REG_Q_0_3F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_0_3F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_0_3F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_0_3F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3F_POS)
#define MJENC_Q_SRAM_REG_Q_0_3F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_0_3F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_0_3F_POS))

/* 0x480 : mjpeg_q_param_40 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_40_OFFSET                    (0x480)
#define MJENC_Q_SRAM_REG_Q_1_00                                 MJENC_Q_SRAM_REG_Q_1_00
#define MJENC_Q_SRAM_REG_Q_1_00_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_00_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_00_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_00_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_00_POS)
#define MJENC_Q_SRAM_REG_Q_1_00_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_00_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_00_POS))
#define MJENC_Q_SRAM_REG_Q_1_01                                 MJENC_Q_SRAM_REG_Q_1_01
#define MJENC_Q_SRAM_REG_Q_1_01_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_01_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_01_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_01_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_01_POS)
#define MJENC_Q_SRAM_REG_Q_1_01_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_01_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_01_POS))

/* 0x484 : mjpeg_q_param_42 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_42_OFFSET                    (0x484)
#define MJENC_Q_SRAM_REG_Q_1_02                                 MJENC_Q_SRAM_REG_Q_1_02
#define MJENC_Q_SRAM_REG_Q_1_02_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_02_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_02_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_02_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_02_POS)
#define MJENC_Q_SRAM_REG_Q_1_02_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_02_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_02_POS))
#define MJENC_Q_SRAM_REG_Q_1_03                                 MJENC_Q_SRAM_REG_Q_1_03
#define MJENC_Q_SRAM_REG_Q_1_03_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_03_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_03_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_03_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_03_POS)
#define MJENC_Q_SRAM_REG_Q_1_03_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_03_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_03_POS))

/* 0x488 : mjpeg_q_param_44 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_44_OFFSET                    (0x488)
#define MJENC_Q_SRAM_REG_Q_1_04                                 MJENC_Q_SRAM_REG_Q_1_04
#define MJENC_Q_SRAM_REG_Q_1_04_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_04_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_04_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_04_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_04_POS)
#define MJENC_Q_SRAM_REG_Q_1_04_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_04_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_04_POS))
#define MJENC_Q_SRAM_REG_Q_1_05                                 MJENC_Q_SRAM_REG_Q_1_05
#define MJENC_Q_SRAM_REG_Q_1_05_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_05_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_05_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_05_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_05_POS)
#define MJENC_Q_SRAM_REG_Q_1_05_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_05_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_05_POS))

/* 0x48C : mjpeg_q_param_46 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_46_OFFSET                    (0x48C)
#define MJENC_Q_SRAM_REG_Q_1_06                                 MJENC_Q_SRAM_REG_Q_1_06
#define MJENC_Q_SRAM_REG_Q_1_06_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_06_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_06_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_06_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_06_POS)
#define MJENC_Q_SRAM_REG_Q_1_06_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_06_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_06_POS))
#define MJENC_Q_SRAM_REG_Q_1_07                                 MJENC_Q_SRAM_REG_Q_1_07
#define MJENC_Q_SRAM_REG_Q_1_07_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_07_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_07_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_07_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_07_POS)
#define MJENC_Q_SRAM_REG_Q_1_07_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_07_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_07_POS))

/* 0x490 : mjpeg_q_param_48 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_48_OFFSET                    (0x490)
#define MJENC_Q_SRAM_REG_Q_1_08                                 MJENC_Q_SRAM_REG_Q_1_08
#define MJENC_Q_SRAM_REG_Q_1_08_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_08_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_08_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_08_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_08_POS)
#define MJENC_Q_SRAM_REG_Q_1_08_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_08_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_08_POS))
#define MJENC_Q_SRAM_REG_Q_1_09                                 MJENC_Q_SRAM_REG_Q_1_09
#define MJENC_Q_SRAM_REG_Q_1_09_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_09_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_09_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_09_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_09_POS)
#define MJENC_Q_SRAM_REG_Q_1_09_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_09_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_09_POS))

/* 0x494 : mjpeg_q_param_4a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_4A_OFFSET                    (0x494)
#define MJENC_Q_SRAM_REG_Q_1_0A                                 MJENC_Q_SRAM_REG_Q_1_0A
#define MJENC_Q_SRAM_REG_Q_1_0A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_0A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0A_POS)
#define MJENC_Q_SRAM_REG_Q_1_0A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0A_POS))
#define MJENC_Q_SRAM_REG_Q_1_0B                                 MJENC_Q_SRAM_REG_Q_1_0B
#define MJENC_Q_SRAM_REG_Q_1_0B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_0B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0B_POS)
#define MJENC_Q_SRAM_REG_Q_1_0B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0B_POS))

/* 0x498 : mjpeg_q_param_4c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_4C_OFFSET                    (0x498)
#define MJENC_Q_SRAM_REG_Q_1_0C                                 MJENC_Q_SRAM_REG_Q_1_0C
#define MJENC_Q_SRAM_REG_Q_1_0C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_0C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0C_POS)
#define MJENC_Q_SRAM_REG_Q_1_0C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0C_POS))
#define MJENC_Q_SRAM_REG_Q_1_0D                                 MJENC_Q_SRAM_REG_Q_1_0D
#define MJENC_Q_SRAM_REG_Q_1_0D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_0D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0D_POS)
#define MJENC_Q_SRAM_REG_Q_1_0D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0D_POS))

/* 0x49C : mjpeg_q_param_4e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_4E_OFFSET                    (0x49C)
#define MJENC_Q_SRAM_REG_Q_1_0E                                 MJENC_Q_SRAM_REG_Q_1_0E
#define MJENC_Q_SRAM_REG_Q_1_0E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_0E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0E_POS)
#define MJENC_Q_SRAM_REG_Q_1_0E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0E_POS))
#define MJENC_Q_SRAM_REG_Q_1_0F                                 MJENC_Q_SRAM_REG_Q_1_0F
#define MJENC_Q_SRAM_REG_Q_1_0F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_0F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_0F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_0F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0F_POS)
#define MJENC_Q_SRAM_REG_Q_1_0F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_0F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_0F_POS))

/* 0x4A0 : mjpeg_q_param_50 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_50_OFFSET                    (0x4A0)
#define MJENC_Q_SRAM_REG_Q_1_10                                 MJENC_Q_SRAM_REG_Q_1_10
#define MJENC_Q_SRAM_REG_Q_1_10_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_10_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_10_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_10_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_10_POS)
#define MJENC_Q_SRAM_REG_Q_1_10_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_10_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_10_POS))
#define MJENC_Q_SRAM_REG_Q_1_11                                 MJENC_Q_SRAM_REG_Q_1_11
#define MJENC_Q_SRAM_REG_Q_1_11_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_11_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_11_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_11_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_11_POS)
#define MJENC_Q_SRAM_REG_Q_1_11_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_11_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_11_POS))

/* 0x4A4 : mjpeg_q_param_52 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_52_OFFSET                    (0x4A4)
#define MJENC_Q_SRAM_REG_Q_1_12                                 MJENC_Q_SRAM_REG_Q_1_12
#define MJENC_Q_SRAM_REG_Q_1_12_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_12_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_12_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_12_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_12_POS)
#define MJENC_Q_SRAM_REG_Q_1_12_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_12_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_12_POS))
#define MJENC_Q_SRAM_REG_Q_1_13                                 MJENC_Q_SRAM_REG_Q_1_13
#define MJENC_Q_SRAM_REG_Q_1_13_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_13_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_13_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_13_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_13_POS)
#define MJENC_Q_SRAM_REG_Q_1_13_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_13_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_13_POS))

/* 0x4A8 : mjpeg_q_param_54 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_54_OFFSET                    (0x4A8)
#define MJENC_Q_SRAM_REG_Q_1_14                                 MJENC_Q_SRAM_REG_Q_1_14
#define MJENC_Q_SRAM_REG_Q_1_14_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_14_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_14_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_14_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_14_POS)
#define MJENC_Q_SRAM_REG_Q_1_14_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_14_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_14_POS))
#define MJENC_Q_SRAM_REG_Q_1_15                                 MJENC_Q_SRAM_REG_Q_1_15
#define MJENC_Q_SRAM_REG_Q_1_15_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_15_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_15_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_15_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_15_POS)
#define MJENC_Q_SRAM_REG_Q_1_15_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_15_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_15_POS))

/* 0x4AC : mjpeg_q_param_56 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_56_OFFSET                    (0x4AC)
#define MJENC_Q_SRAM_REG_Q_1_16                                 MJENC_Q_SRAM_REG_Q_1_16
#define MJENC_Q_SRAM_REG_Q_1_16_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_16_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_16_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_16_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_16_POS)
#define MJENC_Q_SRAM_REG_Q_1_16_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_16_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_16_POS))
#define MJENC_Q_SRAM_REG_Q_1_17                                 MJENC_Q_SRAM_REG_Q_1_17
#define MJENC_Q_SRAM_REG_Q_1_17_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_17_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_17_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_17_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_17_POS)
#define MJENC_Q_SRAM_REG_Q_1_17_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_17_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_17_POS))

/* 0x4B0 : mjpeg_q_param_58 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_58_OFFSET                    (0x4B0)
#define MJENC_Q_SRAM_REG_Q_1_18                                 MJENC_Q_SRAM_REG_Q_1_18
#define MJENC_Q_SRAM_REG_Q_1_18_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_18_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_18_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_18_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_18_POS)
#define MJENC_Q_SRAM_REG_Q_1_18_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_18_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_18_POS))
#define MJENC_Q_SRAM_REG_Q_1_19                                 MJENC_Q_SRAM_REG_Q_1_19
#define MJENC_Q_SRAM_REG_Q_1_19_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_19_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_19_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_19_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_19_POS)
#define MJENC_Q_SRAM_REG_Q_1_19_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_19_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_19_POS))

/* 0x4B4 : mjpeg_q_param_5a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_5A_OFFSET                    (0x4B4)
#define MJENC_Q_SRAM_REG_Q_1_1A                                 MJENC_Q_SRAM_REG_Q_1_1A
#define MJENC_Q_SRAM_REG_Q_1_1A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_1A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1A_POS)
#define MJENC_Q_SRAM_REG_Q_1_1A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1A_POS))
#define MJENC_Q_SRAM_REG_Q_1_1B                                 MJENC_Q_SRAM_REG_Q_1_1B
#define MJENC_Q_SRAM_REG_Q_1_1B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_1B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1B_POS)
#define MJENC_Q_SRAM_REG_Q_1_1B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1B_POS))

/* 0x4B8 : mjpeg_q_param_5c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_5C_OFFSET                    (0x4B8)
#define MJENC_Q_SRAM_REG_Q_1_1C                                 MJENC_Q_SRAM_REG_Q_1_1C
#define MJENC_Q_SRAM_REG_Q_1_1C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_1C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1C_POS)
#define MJENC_Q_SRAM_REG_Q_1_1C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1C_POS))
#define MJENC_Q_SRAM_REG_Q_1_1D                                 MJENC_Q_SRAM_REG_Q_1_1D
#define MJENC_Q_SRAM_REG_Q_1_1D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_1D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1D_POS)
#define MJENC_Q_SRAM_REG_Q_1_1D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1D_POS))

/* 0x4BC : mjpeg_q_param_5e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_5E_OFFSET                    (0x4BC)
#define MJENC_Q_SRAM_REG_Q_1_1E                                 MJENC_Q_SRAM_REG_Q_1_1E
#define MJENC_Q_SRAM_REG_Q_1_1E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_1E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1E_POS)
#define MJENC_Q_SRAM_REG_Q_1_1E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1E_POS))
#define MJENC_Q_SRAM_REG_Q_1_1F                                 MJENC_Q_SRAM_REG_Q_1_1F
#define MJENC_Q_SRAM_REG_Q_1_1F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_1F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_1F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_1F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1F_POS)
#define MJENC_Q_SRAM_REG_Q_1_1F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_1F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_1F_POS))

/* 0x4C0 : mjpeg_q_param_60 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_60_OFFSET                    (0x4C0)
#define MJENC_Q_SRAM_REG_Q_1_20                                 MJENC_Q_SRAM_REG_Q_1_20
#define MJENC_Q_SRAM_REG_Q_1_20_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_20_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_20_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_20_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_20_POS)
#define MJENC_Q_SRAM_REG_Q_1_20_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_20_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_20_POS))
#define MJENC_Q_SRAM_REG_Q_1_21                                 MJENC_Q_SRAM_REG_Q_1_21
#define MJENC_Q_SRAM_REG_Q_1_21_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_21_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_21_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_21_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_21_POS)
#define MJENC_Q_SRAM_REG_Q_1_21_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_21_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_21_POS))

/* 0x4C4 : mjpeg_q_param_62 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_62_OFFSET                    (0x4C4)
#define MJENC_Q_SRAM_REG_Q_1_22                                 MJENC_Q_SRAM_REG_Q_1_22
#define MJENC_Q_SRAM_REG_Q_1_22_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_22_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_22_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_22_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_22_POS)
#define MJENC_Q_SRAM_REG_Q_1_22_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_22_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_22_POS))
#define MJENC_Q_SRAM_REG_Q_1_23                                 MJENC_Q_SRAM_REG_Q_1_23
#define MJENC_Q_SRAM_REG_Q_1_23_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_23_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_23_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_23_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_23_POS)
#define MJENC_Q_SRAM_REG_Q_1_23_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_23_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_23_POS))

/* 0x4C8 : mjpeg_q_param_64 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_64_OFFSET                    (0x4C8)
#define MJENC_Q_SRAM_REG_Q_1_24                                 MJENC_Q_SRAM_REG_Q_1_24
#define MJENC_Q_SRAM_REG_Q_1_24_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_24_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_24_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_24_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_24_POS)
#define MJENC_Q_SRAM_REG_Q_1_24_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_24_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_24_POS))
#define MJENC_Q_SRAM_REG_Q_1_25                                 MJENC_Q_SRAM_REG_Q_1_25
#define MJENC_Q_SRAM_REG_Q_1_25_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_25_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_25_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_25_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_25_POS)
#define MJENC_Q_SRAM_REG_Q_1_25_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_25_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_25_POS))

/* 0x4CC : mjpeg_q_param_66 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_66_OFFSET                    (0x4CC)
#define MJENC_Q_SRAM_REG_Q_1_26                                 MJENC_Q_SRAM_REG_Q_1_26
#define MJENC_Q_SRAM_REG_Q_1_26_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_26_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_26_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_26_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_26_POS)
#define MJENC_Q_SRAM_REG_Q_1_26_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_26_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_26_POS))
#define MJENC_Q_SRAM_REG_Q_1_27                                 MJENC_Q_SRAM_REG_Q_1_27
#define MJENC_Q_SRAM_REG_Q_1_27_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_27_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_27_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_27_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_27_POS)
#define MJENC_Q_SRAM_REG_Q_1_27_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_27_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_27_POS))

/* 0x4D0 : mjpeg_q_param_68 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_68_OFFSET                    (0x4D0)
#define MJENC_Q_SRAM_REG_Q_1_28                                 MJENC_Q_SRAM_REG_Q_1_28
#define MJENC_Q_SRAM_REG_Q_1_28_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_28_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_28_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_28_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_28_POS)
#define MJENC_Q_SRAM_REG_Q_1_28_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_28_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_28_POS))
#define MJENC_Q_SRAM_REG_Q_1_29                                 MJENC_Q_SRAM_REG_Q_1_29
#define MJENC_Q_SRAM_REG_Q_1_29_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_29_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_29_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_29_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_29_POS)
#define MJENC_Q_SRAM_REG_Q_1_29_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_29_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_29_POS))

/* 0x4D4 : mjpeg_q_param_6a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_6A_OFFSET                    (0x4D4)
#define MJENC_Q_SRAM_REG_Q_1_2A                                 MJENC_Q_SRAM_REG_Q_1_2A
#define MJENC_Q_SRAM_REG_Q_1_2A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_2A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2A_POS)
#define MJENC_Q_SRAM_REG_Q_1_2A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2A_POS))
#define MJENC_Q_SRAM_REG_Q_1_2B                                 MJENC_Q_SRAM_REG_Q_1_2B
#define MJENC_Q_SRAM_REG_Q_1_2B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_2B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2B_POS)
#define MJENC_Q_SRAM_REG_Q_1_2B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2B_POS))

/* 0x4D8 : mjpeg_q_param_6c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_6C_OFFSET                    (0x4D8)
#define MJENC_Q_SRAM_REG_Q_1_2C                                 MJENC_Q_SRAM_REG_Q_1_2C
#define MJENC_Q_SRAM_REG_Q_1_2C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_2C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2C_POS)
#define MJENC_Q_SRAM_REG_Q_1_2C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2C_POS))
#define MJENC_Q_SRAM_REG_Q_1_2D                                 MJENC_Q_SRAM_REG_Q_1_2D
#define MJENC_Q_SRAM_REG_Q_1_2D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_2D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2D_POS)
#define MJENC_Q_SRAM_REG_Q_1_2D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2D_POS))

/* 0x4DC : mjpeg_q_param_6e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_6E_OFFSET                    (0x4DC)
#define MJENC_Q_SRAM_REG_Q_1_2E                                 MJENC_Q_SRAM_REG_Q_1_2E
#define MJENC_Q_SRAM_REG_Q_1_2E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_2E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2E_POS)
#define MJENC_Q_SRAM_REG_Q_1_2E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2E_POS))
#define MJENC_Q_SRAM_REG_Q_1_2F                                 MJENC_Q_SRAM_REG_Q_1_2F
#define MJENC_Q_SRAM_REG_Q_1_2F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_2F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_2F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_2F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2F_POS)
#define MJENC_Q_SRAM_REG_Q_1_2F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_2F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_2F_POS))

/* 0x4E0 : mjpeg_q_param_70 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_70_OFFSET                    (0x4E0)
#define MJENC_Q_SRAM_REG_Q_1_30                                 MJENC_Q_SRAM_REG_Q_1_30
#define MJENC_Q_SRAM_REG_Q_1_30_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_30_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_30_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_30_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_30_POS)
#define MJENC_Q_SRAM_REG_Q_1_30_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_30_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_30_POS))
#define MJENC_Q_SRAM_REG_Q_1_31                                 MJENC_Q_SRAM_REG_Q_1_31
#define MJENC_Q_SRAM_REG_Q_1_31_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_31_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_31_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_31_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_31_POS)
#define MJENC_Q_SRAM_REG_Q_1_31_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_31_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_31_POS))

/* 0x4E4 : mjpeg_q_param_72 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_72_OFFSET                    (0x4E4)
#define MJENC_Q_SRAM_REG_Q_1_32                                 MJENC_Q_SRAM_REG_Q_1_32
#define MJENC_Q_SRAM_REG_Q_1_32_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_32_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_32_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_32_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_32_POS)
#define MJENC_Q_SRAM_REG_Q_1_32_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_32_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_32_POS))
#define MJENC_Q_SRAM_REG_Q_1_33                                 MJENC_Q_SRAM_REG_Q_1_33
#define MJENC_Q_SRAM_REG_Q_1_33_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_33_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_33_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_33_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_33_POS)
#define MJENC_Q_SRAM_REG_Q_1_33_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_33_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_33_POS))

/* 0x4E8 : mjpeg_q_param_74 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_74_OFFSET                    (0x4E8)
#define MJENC_Q_SRAM_REG_Q_1_34                                 MJENC_Q_SRAM_REG_Q_1_34
#define MJENC_Q_SRAM_REG_Q_1_34_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_34_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_34_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_34_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_34_POS)
#define MJENC_Q_SRAM_REG_Q_1_34_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_34_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_34_POS))
#define MJENC_Q_SRAM_REG_Q_1_35                                 MJENC_Q_SRAM_REG_Q_1_35
#define MJENC_Q_SRAM_REG_Q_1_35_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_35_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_35_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_35_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_35_POS)
#define MJENC_Q_SRAM_REG_Q_1_35_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_35_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_35_POS))

/* 0x4EC : mjpeg_q_param_76 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_76_OFFSET                    (0x4EC)
#define MJENC_Q_SRAM_REG_Q_1_36                                 MJENC_Q_SRAM_REG_Q_1_36
#define MJENC_Q_SRAM_REG_Q_1_36_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_36_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_36_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_36_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_36_POS)
#define MJENC_Q_SRAM_REG_Q_1_36_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_36_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_36_POS))
#define MJENC_Q_SRAM_REG_Q_1_37                                 MJENC_Q_SRAM_REG_Q_1_37
#define MJENC_Q_SRAM_REG_Q_1_37_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_37_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_37_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_37_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_37_POS)
#define MJENC_Q_SRAM_REG_Q_1_37_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_37_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_37_POS))

/* 0x4F0 : mjpeg_q_param_78 */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_78_OFFSET                    (0x4F0)
#define MJENC_Q_SRAM_REG_Q_1_38                                 MJENC_Q_SRAM_REG_Q_1_38
#define MJENC_Q_SRAM_REG_Q_1_38_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_38_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_38_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_38_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_38_POS)
#define MJENC_Q_SRAM_REG_Q_1_38_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_38_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_38_POS))
#define MJENC_Q_SRAM_REG_Q_1_39                                 MJENC_Q_SRAM_REG_Q_1_39
#define MJENC_Q_SRAM_REG_Q_1_39_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_39_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_39_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_39_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_39_POS)
#define MJENC_Q_SRAM_REG_Q_1_39_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_39_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_39_POS))

/* 0x4F4 : mjpeg_q_param_7a */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_7A_OFFSET                    (0x4F4)
#define MJENC_Q_SRAM_REG_Q_1_3A                                 MJENC_Q_SRAM_REG_Q_1_3A
#define MJENC_Q_SRAM_REG_Q_1_3A_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_3A_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3A_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3A_POS)
#define MJENC_Q_SRAM_REG_Q_1_3A_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3A_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3A_POS))
#define MJENC_Q_SRAM_REG_Q_1_3B                                 MJENC_Q_SRAM_REG_Q_1_3B
#define MJENC_Q_SRAM_REG_Q_1_3B_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_3B_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3B_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3B_POS)
#define MJENC_Q_SRAM_REG_Q_1_3B_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3B_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3B_POS))

/* 0x4F8 : mjpeg_q_param_7c */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_7C_OFFSET                    (0x4F8)
#define MJENC_Q_SRAM_REG_Q_1_3C                                 MJENC_Q_SRAM_REG_Q_1_3C
#define MJENC_Q_SRAM_REG_Q_1_3C_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_3C_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3C_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3C_POS)
#define MJENC_Q_SRAM_REG_Q_1_3C_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3C_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3C_POS))
#define MJENC_Q_SRAM_REG_Q_1_3D                                 MJENC_Q_SRAM_REG_Q_1_3D
#define MJENC_Q_SRAM_REG_Q_1_3D_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_3D_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3D_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3D_POS)
#define MJENC_Q_SRAM_REG_Q_1_3D_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3D_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3D_POS))

/* 0x4FC : mjpeg_q_param_7e */
#define MJENC_Q_SRAM_MJPEG_Q_PARAM_7E_OFFSET                    (0x4FC)
#define MJENC_Q_SRAM_REG_Q_1_3E                                 MJENC_Q_SRAM_REG_Q_1_3E
#define MJENC_Q_SRAM_REG_Q_1_3E_POS                             (0U)
#define MJENC_Q_SRAM_REG_Q_1_3E_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3E_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3E_POS)
#define MJENC_Q_SRAM_REG_Q_1_3E_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3E_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3E_POS))
#define MJENC_Q_SRAM_REG_Q_1_3F                                 MJENC_Q_SRAM_REG_Q_1_3F
#define MJENC_Q_SRAM_REG_Q_1_3F_POS                             (16U)
#define MJENC_Q_SRAM_REG_Q_1_3F_LEN                             (12U)
#define MJENC_Q_SRAM_REG_Q_1_3F_MSK                             (((1U<<MJENC_Q_SRAM_REG_Q_1_3F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3F_POS)
#define MJENC_Q_SRAM_REG_Q_1_3F_UMSK                            (~(((1U<<MJENC_Q_SRAM_REG_Q_1_3F_LEN)-1)<<MJENC_Q_SRAM_REG_Q_1_3F_POS))


struct  mjenc_q_sram_reg {
    /* 0x0  reserved */
    uint8_t RESERVED0x0[1024];

    /* 0x400 : mjpeg_q_param_00 */
    union {
        struct {
            uint32_t reg_q_0_00                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_01                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_00;

    /* 0x404 : mjpeg_q_param_02 */
    union {
        struct {
            uint32_t reg_q_0_02                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_03                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_02;

    /* 0x408 : mjpeg_q_param_04 */
    union {
        struct {
            uint32_t reg_q_0_04                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_05                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_04;

    /* 0x40C : mjpeg_q_param_06 */
    union {
        struct {
            uint32_t reg_q_0_06                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_07                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_06;

    /* 0x410 : mjpeg_q_param_08 */
    union {
        struct {
            uint32_t reg_q_0_08                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_09                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_08;

    /* 0x414 : mjpeg_q_param_0a */
    union {
        struct {
            uint32_t reg_q_0_0a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_0b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_0a;

    /* 0x418 : mjpeg_q_param_0c */
    union {
        struct {
            uint32_t reg_q_0_0c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_0d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_0c;

    /* 0x41C : mjpeg_q_param_0e */
    union {
        struct {
            uint32_t reg_q_0_0e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_0f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_0e;

    /* 0x420 : mjpeg_q_param_10 */
    union {
        struct {
            uint32_t reg_q_0_10                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_11                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_10;

    /* 0x424 : mjpeg_q_param_12 */
    union {
        struct {
            uint32_t reg_q_0_12                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_13                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_12;

    /* 0x428 : mjpeg_q_param_14 */
    union {
        struct {
            uint32_t reg_q_0_14                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_15                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_14;

    /* 0x42C : mjpeg_q_param_16 */
    union {
        struct {
            uint32_t reg_q_0_16                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_17                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_16;

    /* 0x430 : mjpeg_q_param_18 */
    union {
        struct {
            uint32_t reg_q_0_18                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_19                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_18;

    /* 0x434 : mjpeg_q_param_1a */
    union {
        struct {
            uint32_t reg_q_0_1a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_1b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_1a;

    /* 0x438 : mjpeg_q_param_1c */
    union {
        struct {
            uint32_t reg_q_0_1c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_1d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_1c;

    /* 0x43C : mjpeg_q_param_1e */
    union {
        struct {
            uint32_t reg_q_0_1e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_1f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_1e;

    /* 0x440 : mjpeg_q_param_20 */
    union {
        struct {
            uint32_t reg_q_0_20                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_21                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_20;

    /* 0x444 : mjpeg_q_param_22 */
    union {
        struct {
            uint32_t reg_q_0_22                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_23                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_22;

    /* 0x448 : mjpeg_q_param_24 */
    union {
        struct {
            uint32_t reg_q_0_24                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_25                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_24;

    /* 0x44C : mjpeg_q_param_26 */
    union {
        struct {
            uint32_t reg_q_0_26                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_27                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_26;

    /* 0x450 : mjpeg_q_param_28 */
    union {
        struct {
            uint32_t reg_q_0_28                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_29                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_28;

    /* 0x454 : mjpeg_q_param_2a */
    union {
        struct {
            uint32_t reg_q_0_2a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_2b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_2a;

    /* 0x458 : mjpeg_q_param_2c */
    union {
        struct {
            uint32_t reg_q_0_2c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_2d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_2c;

    /* 0x45C : mjpeg_q_param_2e */
    union {
        struct {
            uint32_t reg_q_0_2e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_2f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_2e;

    /* 0x460 : mjpeg_q_param_30 */
    union {
        struct {
            uint32_t reg_q_0_30                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_31                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_30;

    /* 0x464 : mjpeg_q_param_32 */
    union {
        struct {
            uint32_t reg_q_0_32                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_33                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_32;

    /* 0x468 : mjpeg_q_param_34 */
    union {
        struct {
            uint32_t reg_q_0_34                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_35                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_34;

    /* 0x46C : mjpeg_q_param_36 */
    union {
        struct {
            uint32_t reg_q_0_36                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_37                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_36;

    /* 0x470 : mjpeg_q_param_38 */
    union {
        struct {
            uint32_t reg_q_0_38                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_39                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_38;

    /* 0x474 : mjpeg_q_param_3a */
    union {
        struct {
            uint32_t reg_q_0_3a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_3b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_3a;

    /* 0x478 : mjpeg_q_param_3c */
    union {
        struct {
            uint32_t reg_q_0_3c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_3d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_3c;

    /* 0x47C : mjpeg_q_param_3e */
    union {
        struct {
            uint32_t reg_q_0_3e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_0_3f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_3e;

    /* 0x480 : mjpeg_q_param_40 */
    union {
        struct {
            uint32_t reg_q_1_00                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_01                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_40;

    /* 0x484 : mjpeg_q_param_42 */
    union {
        struct {
            uint32_t reg_q_1_02                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_03                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_42;

    /* 0x488 : mjpeg_q_param_44 */
    union {
        struct {
            uint32_t reg_q_1_04                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_05                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_44;

    /* 0x48C : mjpeg_q_param_46 */
    union {
        struct {
            uint32_t reg_q_1_06                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_07                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_46;

    /* 0x490 : mjpeg_q_param_48 */
    union {
        struct {
            uint32_t reg_q_1_08                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_09                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_48;

    /* 0x494 : mjpeg_q_param_4a */
    union {
        struct {
            uint32_t reg_q_1_0a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_0b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_4a;

    /* 0x498 : mjpeg_q_param_4c */
    union {
        struct {
            uint32_t reg_q_1_0c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_0d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_4c;

    /* 0x49C : mjpeg_q_param_4e */
    union {
        struct {
            uint32_t reg_q_1_0e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_0f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_4e;

    /* 0x4A0 : mjpeg_q_param_50 */
    union {
        struct {
            uint32_t reg_q_1_10                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_11                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_50;

    /* 0x4A4 : mjpeg_q_param_52 */
    union {
        struct {
            uint32_t reg_q_1_12                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_13                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_52;

    /* 0x4A8 : mjpeg_q_param_54 */
    union {
        struct {
            uint32_t reg_q_1_14                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_15                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_54;

    /* 0x4AC : mjpeg_q_param_56 */
    union {
        struct {
            uint32_t reg_q_1_16                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_17                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_56;

    /* 0x4B0 : mjpeg_q_param_58 */
    union {
        struct {
            uint32_t reg_q_1_18                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_19                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_58;

    /* 0x4B4 : mjpeg_q_param_5a */
    union {
        struct {
            uint32_t reg_q_1_1a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_1b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_5a;

    /* 0x4B8 : mjpeg_q_param_5c */
    union {
        struct {
            uint32_t reg_q_1_1c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_1d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_5c;

    /* 0x4BC : mjpeg_q_param_5e */
    union {
        struct {
            uint32_t reg_q_1_1e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_1f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_5e;

    /* 0x4C0 : mjpeg_q_param_60 */
    union {
        struct {
            uint32_t reg_q_1_20                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_21                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_60;

    /* 0x4C4 : mjpeg_q_param_62 */
    union {
        struct {
            uint32_t reg_q_1_22                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_23                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_62;

    /* 0x4C8 : mjpeg_q_param_64 */
    union {
        struct {
            uint32_t reg_q_1_24                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_25                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_64;

    /* 0x4CC : mjpeg_q_param_66 */
    union {
        struct {
            uint32_t reg_q_1_26                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_27                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_66;

    /* 0x4D0 : mjpeg_q_param_68 */
    union {
        struct {
            uint32_t reg_q_1_28                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_29                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_68;

    /* 0x4D4 : mjpeg_q_param_6a */
    union {
        struct {
            uint32_t reg_q_1_2a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_2b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_6a;

    /* 0x4D8 : mjpeg_q_param_6c */
    union {
        struct {
            uint32_t reg_q_1_2c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_2d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_6c;

    /* 0x4DC : mjpeg_q_param_6e */
    union {
        struct {
            uint32_t reg_q_1_2e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_2f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_6e;

    /* 0x4E0 : mjpeg_q_param_70 */
    union {
        struct {
            uint32_t reg_q_1_30                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_31                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_70;

    /* 0x4E4 : mjpeg_q_param_72 */
    union {
        struct {
            uint32_t reg_q_1_32                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_33                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_72;

    /* 0x4E8 : mjpeg_q_param_74 */
    union {
        struct {
            uint32_t reg_q_1_34                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_35                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_74;

    /* 0x4EC : mjpeg_q_param_76 */
    union {
        struct {
            uint32_t reg_q_1_36                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_37                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_76;

    /* 0x4F0 : mjpeg_q_param_78 */
    union {
        struct {
            uint32_t reg_q_1_38                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_39                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_78;

    /* 0x4F4 : mjpeg_q_param_7a */
    union {
        struct {
            uint32_t reg_q_1_3a                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_3b                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_7a;

    /* 0x4F8 : mjpeg_q_param_7c */
    union {
        struct {
            uint32_t reg_q_1_3c                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_3d                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_7c;

    /* 0x4FC : mjpeg_q_param_7e */
    union {
        struct {
            uint32_t reg_q_1_3e                     : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15                 :  4; /* [15:12],       rsvd,        0x0 */
            uint32_t reg_q_1_3f                     : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_31                 :  4; /* [31:28],       rsvd,        0x0 */
        }BF;
        uint32_t WORD;
    } mjpeg_q_param_7e;

};

typedef volatile struct mjenc_q_sram_reg mjenc_q_sram_reg_t;


#endif  /* __MJENC_Q_SRAM_REG_H__ */
