<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_scd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_scd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  SCD Constants and Macros			File: sb1250_scd.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains constants and macros useful for</span>
<span class="cm">    *  manipulating the System Control and Debug module on the 1250.</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  User&#39;s manual 1/02/02</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000,2001,2002,2003,2004,2005</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#ifndef _SB1250_SCD_H</span>
<span class="cp">#define _SB1250_SCD_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  System control/debug registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * System Revision Register (Table 4-1)</span>
<span class="cm"> */</span>

<span class="cp">#define M_SYS_RESERVED		    _SB_MAKEMASK(8, 0)</span>

<span class="cp">#define S_SYS_REVISION              _SB_MAKE64(8)</span>
<span class="cp">#define M_SYS_REVISION              _SB_MAKEMASK(8, S_SYS_REVISION)</span>
<span class="cp">#define V_SYS_REVISION(x)           _SB_MAKEVALUE(x, S_SYS_REVISION)</span>
<span class="cp">#define G_SYS_REVISION(x)           _SB_GETVALUE(x, S_SYS_REVISION, M_SYS_REVISION)</span>

<span class="cp">#define K_SYS_REVISION_BCM1250_PASS1	0x01</span>

<span class="cp">#define K_SYS_REVISION_BCM1250_PASS2	0x03</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A1	0x03	</span><span class="cm">/* Pass 2.0 WB */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A2	0x04	</span><span class="cm">/* Pass 2.0 FC */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A3	0x05	</span><span class="cm">/* Pass 2.1 FC */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A4	0x06	</span><span class="cm">/* Pass 2.1 WB */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A6	0x07	</span><span class="cm">/* OR 0x04 (A2) w/WID != 0 */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A8	0x0b	</span><span class="cm">/* A8/A10 */</span><span class="cp"></span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A9	0x08</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_A10	K_SYS_REVISION_BCM1250_A8</span>

<span class="cp">#define K_SYS_REVISION_BCM1250_PASS2_2	0x10</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_B0	K_SYS_REVISION_BCM1250_B1</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_B1	0x10</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_B2	0x11</span>

<span class="cp">#define K_SYS_REVISION_BCM1250_C0	0x20</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_C1	0x21</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_C2	0x22</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_C3	0x23</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_CHIP(1250)</span>
<span class="cm">/* XXX: discourage people from using these constants.  */</span>
<span class="cp">#define K_SYS_REVISION_PASS1	    K_SYS_REVISION_BCM1250_PASS1</span>
<span class="cp">#define K_SYS_REVISION_PASS2	    K_SYS_REVISION_BCM1250_PASS2</span>
<span class="cp">#define K_SYS_REVISION_PASS2_2	    K_SYS_REVISION_BCM1250_PASS2_2</span>
<span class="cp">#define K_SYS_REVISION_PASS3	    K_SYS_REVISION_BCM1250_PASS3</span>
<span class="cp">#define K_SYS_REVISION_BCM1250_PASS3	K_SYS_REVISION_BCM1250_C0</span>
<span class="cp">#endif </span><span class="cm">/* 1250 */</span><span class="cp"></span>

<span class="cp">#define K_SYS_REVISION_BCM112x_A1	0x20</span>
<span class="cp">#define K_SYS_REVISION_BCM112x_A2	0x21</span>
<span class="cp">#define K_SYS_REVISION_BCM112x_A3	0x22</span>
<span class="cp">#define K_SYS_REVISION_BCM112x_A4	0x23</span>
<span class="cp">#define K_SYS_REVISION_BCM112x_B0	0x30</span>

<span class="cp">#define K_SYS_REVISION_BCM1480_S0	0x01</span>
<span class="cp">#define K_SYS_REVISION_BCM1480_A1	0x02</span>
<span class="cp">#define K_SYS_REVISION_BCM1480_A2	0x03</span>
<span class="cp">#define K_SYS_REVISION_BCM1480_A3	0x04</span>
<span class="cp">#define K_SYS_REVISION_BCM1480_B0	0x11</span>

<span class="cm">/*Cache size - 23:20  of revision register*/</span>
<span class="cp">#define S_SYS_L2C_SIZE            _SB_MAKE64(20)</span>
<span class="cp">#define M_SYS_L2C_SIZE            _SB_MAKEMASK(4, S_SYS_L2C_SIZE)</span>
<span class="cp">#define V_SYS_L2C_SIZE(x)         _SB_MAKEVALUE(x, S_SYS_L2C_SIZE)</span>
<span class="cp">#define G_SYS_L2C_SIZE(x)         _SB_GETVALUE(x, S_SYS_L2C_SIZE, M_SYS_L2C_SIZE)</span>

<span class="cp">#define K_SYS_L2C_SIZE_1MB	0</span>
<span class="cp">#define K_SYS_L2C_SIZE_512KB	5</span>
<span class="cp">#define K_SYS_L2C_SIZE_256KB	2</span>
<span class="cp">#define K_SYS_L2C_SIZE_128KB	1</span>

<span class="cp">#define K_SYS_L2C_SIZE_BCM1250	K_SYS_L2C_SIZE_512KB</span>
<span class="cp">#define K_SYS_L2C_SIZE_BCM1125	K_SYS_L2C_SIZE_256KB</span>
<span class="cp">#define K_SYS_L2C_SIZE_BCM1122	K_SYS_L2C_SIZE_128KB</span>


<span class="cm">/* Number of CPU cores, bits 27:24  of revision register*/</span>
<span class="cp">#define S_SYS_NUM_CPUS            _SB_MAKE64(24)</span>
<span class="cp">#define M_SYS_NUM_CPUS            _SB_MAKEMASK(4, S_SYS_NUM_CPUS)</span>
<span class="cp">#define V_SYS_NUM_CPUS(x)         _SB_MAKEVALUE(x, S_SYS_NUM_CPUS)</span>
<span class="cp">#define G_SYS_NUM_CPUS(x)         _SB_GETVALUE(x, S_SYS_NUM_CPUS, M_SYS_NUM_CPUS)</span>


<span class="cm">/* XXX: discourage people from using these constants.  */</span>
<span class="cp">#define S_SYS_PART                  _SB_MAKE64(16)</span>
<span class="cp">#define M_SYS_PART                  _SB_MAKEMASK(16, S_SYS_PART)</span>
<span class="cp">#define V_SYS_PART(x)               _SB_MAKEVALUE(x, S_SYS_PART)</span>
<span class="cp">#define G_SYS_PART(x)               _SB_GETVALUE(x, S_SYS_PART, M_SYS_PART)</span>

<span class="cm">/* XXX: discourage people from using these constants.  */</span>
<span class="cp">#define K_SYS_PART_SB1250           0x1250</span>
<span class="cp">#define K_SYS_PART_BCM1120          0x1121</span>
<span class="cp">#define K_SYS_PART_BCM1125          0x1123</span>
<span class="cp">#define K_SYS_PART_BCM1125H         0x1124</span>
<span class="cp">#define K_SYS_PART_BCM1122          0x1113</span>


<span class="cm">/* The &quot;peripheral set&quot; (SOC type) is the low 4 bits of the &quot;part&quot; field.  */</span>
<span class="cp">#define S_SYS_SOC_TYPE              _SB_MAKE64(16)</span>
<span class="cp">#define M_SYS_SOC_TYPE              _SB_MAKEMASK(4, S_SYS_SOC_TYPE)</span>
<span class="cp">#define V_SYS_SOC_TYPE(x)           _SB_MAKEVALUE(x, S_SYS_SOC_TYPE)</span>
<span class="cp">#define G_SYS_SOC_TYPE(x)           _SB_GETVALUE(x, S_SYS_SOC_TYPE, M_SYS_SOC_TYPE)</span>

<span class="cp">#define K_SYS_SOC_TYPE_BCM1250      0x0</span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1120      0x1</span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1250_ALT  0x2		</span><span class="cm">/* 1250pass2 w/ 1/4 L2.  */</span><span class="cp"></span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1125      0x3</span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1125H     0x4</span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1250_ALT2 0x5		</span><span class="cm">/* 1250pass2 w/ 1/2 L2.  */</span><span class="cp"></span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1x80      0x6</span>
<span class="cp">#define K_SYS_SOC_TYPE_BCM1x55      0x7</span>

<span class="cm">/*</span>
<span class="cm"> * Calculate correct SOC type given a copy of system revision register.</span>
<span class="cm"> *</span>
<span class="cm"> * (For the assembler version, sysrev and dest may be the same register.</span>
<span class="cm"> * Also, it clobbers AT.)</span>
<span class="cm"> */</span>
<span class="cp">#ifdef __ASSEMBLER__</span>
<span class="cp">#define SYS_SOC_TYPE(dest, sysrev)					\</span>
<span class="cp">	.set push ;							\</span>
<span class="cp">	.set reorder ;							\</span>
<span class="cp">	dsrl	dest, sysrev, S_SYS_SOC_TYPE ;				\</span>
<span class="cp">	andi	dest, dest, (M_SYS_SOC_TYPE &gt;&gt; S_SYS_SOC_TYPE);		\</span>
<span class="cp">	beq	dest, K_SYS_SOC_TYPE_BCM1250_ALT, 991f ;		\</span>
<span class="cp">	beq	dest, K_SYS_SOC_TYPE_BCM1250_ALT2, 991f	 ;		\</span>
<span class="cp">	b	992f ;							\</span>
<span class="cp">991:	li	dest, K_SYS_SOC_TYPE_BCM1250 ;				\</span>
<span class="cp">992:									\</span>
<span class="cp">	.set pop</span>
<span class="cp">#else</span>
<span class="cp">#define SYS_SOC_TYPE(sysrev)						\</span>
<span class="cp">	((G_SYS_SOC_TYPE(sysrev) == K_SYS_SOC_TYPE_BCM1250_ALT		\</span>
<span class="cp">	  || G_SYS_SOC_TYPE(sysrev) == K_SYS_SOC_TYPE_BCM1250_ALT2)	\</span>
<span class="cp">	 ? K_SYS_SOC_TYPE_BCM1250 : G_SYS_SOC_TYPE(sysrev))</span>
<span class="cp">#endif</span>

<span class="cp">#define S_SYS_WID                   _SB_MAKE64(32)</span>
<span class="cp">#define M_SYS_WID                   _SB_MAKEMASK(32, S_SYS_WID)</span>
<span class="cp">#define V_SYS_WID(x)                _SB_MAKEVALUE(x, S_SYS_WID)</span>
<span class="cp">#define G_SYS_WID(x)                _SB_GETVALUE(x, S_SYS_WID, M_SYS_WID)</span>

<span class="cm">/*</span>
<span class="cm"> * System Manufacturing Register</span>
<span class="cm"> * Register: SCD_SYSTEM_MANUF</span>
<span class="cm"> */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cm">/* Wafer ID: bits 31:0 */</span>
<span class="cp">#define S_SYS_WAFERID1_200        _SB_MAKE64(0)</span>
<span class="cp">#define M_SYS_WAFERID1_200        _SB_MAKEMASK(32, S_SYS_WAFERID1_200)</span>
<span class="cp">#define V_SYS_WAFERID1_200(x)     _SB_MAKEVALUE(x, S_SYS_WAFERID1_200)</span>
<span class="cp">#define G_SYS_WAFERID1_200(x)     _SB_GETVALUE(x, S_SYS_WAFERID1_200, M_SYS_WAFERID1_200)</span>

<span class="cp">#define S_SYS_BIN                 _SB_MAKE64(32)</span>
<span class="cp">#define M_SYS_BIN                 _SB_MAKEMASK(4, S_SYS_BIN)</span>
<span class="cp">#define V_SYS_BIN(x)              _SB_MAKEVALUE(x, S_SYS_BIN)</span>
<span class="cp">#define G_SYS_BIN(x)              _SB_GETVALUE(x, S_SYS_BIN, M_SYS_BIN)</span>

<span class="cm">/* Wafer ID: bits 39:36 */</span>
<span class="cp">#define S_SYS_WAFERID2_200        _SB_MAKE64(36)</span>
<span class="cp">#define M_SYS_WAFERID2_200        _SB_MAKEMASK(4, S_SYS_WAFERID2_200)</span>
<span class="cp">#define V_SYS_WAFERID2_200(x)     _SB_MAKEVALUE(x, S_SYS_WAFERID2_200)</span>
<span class="cp">#define G_SYS_WAFERID2_200(x)     _SB_GETVALUE(x, S_SYS_WAFERID2_200, M_SYS_WAFERID2_200)</span>

<span class="cm">/* Wafer ID: bits 39:0 */</span>
<span class="cp">#define S_SYS_WAFERID_300         _SB_MAKE64(0)</span>
<span class="cp">#define M_SYS_WAFERID_300         _SB_MAKEMASK(40, S_SYS_WAFERID_300)</span>
<span class="cp">#define V_SYS_WAFERID_300(x)      _SB_MAKEVALUE(x, S_SYS_WAFERID_300)</span>
<span class="cp">#define G_SYS_WAFERID_300(x)      _SB_GETVALUE(x, S_SYS_WAFERID_300, M_SYS_WAFERID_300)</span>

<span class="cp">#define S_SYS_XPOS                _SB_MAKE64(40)</span>
<span class="cp">#define M_SYS_XPOS                _SB_MAKEMASK(6, S_SYS_XPOS)</span>
<span class="cp">#define V_SYS_XPOS(x)             _SB_MAKEVALUE(x, S_SYS_XPOS)</span>
<span class="cp">#define G_SYS_XPOS(x)             _SB_GETVALUE(x, S_SYS_XPOS, M_SYS_XPOS)</span>

<span class="cp">#define S_SYS_YPOS                _SB_MAKE64(46)</span>
<span class="cp">#define M_SYS_YPOS                _SB_MAKEMASK(6, S_SYS_YPOS)</span>
<span class="cp">#define V_SYS_YPOS(x)             _SB_MAKEVALUE(x, S_SYS_YPOS)</span>
<span class="cp">#define G_SYS_YPOS(x)             _SB_GETVALUE(x, S_SYS_YPOS, M_SYS_YPOS)</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * System Config Register (Table 4-2)</span>
<span class="cm"> * Register: SCD_SYSTEM_CFG</span>
<span class="cm"> */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cp">#define M_SYS_LDT_PLL_BYP           _SB_MAKEMASK1(3)</span>
<span class="cp">#define M_SYS_PCI_SYNC_TEST_MODE    _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_SYS_IOB0_DIV              _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_SYS_IOB1_DIV              _SB_MAKEMASK1(6)</span>

<span class="cp">#define S_SYS_PLL_DIV               _SB_MAKE64(7)</span>
<span class="cp">#define M_SYS_PLL_DIV               _SB_MAKEMASK(5, S_SYS_PLL_DIV)</span>
<span class="cp">#define V_SYS_PLL_DIV(x)            _SB_MAKEVALUE(x, S_SYS_PLL_DIV)</span>
<span class="cp">#define G_SYS_PLL_DIV(x)            _SB_GETVALUE(x, S_SYS_PLL_DIV, M_SYS_PLL_DIV)</span>

<span class="cp">#define M_SYS_SER0_ENABLE           _SB_MAKEMASK1(12)</span>
<span class="cp">#define M_SYS_SER0_RSTB_EN          _SB_MAKEMASK1(13)</span>
<span class="cp">#define M_SYS_SER1_ENABLE           _SB_MAKEMASK1(14)</span>
<span class="cp">#define M_SYS_SER1_RSTB_EN          _SB_MAKEMASK1(15)</span>
<span class="cp">#define M_SYS_PCMCIA_ENABLE         _SB_MAKEMASK1(16)</span>

<span class="cp">#define S_SYS_BOOT_MODE             _SB_MAKE64(17)</span>
<span class="cp">#define M_SYS_BOOT_MODE             _SB_MAKEMASK(2, S_SYS_BOOT_MODE)</span>
<span class="cp">#define V_SYS_BOOT_MODE(x)          _SB_MAKEVALUE(x, S_SYS_BOOT_MODE)</span>
<span class="cp">#define G_SYS_BOOT_MODE(x)          _SB_GETVALUE(x, S_SYS_BOOT_MODE, M_SYS_BOOT_MODE)</span>
<span class="cp">#define K_SYS_BOOT_MODE_ROM32       0</span>
<span class="cp">#define K_SYS_BOOT_MODE_ROM8        1</span>
<span class="cp">#define K_SYS_BOOT_MODE_SMBUS_SMALL 2</span>
<span class="cp">#define K_SYS_BOOT_MODE_SMBUS_BIG   3</span>

<span class="cp">#define M_SYS_PCI_HOST              _SB_MAKEMASK1(19)</span>
<span class="cp">#define M_SYS_PCI_ARBITER           _SB_MAKEMASK1(20)</span>
<span class="cp">#define M_SYS_SOUTH_ON_LDT          _SB_MAKEMASK1(21)</span>
<span class="cp">#define M_SYS_BIG_ENDIAN            _SB_MAKEMASK1(22)</span>
<span class="cp">#define M_SYS_GENCLK_EN             _SB_MAKEMASK1(23)</span>
<span class="cp">#define M_SYS_LDT_TEST_EN           _SB_MAKEMASK1(24)</span>
<span class="cp">#define M_SYS_GEN_PARITY_EN         _SB_MAKEMASK1(25)</span>

<span class="cp">#define S_SYS_CONFIG                26</span>
<span class="cp">#define M_SYS_CONFIG                _SB_MAKEMASK(6, S_SYS_CONFIG)</span>
<span class="cp">#define V_SYS_CONFIG(x)             _SB_MAKEVALUE(x, S_SYS_CONFIG)</span>
<span class="cp">#define G_SYS_CONFIG(x)             _SB_GETVALUE(x, S_SYS_CONFIG, M_SYS_CONFIG)</span>

<span class="cm">/* The following bits are writeable by JTAG only. */</span>

<span class="cp">#define M_SYS_CLKSTOP               _SB_MAKEMASK1(32)</span>
<span class="cp">#define M_SYS_CLKSTEP               _SB_MAKEMASK1(33)</span>

<span class="cp">#define S_SYS_CLKCOUNT              34</span>
<span class="cp">#define M_SYS_CLKCOUNT              _SB_MAKEMASK(8, S_SYS_CLKCOUNT)</span>
<span class="cp">#define V_SYS_CLKCOUNT(x)           _SB_MAKEVALUE(x, S_SYS_CLKCOUNT)</span>
<span class="cp">#define G_SYS_CLKCOUNT(x)           _SB_GETVALUE(x, S_SYS_CLKCOUNT, M_SYS_CLKCOUNT)</span>

<span class="cp">#define M_SYS_PLL_BYPASS            _SB_MAKEMASK1(42)</span>

<span class="cp">#define S_SYS_PLL_IREF		    43</span>
<span class="cp">#define M_SYS_PLL_IREF		    _SB_MAKEMASK(2, S_SYS_PLL_IREF)</span>

<span class="cp">#define S_SYS_PLL_VCO		    45</span>
<span class="cp">#define M_SYS_PLL_VCO		    _SB_MAKEMASK(2, S_SYS_PLL_VCO)</span>

<span class="cp">#define S_SYS_PLL_VREG		    47</span>
<span class="cp">#define M_SYS_PLL_VREG		    _SB_MAKEMASK(2, S_SYS_PLL_VREG)</span>

<span class="cp">#define M_SYS_MEM_RESET             _SB_MAKEMASK1(49)</span>
<span class="cp">#define M_SYS_L2C_RESET             _SB_MAKEMASK1(50)</span>
<span class="cp">#define M_SYS_IO_RESET_0            _SB_MAKEMASK1(51)</span>
<span class="cp">#define M_SYS_IO_RESET_1            _SB_MAKEMASK1(52)</span>
<span class="cp">#define M_SYS_SCD_RESET             _SB_MAKEMASK1(53)</span>

<span class="cm">/* End of bits writable by JTAG only. */</span>

<span class="cp">#define M_SYS_CPU_RESET_0           _SB_MAKEMASK1(54)</span>
<span class="cp">#define M_SYS_CPU_RESET_1           _SB_MAKEMASK1(55)</span>

<span class="cp">#define M_SYS_UNICPU0               _SB_MAKEMASK1(56)</span>
<span class="cp">#define M_SYS_UNICPU1               _SB_MAKEMASK1(57)</span>

<span class="cp">#define M_SYS_SB_SOFTRES            _SB_MAKEMASK1(58)</span>
<span class="cp">#define M_SYS_EXT_RESET             _SB_MAKEMASK1(59)</span>
<span class="cp">#define M_SYS_SYSTEM_RESET          _SB_MAKEMASK1(60)</span>

<span class="cp">#define M_SYS_MISR_MODE             _SB_MAKEMASK1(61)</span>
<span class="cp">#define M_SYS_MISR_RESET            _SB_MAKEMASK1(62)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define M_SYS_SW_FLAG		    _SB_MAKEMASK1(63)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>

<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * Mailbox Registers (Table 4-3)</span>
<span class="cm"> * Registers: SCD_MBOX_CPU_x</span>
<span class="cm"> */</span>

<span class="cp">#define S_MBOX_INT_3                0</span>
<span class="cp">#define M_MBOX_INT_3                _SB_MAKEMASK(16, S_MBOX_INT_3)</span>
<span class="cp">#define S_MBOX_INT_2                16</span>
<span class="cp">#define M_MBOX_INT_2                _SB_MAKEMASK(16, S_MBOX_INT_2)</span>
<span class="cp">#define S_MBOX_INT_1                32</span>
<span class="cp">#define M_MBOX_INT_1                _SB_MAKEMASK(16, S_MBOX_INT_1)</span>
<span class="cp">#define S_MBOX_INT_0                48</span>
<span class="cp">#define M_MBOX_INT_0                _SB_MAKEMASK(16, S_MBOX_INT_0)</span>

<span class="cm">/*</span>
<span class="cm"> * Watchdog Registers (Table 4-8) (Table 4-9) (Table 4-10)</span>
<span class="cm"> * Registers: SCD_WDOG_INIT_CNT_x</span>
<span class="cm"> */</span>

<span class="cp">#define V_SCD_WDOG_FREQ             1000000</span>

<span class="cp">#define S_SCD_WDOG_INIT             0</span>
<span class="cp">#define M_SCD_WDOG_INIT             _SB_MAKEMASK(23, S_SCD_WDOG_INIT)</span>

<span class="cp">#define S_SCD_WDOG_CNT              0</span>
<span class="cp">#define M_SCD_WDOG_CNT              _SB_MAKEMASK(23, S_SCD_WDOG_CNT)</span>

<span class="cp">#define S_SCD_WDOG_ENABLE           0</span>
<span class="cp">#define M_SCD_WDOG_ENABLE           _SB_MAKEMASK1(S_SCD_WDOG_ENABLE)</span>

<span class="cp">#define S_SCD_WDOG_RESET_TYPE       2</span>
<span class="cp">#define M_SCD_WDOG_RESET_TYPE       _SB_MAKEMASK(3, S_SCD_WDOG_RESET_TYPE)</span>
<span class="cp">#define V_SCD_WDOG_RESET_TYPE(x)    _SB_MAKEVALUE(x, S_SCD_WDOG_RESET_TYPE)</span>
<span class="cp">#define G_SCD_WDOG_RESET_TYPE(x)    _SB_GETVALUE(x, S_SCD_WDOG_RESET_TYPE, M_SCD_WDOG_RESET_TYPE)</span>

<span class="cp">#define K_SCD_WDOG_RESET_FULL       0	</span><span class="cm">/* actually, (x &amp; 1) == 0  */</span><span class="cp"></span>
<span class="cp">#define K_SCD_WDOG_RESET_SOFT       1</span>
<span class="cp">#define K_SCD_WDOG_RESET_CPU0       3</span>
<span class="cp">#define K_SCD_WDOG_RESET_CPU1       5</span>
<span class="cp">#define K_SCD_WDOG_RESET_BOTH_CPUS  7</span>

<span class="cm">/* This feature is present in 1250 C0 and later, but *not* in 112x A revs.  */</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3)</span>
<span class="cp">#define S_SCD_WDOG_HAS_RESET        8</span>
<span class="cp">#define M_SCD_WDOG_HAS_RESET        _SB_MAKEMASK1(S_SCD_WDOG_HAS_RESET)</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * Timer Registers (Table 4-11) (Table 4-12) (Table 4-13)</span>
<span class="cm"> */</span>

<span class="cp">#define V_SCD_TIMER_FREQ            1000000</span>

<span class="cp">#define S_SCD_TIMER_INIT            0</span>
<span class="cp">#define M_SCD_TIMER_INIT            _SB_MAKEMASK(23, S_SCD_TIMER_INIT)</span>
<span class="cp">#define V_SCD_TIMER_INIT(x)         _SB_MAKEVALUE(x, S_SCD_TIMER_INIT)</span>
<span class="cp">#define G_SCD_TIMER_INIT(x)         _SB_GETVALUE(x, S_SCD_TIMER_INIT, M_SCD_TIMER_INIT)</span>

<span class="cp">#define V_SCD_TIMER_WIDTH	    23</span>
<span class="cp">#define S_SCD_TIMER_CNT             0</span>
<span class="cp">#define M_SCD_TIMER_CNT             _SB_MAKEMASK(V_SCD_TIMER_WIDTH, S_SCD_TIMER_CNT)</span>
<span class="cp">#define V_SCD_TIMER_CNT(x)         _SB_MAKEVALUE(x, S_SCD_TIMER_CNT)</span>
<span class="cp">#define G_SCD_TIMER_CNT(x)         _SB_GETVALUE(x, S_SCD_TIMER_CNT, M_SCD_TIMER_CNT)</span>

<span class="cp">#define M_SCD_TIMER_ENABLE          _SB_MAKEMASK1(0)</span>
<span class="cp">#define M_SCD_TIMER_MODE            _SB_MAKEMASK1(1)</span>
<span class="cp">#define M_SCD_TIMER_MODE_CONTINUOUS M_SCD_TIMER_MODE</span>

<span class="cm">/*</span>
<span class="cm"> * System Performance Counters</span>
<span class="cm"> */</span>

<span class="cp">#define S_SPC_CFG_SRC0            0</span>
<span class="cp">#define M_SPC_CFG_SRC0            _SB_MAKEMASK(8, S_SPC_CFG_SRC0)</span>
<span class="cp">#define V_SPC_CFG_SRC0(x)         _SB_MAKEVALUE(x, S_SPC_CFG_SRC0)</span>
<span class="cp">#define G_SPC_CFG_SRC0(x)         _SB_GETVALUE(x, S_SPC_CFG_SRC0, M_SPC_CFG_SRC0)</span>

<span class="cp">#define S_SPC_CFG_SRC1            8</span>
<span class="cp">#define M_SPC_CFG_SRC1            _SB_MAKEMASK(8, S_SPC_CFG_SRC1)</span>
<span class="cp">#define V_SPC_CFG_SRC1(x)         _SB_MAKEVALUE(x, S_SPC_CFG_SRC1)</span>
<span class="cp">#define G_SPC_CFG_SRC1(x)         _SB_GETVALUE(x, S_SPC_CFG_SRC1, M_SPC_CFG_SRC1)</span>

<span class="cp">#define S_SPC_CFG_SRC2            16</span>
<span class="cp">#define M_SPC_CFG_SRC2            _SB_MAKEMASK(8, S_SPC_CFG_SRC2)</span>
<span class="cp">#define V_SPC_CFG_SRC2(x)         _SB_MAKEVALUE(x, S_SPC_CFG_SRC2)</span>
<span class="cp">#define G_SPC_CFG_SRC2(x)         _SB_GETVALUE(x, S_SPC_CFG_SRC2, M_SPC_CFG_SRC2)</span>

<span class="cp">#define S_SPC_CFG_SRC3            24</span>
<span class="cp">#define M_SPC_CFG_SRC3            _SB_MAKEMASK(8, S_SPC_CFG_SRC3)</span>
<span class="cp">#define V_SPC_CFG_SRC3(x)         _SB_MAKEVALUE(x, S_SPC_CFG_SRC3)</span>
<span class="cp">#define G_SPC_CFG_SRC3(x)         _SB_GETVALUE(x, S_SPC_CFG_SRC3, M_SPC_CFG_SRC3)</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cp">#define M_SPC_CFG_CLEAR		_SB_MAKEMASK1(32)</span>
<span class="cp">#define M_SPC_CFG_ENABLE	_SB_MAKEMASK1(33)</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * Bus Watcher</span>
<span class="cm"> */</span>

<span class="cp">#define S_SCD_BERR_TID            8</span>
<span class="cp">#define M_SCD_BERR_TID            _SB_MAKEMASK(10, S_SCD_BERR_TID)</span>
<span class="cp">#define V_SCD_BERR_TID(x)         _SB_MAKEVALUE(x, S_SCD_BERR_TID)</span>
<span class="cp">#define G_SCD_BERR_TID(x)         _SB_GETVALUE(x, S_SCD_BERR_TID, M_SCD_BERR_TID)</span>

<span class="cp">#define S_SCD_BERR_RID            18</span>
<span class="cp">#define M_SCD_BERR_RID            _SB_MAKEMASK(4, S_SCD_BERR_RID)</span>
<span class="cp">#define V_SCD_BERR_RID(x)         _SB_MAKEVALUE(x, S_SCD_BERR_RID)</span>
<span class="cp">#define G_SCD_BERR_RID(x)         _SB_GETVALUE(x, S_SCD_BERR_RID, M_SCD_BERR_RID)</span>

<span class="cp">#define S_SCD_BERR_DCODE          22</span>
<span class="cp">#define M_SCD_BERR_DCODE          _SB_MAKEMASK(3, S_SCD_BERR_DCODE)</span>
<span class="cp">#define V_SCD_BERR_DCODE(x)       _SB_MAKEVALUE(x, S_SCD_BERR_DCODE)</span>
<span class="cp">#define G_SCD_BERR_DCODE(x)       _SB_GETVALUE(x, S_SCD_BERR_DCODE, M_SCD_BERR_DCODE)</span>

<span class="cp">#define M_SCD_BERR_MULTERRS       _SB_MAKEMASK1(30)</span>


<span class="cp">#define S_SCD_L2ECC_CORR_D        0</span>
<span class="cp">#define M_SCD_L2ECC_CORR_D        _SB_MAKEMASK(8, S_SCD_L2ECC_CORR_D)</span>
<span class="cp">#define V_SCD_L2ECC_CORR_D(x)     _SB_MAKEVALUE(x, S_SCD_L2ECC_CORR_D)</span>
<span class="cp">#define G_SCD_L2ECC_CORR_D(x)     _SB_GETVALUE(x, S_SCD_L2ECC_CORR_D, M_SCD_L2ECC_CORR_D)</span>

<span class="cp">#define S_SCD_L2ECC_BAD_D         8</span>
<span class="cp">#define M_SCD_L2ECC_BAD_D         _SB_MAKEMASK(8, S_SCD_L2ECC_BAD_D)</span>
<span class="cp">#define V_SCD_L2ECC_BAD_D(x)      _SB_MAKEVALUE(x, S_SCD_L2ECC_BAD_D)</span>
<span class="cp">#define G_SCD_L2ECC_BAD_D(x)      _SB_GETVALUE(x, S_SCD_L2ECC_BAD_D, M_SCD_L2ECC_BAD_D)</span>

<span class="cp">#define S_SCD_L2ECC_CORR_T        16</span>
<span class="cp">#define M_SCD_L2ECC_CORR_T        _SB_MAKEMASK(8, S_SCD_L2ECC_CORR_T)</span>
<span class="cp">#define V_SCD_L2ECC_CORR_T(x)     _SB_MAKEVALUE(x, S_SCD_L2ECC_CORR_T)</span>
<span class="cp">#define G_SCD_L2ECC_CORR_T(x)     _SB_GETVALUE(x, S_SCD_L2ECC_CORR_T, M_SCD_L2ECC_CORR_T)</span>

<span class="cp">#define S_SCD_L2ECC_BAD_T         24</span>
<span class="cp">#define M_SCD_L2ECC_BAD_T         _SB_MAKEMASK(8, S_SCD_L2ECC_BAD_T)</span>
<span class="cp">#define V_SCD_L2ECC_BAD_T(x)      _SB_MAKEVALUE(x, S_SCD_L2ECC_BAD_T)</span>
<span class="cp">#define G_SCD_L2ECC_BAD_T(x)      _SB_GETVALUE(x, S_SCD_L2ECC_BAD_T, M_SCD_L2ECC_BAD_T)</span>

<span class="cp">#define S_SCD_MEM_ECC_CORR        0</span>
<span class="cp">#define M_SCD_MEM_ECC_CORR        _SB_MAKEMASK(8, S_SCD_MEM_ECC_CORR)</span>
<span class="cp">#define V_SCD_MEM_ECC_CORR(x)     _SB_MAKEVALUE(x, S_SCD_MEM_ECC_CORR)</span>
<span class="cp">#define G_SCD_MEM_ECC_CORR(x)     _SB_GETVALUE(x, S_SCD_MEM_ECC_CORR, M_SCD_MEM_ECC_CORR)</span>

<span class="cp">#define S_SCD_MEM_ECC_BAD         8</span>
<span class="cp">#define M_SCD_MEM_ECC_BAD         _SB_MAKEMASK(8, S_SCD_MEM_ECC_BAD)</span>
<span class="cp">#define V_SCD_MEM_ECC_BAD(x)      _SB_MAKEVALUE(x, S_SCD_MEM_ECC_BAD)</span>
<span class="cp">#define G_SCD_MEM_ECC_BAD(x)      _SB_GETVALUE(x, S_SCD_MEM_ECC_BAD, M_SCD_MEM_ECC_BAD)</span>

<span class="cp">#define S_SCD_MEM_BUSERR          16</span>
<span class="cp">#define M_SCD_MEM_BUSERR          _SB_MAKEMASK(8, S_SCD_MEM_BUSERR)</span>
<span class="cp">#define V_SCD_MEM_BUSERR(x)       _SB_MAKEVALUE(x, S_SCD_MEM_BUSERR)</span>
<span class="cp">#define G_SCD_MEM_BUSERR(x)       _SB_GETVALUE(x, S_SCD_MEM_BUSERR, M_SCD_MEM_BUSERR)</span>


<span class="cm">/*</span>
<span class="cm"> * Address Trap Registers</span>
<span class="cm"> */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cp">#define M_ATRAP_INDEX		  _SB_MAKEMASK(4, 0)</span>
<span class="cp">#define M_ATRAP_ADDRESS		  _SB_MAKEMASK(40, 0)</span>

<span class="cp">#define S_ATRAP_CFG_CNT            0</span>
<span class="cp">#define M_ATRAP_CFG_CNT            _SB_MAKEMASK(3, S_ATRAP_CFG_CNT)</span>
<span class="cp">#define V_ATRAP_CFG_CNT(x)         _SB_MAKEVALUE(x, S_ATRAP_CFG_CNT)</span>
<span class="cp">#define G_ATRAP_CFG_CNT(x)         _SB_GETVALUE(x, S_ATRAP_CFG_CNT, M_ATRAP_CFG_CNT)</span>

<span class="cp">#define M_ATRAP_CFG_WRITE	   _SB_MAKEMASK1(3)</span>
<span class="cp">#define M_ATRAP_CFG_ALL	  	   _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_ATRAP_CFG_INV	   	   _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_ATRAP_CFG_USESRC	   _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_ATRAP_CFG_SRCINV	   _SB_MAKEMASK1(7)</span>

<span class="cp">#define S_ATRAP_CFG_AGENTID     8</span>
<span class="cp">#define M_ATRAP_CFG_AGENTID     _SB_MAKEMASK(4, S_ATRAP_CFG_AGENTID)</span>
<span class="cp">#define V_ATRAP_CFG_AGENTID(x)  _SB_MAKEVALUE(x, S_ATRAP_CFG_AGENTID)</span>
<span class="cp">#define G_ATRAP_CFG_AGENTID(x)  _SB_GETVALUE(x, S_ATRAP_CFG_AGENTID, M_ATRAP_CFG_AGENTID)</span>

<span class="cp">#define K_BUS_AGENT_CPU0	0</span>
<span class="cp">#define K_BUS_AGENT_CPU1	1</span>
<span class="cp">#define K_BUS_AGENT_IOB0	2</span>
<span class="cp">#define K_BUS_AGENT_IOB1	3</span>
<span class="cp">#define K_BUS_AGENT_SCD	4</span>
<span class="cp">#define K_BUS_AGENT_L2C	6</span>
<span class="cp">#define K_BUS_AGENT_MC	7</span>

<span class="cp">#define S_ATRAP_CFG_CATTR     12</span>
<span class="cp">#define M_ATRAP_CFG_CATTR     _SB_MAKEMASK(3, S_ATRAP_CFG_CATTR)</span>
<span class="cp">#define V_ATRAP_CFG_CATTR(x)  _SB_MAKEVALUE(x, S_ATRAP_CFG_CATTR)</span>
<span class="cp">#define G_ATRAP_CFG_CATTR(x)  _SB_GETVALUE(x, S_ATRAP_CFG_CATTR, M_ATRAP_CFG_CATTR)</span>

<span class="cp">#define K_ATRAP_CFG_CATTR_IGNORE	0</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_UNC    	1</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_CACHEABLE	2</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_NONCOH  	3</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_COHERENT	4</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_NOTUNC	5</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_NOTNONCOH	6</span>
<span class="cp">#define K_ATRAP_CFG_CATTR_NOTCOHERENT   7</span>

<span class="cp">#endif	</span><span class="cm">/* 1250/112x */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Trace Buffer Config register</span>
<span class="cm"> */</span>

<span class="cp">#define M_SCD_TRACE_CFG_RESET           _SB_MAKEMASK1(0)</span>
<span class="cp">#define M_SCD_TRACE_CFG_START_READ      _SB_MAKEMASK1(1)</span>
<span class="cp">#define M_SCD_TRACE_CFG_START           _SB_MAKEMASK1(2)</span>
<span class="cp">#define M_SCD_TRACE_CFG_STOP            _SB_MAKEMASK1(3)</span>
<span class="cp">#define M_SCD_TRACE_CFG_FREEZE          _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_SCD_TRACE_CFG_FREEZE_FULL     _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_SCD_TRACE_CFG_DEBUG_FULL      _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_SCD_TRACE_CFG_FULL            _SB_MAKEMASK1(7)</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define M_SCD_TRACE_CFG_FORCECNT        _SB_MAKEMASK1(8)</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * This field is the same on the 1250/112x and 1480, just located in</span>
<span class="cm"> * a slightly different place in the register.</span>
<span class="cm"> */</span>
<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cp">#define S_SCD_TRACE_CFG_CUR_ADDR        10</span>
<span class="cp">#else</span>
<span class="cp">#if SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define S_SCD_TRACE_CFG_CUR_ADDR        24</span>
<span class="cp">#endif	</span><span class="cm">/* 1480 */</span><span class="cp"></span>
<span class="cp">#endif  </span><span class="cm">/* 1250/112x */</span><span class="cp"></span>

<span class="cp">#define M_SCD_TRACE_CFG_CUR_ADDR        _SB_MAKEMASK(8, S_SCD_TRACE_CFG_CUR_ADDR)</span>
<span class="cp">#define V_SCD_TRACE_CFG_CUR_ADDR(x)     _SB_MAKEVALUE(x, S_SCD_TRACE_CFG_CUR_ADDR)</span>
<span class="cp">#define G_SCD_TRACE_CFG_CUR_ADDR(x)     _SB_GETVALUE(x, S_SCD_TRACE_CFG_CUR_ADDR, M_SCD_TRACE_CFG_CUR_ADDR)</span>

<span class="cm">/*</span>
<span class="cm"> * Trace Event registers</span>
<span class="cm"> */</span>

<span class="cp">#define S_SCD_TREVT_ADDR_MATCH          0</span>
<span class="cp">#define M_SCD_TREVT_ADDR_MATCH          _SB_MAKEMASK(4, S_SCD_TREVT_ADDR_MATCH)</span>
<span class="cp">#define V_SCD_TREVT_ADDR_MATCH(x)       _SB_MAKEVALUE(x, S_SCD_TREVT_ADDR_MATCH)</span>
<span class="cp">#define G_SCD_TREVT_ADDR_MATCH(x)       _SB_GETVALUE(x, S_SCD_TREVT_ADDR_MATCH, M_SCD_TREVT_ADDR_MATCH)</span>

<span class="cp">#define M_SCD_TREVT_REQID_MATCH         _SB_MAKEMASK1(4)</span>
<span class="cp">#define M_SCD_TREVT_DATAID_MATCH        _SB_MAKEMASK1(5)</span>
<span class="cp">#define M_SCD_TREVT_RESPID_MATCH        _SB_MAKEMASK1(6)</span>
<span class="cp">#define M_SCD_TREVT_INTERRUPT           _SB_MAKEMASK1(7)</span>
<span class="cp">#define M_SCD_TREVT_DEBUG_PIN           _SB_MAKEMASK1(9)</span>
<span class="cp">#define M_SCD_TREVT_WRITE               _SB_MAKEMASK1(10)</span>
<span class="cp">#define M_SCD_TREVT_READ                _SB_MAKEMASK1(11)</span>

<span class="cp">#define S_SCD_TREVT_REQID               12</span>
<span class="cp">#define M_SCD_TREVT_REQID               _SB_MAKEMASK(4, S_SCD_TREVT_REQID)</span>
<span class="cp">#define V_SCD_TREVT_REQID(x)            _SB_MAKEVALUE(x, S_SCD_TREVT_REQID)</span>
<span class="cp">#define G_SCD_TREVT_REQID(x)            _SB_GETVALUE(x, S_SCD_TREVT_REQID, M_SCD_TREVT_REQID)</span>

<span class="cp">#define S_SCD_TREVT_RESPID              16</span>
<span class="cp">#define M_SCD_TREVT_RESPID              _SB_MAKEMASK(4, S_SCD_TREVT_RESPID)</span>
<span class="cp">#define V_SCD_TREVT_RESPID(x)           _SB_MAKEVALUE(x, S_SCD_TREVT_RESPID)</span>
<span class="cp">#define G_SCD_TREVT_RESPID(x)           _SB_GETVALUE(x, S_SCD_TREVT_RESPID, M_SCD_TREVT_RESPID)</span>

<span class="cp">#define S_SCD_TREVT_DATAID              20</span>
<span class="cp">#define M_SCD_TREVT_DATAID              _SB_MAKEMASK(4, S_SCD_TREVT_DATAID)</span>
<span class="cp">#define V_SCD_TREVT_DATAID(x)           _SB_MAKEVALUE(x, S_SCD_TREVT_DATAID)</span>
<span class="cp">#define G_SCD_TREVT_DATAID(x)           _SB_GETVALUE(x, S_SCD_TREVT_DATAID, M_SCD_TREVT_DATID)</span>

<span class="cp">#define S_SCD_TREVT_COUNT               24</span>
<span class="cp">#define M_SCD_TREVT_COUNT               _SB_MAKEMASK(8, S_SCD_TREVT_COUNT)</span>
<span class="cp">#define V_SCD_TREVT_COUNT(x)            _SB_MAKEVALUE(x, S_SCD_TREVT_COUNT)</span>
<span class="cp">#define G_SCD_TREVT_COUNT(x)            _SB_GETVALUE(x, S_SCD_TREVT_COUNT, M_SCD_TREVT_COUNT)</span>

<span class="cm">/*</span>
<span class="cm"> * Trace Sequence registers</span>
<span class="cm"> */</span>

<span class="cp">#define S_SCD_TRSEQ_EVENT4              0</span>
<span class="cp">#define M_SCD_TRSEQ_EVENT4              _SB_MAKEMASK(4, S_SCD_TRSEQ_EVENT4)</span>
<span class="cp">#define V_SCD_TRSEQ_EVENT4(x)           _SB_MAKEVALUE(x, S_SCD_TRSEQ_EVENT4)</span>
<span class="cp">#define G_SCD_TRSEQ_EVENT4(x)           _SB_GETVALUE(x, S_SCD_TRSEQ_EVENT4, M_SCD_TRSEQ_EVENT4)</span>

<span class="cp">#define S_SCD_TRSEQ_EVENT3              4</span>
<span class="cp">#define M_SCD_TRSEQ_EVENT3              _SB_MAKEMASK(4, S_SCD_TRSEQ_EVENT3)</span>
<span class="cp">#define V_SCD_TRSEQ_EVENT3(x)           _SB_MAKEVALUE(x, S_SCD_TRSEQ_EVENT3)</span>
<span class="cp">#define G_SCD_TRSEQ_EVENT3(x)           _SB_GETVALUE(x, S_SCD_TRSEQ_EVENT3, M_SCD_TRSEQ_EVENT3)</span>

<span class="cp">#define S_SCD_TRSEQ_EVENT2              8</span>
<span class="cp">#define M_SCD_TRSEQ_EVENT2              _SB_MAKEMASK(4, S_SCD_TRSEQ_EVENT2)</span>
<span class="cp">#define V_SCD_TRSEQ_EVENT2(x)           _SB_MAKEVALUE(x, S_SCD_TRSEQ_EVENT2)</span>
<span class="cp">#define G_SCD_TRSEQ_EVENT2(x)           _SB_GETVALUE(x, S_SCD_TRSEQ_EVENT2, M_SCD_TRSEQ_EVENT2)</span>

<span class="cp">#define S_SCD_TRSEQ_EVENT1              12</span>
<span class="cp">#define M_SCD_TRSEQ_EVENT1              _SB_MAKEMASK(4, S_SCD_TRSEQ_EVENT1)</span>
<span class="cp">#define V_SCD_TRSEQ_EVENT1(x)           _SB_MAKEVALUE(x, S_SCD_TRSEQ_EVENT1)</span>
<span class="cp">#define G_SCD_TRSEQ_EVENT1(x)           _SB_GETVALUE(x, S_SCD_TRSEQ_EVENT1, M_SCD_TRSEQ_EVENT1)</span>

<span class="cp">#define K_SCD_TRSEQ_E0                  0</span>
<span class="cp">#define K_SCD_TRSEQ_E1                  1</span>
<span class="cp">#define K_SCD_TRSEQ_E2                  2</span>
<span class="cp">#define K_SCD_TRSEQ_E3                  3</span>
<span class="cp">#define K_SCD_TRSEQ_E0_E1               4</span>
<span class="cp">#define K_SCD_TRSEQ_E1_E2               5</span>
<span class="cp">#define K_SCD_TRSEQ_E2_E3               6</span>
<span class="cp">#define K_SCD_TRSEQ_E0_E1_E2            7</span>
<span class="cp">#define K_SCD_TRSEQ_E0_E1_E2_E3         8</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1                9</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1E2              10</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1E2E3            11</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1_E2             12</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1_E2E3           13</span>
<span class="cp">#define K_SCD_TRSEQ_E0E1_E2_E3          14</span>
<span class="cp">#define K_SCD_TRSEQ_IGNORED             15</span>

<span class="cp">#define K_SCD_TRSEQ_TRIGGER_ALL         (V_SCD_TRSEQ_EVENT1(K_SCD_TRSEQ_IGNORED) | \</span>
<span class="cp">                                         V_SCD_TRSEQ_EVENT2(K_SCD_TRSEQ_IGNORED) | \</span>
<span class="cp">                                         V_SCD_TRSEQ_EVENT3(K_SCD_TRSEQ_IGNORED) | \</span>
<span class="cp">                                         V_SCD_TRSEQ_EVENT4(K_SCD_TRSEQ_IGNORED))</span>

<span class="cp">#define S_SCD_TRSEQ_FUNCTION            16</span>
<span class="cp">#define M_SCD_TRSEQ_FUNCTION            _SB_MAKEMASK(4, S_SCD_TRSEQ_FUNCTION)</span>
<span class="cp">#define V_SCD_TRSEQ_FUNCTION(x)         _SB_MAKEVALUE(x, S_SCD_TRSEQ_FUNCTION)</span>
<span class="cp">#define G_SCD_TRSEQ_FUNCTION(x)         _SB_GETVALUE(x, S_SCD_TRSEQ_FUNCTION, M_SCD_TRSEQ_FUNCTION)</span>

<span class="cp">#define K_SCD_TRSEQ_FUNC_NOP            0</span>
<span class="cp">#define K_SCD_TRSEQ_FUNC_START          1</span>
<span class="cp">#define K_SCD_TRSEQ_FUNC_STOP           2</span>
<span class="cp">#define K_SCD_TRSEQ_FUNC_FREEZE         3</span>

<span class="cp">#define V_SCD_TRSEQ_FUNC_NOP            V_SCD_TRSEQ_FUNCTION(K_SCD_TRSEQ_FUNC_NOP)</span>
<span class="cp">#define V_SCD_TRSEQ_FUNC_START          V_SCD_TRSEQ_FUNCTION(K_SCD_TRSEQ_FUNC_START)</span>
<span class="cp">#define V_SCD_TRSEQ_FUNC_STOP           V_SCD_TRSEQ_FUNCTION(K_SCD_TRSEQ_FUNC_STOP)</span>
<span class="cp">#define V_SCD_TRSEQ_FUNC_FREEZE         V_SCD_TRSEQ_FUNCTION(K_SCD_TRSEQ_FUNC_FREEZE)</span>

<span class="cp">#define M_SCD_TRSEQ_ASAMPLE             _SB_MAKEMASK1(18)</span>
<span class="cp">#define M_SCD_TRSEQ_DSAMPLE             _SB_MAKEMASK1(19)</span>
<span class="cp">#define M_SCD_TRSEQ_DEBUGPIN            _SB_MAKEMASK1(20)</span>
<span class="cp">#define M_SCD_TRSEQ_DEBUGCPU            _SB_MAKEMASK1(21)</span>
<span class="cp">#define M_SCD_TRSEQ_CLEARUSE            _SB_MAKEMASK1(22)</span>
<span class="cp">#define M_SCD_TRSEQ_ALLD_A              _SB_MAKEMASK1(23)</span>
<span class="cp">#define M_SCD_TRSEQ_ALL_A               _SB_MAKEMASK1(24)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
