Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Oct 11 11:06:46 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                 1           
SYNTH-10  Warning   Wide multiplier                              3           
SYNTH-15  Warning   Byte wide write enable not inferred          16          
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.646        0.000                      0                18584        0.081        0.000                      0                18584        2.000        0.000                       0                  7639  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        1.646        0.000                      0                18584        0.081        0.000                      0                18584       12.000        0.000                       0                  7635  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][0]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][0]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][2]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][2]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][3]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][3]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][5]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][5]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][6]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][6]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.672ns  (logic 6.716ns (29.623%)  route 15.956ns (70.377%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 23.025 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.175    13.891    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124    14.015 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.164    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.613    14.902    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.150    15.052 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.504    15.556    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.320    15.876 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           1.195    17.070    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.328    17.398 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         1.992    19.390    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124    19.514 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[73][7]_i_1__0/O
                         net (fo=8, routed)           0.751    20.265    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_80
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.495    23.025    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y69          FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][7]/C
                         clock pessimism             -0.504    22.521    
                         clock uncertainty           -0.086    22.435    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    21.911    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[73][7]
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.809ns  (logic 6.712ns (29.427%)  route 16.097ns (70.573%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 22.980 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.994    13.710    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36/O
                         net (fo=1, routed)           0.436    14.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.394 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_19/O
                         net (fo=1, routed)           0.712    15.106    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o_reg[instr_valid]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.230 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o[alu_en]_i_5/O
                         net (fo=3, routed)           0.643    15.874    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[instr_valid]_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I3_O)        0.119    15.993 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_1/O
                         net (fo=69, routed)          1.908    17.900    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/p_13_in
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.354    18.254 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_3__0/O
                         net (fo=64, routed)          0.749    19.003    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_shift_id
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.321    19.324 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_1__0/O
                         net (fo=32, routed)          1.079    20.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[0]_0[0]
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.449    22.980    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[11]/C
                         clock pessimism             -0.411    22.568    
                         clock uncertainty           -0.086    22.483    
    SLICE_X47Y40         FDCE (Setup_fdce_C_CE)      -0.413    22.070    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -20.403    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.809ns  (logic 6.712ns (29.427%)  route 16.097ns (70.573%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 22.980 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.994    13.710    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36/O
                         net (fo=1, routed)           0.436    14.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.394 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_19/O
                         net (fo=1, routed)           0.712    15.106    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o_reg[instr_valid]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.230 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o[alu_en]_i_5/O
                         net (fo=3, routed)           0.643    15.874    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[instr_valid]_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I3_O)        0.119    15.993 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_1/O
                         net (fo=69, routed)          1.908    17.900    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/p_13_in
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.354    18.254 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_3__0/O
                         net (fo=64, routed)          0.749    19.003    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_shift_id
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.321    19.324 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_1__0/O
                         net (fo=32, routed)          1.079    20.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[0]_0[0]
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.449    22.980    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[12]/C
                         clock pessimism             -0.411    22.568    
                         clock uncertainty           -0.086    22.483    
    SLICE_X47Y40         FDCE (Setup_fdce_C_CE)      -0.413    22.070    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -20.403    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.809ns  (logic 6.712ns (29.427%)  route 16.097ns (70.573%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 22.980 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.994    13.710    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36/O
                         net (fo=1, routed)           0.436    14.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.394 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_19/O
                         net (fo=1, routed)           0.712    15.106    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o_reg[instr_valid]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.230 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o[alu_en]_i_5/O
                         net (fo=3, routed)           0.643    15.874    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[instr_valid]_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I3_O)        0.119    15.993 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_1/O
                         net (fo=69, routed)          1.908    17.900    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/p_13_in
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.354    18.254 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_3__0/O
                         net (fo=64, routed)          0.749    19.003    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_shift_id
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.321    19.324 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_1__0/O
                         net (fo=32, routed)          1.079    20.403    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[0]_0[0]
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.449    22.980    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X47Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[13]/C
                         clock pessimism             -0.411    22.568    
                         clock uncertainty           -0.086    22.483    
    SLICE_X47Y40         FDCE (Setup_fdce_C_CE)      -0.413    22.070    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -20.403    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.809ns  (logic 6.712ns (29.427%)  route 16.097ns (70.573%))
  Logic Levels:           24  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.567    -2.407    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X47Y39         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.951 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][0]/Q
                         net (fo=16, routed)          0.688    -1.263    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/Q[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.139    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/rdata_offset_q_reg[1]_0[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.607 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.493 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.493    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.045 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/O[1]
                         net (fo=34, routed)          1.086     1.041    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_6
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     1.857 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.974    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.091 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.330 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.296     3.626    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/core_trans_i[addr]1[15]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.327     3.953 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_40/O
                         net (fo=29, routed)          1.757     5.710    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.352     6.062 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_553/O
                         net (fo=3, routed)           0.468     6.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[25].gen_unmasked.rdata_blk_reg[25]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.328     6.858 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_566/O
                         net (fo=1, routed)           0.813     7.671    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_1
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.124     7.795 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_300/O
                         net (fo=1, routed)           0.000     7.795    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.333 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.792     9.125    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20_1[0]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.339     9.464 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[4].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=3, routed)           1.417    10.881    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/if_id_pipe_o[instr_valid]_i_13
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.327    11.208 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_20/O
                         net (fo=2, routed)           0.800    12.008    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.132 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[6].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           0.460    12.592    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           0.994    13.710    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36/O
                         net (fo=1, routed)           0.436    14.270    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_36_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.394 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/id_ex_pipe_o[alu_en]_i_19/O
                         net (fo=1, routed)           0.712    15.106    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o_reg[instr_valid]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.230 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/id_ex_pipe_o[alu_en]_i_5/O
                         net (fo=3, routed)           0.643    15.874    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o_reg[instr_valid]_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I3_O)        0.119    15.993 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_1/O
                         net (fo=69, routed)          1.908    17.900    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/p_13_in
    SLICE_X54Y54         LUT4 (Prop_lut4_I3_O)        0.354    18.254 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_3__0/O
                         net (fo=64, routed)          0.749    19.003    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_shift_id
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.321    19.324 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/lfsr_q[31]_i_1__0/O
                         net (fo=32, routed)          1.078    20.402    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[0]_0[0]
    SLICE_X44Y41         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.450    22.981    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X44Y41         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/C
                         clock pessimism             -0.411    22.569    
                         clock uncertainty           -0.086    22.484    
    SLICE_X44Y41         FDCE (Setup_fdce_C_CE)      -0.413    22.071    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         22.071    
                         arrival time                         -20.402    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtime_q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.226ns (52.207%)  route 0.207ns (47.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.555    -0.540    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X33Y22         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtime_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  u_ucup_top/u_soc/u_timer/mtime_q_reg[43]/Q
                         net (fo=4, routed)           0.207    -0.205    u_ucup_top/u_soc/u_timer/data1[11]
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.098    -0.107 r  u_ucup_top/u_soc/u_timer/rdata_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    u_ucup_top/u_soc/u_timer/rdata_q[11]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.821    -0.313    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X36Y22         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[11]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.091    -0.188    u_ucup_top/u_soc/u_timer/rdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtime_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.227%)  route 0.288ns (60.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.559    -0.536    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X33Y17         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtime_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  u_ucup_top/u_soc/u_timer/mtime_q_reg[8]/Q
                         net (fo=4, routed)           0.288    -0.107    u_ucup_top/u_soc/u_timer/mtime_q_reg_n_0_[8]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.062 r  u_ucup_top/u_soc/u_timer/rdata_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    u_ucup_top/u_soc/u_timer/rdata_q[8]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.822    -0.312    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X38Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[8]/C
                         clock pessimism              0.034    -0.278    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.121    -0.157    u_ucup_top/u_soc/u_timer/rdata_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.362%)  route 0.340ns (64.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.565    -0.530    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X57Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[28]/Q
                         net (fo=5, routed)           0.340    -0.049    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[28]
    SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.004 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_mux[27]
    SLICE_X58Y49         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.867    -0.267    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X58Y49         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[27]/C
                         clock pessimism              0.039    -0.228    
    SLICE_X58Y49         FDCE (Hold_fdce_C_D)         0.107    -0.121    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.262%)  route 0.288ns (60.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.556    -0.539    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X36Y20         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[19]/Q
                         net (fo=3, routed)           0.288    -0.110    u_ucup_top/u_soc/u_timer/mtimecmp_q_reg_n_0_[19]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  u_ucup_top/u_soc/u_timer/rdata_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.065    u_ucup_top/u_soc/u_timer/rdata_q[19]_i_1__0_n_0
    SLICE_X33Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.822    -0.312    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X33Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[19]/C
                         clock pessimism              0.034    -0.278    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.186    u_ucup_top/u_soc/u_timer/rdata_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.586    -0.509    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y66          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.310    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/current_byte_q_reg[7]_0[5]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.045    -0.265 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/current_byte_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    u_ucup_top/u_soc/u_spi/u_spi_master/D[6]
    SLICE_X0Y66          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.855    -0.279    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X0Y66          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[6]/C
                         clock pessimism             -0.217    -0.496    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.091    -0.405    u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.400%)  route 0.109ns (36.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.558    -0.537    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/clk_sys
    SLICE_X13Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.287    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg_n_0_[1]
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.048    -0.239 r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.239    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_d__0[3]
    SLICE_X12Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/clk_sys
    SLICE_X12Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[3]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.131    -0.393    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.489%)  route 0.324ns (63.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.561    -0.534    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/clk_sys
    SLICE_X37Y34         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[11]/Q
                         net (fo=4, routed)           0.324    -0.069    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[30]_1[11]
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.024 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[30]_0[12]
    SLICE_X35Y37         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.829    -0.305    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/clk_sys
    SLICE_X35Y37         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[12]/C
                         clock pessimism              0.034    -0.271    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.091    -0.180    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr0_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.558    -0.537    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/clk_sys
    SLICE_X13Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.287    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg_n_0_[1]
    SLICE_X12Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.242 r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.242    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_d__0[2]
    SLICE_X12Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/clk_sys
    SLICE_X12Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[2]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.120    -0.404    u_ucup_top/u_soc/u_gpio/genblk1[1].dbnc/cnt_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.560    -0.535    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X47Y53         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[28]/Q
                         net (fo=3, routed)           0.111    -0.283    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31]_0[28]
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.238 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[31]_1[29]
    SLICE_X46Y53         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.830    -0.304    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X46Y53         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[29]/C
                         clock pessimism             -0.218    -0.522    
    SLICE_X46Y53         FDCE (Hold_fdce_C_D)         0.120    -0.402    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_timer/rdata_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.451%)  route 0.308ns (59.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.556    -0.539    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X38Y20         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[10]/Q
                         net (fo=3, routed)           0.308    -0.068    u_ucup_top/u_soc/u_timer/mtimecmp_q_reg_n_0_[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.023 r  u_ucup_top/u_soc/u_timer/rdata_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    u_ucup_top/u_soc/u_timer/rdata_q[10]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.822    -0.312    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X33Y21         FDRE                                         r  u_ucup_top/u_soc/u_timer/rdata_q_reg[10]/C
                         clock pessimism              0.034    -0.278    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.091    -0.187    u_ucup_top/u_soc/u_timer/rdata_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y5     u_ucup_top/u_soc/u_core/data_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y6     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y19    rdata_q_reg[0]_i_13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y19    rdata_q_reg[0]_i_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y25    rdata_q_reg[0]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y25    rdata_q_reg[0]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y23    rdata_q_reg[0]_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y23    rdata_q_reg[0]_i_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y22    rdata_q_reg[10]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y22    rdata_q_reg[10]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y27    rdata_q_reg[10]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y27    rdata_q_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y19    rdata_q_reg[0]_i_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y19    rdata_q_reg[0]_i_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y25    rdata_q_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y25    rdata_q_reg[0]_i_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y23    rdata_q_reg[0]_i_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y23    rdata_q_reg[0]_i_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y22    rdata_q_reg[10]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y22    rdata_q_reg[10]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y27    rdata_q_reg[10]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y27    rdata_q_reg[10]_i_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.454ns (47.107%)  route 5.001ns (52.893%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.535    -2.439    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X8Y75          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518    -1.921 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]/Q
                         net (fo=133, routed)         1.682    -0.239    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[0]
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124    -0.115 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_17/O
                         net (fo=2, routed)           0.463     0.348    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_17_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     0.472 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/current_byte_q[7]_i_4/O
                         net (fo=9, routed)           0.960     1.432    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.empty_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.556 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.896     3.452    SPI_MASTER_CS_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.564     7.016 r  SPI_MASTER_CS_OBUF_inst/O
                         net (fo=0)                   0.000     7.016    SPI_MASTER_CS
    E18                                                               r  SPI_MASTER_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 4.126ns (45.442%)  route 4.954ns (54.558%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.562    -2.412    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X44Y15         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDCE (Prop_fdce_C_Q)         0.456    -1.956 r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[0]/Q
                         net (fo=1, routed)           0.697    -1.259    u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg_n_0_[0]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.124    -1.135 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.257     3.123    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     6.669 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.669    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 3.991ns (54.517%)  route 3.329ns (45.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.554    -2.420    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X40Y21         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.329     1.366    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.535     4.901 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.901    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.273ns (60.052%)  route 2.842ns (39.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.619    -2.355    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y63          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.419    -1.936 r  u_ucup_top/u_soc/u_spi/u_spi_master/sck_reg/Q
                         net (fo=4, routed)           0.984    -0.952    u_ucup_top/u_soc/u_spi/u_spi_master/sck
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.296    -0.656 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     1.202    SPI_MASTER_CLK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.558     4.760 r  SPI_MASTER_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.760    SPI_MASTER_CLK
    D18                                                               r  SPI_MASTER_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.017ns (56.333%)  route 3.114ns (43.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.554    -2.420    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X40Y21         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.964 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.114     1.150    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     4.711 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.711    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 4.147ns (59.102%)  route 2.870ns (40.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.620    -2.354    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y62          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/Q
                         net (fo=11, routed)          1.004    -0.894    u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg_n_0_[1]
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    -0.770 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     1.096    SPI_MASTER_MOSI_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.567     4.663 r  SPI_MASTER_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.663    SPI_MASTER_MOSI
    C17                                                               r  SPI_MASTER_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.051ns (58.677%)  route 2.853ns (41.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.630    -2.344    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y34          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.853     1.027    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.533     4.560 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.560    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.990ns (57.875%)  route 2.904ns (42.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.555    -2.419    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X40Y20         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.904     0.942    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.476 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.476    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 4.003ns (58.138%)  route 2.883ns (41.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.555    -2.419    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X40Y20         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.883     0.920    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.547     4.467 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.467    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 3.989ns (58.043%)  route 2.884ns (41.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.555    -2.419    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X40Y20         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.963 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.884     0.921    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.533     4.454 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.454    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.391ns (78.754%)  route 0.375ns (21.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.590    -0.505    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y33          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.341 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.375     0.034    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.261 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.261    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.404ns (78.673%)  route 0.381ns (21.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y18          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.381     0.038    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.240     1.278 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.278    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.409ns (78.518%)  route 0.386ns (21.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.591    -0.504    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y34          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.386     0.045    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.290 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.290    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.400ns (77.563%)  route 0.405ns (22.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y18          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.405     0.062    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.236     1.298 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.298    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.402ns (77.485%)  route 0.407ns (22.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y18          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.407     0.064    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.238     1.302 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.302    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.408ns (70.298%)  route 0.595ns (29.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.591    -0.504    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y34          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.595     0.255    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.498 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.498    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.444ns (70.976%)  route 0.591ns (29.024%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.588    -0.507    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y62          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/Q
                         net (fo=11, routed)          0.176    -0.190    u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg_n_0_[1]
    SLICE_X1Y62          LUT2 (Prop_lut2_I0_O)        0.045    -0.145 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     0.269    SPI_MASTER_CLK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.258     1.528 r  SPI_MASTER_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.528    SPI_MASTER_CLK
    D18                                                               r  SPI_MASTER_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.389ns (66.764%)  route 0.691ns (33.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.591    -0.504    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y34          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.691     0.351    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.576 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.576    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.454ns (69.151%)  route 0.648ns (30.849%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.587    -0.508    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X1Y65          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/Q
                         net (fo=1, routed)           0.243    -0.124    u_ucup_top/u_soc/u_spi/u_spi_master/p_0_in
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.045    -0.079 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     0.326    SPI_MASTER_MOSI_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.268     1.594 r  SPI_MASTER_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     1.594    SPI_MASTER_MOSI
    C17                                                               r  SPI_MASTER_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.398ns (62.691%)  route 0.832ns (37.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.591    -0.504    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X6Y34          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.832     0.492    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         1.234     1.726 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.726    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     4.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546     5.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818     5.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3468 Endpoints
Min Delay          3468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.089ns  (logic 1.630ns (9.537%)  route 15.459ns (90.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.869    17.089    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y72         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.417    -2.053    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][15]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.089ns  (logic 1.630ns (9.537%)  route 15.459ns (90.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.869    17.089    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y72         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.417    -2.053    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[18].mem_reg[18][15]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][15]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.089ns  (logic 1.630ns (9.537%)  route 15.459ns (90.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.869    17.089    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X35Y72         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.417    -2.053    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X35Y72         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][15]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[1].mem_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.007ns  (logic 1.630ns (9.583%)  route 15.378ns (90.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.788    17.007    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X43Y79         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[1].mem_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.423    -2.047    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X43Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[1].mem_reg[1][30]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[3].mem_reg[3][30]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.007ns  (logic 1.630ns (9.583%)  route 15.378ns (90.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.788    17.007    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X42Y79         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[3].mem_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.423    -2.047    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X42Y79         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[3].mem_reg[3][30]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[19].mem_reg[19][15]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.630ns (9.625%)  route 15.304ns (90.375%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.714    16.934    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X35Y73         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[19].mem_reg[19][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.416    -2.054    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X35Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[19].mem_reg[19][15]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.630ns (9.625%)  route 15.304ns (90.375%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.714    16.934    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y73         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.416    -2.054    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.934ns  (logic 1.630ns (9.625%)  route 15.304ns (90.375%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.714    16.934    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X34Y73         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.416    -2.054    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X34Y73         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[27].mem_reg[27][4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][30]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.862ns  (logic 1.630ns (9.666%)  route 15.232ns (90.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.642    16.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X42Y78         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.422    -2.048    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X42Y78         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][30]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][9]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.862ns  (logic 1.630ns (9.666%)  route 15.232ns (90.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3320, routed)       13.642    16.862    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X42Y78         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        1.422    -2.048    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X42Y78         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[12].mem_reg[12][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.232ns (27.948%)  route 0.599ns (72.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.599     0.832    u_ucup_top/u_soc/u_gpio/D[3]
    SLICE_X13Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.822    -0.312    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X13Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.238ns (27.917%)  route 0.614ns (72.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.614     0.852    u_ucup_top/u_soc/u_gpio/D[6]
    SLICE_X10Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.827    -0.307    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X10Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.237ns (27.572%)  route 0.622ns (72.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.622     0.858    u_ucup_top/u_soc/u_gpio/D[7]
    SLICE_X11Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.822    -0.312    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X11Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.246ns (26.775%)  route 0.673ns (73.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.673     0.920    u_ucup_top/u_soc/u_gpio/D[2]
    SLICE_X14Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.823    -0.311    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X14Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.252ns (27.003%)  route 0.681ns (72.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.681     0.933    u_ucup_top/u_soc/u_gpio/D[5]
    SLICE_X8Y28          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X8Y28          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.259ns (24.631%)  route 0.791ns (75.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.791     1.050    u_ucup_top/u_soc/u_gpio/D[4]
    SLICE_X8Y26          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.823    -0.311    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X8Y26          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.360%)  route 0.810ns (76.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.810     1.057    u_ucup_top/u_soc/u_gpio/D[1]
    SLICE_X12Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.823    -0.311    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X12Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CS
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.309ns (28.898%)  route 0.760ns (71.102%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  SPI_SLAVE_CS (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CS
    F18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  SPI_SLAVE_CS_IBUF_inst/O
                         net (fo=3, routed)           0.760     1.024    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CS_IBUF
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.069 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.069    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.853    -0.281    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X1Y26          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CS
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.309ns (28.504%)  route 0.775ns (71.496%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  SPI_SLAVE_CS (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CS
    F18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  SPI_SLAVE_CS_IBUF_inst/O
                         net (fo=3, routed)           0.775     1.039    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CS_IBUF
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.084 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.084    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[0]_i_1_n_0
    SLICE_X0Y26          FDPE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.853    -0.281    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X0Y26          FDPE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CS
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.309ns (28.478%)  route 0.776ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  SPI_SLAVE_CS (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CS
    F18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  SPI_SLAVE_CS_IBUF_inst/O
                         net (fo=3, routed)           0.776     1.040    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CS_IBUF
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.085 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.085    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q[1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7633, routed)        0.853    -0.281    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X0Y26          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_onehot_spi_state_q_reg[1]/C





