Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system.qsys --block-symbol-file --output-directory=C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 22.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: system.mm_bridge_0.m0/pio_0.s1: Master mm_bridge_0.m0 cannot safely write to slave pio_0.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: system.mm_bridge_0: mm_bridge_0.s0 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system.qsys --synthesis=VERILOG --output-directory=C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 22.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: system.mm_bridge_0.m0/pio_0.s1: Master mm_bridge_0.m0 cannot safely write to slave pio_0.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: system.mm_bridge_0: mm_bridge_0.s0 must be connected to an Avalon-MM master
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has writedata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has byteenable signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave pio_0.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "system" instantiated altera_hps "hps_0"
Info: mm_bridge_0: "system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: pio_0: Starting RTL generation for module 'system_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_0 --dir=C:/Users/micha/AppData/Local/Temp/alt9677_7289760838331486426.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9677_7289760838331486426.dir/0003_pio_0_gen//system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'system_pio_0'
Info: pio_0: "system" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: mm_bridge_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micha/Desktop/Fourth_Year_Labs/ELEC_49X/project/fpga/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pio_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pio_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/micha/Desktop/Fourth_Year_Labs/ELEC_49X/project/fpga/soc/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 22 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
