#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Tue Mar  5 22:07:37 2024
# Process ID: 11840
# Current directory: D:/verilog_practice/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4260 D:\verilog_practice\project_3\project_3.xpr
# Log file: D:/verilog_practice/project_3/vivado.log
# Journal file: D:/verilog_practice/project_3\vivado.jou
# Running On: LAPTOP-D2TRK901, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33719 MB
#-----------------------------------------------------------
start_gui
open_project D:/verilog_practice/project_3/project_3.xpr
update_compile_order -fileset sources_1
save_project_as project_4 D:/verilog_practice/project_4 -force
set_property CONFIG.Write_Depth_A {76800} [get_ips buffer_RAM_12x131072]
generate_target all [get_files  D:/verilog_practice/project_4/project_4.srcs/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072.xci]
catch { config_ip_cache -export [get_ips -all buffer_RAM_12x131072] }
export_ip_user_files -of_objects [get_files D:/verilog_practice/project_4/project_4.srcs/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072.xci] -no_script -sync -force -quiet
reset_run buffer_RAM_12x131072_synth_1
launch_runs buffer_RAM_12x131072_synth_1 -jobs 8
wait_on_run buffer_RAM_12x131072_synth_1
export_simulation -of_objects [get_files D:/verilog_practice/project_4/project_4.srcs/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072.xci] -directory D:/verilog_practice/project_4/project_4.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_4/project_4.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_4/project_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_4/project_4.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_4/project_4.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_4/project_4.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_4/project_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/verilog_practice/project_4/project_4.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_4/project_4.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {76800} \
  CONFIG.Write_Width_A {4} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/verilog_practice/project_4/project_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_practice/project_4/project_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/verilog_practice/project_4/project_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/verilog_practice/project_4/project_4.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/verilog_practice/project_4/project_4.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_4/project_4.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_4/project_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_4/project_4.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_4/project_4.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_4/project_4.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_4/project_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
