

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sat May 14 14:36:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_fu_400  |reduce  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    258|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1310|   1153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|    1426|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    2736|   1507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mux_2332_32_1_1_U5      |mux_2332_32_1_1     |        0|   0|    0|  113|    0|
    |mux_2332_32_1_1_U6      |mux_2332_32_1_1     |        0|   0|    0|  113|    0|
    |mux_2332_32_1_1_U7      |mux_2332_32_1_1     |        0|   0|    0|  113|    0|
    |mux_2332_32_1_1_U8      |mux_2332_32_1_1     |        0|   0|    0|  113|    0|
    |grp_reduce_fu_400       |reduce              |        0|   0|  650|  501|    0|
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                   |                    |        0|  12| 1310| 1153|    0|
    +------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_910_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln41_2_fu_915_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln41_3_fu_929_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln41_fu_924_p2       |         +|   0|  0|  32|          32|          32|
    |select_ln26_1_fu_898_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln26_2_fu_892_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln26_3_fu_904_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln26_fu_886_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 258|         133|         258|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|          7|    3|          7|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |accelerate_int_int_int_bool_int_int_bool_storage    |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_1  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_2  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_3  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_4  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_5  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_6  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_7  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_8  |  32|   0|   32|          0|
    |accelerate_int_int_int_bool_int_int_bool_storage_9  |  32|   0|   32|          0|
    |add_ln41_2_reg_1050                                 |  32|   0|   32|          0|
    |add_ln41_3_reg_1055                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |grp_reduce_fu_400_ap_start_reg                      |   1|   0|    1|          0|
    |init_read_reg_946                                   |   1|   0|    1|          0|
    |label_r_read_reg_980                                |  32|   0|   32|          0|
    |mul_ln27_1_reg_1030                                 |  32|   0|   32|          0|
    |mul_ln27_2_reg_1020                                 |  32|   0|   32|          0|
    |mul_ln27_3_reg_1040                                 |  32|   0|   32|          0|
    |mul_ln27_reg_1015                                   |  32|   0|   32|          0|
    |mult_enables_0_read_reg_950                         |   1|   0|    1|          0|
    |mult_enables_0_read_reg_950_pp0_iter1_reg           |   1|   0|    1|          0|
    |mult_enables_1_read_reg_990                         |   1|   0|    1|          0|
    |mult_enables_1_read_reg_990_pp0_iter1_reg           |   1|   0|    1|          0|
    |mult_enables_2_read_reg_965                         |   1|   0|    1|          0|
    |mult_enables_2_read_reg_965_pp0_iter1_reg           |   1|   0|    1|          0|
    |mult_enables_3_read_reg_1005                        |   1|   0|    1|          0|
    |mult_enables_3_read_reg_1005_pp0_iter1_reg          |   1|   0|    1|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21          |  32|   0|   32|          0|
    |p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22          |  32|   0|   32|          0|
    |reducer_circuit_adder_levels_curr_level_1           |   1|   0|    1|          0|
    |select_ln26_1_reg_1045                              |  32|   0|   32|          0|
    |select_ln26_2_reg_1035                              |  32|   0|   32|          0|
    |select_ln26_reg_1025                                |  32|   0|   32|          0|
    |subrow_vals_1_read_reg_995                          |  32|   0|   32|          0|
    |subrow_vals_3_read_reg_1010                         |  32|   0|   32|          0|
    |sum                                                 |  32|   0|   32|          0|
    |tmp_1_reg_960                                       |  32|   0|   32|          0|
    |tmp_2_reg_970                                       |  32|   0|   32|          0|
    |tmp_3_reg_975                                       |  32|   0|   32|          0|
    |tmp_reg_955                                         |  32|   0|   32|          0|
    |init_read_reg_946                                   |  64|  32|    1|          0|
    |label_r_read_reg_980                                |  64|  32|   32|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1426|  64| 1331|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_local_block        |  out|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_local_deadlock     |  out|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|            accelerate|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|            accelerate|  return value|
|out_r                 |  out|   32|     ap_ovld|                 out_r|       pointer|
|out_r_ap_vld          |  out|    1|     ap_ovld|                 out_r|       pointer|
|out_r_ap_lwr          |  out|    1|     ap_ovld|                 out_r|       pointer|
|subrow_vals_0         |   in|   32|     ap_none|         subrow_vals_0|       pointer|
|subrow_vals_1         |   in|   32|     ap_none|         subrow_vals_1|       pointer|
|subrow_vals_2         |   in|   32|     ap_none|         subrow_vals_2|       pointer|
|subrow_vals_3         |   in|   32|     ap_none|         subrow_vals_3|       pointer|
|subrow_col_indices_0  |   in|   32|     ap_none|  subrow_col_indices_0|       pointer|
|subrow_col_indices_1  |   in|   32|     ap_none|  subrow_col_indices_1|       pointer|
|subrow_col_indices_2  |   in|   32|     ap_none|  subrow_col_indices_2|       pointer|
|subrow_col_indices_3  |   in|   32|     ap_none|  subrow_col_indices_3|       pointer|
|mult_enables_0        |   in|    1|     ap_none|        mult_enables_0|       pointer|
|mult_enables_1        |   in|    1|     ap_none|        mult_enables_1|       pointer|
|mult_enables_2        |   in|    1|     ap_none|        mult_enables_2|       pointer|
|mult_enables_3        |   in|    1|     ap_none|        mult_enables_3|       pointer|
|label_r               |   in|   32|     ap_none|               label_r|        scalar|
|init_vector_0         |   in|   32|     ap_none|         init_vector_0|       pointer|
|init_vector_1         |   in|   32|     ap_none|         init_vector_1|       pointer|
|init_vector_2         |   in|   32|     ap_none|         init_vector_2|       pointer|
|init_vector_3         |   in|   32|     ap_none|         init_vector_3|       pointer|
|init_vector_4         |   in|   32|     ap_none|         init_vector_4|       pointer|
|init_vector_5         |   in|   32|     ap_none|         init_vector_5|       pointer|
|init_vector_6         |   in|   32|     ap_none|         init_vector_6|       pointer|
|init_vector_7         |   in|   32|     ap_none|         init_vector_7|       pointer|
|init_vector_8         |   in|   32|     ap_none|         init_vector_8|       pointer|
|init_vector_9         |   in|   32|     ap_none|         init_vector_9|       pointer|
|init_vector_10        |   in|   32|     ap_none|        init_vector_10|       pointer|
|init_vector_11        |   in|   32|     ap_none|        init_vector_11|       pointer|
|init_vector_12        |   in|   32|     ap_none|        init_vector_12|       pointer|
|init_vector_13        |   in|   32|     ap_none|        init_vector_13|       pointer|
|init_vector_14        |   in|   32|     ap_none|        init_vector_14|       pointer|
|init_vector_15        |   in|   32|     ap_none|        init_vector_15|       pointer|
|init_vector_16        |   in|   32|     ap_none|        init_vector_16|       pointer|
|init_vector_17        |   in|   32|     ap_none|        init_vector_17|       pointer|
|init_vector_18        |   in|   32|     ap_none|        init_vector_18|       pointer|
|init_vector_19        |   in|   32|     ap_none|        init_vector_19|       pointer|
|init_vector_20        |   in|   32|     ap_none|        init_vector_20|       pointer|
|init_vector_21        |   in|   32|     ap_none|        init_vector_21|       pointer|
|init_vector_22        |   in|   32|     ap_none|        init_vector_22|       pointer|
|init                  |   in|    1|     ap_none|                  init|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

