{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545574512024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545574512049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 22:15:11 2018 " "Processing started: Sun Dec 23 22:15:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545574512049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574512049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off typing_game -c typing_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off typing_game -c typing_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574512049 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram26.qip " "Tcl Script File ram26.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram26.qip " "set_global_assignment -name QIP_FILE ram26.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1545574513163 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1545574513163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545574514728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545574514728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset typing_game.v(108) " "Verilog HDL Declaration information at typing_game.v(108): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545574545363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typing_game.v 1 1 " "Found 1 design units, including 1 entities, in source file typing_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 typing_game " "Found entity 1: typing_game" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/my_design/final_verilog/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/my_design/final_verilog/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/my_design/final_verilog/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii " "Found entity 1: ascii" {  } { { "ascii.v" "" { Text "D:/my_design/final_verilog/ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/my_design/final_verilog/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canvas.v 1 1 " "Found 1 design units, including 1 entities, in source file canvas.v" { { "Info" "ISGN_ENTITY_NAME" "1 canvas " "Found entity 1: canvas" {  } { { "canvas.v" "" { Text "D:/my_design/final_verilog/canvas.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char.v 1 1 " "Found 1 design units, including 1 entities, in source file char.v" { { "Info" "ISGN_ENTITY_NAME" "1 char " "Found entity 1: char" {  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_h.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_h " "Found entity 1: seg_h" {  } { { "seg_h.v" "" { Text "D:/my_design/final_verilog/seg_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdomnum.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdomnum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramdomnum " "Found entity 1: ramdomnum" {  } { { "ramdomnum.v" "" { Text "D:/my_design/final_verilog/ramdomnum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ramdomx.v(8) " "Verilog HDL information at ramdomx.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ramdomx.v" "" { Text "D:/my_design/final_verilog/ramdomx.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545574545516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdomx.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdomx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramdomx " "Found entity 1: ramdomx" {  } { { "ramdomx.v" "" { Text "D:/my_design/final_verilog/ramdomx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ramdomv.v(8) " "Verilog HDL information at ramdomv.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ramdomv.v" "" { Text "D:/my_design/final_verilog/ramdomv.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545574545531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdomv.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdomv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramdomv " "Found entity 1: ramdomv" {  } { { "ramdomv.v" "" { Text "D:/my_design/final_verilog/ramdomv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574545531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574545531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ramdomv typing_game.v(182) " "Verilog HDL Implicit Net warning at typing_game.v(182): created implicit net for \"ramdomv\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574545531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "typing_game " "Elaborating entity \"typing_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545574545989 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ramdomvec typing_game.v(168) " "Verilog HDL warning at typing_game.v(168): object ramdomvec used but never assigned" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 168 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1545574546048 "|typing_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_enw typing_game.v(185) " "Verilog HDL or VHDL warning at typing_game.v(185): object \"mem_enw\" assigned a value but never read" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545574546049 "|typing_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "canvas_enw typing_game.v(196) " "Verilog HDL or VHDL warning at typing_game.v(196): object \"canvas_enw\" assigned a value but never read" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545574546049 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(147) " "Verilog HDL assignment warning at typing_game.v(147): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(148) " "Verilog HDL assignment warning at typing_game.v(148): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(149) " "Verilog HDL assignment warning at typing_game.v(149): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(150) " "Verilog HDL assignment warning at typing_game.v(150): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(157) " "Verilog HDL assignment warning at typing_game.v(157): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(159) " "Verilog HDL assignment warning at typing_game.v(159): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(169) " "Verilog HDL assignment warning at typing_game.v(169): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 typing_game.v(217) " "Verilog HDL assignment warning at typing_game.v(217): truncated value with size 32 to match size of target (1)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546050 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(248) " "Verilog HDL assignment warning at typing_game.v(248): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(249) " "Verilog HDL assignment warning at typing_game.v(249): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(250) " "Verilog HDL assignment warning at typing_game.v(250): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(253) " "Verilog HDL assignment warning at typing_game.v(253): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(254) " "Verilog HDL assignment warning at typing_game.v(254): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(255) " "Verilog HDL assignment warning at typing_game.v(255): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(256) " "Verilog HDL assignment warning at typing_game.v(256): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(257) " "Verilog HDL assignment warning at typing_game.v(257): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(258) " "Verilog HDL assignment warning at typing_game.v(258): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(259) " "Verilog HDL assignment warning at typing_game.v(259): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(260) " "Verilog HDL assignment warning at typing_game.v(260): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(262) " "Verilog HDL assignment warning at typing_game.v(262): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(263) " "Verilog HDL assignment warning at typing_game.v(263): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(264) " "Verilog HDL assignment warning at typing_game.v(264): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(265) " "Verilog HDL assignment warning at typing_game.v(265): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546066 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(303) " "Verilog HDL assignment warning at typing_game.v(303): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546182 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(304) " "Verilog HDL assignment warning at typing_game.v(304): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546214 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(325) " "Verilog HDL assignment warning at typing_game.v(325): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546464 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(333) " "Verilog HDL assignment warning at typing_game.v(333): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546698 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 typing_game.v(339) " "Verilog HDL assignment warning at typing_game.v(339): truncated value with size 32 to match size of target (16)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546713 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 typing_game.v(342) " "Verilog HDL assignment warning at typing_game.v(342): truncated value with size 32 to match size of target (16)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574546729 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(370) " "Verilog HDL assignment warning at typing_game.v(370): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547581 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(373) " "Verilog HDL assignment warning at typing_game.v(373): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547581 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(377) " "Verilog HDL assignment warning at typing_game.v(377): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547628 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(392) " "Verilog HDL assignment warning at typing_game.v(392): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547628 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(393) " "Verilog HDL assignment warning at typing_game.v(393): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547628 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(407) " "Verilog HDL assignment warning at typing_game.v(407): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547628 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(408) " "Verilog HDL assignment warning at typing_game.v(408): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547628 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(442) " "Verilog HDL assignment warning at typing_game.v(442): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(445) " "Verilog HDL assignment warning at typing_game.v(445): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(448) " "Verilog HDL assignment warning at typing_game.v(448): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(448) " "Verilog HDL assignment warning at typing_game.v(448): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(449) " "Verilog HDL assignment warning at typing_game.v(449): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(451) " "Verilog HDL assignment warning at typing_game.v(451): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(451) " "Verilog HDL assignment warning at typing_game.v(451): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(452) " "Verilog HDL assignment warning at typing_game.v(452): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(454) " "Verilog HDL assignment warning at typing_game.v(454): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(454) " "Verilog HDL assignment warning at typing_game.v(454): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(455) " "Verilog HDL assignment warning at typing_game.v(455): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(457) " "Verilog HDL assignment warning at typing_game.v(457): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(457) " "Verilog HDL assignment warning at typing_game.v(457): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(458) " "Verilog HDL assignment warning at typing_game.v(458): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(460) " "Verilog HDL assignment warning at typing_game.v(460): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(460) " "Verilog HDL assignment warning at typing_game.v(460): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(461) " "Verilog HDL assignment warning at typing_game.v(461): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "typing_game.v(447) " "Verilog HDL Case Statement warning at typing_game.v(447): can't check case statement for completeness because the case expression has too many possible states" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 447 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1545574547743 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(482) " "Verilog HDL assignment warning at typing_game.v(482): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(485) " "Verilog HDL assignment warning at typing_game.v(485): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(488) " "Verilog HDL assignment warning at typing_game.v(488): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(488) " "Verilog HDL assignment warning at typing_game.v(488): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(489) " "Verilog HDL assignment warning at typing_game.v(489): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(491) " "Verilog HDL assignment warning at typing_game.v(491): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(491) " "Verilog HDL assignment warning at typing_game.v(491): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(492) " "Verilog HDL assignment warning at typing_game.v(492): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(494) " "Verilog HDL assignment warning at typing_game.v(494): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(494) " "Verilog HDL assignment warning at typing_game.v(494): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(495) " "Verilog HDL assignment warning at typing_game.v(495): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(497) " "Verilog HDL assignment warning at typing_game.v(497): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(497) " "Verilog HDL assignment warning at typing_game.v(497): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(498) " "Verilog HDL assignment warning at typing_game.v(498): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "typing_game.v(487) " "Verilog HDL Case Statement warning at typing_game.v(487): can't check case statement for completeness because the case expression has too many possible states" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 487 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(519) " "Verilog HDL assignment warning at typing_game.v(519): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(522) " "Verilog HDL assignment warning at typing_game.v(522): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(525) " "Verilog HDL assignment warning at typing_game.v(525): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(525) " "Verilog HDL assignment warning at typing_game.v(525): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(526) " "Verilog HDL assignment warning at typing_game.v(526): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(528) " "Verilog HDL assignment warning at typing_game.v(528): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(528) " "Verilog HDL assignment warning at typing_game.v(528): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547759 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(529) " "Verilog HDL assignment warning at typing_game.v(529): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(531) " "Verilog HDL assignment warning at typing_game.v(531): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(531) " "Verilog HDL assignment warning at typing_game.v(531): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(532) " "Verilog HDL assignment warning at typing_game.v(532): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(534) " "Verilog HDL assignment warning at typing_game.v(534): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(534) " "Verilog HDL assignment warning at typing_game.v(534): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(535) " "Verilog HDL assignment warning at typing_game.v(535): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "typing_game.v(524) " "Verilog HDL Case Statement warning at typing_game.v(524): can't check case statement for completeness because the case expression has too many possible states" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 524 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1545574547774 "|typing_game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramdomvec 0 typing_game.v(168) " "Net \"ramdomvec\" at typing_game.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545574549822 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] typing_game.v(21) " "Output port \"LEDR\[9..1\]\" at typing_game.v(21) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR typing_game.v(32) " "Output port \"DRAM_ADDR\" at typing_game.v(32) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA typing_game.v(33) " "Output port \"DRAM_BA\" at typing_game.v(33) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N typing_game.v(34) " "Output port \"DRAM_CAS_N\" at typing_game.v(34) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE typing_game.v(35) " "Output port \"DRAM_CKE\" at typing_game.v(35) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK typing_game.v(36) " "Output port \"DRAM_CLK\" at typing_game.v(36) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N typing_game.v(37) " "Output port \"DRAM_CS_N\" at typing_game.v(37) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM typing_game.v(39) " "Output port \"DRAM_LDQM\" at typing_game.v(39) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N typing_game.v(40) " "Output port \"DRAM_RAS_N\" at typing_game.v(40) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM typing_game.v(41) " "Output port \"DRAM_UDQM\" at typing_game.v(41) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N typing_game.v(42) " "Output port \"DRAM_WE_N\" at typing_game.v(42) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N typing_game.v(48) " "Output port \"TD_RESET_N\" at typing_game.v(48) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N typing_game.v(58) " "Output port \"VGA_SYNC_N\" at typing_game.v(58) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT typing_game.v(65) " "Output port \"AUD_DACDAT\" at typing_game.v(65) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK typing_game.v(67) " "Output port \"AUD_XCK\" at typing_game.v(67) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST typing_game.v(76) " "Output port \"ADC_CONVST\" at typing_game.v(76) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN typing_game.v(77) " "Output port \"ADC_DIN\" at typing_game.v(77) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK typing_game.v(79) " "Output port \"ADC_SCLK\" at typing_game.v(79) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK typing_game.v(82) " "Output port \"FPGA_I2C_SCLK\" at typing_game.v(82) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD typing_game.v(88) " "Output port \"IRDA_TXD\" at typing_game.v(88) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545574549853 "|typing_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramdomnum ramdomnum:getramdomnum " "Elaborating entity \"ramdomnum\" for hierarchy \"ramdomnum:getramdomnum\"" {  } { { "typing_game.v" "getramdomnum" { Text "D:/my_design/final_verilog/typing_game.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574682227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramdomx ramdomx:getx " "Elaborating entity \"ramdomx\" for hierarchy \"ramdomx:getx\"" {  } { { "typing_game.v" "getx" { Text "D:/my_design/final_verilog/typing_game.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574682493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramdomv ramdomv:getv " "Elaborating entity \"ramdomv\" for hierarchy \"ramdomv:getv\"" {  } { { "typing_game.v" "getv" { Text "D:/my_design/final_verilog/typing_game.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574682548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"mem:mem1\"" {  } { { "typing_game.v" "mem1" { Text "D:/my_design/final_verilog/typing_game.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574682688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574684888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574684908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574684939 ""}  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545574684939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_but1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_but1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_but1 " "Found entity 1: altsyncram_but1" {  } { { "db/altsyncram_but1.tdf" "" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574685790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574685790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_but1 mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated " "Elaborating entity \"altsyncram_but1\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574685790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "D:/my_design/final_verilog/db/decode_tma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574686160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574686160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_but1.tdf" "decode2" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574686160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "D:/my_design/final_verilog/db/mux_6hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574686498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574686498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|mux_6hb:mux3 " "Elaborating entity \"mux_6hb\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|mux_6hb:mux3\"" {  } { { "db/altsyncram_but1.tdf" "mux3" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574686498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canvas canvas:canvas1 " "Elaborating entity \"canvas\" for hierarchy \"canvas:canvas1\"" {  } { { "typing_game.v" "canvas1" { Text "D:/my_design/final_verilog/typing_game.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574686561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char char:char1 " "Elaborating entity \"char\" for hierarchy \"char:char1\"" {  } { { "typing_game.v" "char1" { Text "D:/my_design/final_verilog/typing_game.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char:char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char:char1\|altsyncram:altsyncram_component\"" {  } { { "char.v" "altsyncram_component" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char:char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char:char1\|altsyncram:altsyncram_component\"" {  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char:char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"char:char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char1.mif " "Parameter \"init_file\" = \"char1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545574687150 ""}  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545574687150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibf1 " "Found entity 1: altsyncram_ibf1" {  } { { "db/altsyncram_ibf1.tdf" "" { Text "D:/my_design/final_verilog/db/altsyncram_ibf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545574687431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545574687431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibf1 char:char1\|altsyncram:altsyncram_component\|altsyncram_ibf1:auto_generated " "Elaborating entity \"altsyncram_ibf1\" for hierarchy \"char:char1\|altsyncram:altsyncram_component\|altsyncram_ibf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_h seg_h:seg1 " "Elaborating entity \"seg_h\" for hierarchy \"seg_h:seg1\"" {  } { { "typing_game.v" "seg1" { Text "D:/my_design/final_verilog/typing_game.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard1\"" {  } { { "typing_game.v" "keyboard1" { Text "D:/my_design/final_verilog/typing_game.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:keyboard1\|ps2_keyboard:keyboard_1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\"" {  } { { "keyboard.v" "keyboard_1" { Text "D:/my_design/final_verilog/keyboard.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii keyboard:keyboard1\|ascii:kcode2_asc " "Elaborating entity \"ascii\" for hierarchy \"keyboard:keyboard1\|ascii:kcode2_asc\"" {  } { { "keyboard.v" "kcode2_asc" { Text "D:/my_design/final_verilog/keyboard.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clk25 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clk25\"" {  } { { "typing_game.v" "clk25" { Text "D:/my_design/final_verilog/typing_game.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrlor " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrlor\"" {  } { { "typing_game.v" "vga_ctrlor" { Text "D:/my_design/final_verilog/typing_game.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545574687759 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0 " "Inferred RAM node \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545574727327 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram26.qip " "Tcl Script File ram26.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram26.qip " "set_global_assignment -name QIP_FILE ram26.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1545574762121 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1545574762121 ""}
