Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion_isim_beh.exe -prj C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion_beh.prj work.pc_instruccion work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/univ_bin_counter.v" into library work
Analyzing Verilog file "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/reg_file.v" into library work
Analyzing Verilog file "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion.v" Line 55: Size mismatch in connection of port <wr_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion.v" Line 56: Size mismatch in connection of port <w_addr>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion.v" Line 58: Size mismatch in connection of port <w_data>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module univ_bin_counter
Compiling module reg_file
Compiling module pc_instruccion
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/alexa/Desktop/Arquitectura/workspace.ise/tp3/pc_instruccion_isim_beh.exe
Fuse Memory Usage: 27500 KB
Fuse CPU Usage: 436 ms
