irun: *W,BADPRF: The linedebug option may have an adverse performance impact.
        sync_reset();
                   |
ncvlog: *W,TMTPAR (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v,51|19): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
        sync_reset();           
                   |
ncvlog: *W,TMTPAR (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v,91|19): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
module f_permutation(clk, reset, in, in_ready, ack, out, out_ready);
                   |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/f_permutation.v,19|19): recompiling design unit worklib.f_permutation:v.
	First compiled from line 19 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/f_permutation.v.
module keccak(clk, reset, in, in_ready, is_last, byte_num, buffer_full, out, out_ready);
            |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak.v,26|12): recompiling design unit worklib.keccak:v.
	First compiled from line 26 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak.v.
module keccak_test;
                 |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v,3|17): recompiling design unit worklib.keccak_test:v.
	First compiled from line 3 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v.
        sync_reset();
                   |
ncvlog: *W,TMTPAR (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v,51|19): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
        sync_reset();           
                   |
ncvlog: *W,TMTPAR (/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v,91|19): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
module padder(clk, reset, in, in_ready, is_last, byte_num, buffer_full, out, out_ready, f_ack);
            |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/padder.v,21|12): recompiling design unit worklib.padder:v.
	First compiled from line 21 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/padder.v.
module padder1(in, byte_num, out);
             |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/padder1.v,17|13): recompiling design unit worklib.padder1:v.
	First compiled from line 17 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/padder1.v.
module rconst2in1(i, rc1, rc2);
                |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/rconst2in1.v,18|16): recompiling design unit worklib.rconst2in1:v.
	First compiled from line 18 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/rconst2in1.v.
module round2in1(in, round_const_1, round_const_2, out);
               |
ncvlog: *W,RECOME (/home2/s_jolencki/projASIC/test_pre_synthesis/src/round2in1.v,25|15): recompiling design unit worklib.round2in1:v.
	First compiled from line 25 of /home2/s_jolencki/projASIC/test_pre_synthesis/src/round2in1.v.
	Top level design units:
		keccak_test

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /eda/cadence/2017-18/RHELx86/INCISIVE_15.20.038/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm keccak_test.clk keccak_test.reset keccak_test.buffer_full keccak_test.is_last keccak_test.byte_num keccak_test.in_ready keccak_test.in keccak_test.out_ready keccak_test.out
Created probe 1
ncsim> run
                  16# Reset correct
                6020# Simulation end, correct if no errors
Simulation complete via $finish(1) at time 6020 NS + 0
/home2/s_jolencki/projASIC/test_pre_synthesis/src/keccak_test.v:122         $finish;
ncsim> ^C
ncsim> exit
