module test_module(
  input wire [31:0] a,
  input wire [31:0] b,
  output wire [31:0] out
);
  wire [31:0] unique0;
  wire [31:0] output__1;
  wire [31:0] add_5;
  assign unique0 = a + b;
  assign output__1 = a + b;
  assign add_5 = unique0 + output__1;
  assign out = add_5;
endmodule
