<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="dynamic_pll" module="dynamic_pll" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2021 02 07 15:46:35.659" version="5.8" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="dynamic_pll.lpc" type="lpc" modified="2021 02 07 15:46:34.056"/>
		<File name="dynamic_pll.v" type="top_level_verilog" modified="2021 02 07 15:46:34.104"/>
		<File name="dynamic_pll_tmpl.v" type="template_verilog" modified="2021 02 07 15:46:34.109"/>
  </Package>
</DiamondModule>
