<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>kotku Project Status (09/16/2014 - 19:42:40)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>kotku.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>kotku</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc6slx45-2fgg676</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/*.xmsgs?&DataKey=Warning'>1372 Warnings (0 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 953: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 954: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 956: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 957: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 962: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 963: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 965: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:568: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 966: Constant value is truncated to fit in &lt;20&gt; bits.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1016: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 377: Port Q is not connected to this instance</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1016: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 385: Port Q is not connected to this instance</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\pll\pll.v" Line 134: Assignment to status_int ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 407: Assignment to aud_xck_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 438: Size mismatch in connection of port &lt;flash_addr_&gt;. Formal port size is 22-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 438: Assignment to flash_addr_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 439: Size mismatch in connection of port &lt;flash_data_&gt;. Formal port size is 8-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 440: Assignment to flash_we_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 441: Assignment to flash_oe_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 442: Assignment to flash_ce_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 443: Assignment to flash_rst_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 504: Size mismatch in connection of port &lt;dcb_adr&gt;. Formal port size is 23-bit while actual signal size is 20-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 530: Assignment to csrbrg_sel ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 531: Assignment to csrbrg_tga ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 587: Assignment to sdram_dqm_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 668: Size mismatch in connection of port &lt;sram_addr_&gt;. Formal port size is 20-bit while actual signal size is 4-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 668: Assignment to sram_addr_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 669: Size mismatch in connection of port &lt;sram_data_&gt;. Formal port size is 16-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 670: Assignment to sram_we_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 671: Assignment to sram_oe_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 672: Assignment to sram_ce_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 673: Size mismatch in connection of port &lt;sram_bw_n_&gt;. Formal port size is 2-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 673: Assignment to sram_bw_n_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\serial\rtl\serial.v" Line 311: Assignment to rxd_endofpacket ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\serial\rtl\serial.v" Line 312: Assignment to rx_idle ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:634: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\serial\rtl\serial.v" Line 138: Net &lt;Baud8Tick&gt; does not have a driver.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\ps2\rtl\ps2_mouse_nofifo.v" Line 57: Assignment to start_receiving_data ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\ps2\rtl\ps2_mouse_nofifo.v" Line 58: Assignment to wait_for_incoming_data ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\ps2\rtl\ps2.v" Line 327: Assignment to KBD_Rxdone ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\ps2\rtl\ps2.v" Line 332: Assignment to released ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 734: Assignment to i2c_sclk_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 739: Assignment to aud_dacdat_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\cores\timer\rtl\timer.v" Line 207: Assignment to refresh ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 798: Assignment to sd_adr_i ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 801: Assignment to sd_tga_i ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 861: Size mismatch in connection of port &lt;leds_&gt;. Formal port size is 14-bit while actual signal size is 18-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 861: Assignment to leds ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 878: Size mismatch in connection of port &lt;hex0&gt;. Formal port size is 7-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 878: Assignment to hex0_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 879: Size mismatch in connection of port &lt;hex1&gt;. Formal port size is 7-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:1127: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 879: Assignment to hex1_ ignored, since the identifier is never used</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompiler:189: - "\\vboxsrv\documents\GitHub\sirchuckalot\zet\boards\ems11-bb-v3\rtl\kotku.v" Line 880: Size mismatch in connection of port &lt;hex2&gt;. Formal port size is 7-bit while actual signal size is 1-bit.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt0/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt1/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt2/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags6_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags3_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags5_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq2_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq2_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags2_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags4_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMA_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMB_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq31_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMA_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMB_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:2410: - This design is using one or more 9K Block RAMs (RAMB8BWER). 9K Block RAM initialization data, both user defined and default, may be incorrect and should not be used. For more information, please reference Xilinx Answer Record 39999.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Place and Route Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal UART1_RXD_IBUF has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal fmlbrg/tagmem/Mram_tags6_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal fmlbrg/tagmem/Mram_tags3_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal fmlbrg/tagmem/Mram_tags5_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq2_RAMC_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq2_RAMD_D1_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_blue_dac12_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_blue_dac11_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal fmlbrg/tagmem/Mram_tags2_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal fmlbrg/tagmem/Mram_tags4_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq11_RAMA_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq11_RAMB_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq11_RAMC_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq11_RAMD_D1_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_green_dac12_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_blue_dac14_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_blue_dac13_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_green_dac11_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_green_dac13_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq31_RAMD_D1_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq21_RAMA_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq21_RAMB_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq21_RAMC_D1_DPO has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/config_iface/Mram_seq21_RAMD_D1_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_red_dac12_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_red_dac14_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_red_dac11_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_green_dac14_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:288: - The signal vga/lcd/dac_regs/Mram_red_dac13_RAMD_O has no load. PAR will not attempt to route this signal.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:ParHelpers:361: - There are 29 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:283: - There are 29 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Bitgen Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt0/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt1/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net timer/cnt2/Mram_outmux[1]_GND_93_o_Mux_57_o is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags6_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags3_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags5_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq2_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq2_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags2_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;fmlbrg/tagmem/Mram_tags4_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMA_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMB_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq11_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_blue_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq31_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMA_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMB_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMC_D1_DPO&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/config_iface/Mram_seq21_RAMD_D1_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac12_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac11_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_green_dac14_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;vga/lcd/dac_regs/Mram_red_dac13_RAMD_O&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:2410: - This design is using one or more 9K Block RAMs (RAMB8BWER). 9K Block RAM initialization data, both user defined and default, may be incorrect and should not be used. For more information, please reference Xilinx Answer Record 39999.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Slice Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Registers</TD>
<TD ALIGN=RIGHT>3,162</TD>
<TD ALIGN=RIGHT>54,576</TD>
<TD ALIGN=RIGHT>5%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Flip Flops</TD>
<TD ALIGN=RIGHT>3,124</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Latches</TD>
<TD ALIGN=RIGHT>24</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Latch-thrus</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as AND/OR logics</TD>
<TD ALIGN=RIGHT>14</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice LUTs</TD>
<TD ALIGN=RIGHT>5,614</TD>
<TD ALIGN=RIGHT>27,288</TD>
<TD ALIGN=RIGHT>20%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>5,236</TD>
<TD ALIGN=RIGHT>27,288</TD>
<TD ALIGN=RIGHT>19%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>4,103</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 output only</TD>
<TD ALIGN=RIGHT>93</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 and O6</TD>
<TD ALIGN=RIGHT>1,040</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number used as ROM</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Memory</TD>
<TD ALIGN=RIGHT>203</TD>
<TD ALIGN=RIGHT>6,408</TD>
<TD ALIGN=RIGHT>3%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number used as Dual Port RAM</TD>
<TD ALIGN=RIGHT>120</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>96</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 output only</TD>
<TD ALIGN=RIGHT>5</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 and O6</TD>
<TD ALIGN=RIGHT>19</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number used as Single Port RAM</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number used as Shift Register</TD>
<TD ALIGN=RIGHT>83</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>24</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 output only</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 and O6</TD>
<TD ALIGN=RIGHT>59</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used exclusively as route-thrus</TD>
<TD ALIGN=RIGHT>175</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number with same-slice register load</TD>
<TD ALIGN=RIGHT>162</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number with same-slice carry load</TD>
<TD ALIGN=RIGHT>12</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number with other load</TD>
<TD ALIGN=RIGHT>1</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>2,032</TD>
<TD ALIGN=RIGHT>6,822</TD>
<TD ALIGN=RIGHT>29%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of MUXCYs used</TD>
<TD ALIGN=RIGHT>1,316</TD>
<TD ALIGN=RIGHT>13,644</TD>
<TD ALIGN=RIGHT>9%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of LUT Flip Flop pairs used</TD>
<TD ALIGN=RIGHT>6,101</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number with an unused Flip Flop</TD>
<TD ALIGN=RIGHT>3,397</TD>
<TD ALIGN=RIGHT>6,101</TD>
<TD ALIGN=RIGHT>55%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number with an unused LUT</TD>
<TD ALIGN=RIGHT>487</TD>
<TD ALIGN=RIGHT>6,101</TD>
<TD ALIGN=RIGHT>7%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of fully used LUT-FF pairs</TD>
<TD ALIGN=RIGHT>2,217</TD>
<TD ALIGN=RIGHT>6,101</TD>
<TD ALIGN=RIGHT>36%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of unique control sets</TD>
<TD ALIGN=RIGHT>202</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of slice register sites lost<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to control set restrictions</TD>
<TD ALIGN=RIGHT>827</TD>
<TD ALIGN=RIGHT>54,576</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>82</TD>
<TD ALIGN=RIGHT>358</TD>
<TD ALIGN=RIGHT>22%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of LOCed IOBs</TD>
<TD ALIGN=RIGHT>82</TD>
<TD ALIGN=RIGHT>82</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16BWERs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>116</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB8BWERs</TD>
<TD ALIGN=RIGHT>6</TD>
<TD ALIGN=RIGHT>232</TD>
<TD ALIGN=RIGHT>2%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFIO2/BUFIO2_2CLKs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>3%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFIO2s</TD>
<TD ALIGN=RIGHT>1</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFIO2_2CLKs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFIO2FB/BUFIO2FB_2CLKs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>3%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFIO2FBs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFIO2FB_2CLKs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFG/BUFGMUXs</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>16</TD>
<TD ALIGN=RIGHT>25%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFGs</TD>
<TD ALIGN=RIGHT>4</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFGMUX</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DCM/DCM_CLKGENs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>12%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as DCMs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as DCM_CLKGENs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of ILOGIC2/ISERDES2s</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>376</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of IODELAY2/IODRP2/IODRP2_MCBs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>376</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of OLOGIC2/OSERDES2s</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>376</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BSCANs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFHs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>256</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFPLLs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFPLL_MCBs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DSP48A1s</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>58</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of ICAPs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of MCBs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of PCILOGICSEs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of PLL_ADVs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>4</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of PMVs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of STARTUPs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of SUSPEND_SYNCs</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>4.51</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:23:06 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/xst.xmsgs?&DataKey=Warning'>1277 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/xst.xmsgs?&DataKey=Info'>198 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.bld'>Translation Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:23:16 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:26:16 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/map.xmsgs?&DataKey=Warning'>32 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/map.xmsgs?&DataKey=Info'>8 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:27:55 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/par.xmsgs?&DataKey=Warning'>31 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/par.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:28:13 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/trce.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\kotku.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Tue Sep 16 19:42:34 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>32 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\_xmsgs/bitgen.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Tue Sep 16 19:42:34 2014</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='E:/GitHub/sirchuckalot/zet/boards/ems11-bb-v3/syn\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Tue Sep 16 19:42:38 2014</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 09/16/2014 - 19:42:41</center>
</BODY></HTML>