
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3434385 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3434385 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 107566102 heartbeat IPC: 0.0960322 cumulative IPC: 0.0960322 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 209253633 heartbeat IPC: 0.0983405 cumulative IPC: 0.0971727 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312260363 heartbeat IPC: 0.097081 cumulative IPC: 0.0971421 (Simulation time: 0 hr 8 min 43 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 412732351 heartbeat IPC: 0.0995302 cumulative IPC: 0.0977283 (Simulation time: 0 hr 11 min 12 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 518772744 heartbeat IPC: 0.0943037 cumulative IPC: 0.0970236 (Simulation time: 0 hr 13 min 53 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 625960343 heartbeat IPC: 0.0932944 cumulative IPC: 0.0963815 (Simulation time: 0 hr 16 min 37 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 729093099 heartbeat IPC: 0.0969624 cumulative IPC: 0.0964641 (Simulation time: 0 hr 19 min 13 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 833324943 heartbeat IPC: 0.0959399 cumulative IPC: 0.0963983 (Simulation time: 0 hr 21 min 50 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 938541142 heartbeat IPC: 0.0950424 cumulative IPC: 0.0962457 (Simulation time: 0 hr 24 min 33 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1036218240 heartbeat IPC: 0.102378 cumulative IPC: 0.0968257 (Simulation time: 0 hr 27 min 1 sec) 
Finished CPU 0 instructions: 100000001 cycles: 1032783855 cumulative IPC: 0.0968257 (Simulation time: 0 hr 27 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0968257 instructions: 100000001 cycles: 1032783855
cpu0_DTLB TOTAL     ACCESS:   23826785  HIT:   14558362  MISS:    9268423
cpu0_DTLB LOAD      ACCESS:   20095909  HIT:   11355274  MISS:    8740635
cpu0_DTLB RFO       ACCESS:    3730876  HIT:    3203088  MISS:     527788
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.5212 cycles
cpu0_ITLB TOTAL     ACCESS:   12719071  HIT:   12719071  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12719071  HIT:   12719071  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268423  HIT:    7944842  MISS:    1323581
cpu0_STLB LOAD      ACCESS:    8740635  HIT:    7428158  MISS:    1312477
cpu0_STLB RFO       ACCESS:     527788  HIT:     516684  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 17.583 cycles
cpu0_L1D TOTAL     ACCESS:   28026873  HIT:   16249556  MISS:   11777317
cpu0_L1D LOAD      ACCESS:   21728377  HIT:   10425208  MISS:   11303169
cpu0_L1D RFO       ACCESS:    4979256  HIT:    4680407  MISS:     298849
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319240  HIT:    1143941  MISS:     175299
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 240.421 cycles
cpu0_L2C TOTAL     ACCESS:   14262327  HIT:    5814947  MISS:    8447380
cpu0_L2C LOAD      ACCESS:   11302716  HIT:    3070263  MISS:    8232453
cpu0_L2C RFO       ACCESS:     298836  HIT:     121300  MISS:     177536
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485476  HIT:    2484882  MISS:        594
cpu0_L2C TRANSLATION ACCESS:     175299  HIT:     138502  MISS:      36797
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 319.751 cycles
LLC TOTAL     ACCESS:   10355500  HIT:    4265241  MISS:    6090259
LLC LOAD      ACCESS:    8232453  HIT:    2965771  MISS:    5266682
LLC RFO       ACCESS:     177536  HIT:     104110  MISS:      73426
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908714  HIT:    1167312  MISS:     741402
LLC TRANSLATION ACCESS:      36797  HIT:      28048  MISS:       8749
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 414.379 cycles
Insertion Distribution: 
	LOAD 238165 0 0 0 0 0 0 0 0 0 0 0 0 0 123736 5423510 
	RFO 15816 0 0 0 0 0 0 0 0 0 0 0 0 0 7054 58455 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 810870 
	 2 0 0 0 0 0 0 0 0 0 0 0 0 0 236 8835 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10149  ROW_BUFFER_MISS:    5337890
 DBUS AVG_CONGESTED_CYCLE:    3.93743
 WQ ROW_BUFFER_HIT:      36136  ROW_BUFFER_MISS:     931925  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.1426
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

