Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 12:02:03 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4582)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13653)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4582)
---------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: N1/FOOD_CLK_reg/Q (HIGH)

 There are 4408 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13653)
----------------------------------------------------
 There are 13653 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.814        0.000                      0                  159        0.185        0.000                      0                  159        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.814        0.000                      0                   99        0.185        0.000                      0                   99        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.880        0.000                      0                   60        1.193        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 0.642ns (7.217%)  route 8.254ns (92.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        8.254    14.029    S0/reset_g
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.124    14.153 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000    14.153    S0/SNAKE_CLK_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    S0/CLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.029    14.967    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 0.642ns (7.347%)  route 8.097ns (92.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        8.097    13.872    N1/reset_g
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    13.996 r  N1/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000    13.996    N1/FOOD_CLK_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  N1/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    N1/CLK_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  N1/FOOD_CLK_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    14.963    N1/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 0.580ns (6.513%)  route 8.326ns (93.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[3]/Q
                         net (fo=99, routed)          8.326    13.862    G0/lenght_snake[3]
    SLICE_X56Y146        LUT6 (Prop_lut6_I5_O)        0.124    13.986 r  G0/point[5]_i_1/O
                         net (fo=1, routed)           0.000    13.986    G0/plusOp[5]
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613    14.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X56Y146        FDCE (Setup_fdce_C_D)        0.081    15.187    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 G0/point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.960ns (11.985%)  route 7.050ns (88.015%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[1]/Q
                         net (fo=99, routed)          6.216    11.752    G0/lenght_snake[1]
    SLICE_X56Y146        LUT5 (Prop_lut5_I1_O)        0.150    11.902 r  G0/point[6]_i_3/O
                         net (fo=1, routed)           0.834    12.736    G0/point[6]_i_3_n_0
    SLICE_X56Y145        LUT3 (Prop_lut3_I2_O)        0.354    13.090 r  G0/point[6]_i_2/O
                         net (fo=1, routed)           0.000    13.090    G0/plusOp[6]
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613    14.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X56Y145        FDCE (Setup_fdce_C_D)        0.092    15.198    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 G0/point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.668ns (9.235%)  route 6.566ns (90.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.739     5.260    G0/CLK_IBUF_BUFG
    SLICE_X56Y143        FDCE                                         r  G0/point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDCE (Prop_fdce_C_Q)         0.518     5.778 r  G0/point_reg[0]/Q
                         net (fo=77, routed)          5.823    11.602    G0/Q[0]
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.150    11.752 r  G0/point[1]_i_1/O
                         net (fo=1, routed)           0.742    12.494    G0/plusOp[1]
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)       -0.273    14.661    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 G0/point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 0.642ns (8.883%)  route 6.585ns (91.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.739     5.260    G0/CLK_IBUF_BUFG
    SLICE_X56Y143        FDCE                                         r  G0/point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDCE (Prop_fdce_C_Q)         0.518     5.778 r  G0/point_reg[0]/Q
                         net (fo=77, routed)          5.801    11.579    G0/Q[0]
    SLICE_X55Y48         LUT4 (Prop_lut4_I2_O)        0.124    11.703 r  G0/point[3]_i_1/O
                         net (fo=1, routed)           0.784    12.487    G0/plusOp[3]
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)       -0.072    14.862    G0/point_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 G0/point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.580ns (8.280%)  route 6.425ns (91.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[1]/Q
                         net (fo=99, routed)          5.811    11.347    G0/lenght_snake[1]
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.124    11.471 r  G0/point[2]_i_1/O
                         net (fo=1, routed)           0.614    12.085    G0/plusOp[2]
    SLICE_X36Y86         FDCE                                         r  G0/point_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    G0/CLK_IBUF_BUFG
    SLICE_X36Y86         FDCE                                         r  G0/point_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y86         FDCE (Setup_fdce_C_D)       -0.067    14.927    G0/point_reg[2]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 G0/point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.580ns (8.534%)  route 6.216ns (91.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[1]/Q
                         net (fo=99, routed)          6.216    11.752    G0/lenght_snake[1]
    SLICE_X56Y146        LUT5 (Prop_lut5_I2_O)        0.124    11.876 r  G0/point[4]_i_1/O
                         net (fo=1, routed)           0.000    11.876    G0/plusOp[4]
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613    14.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X56Y146        FDCE (Setup_fdce_C_D)        0.077    15.183    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.580ns (10.435%)  route 4.978ns (89.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    G0/CLK_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.510     6.039    N3/prev_flag
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.468    10.632    G0/point_reg[6]_20[0]
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613    14.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X56Y145        FDCE (Setup_fdce_C_CE)      -0.169    14.937    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.580ns (10.444%)  route 4.973ns (89.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    G0/CLK_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.510     6.039    N3/prev_flag
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.464    10.627    G0/point_reg[6]_20[0]
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613    14.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X56Y146        FDCE (Setup_fdce_C_CE)      -0.169    14.937    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    K0/CLK_IBUF_BUFG
    SLICE_X10Y4          FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.059     1.656    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.098     1.754 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    K0/state__0[0]
    SLICE_X10Y4          FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/CLK_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.120     1.569    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.153%)  route 0.104ns (35.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D0/count_reg[0]/Q
                         net (fo=7, routed)           0.104     1.721    K0/ps2_keyboard_0/D0/count_reg[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.766    K0/ps2_keyboard_0/D0/p_0_in__0[3]
    SLICE_X4Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     1.580    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.117     1.758    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.049     1.807 r  K0/ps2_keyboard_0/D1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    K0/ps2_keyboard_0/D1/count[2]_i_1__0_n_0
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.107     1.596    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 K0/decode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    K0/CLK_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  K0/decode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  K0/decode_reg[0]/Q
                         net (fo=1, routed)           0.141     1.754    K0/decode_reg_n_0_[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  K0/DECODE_CODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    K0/DECODE_CODE[0]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.120     1.584    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/decode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.679%)  route 0.147ns (41.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    K0/CLK_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  K0/decode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  K0/decode_reg[2]/Q
                         net (fo=1, routed)           0.147     1.760    K0/decode_reg_n_0_[2]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  K0/DECODE_CODE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    K0/DECODE_CODE[2]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.121     1.585    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.117     1.758    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  K0/ps2_keyboard_0/D1/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    K0/ps2_keyboard_0/D1/p_0_in__1[1]
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.092     1.581    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.500%)  route 0.155ns (45.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.155     1.772    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    K0/ps2_keyboard_0/D1/p_0_in__1[3]
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.092     1.584    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.340%)  route 0.156ns (45.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.156     1.773    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  K0/ps2_keyboard_0/D1/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.818    K0/ps2_keyboard_0/D1/count[4]_i_2__1_n_0
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.091     1.583    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.684%)  route 0.163ns (41.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.163     1.769    K0/ps2_keyboard_0/D0/Iv
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.103     1.872 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.107     1.620    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 N1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.227ns (62.609%)  route 0.136ns (37.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    N1/CLK_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  N1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  N1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.136     1.708    N1/cnt_reg_n_0_[1]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  N1/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.807    N1/FOOD_CLK_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  N1/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    N1/CLK_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  N1/FOOD_CLK_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.092     1.553    N1/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y143  G0/point_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y54   G0/point_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y86   G0/point_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y54   G0/point_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y146  G0/point_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y146  G0/point_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y143  G0/point_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y143  G0/point_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y54   G0/point_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y54   G0/point_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y143  G0/point_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y143  G0/point_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y54   G0/point_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y54   G0/point_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.518ns (6.175%)  route 7.870ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.870    13.646    N1/reset_g
    SLICE_X41Y39         FDCE                                         f  N1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    N1/CLK_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  N1/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X41Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    N1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 0.518ns (6.175%)  route 7.870ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.870    13.646    N1/reset_g
    SLICE_X41Y39         FDCE                                         f  N1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    N1/CLK_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  N1/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X41Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    N1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/prev_flag_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 0.518ns (6.208%)  route 7.826ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.826    13.602    G0/reset_g
    SLICE_X28Y91         FDCE                                         f  G0/prev_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    G0/CLK_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  G0/prev_flag_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X28Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    G0/prev_flag_reg
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 0.518ns (6.237%)  route 7.787ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.787    13.562    G0/reset_g
    SLICE_X36Y86         FDCE                                         f  G0/point_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.430    14.771    G0/CLK_IBUF_BUFG
    SLICE_X36Y86         FDCE                                         r  G0/point_reg[2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X36Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    G0/point_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.518ns (6.200%)  route 7.837ns (93.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.837    13.612    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X3Y6           FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.600    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.518ns (6.200%)  route 7.837ns (93.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.837    13.612    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X3Y6           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.600    K0/ps2_keyboard_0/D0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.518ns (6.226%)  route 7.802ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.802    13.577    S0/reset_g
    SLICE_X54Y48         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.453    14.794    S0/CLK_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y48         FDCE (Recov_fdce_C_CLR)     -0.361    14.578    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.518ns (6.226%)  route 7.802ns (93.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.802    13.577    S0/reset_g
    SLICE_X54Y48         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.453    14.794    S0/CLK_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X54Y48         FDCE (Recov_fdce_C_CLR)     -0.319    14.620    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 0.518ns (6.192%)  route 7.848ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.848    13.624    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X2Y3           FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.686    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 0.518ns (6.192%)  route 7.848ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        7.848    13.624    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X2Y3           FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.686    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  1.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.164ns (14.099%)  route 0.999ns (85.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.999     2.691    G0/reset_g
    SLICE_X56Y143        FDCE                                         f  G0/point_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.919     2.047    G0/CLK_IBUF_BUFG
    SLICE_X56Y143        FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y143        FDCE (Remov_fdce_C_CLR)     -0.067     1.498    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.164ns (12.789%)  route 1.118ns (87.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        1.118     2.810    G0/reset_g
    SLICE_X56Y145        FDCE                                         f  G0/point_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.919     2.047    G0/CLK_IBUF_BUFG
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y145        FDCE (Remov_fdce_C_CLR)     -0.067     1.498    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.164ns (12.278%)  route 1.172ns (87.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        1.172     2.863    G0/reset_g
    SLICE_X56Y146        FDCE                                         f  G0/point_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.919     2.047    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.498    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.164ns (12.278%)  route 1.172ns (87.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        1.172     2.863    G0/reset_g
    SLICE_X56Y146        FDCE                                         f  G0/point_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.919     2.047    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.498    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             3.149ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.164ns (5.012%)  route 3.108ns (94.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.108     4.800    K0/reset_g
    SLICE_X10Y7          FDCE                                         f  K0/DECODE_CODE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.651    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.164ns (5.012%)  route 3.108ns (94.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.108     4.800    K0/reset_g
    SLICE_X10Y7          FDCE                                         f  K0/DECODE_CODE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.651    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.164ns (5.012%)  route 3.108ns (94.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.108     4.800    K0/reset_g
    SLICE_X10Y7          FDCE                                         f  K0/DECODE_CODE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.651    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.164ns (5.012%)  route 3.108ns (94.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.108     4.800    K0/reset_g
    SLICE_X10Y7          FDCE                                         f  K0/DECODE_CODE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    K0/CLK_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.651    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.164ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.164ns (4.988%)  route 3.124ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.124     4.816    K0/reset_g
    SLICE_X10Y6          FDCE                                         f  K0/decode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/CLK_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.164ns (4.988%)  route 3.124ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        3.124     4.816    K0/reset_g
    SLICE_X10Y6          FDCE                                         f  K0/decode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/CLK_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  3.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9114 Endpoints
Min Delay          9114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.988ns  (logic 7.132ns (15.854%)  route 37.856ns (84.146%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 r  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 f  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 f  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 f  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.053    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.177 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.324    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.448 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.021    41.469    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    44.988 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.988    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.852ns  (logic 7.137ns (15.912%)  route 37.715ns (84.088%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 r  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 f  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 f  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 f  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.053    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.177 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.324    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.448 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.880    41.328    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    44.852 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.852    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.559ns  (logic 7.137ns (16.017%)  route 37.422ns (83.983%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 r  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 f  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 f  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 f  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.053    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.177 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.324    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.448 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.586    41.035    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.559 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.559    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.328ns  (logic 7.115ns (16.052%)  route 37.212ns (83.948%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 r  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 f  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 f  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 f  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.053    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.177 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.324    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.448 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.377    40.825    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    44.328 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.328    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.613ns  (logic 7.014ns (16.082%)  route 36.600ns (83.918%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=3 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 f  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 r  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 r  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 r  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.158    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.282 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.807    40.089    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    43.613 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.613    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.451ns  (logic 6.992ns (16.093%)  route 36.459ns (83.907%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=3 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 f  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 r  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 r  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 r  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.158    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.282 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.666    39.948    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    43.451 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.451    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.315ns  (logic 7.008ns (16.178%)  route 36.308ns (83.821%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=3 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 f  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 r  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 r  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 r  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.158    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.282 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.515    39.797    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    43.315 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.315    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.282ns  (logic 6.984ns (16.137%)  route 36.297ns (83.863%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT1=1 LUT4=1 LUT5=3 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE                         0.000     0.000 r  A1/countY_reg[0]_rep/C
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]_rep/Q
                         net (fo=155, routed)        11.937    12.455    A1/countY_reg[0]_rep_0
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.579 r  A1/BLUE_OBUF[3]_inst_i_5738/O
                         net (fo=15, routed)          2.428    15.007    S1/p_0_in__2[0]
    SLICE_X48Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.587 r  S1/BLUE_OBUF[3]_inst_i_6452/CO[3]
                         net (fo=1, routed)           0.001    15.588    S1/BLUE_OBUF[3]_inst_i_6452_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  S1/BLUE_OBUF[3]_inst_i_6170/CO[3]
                         net (fo=1, routed)           0.000    15.702    S1/BLUE_OBUF[3]_inst_i_6170_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.930 f  S1/BLUE_OBUF[3]_inst_i_5676/CO[2]
                         net (fo=1, routed)           1.463    17.392    S1/BLUE_OBUF[3]_inst_i_5676_n_1
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.313    17.705 r  S1/BLUE_OBUF[3]_inst_i_5124/O
                         net (fo=1, routed)           0.837    18.542    G0/IS_SNAKE156_out
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.666 r  G0/BLUE_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           1.448    20.114    A1/BLUE_OBUF[3]_inst_i_3658_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124    20.238 r  A1/BLUE_OBUF[3]_inst_i_4150/O
                         net (fo=1, routed)           1.397    21.635    S1/BLUE_OBUF[3]_inst_i_3062_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.759 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.173    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.297 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.324    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.448 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    24.892    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.016 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.516    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.518    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.642 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    29.750    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.874 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.303    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.427 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.061    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.185 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.506    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.630 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.158    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.282 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.505    39.786    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    43.282 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.282    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[0][24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/END_GAME_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.138ns  (logic 2.326ns (7.019%)  route 30.812ns (92.981%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  S1/ySnake_reg[0][24]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  S1/ySnake_reg[0][24]/Q
                         net (fo=285, routed)        17.794    18.250    S1/ySnake_reg[0][31]_0[22]
    SLICE_X14Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.374 r  S1/END_GAME_i_10617/O
                         net (fo=1, routed)           0.000    18.374    S1/END_GAME_i_10617_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.887 r  S1/END_GAME_reg_i_8422/CO[3]
                         net (fo=1, routed)           0.000    18.887    S1/END_GAME_reg_i_8422_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.004 f  S1/END_GAME_reg_i_6273/CO[3]
                         net (fo=1, routed)           1.322    20.326    S1/END_GAME_reg_i_6273_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I1_O)        0.124    20.450 r  S1/END_GAME_i_4239/O
                         net (fo=1, routed)           0.588    21.037    S1/END_GAME1556_out
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124    21.161 r  S1/END_GAME_i_2488/O
                         net (fo=1, routed)           1.850    23.011    S1/END_GAME_i_2488_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.135 r  S1/END_GAME_i_1239/O
                         net (fo=1, routed)           0.930    24.065    S1/END_GAME_i_1239_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.189 r  S1/END_GAME_i_462/O
                         net (fo=2, routed)           1.179    25.368    G0/END_GAME_i_64
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.124    25.492 r  G0/END_GAME_i_271/O
                         net (fo=1, routed)           1.579    27.071    S1/END_GAME_i_19
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124    27.195 r  S1/END_GAME_i_64/O
                         net (fo=1, routed)           3.263    30.458    G0/END_GAME_i_5_0
    SLICE_X37Y130        LUT4 (Prop_lut4_I3_O)        0.124    30.582 r  G0/END_GAME_i_19/O
                         net (fo=1, routed)           1.638    32.220    G0/END_GAME_i_19_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.124    32.344 r  G0/END_GAME_i_5/O
                         net (fo=1, routed)           0.670    33.014    G0/END_GAME_i_5_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.124    33.138 r  G0/END_GAME_i_1/O
                         net (fo=1, routed)           0.000    33.138    S1/END_GAME_reg_1
    SLICE_X38Y147        FDCE                                         r  S1/END_GAME_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[26][24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.493ns  (logic 1.499ns (7.690%)  route 17.994ns (92.310%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  A1/countX_reg[5]/Q
                         net (fo=230, routed)         1.611     2.089    A1/countX_reg[9]_0[5]
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.295     2.384 f  A1/count[0]_i_10/O
                         net (fo=1, routed)           0.667     3.051    A1/count[0]_i_10_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.175 r  A1/count[0]_i_3/O
                         net (fo=1, routed)           1.222     4.396    A1/count[0]_i_3_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124     4.520 r  A1/count[0]_i_1__1/O
                         net (fo=89, routed)          5.062     9.582    A1/frame
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.152     9.734 r  A1/xSnake[0][2]_i_1/O
                         net (fo=139, routed)         5.873    15.608    G0/END_GAME_reg_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I2_O)        0.326    15.934 r  G0/xSnake[26][31]_i_1/O
                         net (fo=61, routed)          3.559    19.493    S1/xSnake_reg[26][31]_0[0]
    SLICE_X32Y28         FDPE                                         r  S1/xSnake_reg[26][24]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[23][21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[24][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.141ns (66.244%)  route 0.072ns (33.756%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDPE                         0.000     0.000 r  S1/xSnake_reg[23][21]/C
    SLICE_X41Y24         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[23][21]/Q
                         net (fo=4, routed)           0.072     0.213    S1/xSnake_reg_n_0_[23][21]
    SLICE_X40Y24         FDPE                                         r  S1/xSnake_reg[24][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[47][25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[48][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDPE                         0.000     0.000 r  S1/ySnake_reg[47][25]/C
    SLICE_X26Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[47][25]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[47][25]
    SLICE_X27Y111        FDPE                                         r  S1/ySnake_reg[48][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[6][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[7][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDPE                         0.000     0.000 r  S1/ySnake_reg[6][12]/C
    SLICE_X58Y72         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[6][12]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[6][12]
    SLICE_X59Y72         FDPE                                         r  S1/ySnake_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[3][13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[4][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDPE                         0.000     0.000 r  S1/xSnake_reg[3][13]/C
    SLICE_X40Y69         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[3][13]/Q
                         net (fo=4, routed)           0.098     0.239    S1/xSnake_reg_n_0_[3][13]
    SLICE_X41Y69         FDPE                                         r  S1/xSnake_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[47][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[48][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDPE                         0.000     0.000 r  S1/ySnake_reg[47][12]/C
    SLICE_X28Y108        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[47][12]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[47][12]
    SLICE_X29Y108        FDPE                                         r  S1/ySnake_reg[48][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[47][21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[48][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDPE                         0.000     0.000 r  S1/ySnake_reg[47][21]/C
    SLICE_X26Y109        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[47][21]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[47][21]
    SLICE_X27Y109        FDPE                                         r  S1/ySnake_reg[48][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[47][30]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[48][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDPE                         0.000     0.000 r  S1/ySnake_reg[47][30]/C
    SLICE_X36Y112        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[47][30]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[47][30]
    SLICE_X37Y112        FDPE                                         r  S1/ySnake_reg[48][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[47][29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[48][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDPE                         0.000     0.000 r  S1/ySnake_reg[47][29]/C
    SLICE_X28Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[47][29]/Q
                         net (fo=4, routed)           0.099     0.240    S1/ySnake_reg_n_0_[47][29]
    SLICE_X29Y111        FDPE                                         r  S1/ySnake_reg[48][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[3][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDPE                         0.000     0.000 r  S1/ySnake_reg[3][2]/C
    SLICE_X61Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[3][2]/Q
                         net (fo=7, routed)           0.099     0.240    S1/ySnake_reg_n_0_[3][2]
    SLICE_X60Y68         FDPE                                         r  S1/ySnake_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[3][14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[4][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.901%)  route 0.111ns (44.099%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDPE                         0.000     0.000 r  S1/xSnake_reg[3][14]/C
    SLICE_X41Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[3][14]/Q
                         net (fo=4, routed)           0.111     0.252    S1/xSnake_reg_n_0_[3][14]
    SLICE_X40Y68         FDPE                                         r  S1/xSnake_reg[4][14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          8819 Endpoints
Min Delay          8819 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.285ns  (logic 6.063ns (15.051%)  route 34.222ns (84.949%))
  Logic Levels:           16  (LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 r  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 f  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 f  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.429    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.553 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.700    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.824 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.021    41.845    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    45.365 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.365    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.148ns  (logic 6.068ns (15.113%)  route 34.080ns (84.887%))
  Logic Levels:           16  (LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 r  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 f  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 f  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.429    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.553 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.700    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.824 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.880    41.704    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    45.228 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.228    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.855ns  (logic 6.068ns (15.225%)  route 33.787ns (84.775%))
  Logic Levels:           16  (LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 r  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 f  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 f  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.429    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.553 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.700    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.824 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.586    41.411    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.935 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.935    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.624ns  (logic 6.046ns (15.260%)  route 33.578ns (84.740%))
  Logic Levels:           16  (LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 r  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 f  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 f  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 f  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 f  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 f  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 f  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 f  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 f  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 f  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 f  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 f  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 f  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.423    37.429    N3/is_snake
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124    37.553 f  N3/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.147    38.700    A1/RED[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    38.824 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.377    41.202    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    44.704 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.704    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.910ns  (logic 5.945ns (15.278%)  route 32.965ns (84.722%))
  Logic Levels:           15  (LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 f  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 r  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 r  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.534    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.658 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.807    40.465    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    43.990 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.990    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.747ns  (logic 5.923ns (15.287%)  route 32.824ns (84.713%))
  Logic Levels:           15  (LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 f  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 r  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 r  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.534    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.658 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.666    40.324    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    43.827 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.827    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.612ns  (logic 5.939ns (15.381%)  route 32.673ns (84.619%))
  Logic Levels:           15  (LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 f  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 r  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 r  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.534    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.658 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.515    40.173    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    43.692 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.692    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.578ns  (logic 5.915ns (15.333%)  route 32.663ns (84.667%))
  Logic Levels:           15  (LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    G0/CLK_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  G0/point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  G0/point_reg[3]/Q
                         net (fo=99, routed)          7.845    13.381    G0/lenght_snake[3]
    SLICE_X26Y127        LUT5 (Prop_lut5_I0_O)        0.150    13.531 f  G0/ySnake[21][31]_i_2/O
                         net (fo=5, routed)           3.839    17.370    G0/ySnake[21][31]_i_2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.326    17.696 r  G0/END_GAME_i_2421/O
                         net (fo=2, routed)           1.895    19.591    S1/BLUE_OBUF[3]_inst_i_3658_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    19.715 r  S1/BLUE_OBUF[3]_inst_i_4148/O
                         net (fo=1, routed)           2.296    22.011    S1/BLUE_OBUF[3]_inst_i_4148_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.135 r  S1/BLUE_OBUF[3]_inst_i_3658/O
                         net (fo=1, routed)           1.414    23.550    A1/BLUE_OBUF[3]_inst_i_2271_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.674 r  A1/BLUE_OBUF[3]_inst_i_3062/O
                         net (fo=1, routed)           1.027    24.700    G0/BLUE_OBUF[3]_inst_i_1341_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.824 r  G0/BLUE_OBUF[3]_inst_i_2271/O
                         net (fo=1, routed)           0.444    25.268    G0/BLUE_OBUF[3]_inst_i_2271_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.392 r  G0/BLUE_OBUF[3]_inst_i_1341/O
                         net (fo=1, routed)           2.500    27.892    G0/BLUE_OBUF[3]_inst_i_1341_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    28.016 r  G0/BLUE_OBUF[3]_inst_i_592/O
                         net (fo=1, routed)           0.879    28.894    G0/BLUE_OBUF[3]_inst_i_592_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    29.018 r  G0/BLUE_OBUF[3]_inst_i_185/O
                         net (fo=1, routed)           1.108    30.127    S1/BLUE_OBUF[3]_inst_i_14_8
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.251 r  S1/BLUE_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           1.428    31.679    S1/BLUE_OBUF[3]_inst_i_59_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I3_O)        0.124    31.803 r  S1/BLUE_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.634    32.437    A1/BLUE_OBUF[3]_inst_i_2
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    32.561 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.321    33.883    G0/BLUE_OBUF[3]_inst_i_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  G0/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           3.528    37.534    A1/is_snake
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    37.658 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.505    40.163    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    43.658 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.658    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/point_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/END_GAME_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.932ns  (logic 1.988ns (7.666%)  route 23.944ns (92.334%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.739     5.260    G0/CLK_IBUF_BUFG
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDCE (Prop_fdce_C_Q)         0.518     5.778 r  G0/point_reg[6]/Q
                         net (fo=116, routed)        10.801    16.579    G0/Q[1]
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.152    16.731 r  G0/xSnake[10][31]_i_2/O
                         net (fo=5, routed)           2.008    18.739    G0/xSnake[10][31]_i_2_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.326    19.065 r  G0/END_GAME_i_4148/O
                         net (fo=2, routed)           0.278    19.343    G0/END_GAME_i_4148_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.467 r  G0/END_GAME_i_2432/O
                         net (fo=1, routed)           1.081    20.548    G0/END_GAME_i_2432_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.672 r  G0/END_GAME_i_1228/O
                         net (fo=2, routed)           1.678    22.349    G0/point_reg[1]_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.473 r  G0/END_GAME_i_764/O
                         net (fo=1, routed)           0.949    23.423    G0/END_GAME_i_764_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.124    23.547 r  G0/END_GAME_i_271/O
                         net (fo=1, routed)           1.579    25.126    S1/END_GAME_i_19
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124    25.250 r  S1/END_GAME_i_64/O
                         net (fo=1, routed)           3.263    28.512    G0/END_GAME_i_5_0
    SLICE_X37Y130        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  G0/END_GAME_i_19/O
                         net (fo=1, routed)           1.638    30.275    G0/END_GAME_i_19_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.124    30.399 r  G0/END_GAME_i_5/O
                         net (fo=1, routed)           0.670    31.069    G0/END_GAME_i_5_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.124    31.193 r  G0/END_GAME_i_1/O
                         net (fo=1, routed)           0.000    31.193    S1/END_GAME_reg_1
    SLICE_X38Y147        FDCE                                         r  S1/END_GAME_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[22][10]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.429ns  (logic 0.518ns (2.037%)  route 24.911ns (97.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.736     5.257    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     5.775 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)       24.911    30.687    S1/reset_g
    SLICE_X40Y12         FDPE                                         f  S1/ySnake_reg[22][10]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.164ns (45.740%)  route 0.195ns (54.260%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=2, routed)           0.195     1.835    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X6Y5           FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[67][23]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.164ns (44.528%)  route 0.204ns (55.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.204     1.896    S1/reset_g
    SLICE_X42Y145        FDPE                                         f  S1/ySnake_reg[67][23]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/END_GAME_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.211%)  route 0.207ns (55.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.207     1.899    S1/reset_g
    SLICE_X38Y147        FDCE                                         f  S1/END_GAME_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[66][24]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.211%)  route 0.207ns (55.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.207     1.899    S1/reset_g
    SLICE_X39Y147        FDPE                                         f  S1/ySnake_reg[66][24]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[66][25]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.211%)  route 0.207ns (55.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.207     1.899    S1/reset_g
    SLICE_X39Y147        FDPE                                         f  S1/ySnake_reg[66][25]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[66][27]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.211%)  route 0.207ns (55.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.207     1.899    S1/reset_g
    SLICE_X39Y147        FDPE                                         f  S1/ySnake_reg[66][27]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[67][20]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.795%)  route 0.248ns (60.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.248     1.940    S1/reset_g
    SLICE_X42Y146        FDPE                                         f  S1/ySnake_reg[67][20]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[67][13]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.164ns (38.093%)  route 0.267ns (61.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.267     1.958    S1/reset_g
    SLICE_X41Y145        FDPE                                         f  S1/ySnake_reg[67][13]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[67][16]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.164ns (38.093%)  route 0.267ns (61.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.267     1.958    S1/reset_g
    SLICE_X41Y145        FDPE                                         f  S1/ySnake_reg[67][16]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[67][17]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.164ns (38.093%)  route 0.267ns (61.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.644     1.528    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.692 f  RE0/G_RESET_reg/Q
                         net (fo=4611, routed)        0.267     1.958    S1/reset_g
    SLICE_X41Y145        FDPE                                         f  S1/ySnake_reg[67][17]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.075ns  (logic 1.565ns (12.963%)  route 10.509ns (87.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=38, routed)          9.922    11.363    S1/RST_IBUF
    SLICE_X42Y147        LUT2 (Prop_lut2_I1_O)        0.124    11.487 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.587    12.075    RE0/G_RESET_reg_0
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.610     4.951    RE0/CLK_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.054ns (24.166%)  route 6.446ns (75.834%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.831     6.283    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.152     6.435 f  K0/ps2_keyboard_0/D1/count[4]_i_3__0/O
                         net (fo=3, routed)           0.311     6.746    K0/ps2_keyboard_0/D1/count[4]_i_3__0_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     7.072 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.784     7.856    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I1_O)        0.124     7.980 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.519     8.500    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.462ns  (logic 2.050ns (24.231%)  route 6.412ns (75.769%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.222     5.670    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152     5.822 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.883     6.705    K0/ps2_keyboard_0/D0/load
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.326     7.031 r  K0/ps2_keyboard_0/D0/O_i_2/O
                         net (fo=1, routed)           0.656     7.687    K0/ps2_keyboard_0/D0/O_i_2_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I1_O)        0.124     7.811 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.651     8.462    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/point_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 0.580ns (7.199%)  route 7.477ns (92.801%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  N3/eaten_reg/Q
                         net (fo=4, routed)           3.009     3.465    N3/is_eaten
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.468     8.057    G0/point_reg[6]_20[0]
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613     4.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y145        FDCE                                         r  G0/point_reg[6]/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/point_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 0.580ns (7.203%)  route 7.472ns (92.797%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  N3/eaten_reg/Q
                         net (fo=4, routed)           3.009     3.465    N3/is_eaten
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.464     8.052    G0/point_reg[6]_20[0]
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613     4.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[4]/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/point_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 0.580ns (7.203%)  route 7.472ns (92.797%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  N3/eaten_reg/Q
                         net (fo=4, routed)           3.009     3.465    N3/is_eaten
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.464     8.052    G0/point_reg[6]_20[0]
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613     4.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y146        FDCE                                         r  G0/point_reg[5]/C

Slack:                    inf
  Source:                 N3/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/point_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 0.580ns (7.475%)  route 7.179ns (92.525%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  N3/eaten_reg/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  N3/eaten_reg/Q
                         net (fo=4, routed)           3.009     3.465    N3/is_eaten
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  N3/point[6]_i_1/O
                         net (fo=7, routed)           4.171     7.759    G0/point_reg[6]_20[0]
    SLICE_X56Y143        FDCE                                         r  G0/point_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.613     4.954    G0/CLK_IBUF_BUFG
    SLICE_X56Y143        FDCE                                         r  G0/point_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.930ns (25.102%)  route 5.758ns (74.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.831     6.283    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.152     6.435 r  K0/ps2_keyboard_0/D1/count[4]_i_3__0/O
                         net (fo=3, routed)           0.316     6.751    K0/ps2_keyboard_0/D1/count[4]_i_3__0_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.326     7.077 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.612     7.688    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 1.930ns (25.102%)  route 5.758ns (74.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.831     6.283    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.152     6.435 r  K0/ps2_keyboard_0/D1/count[4]_i_3__0/O
                         net (fo=3, routed)           0.316     6.751    K0/ps2_keyboard_0/D1/count[4]_i_3__0_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.326     7.077 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.612     7.688    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.583ns  (logic 2.050ns (27.039%)  route 5.533ns (72.961%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.222     5.670    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.152     5.822 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.495     6.317    K0/ps2_keyboard_0/D0/load
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.326     6.643 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.816     7.459    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.583 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.583    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519     4.860    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.352%)  route 0.077ns (34.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.077     0.223    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.727%)  route 0.111ns (43.273%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.111     0.257    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.167ns (56.246%)  route 0.130ns (43.754%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.130     0.297    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.133ns (44.360%)  route 0.167ns (55.640%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.167     0.300    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.898%)  route 0.165ns (53.102%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.165     0.311    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.133ns (37.406%)  route 0.223ns (62.594%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.223     0.356    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.133ns (30.282%)  route 0.306ns (69.718%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.306     0.439    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.212ns (43.021%)  route 0.281ns (56.979%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.167     0.167 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.160     0.327    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.045     0.372 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.121     0.493    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.212ns (43.021%)  route 0.281ns (56.979%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.167     0.167 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.160     0.327    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.045     0.372 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.121     0.493    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.384%)  route 0.288ns (57.616%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.167     0.167 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.160     0.327    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.045     0.372 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.128     0.500    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C





