###############################################################################
# Created by write_sdc
###############################################################################
current_design OFB
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[16]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[17]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[18]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[19]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[20]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[21]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[22]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[23]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[24]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[25]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[26]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[27]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[28]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[29]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[30]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[31]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[32]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[33]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[34]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[35]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[36]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[37]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[38]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[39]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[40]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[41]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[42]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[43]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[44]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[45]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[46]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[47]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[48]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[49]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[50]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[51]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[52]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[53]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[54]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[55]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[56]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[57]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[58]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[59]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[60]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[61]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[62]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[63]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {iv[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[100]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[101]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[102]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[103]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[104]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[105]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[106]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[107]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[108]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[109]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[110]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[111]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[112]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[113]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[114]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[115]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[116]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[117]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[118]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[119]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[120]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[121]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[122]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[123]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[124]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[125]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[126]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[127]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[16]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[17]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[18]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[19]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[20]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[21]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[22]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[23]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[24]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[25]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[26]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[27]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[28]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[29]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[30]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[31]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[32]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[33]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[34]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[35]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[36]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[37]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[38]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[39]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[40]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[41]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[42]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[43]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[44]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[45]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[46]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[47]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[48]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[49]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[50]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[51]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[52]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[53]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[54]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[55]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[56]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[57]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[58]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[59]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[60]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[61]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[62]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[63]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[64]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[65]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[66]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[67]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[68]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[69]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[70]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[71]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[72]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[73]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[74]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[75]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[76]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[77]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[78]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[79]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[80]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[81]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[82]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[83]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[84]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[85]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[86]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[87]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[88]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[89]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[90]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[91]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[92]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[93]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[94]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[95]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[96]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[97]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[98]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[99]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {key[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {data_out[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {data_out[63]}]
set_load -pin_load 0.0334 [get_ports {data_out[62]}]
set_load -pin_load 0.0334 [get_ports {data_out[61]}]
set_load -pin_load 0.0334 [get_ports {data_out[60]}]
set_load -pin_load 0.0334 [get_ports {data_out[59]}]
set_load -pin_load 0.0334 [get_ports {data_out[58]}]
set_load -pin_load 0.0334 [get_ports {data_out[57]}]
set_load -pin_load 0.0334 [get_ports {data_out[56]}]
set_load -pin_load 0.0334 [get_ports {data_out[55]}]
set_load -pin_load 0.0334 [get_ports {data_out[54]}]
set_load -pin_load 0.0334 [get_ports {data_out[53]}]
set_load -pin_load 0.0334 [get_ports {data_out[52]}]
set_load -pin_load 0.0334 [get_ports {data_out[51]}]
set_load -pin_load 0.0334 [get_ports {data_out[50]}]
set_load -pin_load 0.0334 [get_ports {data_out[49]}]
set_load -pin_load 0.0334 [get_ports {data_out[48]}]
set_load -pin_load 0.0334 [get_ports {data_out[47]}]
set_load -pin_load 0.0334 [get_ports {data_out[46]}]
set_load -pin_load 0.0334 [get_ports {data_out[45]}]
set_load -pin_load 0.0334 [get_ports {data_out[44]}]
set_load -pin_load 0.0334 [get_ports {data_out[43]}]
set_load -pin_load 0.0334 [get_ports {data_out[42]}]
set_load -pin_load 0.0334 [get_ports {data_out[41]}]
set_load -pin_load 0.0334 [get_ports {data_out[40]}]
set_load -pin_load 0.0334 [get_ports {data_out[39]}]
set_load -pin_load 0.0334 [get_ports {data_out[38]}]
set_load -pin_load 0.0334 [get_ports {data_out[37]}]
set_load -pin_load 0.0334 [get_ports {data_out[36]}]
set_load -pin_load 0.0334 [get_ports {data_out[35]}]
set_load -pin_load 0.0334 [get_ports {data_out[34]}]
set_load -pin_load 0.0334 [get_ports {data_out[33]}]
set_load -pin_load 0.0334 [get_ports {data_out[32]}]
set_load -pin_load 0.0334 [get_ports {data_out[31]}]
set_load -pin_load 0.0334 [get_ports {data_out[30]}]
set_load -pin_load 0.0334 [get_ports {data_out[29]}]
set_load -pin_load 0.0334 [get_ports {data_out[28]}]
set_load -pin_load 0.0334 [get_ports {data_out[27]}]
set_load -pin_load 0.0334 [get_ports {data_out[26]}]
set_load -pin_load 0.0334 [get_ports {data_out[25]}]
set_load -pin_load 0.0334 [get_ports {data_out[24]}]
set_load -pin_load 0.0334 [get_ports {data_out[23]}]
set_load -pin_load 0.0334 [get_ports {data_out[22]}]
set_load -pin_load 0.0334 [get_ports {data_out[21]}]
set_load -pin_load 0.0334 [get_ports {data_out[20]}]
set_load -pin_load 0.0334 [get_ports {data_out[19]}]
set_load -pin_load 0.0334 [get_ports {data_out[18]}]
set_load -pin_load 0.0334 [get_ports {data_out[17]}]
set_load -pin_load 0.0334 [get_ports {data_out[16]}]
set_load -pin_load 0.0334 [get_ports {data_out[15]}]
set_load -pin_load 0.0334 [get_ports {data_out[14]}]
set_load -pin_load 0.0334 [get_ports {data_out[13]}]
set_load -pin_load 0.0334 [get_ports {data_out[12]}]
set_load -pin_load 0.0334 [get_ports {data_out[11]}]
set_load -pin_load 0.0334 [get_ports {data_out[10]}]
set_load -pin_load 0.0334 [get_ports {data_out[9]}]
set_load -pin_load 0.0334 [get_ports {data_out[8]}]
set_load -pin_load 0.0334 [get_ports {data_out[7]}]
set_load -pin_load 0.0334 [get_ports {data_out[6]}]
set_load -pin_load 0.0334 [get_ports {data_out[5]}]
set_load -pin_load 0.0334 [get_ports {data_out[4]}]
set_load -pin_load 0.0334 [get_ports {data_out[3]}]
set_load -pin_load 0.0334 [get_ports {data_out[2]}]
set_load -pin_load 0.0334 [get_ports {data_out[1]}]
set_load -pin_load 0.0334 [get_ports {data_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {iv[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {key[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_capacitance 0.2000 [current_design]
set_max_fanout 10.0000 [current_design]
