ARM GAS  /tmp/cc1en1lR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"boot.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/BLT/boot.c"
  20              		.section	.text.BootInit,"ax",%progbits
  21              		.align	1
  22              		.global	BootInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	BootInit:
  28              	.LFB0:
   1:Core/Src/BLT/boot.c **** /************************************************************************************//**
   2:Core/Src/BLT/boot.c **** * \file         Source/boot.c
   3:Core/Src/BLT/boot.c **** * \brief        Bootloader core module source file.
   4:Core/Src/BLT/boot.c **** * \ingroup      Core
   5:Core/Src/BLT/boot.c **** * \internal
   6:Core/Src/BLT/boot.c **** *----------------------------------------------------------------------------------------
   7:Core/Src/BLT/boot.c **** *                          C O P Y R I G H T
   8:Core/Src/BLT/boot.c **** *----------------------------------------------------------------------------------------
   9:Core/Src/BLT/boot.c **** *   Copyright (c) 2011  by Feaser    http://www.feaser.com    All rights reserved
  10:Core/Src/BLT/boot.c **** *
  11:Core/Src/BLT/boot.c **** *----------------------------------------------------------------------------------------
  12:Core/Src/BLT/boot.c **** *                            L I C E N S E
  13:Core/Src/BLT/boot.c **** *----------------------------------------------------------------------------------------
  14:Core/Src/BLT/boot.c **** * This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
  15:Core/Src/BLT/boot.c **** * modify it under the terms of the GNU General Public License as published by the Free
  16:Core/Src/BLT/boot.c **** * Software Foundation, either version 3 of the License, or (at your option) any later
  17:Core/Src/BLT/boot.c **** * version.
  18:Core/Src/BLT/boot.c **** *
  19:Core/Src/BLT/boot.c **** * OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
  20:Core/Src/BLT/boot.c **** * without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
  21:Core/Src/BLT/boot.c **** * PURPOSE. See the GNU General Public License for more details.
  22:Core/Src/BLT/boot.c **** *
  23:Core/Src/BLT/boot.c **** * You have received a copy of the GNU General Public License along with OpenBLT. It
  24:Core/Src/BLT/boot.c **** * should be located in ".\Doc\license.html". If not, contact Feaser to obtain a copy.
  25:Core/Src/BLT/boot.c **** *
  26:Core/Src/BLT/boot.c **** * \endinternal
  27:Core/Src/BLT/boot.c **** ****************************************************************************************/
  28:Core/Src/BLT/boot.c **** 
  29:Core/Src/BLT/boot.c **** /****************************************************************************************
  30:Core/Src/BLT/boot.c **** * Include files
ARM GAS  /tmp/cc1en1lR.s 			page 2


  31:Core/Src/BLT/boot.c **** ****************************************************************************************/
  32:Core/Src/BLT/boot.c **** #include "BLT/boot.h"                                /* bootloader generic header          */
  33:Core/Src/BLT/boot.c **** 
  34:Core/Src/BLT/boot.c **** 
  35:Core/Src/BLT/boot.c **** /************************************************************************************//**
  36:Core/Src/BLT/boot.c **** ** \brief     Initializes the bootloader core.
  37:Core/Src/BLT/boot.c **** ** \return    none
  38:Core/Src/BLT/boot.c **** **
  39:Core/Src/BLT/boot.c **** ****************************************************************************************/
  40:Core/Src/BLT/boot.c **** void BootInit(void)
  41:Core/Src/BLT/boot.c **** {
  29              		.loc 1 41 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  42:Core/Src/BLT/boot.c ****   /* initialize the CPU */
  43:Core/Src/BLT/boot.c ****   CpuInit();
  37              		.loc 1 43 3 view .LVU1
  38 0002 FFF7FEFF 		bl	CpuInit
  39              	.LVL0:
  44:Core/Src/BLT/boot.c ****   /* initialize the watchdog */
  45:Core/Src/BLT/boot.c ****   CopInit();
  40              		.loc 1 45 3 view .LVU2
  41 0006 FFF7FEFF 		bl	CopInit
  42              	.LVL1:
  46:Core/Src/BLT/boot.c ****   /* initialize the millisecond timer */
  47:Core/Src/BLT/boot.c ****   TimerInit();
  43              		.loc 1 47 3 view .LVU3
  44 000a FFF7FEFF 		bl	TimerInit
  45              	.LVL2:
  48:Core/Src/BLT/boot.c ****   /* initialize the non-volatile memory driver */
  49:Core/Src/BLT/boot.c ****   NvmInit();
  46              		.loc 1 49 3 view .LVU4
  47 000e FFF7FEFF 		bl	NvmInit
  48              	.LVL3:
  50:Core/Src/BLT/boot.c ****   /* initialize the leds */
  51:Core/Src/BLT/boot.c ****   LedBlinkInit(50);
  49              		.loc 1 51 3 view .LVU5
  50 0012 3220     		movs	r0, #50
  51 0014 FFF7FEFF 		bl	LedBlinkInit
  52              	.LVL4:
  52:Core/Src/BLT/boot.c ****   TimerInit();
  53              		.loc 1 52 3 view .LVU6
  54 0018 FFF7FEFF 		bl	TimerInit
  55              	.LVL5:
  53:Core/Src/BLT/boot.c **** #if (BOOT_COM_ENABLE > 0)
  54:Core/Src/BLT/boot.c ****   /* initialize the communication module */
  55:Core/Src/BLT/boot.c ****   ComInit();
  56              		.loc 1 55 3 view .LVU7
  57 001c FFF7FEFF 		bl	ComInit
  58              	.LVL6:
  56:Core/Src/BLT/boot.c **** #endif
  57:Core/Src/BLT/boot.c ****   /* initialize the backdoor entry */
ARM GAS  /tmp/cc1en1lR.s 			page 3


  58:Core/Src/BLT/boot.c ****   BackDoorInit();
  59              		.loc 1 58 3 view .LVU8
  60 0020 FFF7FEFF 		bl	BackDoorInit
  61              	.LVL7:
  59:Core/Src/BLT/boot.c **** } /*** end of BootInit ***/
  62              		.loc 1 59 1 is_stmt 0 view .LVU9
  63 0024 08BD     		pop	{r3, pc}
  64              		.cfi_endproc
  65              	.LFE0:
  67              		.section	.text.BootTask,"ax",%progbits
  68              		.align	1
  69              		.global	BootTask
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  74              	BootTask:
  75              	.LFB1:
  60:Core/Src/BLT/boot.c **** 
  61:Core/Src/BLT/boot.c **** 
  62:Core/Src/BLT/boot.c **** /************************************************************************************//**
  63:Core/Src/BLT/boot.c **** ** \brief     Task function of the bootloader core that drives the program.
  64:Core/Src/BLT/boot.c **** ** \return    none
  65:Core/Src/BLT/boot.c **** **
  66:Core/Src/BLT/boot.c **** ****************************************************************************************/
  67:Core/Src/BLT/boot.c **** void BootTask(void)
  68:Core/Src/BLT/boot.c **** {
  76              		.loc 1 68 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80 0000 08B5     		push	{r3, lr}
  81              		.cfi_def_cfa_offset 8
  82              		.cfi_offset 3, -8
  83              		.cfi_offset 14, -4
  69:Core/Src/BLT/boot.c ****   /* service the watchdog */
  70:Core/Src/BLT/boot.c ****   CopService();
  84              		.loc 1 70 3 view .LVU11
  85 0002 FFF7FEFF 		bl	CopService
  86              	.LVL8:
  71:Core/Src/BLT/boot.c ****   /* update the millisecond timer */
  72:Core/Src/BLT/boot.c ****   TimerUpdate();
  87              		.loc 1 72 3 view .LVU12
  88 0006 FFF7FEFF 		bl	TimerUpdate
  89              	.LVL9:
  73:Core/Src/BLT/boot.c ****   #if (BOOT_COM_ENABLE > 0)
  74:Core/Src/BLT/boot.c ****   /* process possibly pending communication data */
  75:Core/Src/BLT/boot.c ****   ComTask();
  90              		.loc 1 75 3 view .LVU13
  91 000a FFF7FEFF 		bl	ComTask
  92              	.LVL10:
  76:Core/Src/BLT/boot.c ****   #endif
  77:Core/Src/BLT/boot.c ****   /* control the backdoor */
  78:Core/Src/BLT/boot.c ****   BackDoorCheck();
  93              		.loc 1 78 3 view .LVU14
  94 000e FFF7FEFF 		bl	BackDoorCheck
  95              	.LVL11:
  79:Core/Src/BLT/boot.c ****   /* Let LED blink if time has passed */
ARM GAS  /tmp/cc1en1lR.s 			page 4


  80:Core/Src/BLT/boot.c ****   LedBlinkTask();
  96              		.loc 1 80 3 view .LVU15
  97 0012 FFF7FEFF 		bl	LedBlinkTask
  98              	.LVL12:
  81:Core/Src/BLT/boot.c **** } /*** end of BootTask ***/
  99              		.loc 1 81 1 is_stmt 0 view .LVU16
 100 0016 08BD     		pop	{r3, pc}
 101              		.cfi_endproc
 102              	.LFE1:
 104              		.section	.text.CpuIrqDisable,"ax",%progbits
 105              		.align	1
 106              		.global	CpuIrqDisable
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	CpuIrqDisable:
 112              	.LFB2:
  82:Core/Src/BLT/boot.c **** 
  83:Core/Src/BLT/boot.c **** // ONLY FOR F3
  84:Core/Src/BLT/boot.c **** void CpuIrqDisable(void)
  85:Core/Src/BLT/boot.c **** {
 113              		.loc 1 85 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
  86:Core/Src/BLT/boot.c ****   __asm volatile ("cpsid i");
 118              		.loc 1 86 3 view .LVU18
 119              		.syntax unified
 120              	@ 86 "Core/Src/BLT/boot.c" 1
 121 0000 72B6     		cpsid i
 122              	@ 0 "" 2
  87:Core/Src/BLT/boot.c **** } /*** end of CpuIrqDisable ***/
 123              		.loc 1 87 1 is_stmt 0 view .LVU19
 124              		.thumb
 125              		.syntax unified
 126 0002 7047     		bx	lr
 127              		.cfi_endproc
 128              	.LFE2:
 130              		.section	.text.CpuIrqEnable,"ax",%progbits
 131              		.align	1
 132              		.global	CpuIrqEnable
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 137              	CpuIrqEnable:
 138              	.LFB3:
  88:Core/Src/BLT/boot.c **** 
  89:Core/Src/BLT/boot.c **** 
  90:Core/Src/BLT/boot.c **** /************************************************************************************//**
  91:Core/Src/BLT/boot.c **** ** \brief     Enable global interrupts.
  92:Core/Src/BLT/boot.c **** ** \return    none.
  93:Core/Src/BLT/boot.c **** **
  94:Core/Src/BLT/boot.c **** ****************************************************************************************/
  95:Core/Src/BLT/boot.c **** void CpuIrqEnable(void)
  96:Core/Src/BLT/boot.c **** {
 139              		.loc 1 96 1 is_stmt 1 view -0
ARM GAS  /tmp/cc1en1lR.s 			page 5


 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143              		@ link register save eliminated.
  97:Core/Src/BLT/boot.c ****   __asm volatile ("cpsie i");
 144              		.loc 1 97 3 view .LVU21
 145              		.syntax unified
 146              	@ 97 "Core/Src/BLT/boot.c" 1
 147 0000 62B6     		cpsie i
 148              	@ 0 "" 2
  98:Core/Src/BLT/boot.c **** } /*** end of CpuIrqEnable ***/
 149              		.loc 1 98 1 is_stmt 0 view .LVU22
 150              		.thumb
 151              		.syntax unified
 152 0002 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE3:
 156              		.text
 157              	.Letext0:
 158              		.file 2 "Core/Inc/BLT/led.h"
 159              		.file 3 "Core/Inc/BLT/backdoor.h"
 160              		.file 4 "Core/Inc/BLT/com.h"
 161              		.file 5 "Core/Inc/BLT/timer.h"
 162              		.file 6 "Core/Inc/BLT/cop.h"
 163              		.file 7 "Core/Inc/BLT/nvm.h"
 164              		.file 8 "Core/Inc/BLT/cpu.h"
 165              		.file 9 "Core/Inc/BLT/types.h"
ARM GAS  /tmp/cc1en1lR.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 boot.c
     /tmp/cc1en1lR.s:21     .text.BootInit:00000000 $t
     /tmp/cc1en1lR.s:27     .text.BootInit:00000000 BootInit
     /tmp/cc1en1lR.s:68     .text.BootTask:00000000 $t
     /tmp/cc1en1lR.s:74     .text.BootTask:00000000 BootTask
     /tmp/cc1en1lR.s:105    .text.CpuIrqDisable:00000000 $t
     /tmp/cc1en1lR.s:111    .text.CpuIrqDisable:00000000 CpuIrqDisable
     /tmp/cc1en1lR.s:131    .text.CpuIrqEnable:00000000 $t
     /tmp/cc1en1lR.s:137    .text.CpuIrqEnable:00000000 CpuIrqEnable

UNDEFINED SYMBOLS
CpuInit
CopInit
TimerInit
NvmInit
LedBlinkInit
ComInit
BackDoorInit
CopService
TimerUpdate
ComTask
BackDoorCheck
LedBlinkTask
