

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Mon Nov 29 16:19:56 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol4
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 12.00 ns | 9.332 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3392839|  10792543| 40.714 ms | 0.130 sec |  3392839|  10792543|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |       24|        24|             8|          -|          -|     3|    no    |
        | + Loop 1.1      |        6|         6|             2|          -|          -|     3|    no    |
        |- L2             |  3392813|  10792517| 5293 ~ 16837 |          -|          -|   641|    no    |
        | + L1            |     5291|     16835|    11 ~ 35   |          -|          -|   481|    no    |
        |  ++ L1.1        |        6|         6|             2|          -|          -|     3|    no    |
        |  ++ row_loop    |       24|        24|             8|          -|          -|     3|    no    |
        |   +++ col_loop  |        6|         6|             2|          -|          -|     3|    no    |
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      1|      -|     -|    -|
|Expression       |        -|      -|      0|   607|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        3|      -|     16|     2|    0|
|Multiplexer      |        -|      -|      -|   290|    -|
|Register         |        -|      -|    290|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        3|      1|    306|   899|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        7|      2|      1|    11|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |gauss_blur_mac_mudEe_U1  |gauss_blur_mac_mudEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_U         |gauss_blur_kernel     |        0|  16|   2|    0|     9|    8|     1|           72|
    |part_buffer_0_U  |gauss_blur_part_bbkb  |        1|   0|   0|    0|   480|    8|     1|         3840|
    |part_buffer_1_U  |gauss_blur_part_bbkb  |        1|   0|   0|    0|   480|    8|     1|         3840|
    |window_U         |gauss_blur_window     |        1|   0|   0|    0|     9|    8|     1|           72|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  16|   2|    0|   978|   32|     4|         7824|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_824_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln40_fu_432_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln50_fu_560_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln55_fu_627_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln56_fu_638_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln73_fu_702_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln75_fu_798_p2     |     +    |      0|  0|  27|          20|          20|
    |col_fu_550_p2          |     +    |      0|  0|  16|           9|           1|
    |i_1_fu_599_p2          |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_718_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_388_p2            |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_814_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_422_p2            |     +    |      0|  0|  10|           2|           1|
    |outcol_fu_664_p2       |     +    |      0|  0|  16|           9|           2|
    |outrow_fu_500_p2       |     +    |      0|  0|  18|          11|           2|
    |row_fu_452_p2          |     +    |      0|  0|  17|          10|           1|
    |sub_ln16_fu_740_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln21_1_fu_770_p2   |     -    |      0|  0|  15|           1|           8|
    |sub_ln21_fu_754_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln40_fu_410_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln50_fu_488_p2     |     -    |      0|  0|  27|          20|          20|
    |sub_ln55_fu_621_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln73_fu_538_p2     |     -    |      0|  0|  27|          20|          20|
    |and_ln49_fu_576_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln67_fu_659_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_712_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln15_fu_808_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln38_fu_382_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln39_fu_416_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln45_fu_446_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln46_fu_544_p2    |   icmp   |      0|  0|  13|           9|           6|
    |icmp_ln49_1_fu_570_p2  |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln49_fu_458_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln54_fu_593_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln67_1_fu_653_p2  |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln67_fu_494_p2    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln72_1_fu_512_p2  |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln72_2_fu_670_p2  |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln72_3_fu_676_p2  |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln72_fu_506_p2    |   icmp   |      0|  0|  13|          11|           1|
    |or_ln72_1_fu_687_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln72_2_fu_692_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln72_fu_682_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln21_fu_786_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln49_fu_585_p3  |  select  |      0|  0|   8|           1|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 607|         300|         264|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  59|         14|    1|         14|
    |col_0_reg_313           |   9|          2|    9|         18|
    |i1_0_reg_325            |   9|          2|    2|          4|
    |i_0_i_reg_348           |   9|          2|    2|          4|
    |i_0_reg_280             |   9|          2|    2|          4|
    |j_0_i_reg_371           |   9|          2|    2|          4|
    |j_0_reg_291             |   9|          2|    2|          4|
    |kernel_address0         |  15|          3|    4|         12|
    |outImage_address0       |  15|          3|   19|         57|
    |outImage_d0             |  15|          3|    8|         24|
    |part_buffer_0_address0  |  15|          3|    9|         27|
    |result_0_i_reg_336      |   9|          2|   32|         64|
    |result_1_i_reg_359      |   9|          2|   32|         64|
    |row_0_reg_302           |   9|          2|   10|         20|
    |window_address0         |  27|          5|    4|         20|
    |window_address1         |  27|          5|    4|         20|
    |window_d0               |  21|          4|    8|         32|
    |window_d1               |  15|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 290|         61|  158|        416|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |and_ln67_reg_998            |   1|   0|    1|          0|
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |col_0_reg_313               |   9|   0|    9|          0|
    |col_reg_939                 |   9|   0|    9|          0|
    |i1_0_reg_325                |   2|   0|    2|          0|
    |i_0_i_reg_348               |   2|   0|    2|          0|
    |i_0_reg_280                 |   2|   0|    2|          0|
    |i_1_reg_968                 |   2|   0|    2|          0|
    |i_2_reg_1014                |   2|   0|    2|          0|
    |i_reg_869                   |   2|   0|    2|          0|
    |icmp_ln49_1_reg_949         |   1|   0|    1|          0|
    |icmp_ln49_reg_905           |   1|   0|    1|          0|
    |icmp_ln67_reg_915           |   1|   0|    1|          0|
    |icmp_ln72_1_reg_925         |   1|   0|    1|          0|
    |icmp_ln72_reg_920           |   1|   0|    1|          0|
    |j_0_i_reg_371               |   2|   0|    2|          0|
    |j_0_reg_291                 |   2|   0|    2|          0|
    |j_1_reg_1027                |   2|   0|    2|          0|
    |j_reg_882                   |   2|   0|    2|          0|
    |or_ln72_2_reg_1007          |   1|   0|    1|          0|
    |outcol_reg_1002             |   9|   0|    9|          0|
    |part_buffer_0_addr_reg_988  |   9|   0|    9|          0|
    |result_0_i_reg_336          |  32|   0|   32|          0|
    |result_1_i_reg_359          |  32|   0|   32|          0|
    |row_0_reg_302               |  10|   0|   10|          0|
    |row_reg_900                 |  10|   0|   10|          0|
    |select_ln49_reg_959         |   8|   0|    8|          0|
    |sext_ln40_reg_887           |  64|   0|   64|          0|
    |sub_ln16_reg_1019           |   5|   0|    5|          0|
    |sub_ln40_reg_874            |   5|   0|    5|          0|
    |sub_ln50_reg_910            |  15|   0|   20|          5|
    |sub_ln55_reg_973            |   5|   0|    5|          0|
    |sub_ln73_reg_930            |  15|   0|   20|          5|
    |window_addr_3_reg_978       |   4|   0|    4|          0|
    |zext_ln50_1_reg_953         |   9|   0|   64|         55|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 290|   0|  355|         65|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|inImage_address0       | out |   19|  ap_memory |    inImage   |     array    |
|inImage_ce0            | out |    1|  ap_memory |    inImage   |     array    |
|inImage_q0             |  in |    8|  ap_memory |    inImage   |     array    |
|gauss_kernel_address0  | out |    4|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_ce0       | out |    1|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_q0        |  in |    8|  ap_memory | gauss_kernel |     array    |
|outImage_address0      | out |   19|  ap_memory |   outImage   |     array    |
|outImage_ce0           | out |    1|  ap_memory |   outImage   |     array    |
|outImage_we0           | out |    1|  ap_memory |   outImage   |     array    |
|outImage_d0            | out |    8|  ap_memory |   outImage   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 12 6 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %inImage) nounwind, !map !13"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %outImage) nounwind, !map !26"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.15ns)   --->   "%window = alloca [9 x i8], align 1" [./source/course_prj.c:34]   --->   Operation 18 'alloca' 'window' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i8]* %window, i64 0, i64 2" [./source/course_prj.c:61]   --->   Operation 19 'getelementptr' 'window_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i8]* %window, i64 0, i64 5" [./source/course_prj.c:62]   --->   Operation 20 'getelementptr' 'window_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr [9 x i8]* %window, i64 0, i64 8" [./source/course_prj.c:63]   --->   Operation 21 'getelementptr' 'window_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.15ns)   --->   "%kernel = alloca [9 x i8], align 1" [./source/course_prj.c:35]   --->   Operation 22 'alloca' 'kernel' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%part_buffer_0 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 23 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%part_buffer_1 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 24 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 27 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp_2 to i5" [./source/course_prj.c:40]   --->   Operation 33 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 34 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 35 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 36 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 36 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 37 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 38 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 42 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 44 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 45 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 46 'load' 'gauss_kernel_load' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 47 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 48 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 49 'load' 'gauss_kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 50 [1/1] (2.15ns)   --->   "store i8 %gauss_kernel_load, i8* %kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.40>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%row_0 = phi i10 [ %row, %L2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %row_0 to i11" [./source/course_prj.c:45]   --->   Operation 53 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.70ns)   --->   "%icmp_ln45 = icmp eq i10 %row_0, -383" [./source/course_prj.c:45]   --->   Operation 54 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 641, i64 641, i64 641) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.12ns)   --->   "%row = add i10 %row_0, 1" [./source/course_prj.c:45]   --->   Operation 56 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %12, label %L2_begin" [./source/course_prj.c:45]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 59 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.70ns)   --->   "%icmp_ln49 = icmp ult i10 %row_0, -384" [./source/course_prj.c:49]   --->   Operation 60 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %row_0, i9 0)" [./source/course_prj.c:50]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i19 %tmp_3 to i20" [./source/course_prj.c:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %row_0, i5 0)" [./source/course_prj.c:50]   --->   Operation 63 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i15 %tmp_4 to i20" [./source/course_prj.c:50]   --->   Operation 64 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.25ns)   --->   "%sub_ln50 = sub i20 %zext_ln50, %zext_ln50_2" [./source/course_prj.c:50]   --->   Operation 65 'sub' 'sub_ln50' <Predicate = (!icmp_ln45)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.70ns)   --->   "%icmp_ln67 = icmp ne i10 %row_0, 0" [./source/course_prj.c:67]   --->   Operation 66 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (2.12ns)   --->   "%outrow = add i11 %zext_ln45, -1" [./source/course_prj.c:68]   --->   Operation 67 'add' 'outrow' <Predicate = (!icmp_ln45)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "%icmp_ln72 = icmp eq i11 %outrow, 0" [./source/course_prj.c:72]   --->   Operation 68 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.81ns)   --->   "%icmp_ln72_1 = icmp eq i11 %outrow, 639" [./source/course_prj.c:72]   --->   Operation 69 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %outrow, i9 0)" [./source/course_prj.c:73]   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %outrow, i5 0)" [./source/course_prj.c:73]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %tmp_6 to i20" [./source/course_prj.c:73]   --->   Operation 72 'sext' 'sext_ln73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.28ns)   --->   "%sub_ln73 = sub i20 %tmp_5, %sext_ln73" [./source/course_prj.c:73]   --->   Operation 73 'sub' 'sub_ln73' <Predicate = (!icmp_ln45)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 74 'br' <Predicate = (!icmp_ln45)> <Delay = 1.66>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:82]   --->   Operation 75 'ret' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.54>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%col_0 = phi i9 [ 0, %L2_begin ], [ %col, %L1_end ]"   --->   Operation 76 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.58ns)   --->   "%icmp_ln46 = icmp eq i9 %col_0, -31" [./source/course_prj.c:46]   --->   Operation 77 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 481, i64 481, i64 481) nounwind"   --->   Operation 78 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.11ns)   --->   "%col = add i9 %col_0, 1" [./source/course_prj.c:46]   --->   Operation 79 'add' 'col' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %L2_end, label %L1_begin" [./source/course_prj.c:46]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %col_0 to i20" [./source/course_prj.c:50]   --->   Operation 81 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.28ns)   --->   "%add_ln50 = add i20 %sub_ln50, %zext_ln50_3" [./source/course_prj.c:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (!icmp_ln46)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i20 %add_ln50 to i64" [./source/course_prj.c:50]   --->   Operation 83 'sext' 'sext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%inImage_addr = getelementptr [307200 x i8]* %inImage, i64 0, i64 %sext_ln50" [./source/course_prj.c:50]   --->   Operation 84 'getelementptr' 'inImage_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 85 'load' 'pixel' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp) nounwind" [./source/course_prj.c:80]   --->   Operation 86 'specregionend' 'empty_13' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 87 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.29>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 89 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.58ns)   --->   "%icmp_ln49_1 = icmp ult i9 %col_0, -32" [./source/course_prj.c:49]   --->   Operation 90 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %icmp_ln49, %icmp_ln49_1" [./source/course_prj.c:49]   --->   Operation 91 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %col_0 to i64" [./source/course_prj.c:50]   --->   Operation 92 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 93 'load' 'pixel' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_7 : Operation 94 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i8 %pixel, i8 0" [./source/course_prj.c:49]   --->   Operation 94 'select' 'select_ln49' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.66ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 5> <Delay = 5.79>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %L1_begin ], [ %i_1, %4 ]"   --->   Operation 96 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.93ns)   --->   "%icmp_ln54 = icmp eq i2 %i1_0, -1" [./source/course_prj.c:54]   --->   Operation 97 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i1_0, 1" [./source/course_prj.c:54]   --->   Operation 99 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %5, label %4" [./source/course_prj.c:54]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %i1_0 to i5" [./source/course_prj.c:55]   --->   Operation 101 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0, i2 0)" [./source/course_prj.c:55]   --->   Operation 102 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %tmp_7 to i5" [./source/course_prj.c:55]   --->   Operation 103 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.77ns)   --->   "%sub_ln55 = sub i5 %zext_ln55_1, %zext_ln55" [./source/course_prj.c:55]   --->   Operation 104 'sub' 'sub_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.86ns)   --->   "%add_ln55 = add i5 %sub_ln55, 1" [./source/course_prj.c:55]   --->   Operation 105 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i5 %add_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 106 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55_1" [./source/course_prj.c:55]   --->   Operation 107 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.86ns)   --->   "%add_ln56 = add i5 %sub_ln55, 2" [./source/course_prj.c:56]   --->   Operation 108 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i5 %add_ln56 to i64" [./source/course_prj.c:56]   --->   Operation 109 'sext' 'sext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln56" [./source/course_prj.c:56]   --->   Operation 110 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 111 'load' 'window_load' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 112 [2/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 112 'load' 'window_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49_1, label %6, label %._crit_edge6" [./source/course_prj.c:60]   --->   Operation 113 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [480 x i8]* %part_buffer_0, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:61]   --->   Operation 114 'getelementptr' 'part_buffer_0_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 115 'load' 'part_buffer_0_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [480 x i8]* %part_buffer_1, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:62]   --->   Operation 116 'getelementptr' 'part_buffer_1_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 117 'load' 'part_buffer_1_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 118 [1/1] (3.25ns)   --->   "store i8 %select_ln49, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 118 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 119 [1/1] (2.15ns)   --->   "store i8 %select_ln49, i8* %window_addr_2, align 1" [./source/course_prj.c:63]   --->   Operation 119 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 9 <SV = 6> <Delay = 4.30>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i5 %sub_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 120 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55" [./source/course_prj.c:55]   --->   Operation 121 'getelementptr' 'window_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 122 'load' 'window_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 123 [1/1] (2.15ns)   --->   "store i8 %window_load, i8* %window_addr_4, align 1" [./source/course_prj.c:55]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 124 [1/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 124 'load' 'window_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 125 [1/1] (2.15ns)   --->   "store i8 %window_load_1, i8* %window_addr_3, align 1" [./source/course_prj.c:56]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 7.66>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 127 'load' 'part_buffer_0_load' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 128 [1/1] (2.15ns)   --->   "store i8 %part_buffer_0_load, i8* %window_addr, align 1" [./source/course_prj.c:61]   --->   Operation 128 'store' <Predicate = (icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 129 'load' 'part_buffer_1_load' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %part_buffer_1_load, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 130 'store' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 131 [1/1] (2.15ns)   --->   "store i8 %part_buffer_1_load, i8* %window_addr_1, align 1" [./source/course_prj.c:62]   --->   Operation 131 'store' <Predicate = (icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:64]   --->   Operation 132 'br' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.58ns)   --->   "%icmp_ln67_1 = icmp ne i9 %col_0, 0" [./source/course_prj.c:67]   --->   Operation 133 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln67 = and i1 %icmp_ln67, %icmp_ln67_1" [./source/course_prj.c:67]   --->   Operation 134 'and' 'and_ln67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %and_ln67, label %7, label %L1_end" [./source/course_prj.c:67]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (2.11ns)   --->   "%outcol = add i9 %col_0, -1" [./source/course_prj.c:69]   --->   Operation 136 'add' 'outcol' <Predicate = (and_ln67)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.58ns)   --->   "%icmp_ln72_2 = icmp eq i9 %outcol, 0" [./source/course_prj.c:72]   --->   Operation 137 'icmp' 'icmp_ln72_2' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.58ns)   --->   "%icmp_ln72_3 = icmp eq i9 %outcol, -33" [./source/course_prj.c:72]   --->   Operation 138 'icmp' 'icmp_ln72_3' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72 = or i1 %icmp_ln72, %icmp_ln72_2" [./source/course_prj.c:72]   --->   Operation 139 'or' 'or_ln72' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72_1 = or i1 %icmp_ln72_1, %icmp_ln72_3" [./source/course_prj.c:72]   --->   Operation 140 'or' 'or_ln72_1' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln72_2 = or i1 %or_ln72_1, %or_ln72" [./source/course_prj.c:72]   --->   Operation 141 'or' 'or_ln72_2' <Predicate = (and_ln67)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %or_ln72_2, label %8, label %.preheader12.preheader" [./source/course_prj.c:72]   --->   Operation 142 'br' <Predicate = (and_ln67)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.66ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 143 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.66>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %outcol to i20" [./source/course_prj.c:73]   --->   Operation 144 'zext' 'zext_ln73' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (2.28ns)   --->   "%add_ln73 = add i20 %sub_ln73, %zext_ln73" [./source/course_prj.c:73]   --->   Operation 145 'add' 'add_ln73' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i20 %add_ln73 to i64" [./source/course_prj.c:73]   --->   Operation 146 'sext' 'sext_ln73_1' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%outImage_addr = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln73_1" [./source/course_prj.c:73]   --->   Operation 147 'getelementptr' 'outImage_addr' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (3.25ns)   --->   "store i8 0, i8* %outImage_addr, align 1" [./source/course_prj.c:73]   --->   Operation 148 'store' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [./source/course_prj.c:74]   --->   Operation 149 'br' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 9.11>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%result_0_i = phi i32 [ %result_1_i, %row_loop_end ], [ 0, %.preheader12.preheader ]" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 150 'phi' 'result_0_i' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i_2, %row_loop_end ], [ 0, %.preheader12.preheader ]"   --->   Operation 151 'phi' 'i_0_i' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %i_0_i, -1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 152 'icmp' 'icmp_ln14' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 153 'speclooptripcount' 'empty_9' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 154 'add' 'i_2' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %filter.exit, label %row_loop_begin" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 155 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 156 'specloopname' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 157 'specregionbegin' 'tmp_i' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %i_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 158 'zext' 'zext_ln16' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 159 'bitconcatenate' 'tmp_8' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %tmp_8 to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 160 'zext' 'zext_ln16_1' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.77ns)   --->   "%sub_ln16 = sub i5 %zext_ln16_1, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 161 'sub' 'sub_ln16' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.66ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 162 'br' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 1.66>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %result_0_i, i32 31)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 163 'bitselect' 'tmp_9' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (2.70ns)   --->   "%sub_ln21 = sub i32 0, %result_0_i" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 164 'sub' 'sub_ln21' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln21, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 165 'partselect' 'trunc_ln21_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (2.11ns)   --->   "%sub_ln21_1 = sub i8 0, %trunc_ln21_1" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 166 'sub' 'sub_ln21_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_0_i, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 167 'partselect' 'trunc_ln21_2' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.04ns)   --->   "%select_ln21 = select i1 %tmp_9, i8 %sub_ln21_1, i8 %trunc_ln21_2" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 168 'select' 'select_ln21' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i9 %outcol to i20" [./source/course_prj.c:75]   --->   Operation 169 'zext' 'zext_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.28ns)   --->   "%add_ln75 = add i20 %sub_ln73, %zext_ln75" [./source/course_prj.c:75]   --->   Operation 170 'add' 'add_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i20 %add_ln75 to i64" [./source/course_prj.c:75]   --->   Operation 171 'sext' 'sext_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%outImage_addr_1 = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln75" [./source/course_prj.c:75]   --->   Operation 172 'getelementptr' 'outImage_addr_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %select_ln21, i8* %outImage_addr_1, align 1" [./source/course_prj.c:75]   --->   Operation 173 'store' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 174 'br' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:77]   --->   Operation 175 'br' <Predicate = (and_ln67 & icmp_ln14) | (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_1) nounwind" [./source/course_prj.c:79]   --->   Operation 176 'specregionend' 'empty_12' <Predicate = (icmp_ln14) | (or_ln72_2) | (!and_ln67)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 177 'br' <Predicate = (icmp_ln14) | (or_ln72_2) | (!and_ln67)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 4.01>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %result_0_i, %row_loop_begin ], [ %result, %10 ]"   --->   Operation 178 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %row_loop_begin ], [ %j_1, %10 ]"   --->   Operation 179 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.93ns)   --->   "%icmp_ln15 = icmp eq i2 %j_0_i, -1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 180 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.58ns)   --->   "%j_1 = add i2 %j_0_i, 1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 182 'add' 'j_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %row_loop_end, label %10" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i2 %j_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 184 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.86ns)   --->   "%add_ln16 = add i5 %sub_ln16, %zext_ln16_5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 185 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %add_ln16 to i64" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 186 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 187 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 188 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 189 [2/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 189 'load' 'window_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_12 : Operation 190 [2/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 190 'load' 'kernel_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_i) nounwind" [./source/course_prj.c:18->./source/course_prj.c:75]   --->   Operation 191 'specregionend' 'empty_11' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 192 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 9.33>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 194 'load' 'window_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %window_load_2 to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 195 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 196 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %kernel_load to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 197 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (3.36ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 198 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node result)   --->   "%zext_ln16_4 = zext i16 %mul_ln16 to i32" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 199 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (3.82ns) (root node of the DSP)   --->   "%result = add nsw i32 %result_1_i, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 200 'add' 'result' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gauss_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000]
window             (alloca           ) [ 00111111111111]
window_addr        (getelementptr    ) [ 00111111111111]
window_addr_1      (getelementptr    ) [ 00111111111111]
window_addr_2      (getelementptr    ) [ 00111111111111]
kernel             (alloca           ) [ 00111111111111]
part_buffer_0      (alloca           ) [ 00111111111111]
part_buffer_1      (alloca           ) [ 00111111111111]
br_ln38            (br               ) [ 01111000000000]
i_0                (phi              ) [ 00100000000000]
icmp_ln38          (icmp             ) [ 00111000000000]
empty              (speclooptripcount) [ 00000000000000]
i                  (add              ) [ 01111000000000]
br_ln38            (br               ) [ 00000000000000]
zext_ln40          (zext             ) [ 00000000000000]
tmp_2              (bitconcatenate   ) [ 00000000000000]
zext_ln40_1        (zext             ) [ 00000000000000]
sub_ln40           (sub              ) [ 00011000000000]
br_ln39            (br               ) [ 00111000000000]
br_ln45            (br               ) [ 00111111111111]
j_0                (phi              ) [ 00010000000000]
icmp_ln39          (icmp             ) [ 00111000000000]
empty_5            (speclooptripcount) [ 00000000000000]
j                  (add              ) [ 00111000000000]
br_ln39            (br               ) [ 00000000000000]
zext_ln40_2        (zext             ) [ 00000000000000]
add_ln40           (add              ) [ 00000000000000]
sext_ln40          (sext             ) [ 00001000000000]
gauss_kernel_addr  (getelementptr    ) [ 00001000000000]
br_ln0             (br               ) [ 01111000000000]
kernel_addr        (getelementptr    ) [ 00000000000000]
gauss_kernel_load  (load             ) [ 00000000000000]
store_ln40         (store            ) [ 00000000000000]
br_ln39            (br               ) [ 00111000000000]
row_0              (phi              ) [ 00000100000000]
zext_ln45          (zext             ) [ 00000000000000]
icmp_ln45          (icmp             ) [ 00000111111111]
empty_6            (speclooptripcount) [ 00000000000000]
row                (add              ) [ 00100111111111]
br_ln45            (br               ) [ 00000000000000]
specloopname_ln45  (specloopname     ) [ 00000000000000]
tmp                (specregionbegin  ) [ 00000011111111]
icmp_ln49          (icmp             ) [ 00000011111111]
tmp_3              (bitconcatenate   ) [ 00000000000000]
zext_ln50          (zext             ) [ 00000000000000]
tmp_4              (bitconcatenate   ) [ 00000000000000]
zext_ln50_2        (zext             ) [ 00000000000000]
sub_ln50           (sub              ) [ 00000011111111]
icmp_ln67          (icmp             ) [ 00000011111111]
outrow             (add              ) [ 00000000000000]
icmp_ln72          (icmp             ) [ 00000011111111]
icmp_ln72_1        (icmp             ) [ 00000011111111]
tmp_5              (bitconcatenate   ) [ 00000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000]
sext_ln73          (sext             ) [ 00000000000000]
sub_ln73           (sub              ) [ 00000011111111]
br_ln46            (br               ) [ 00000111111111]
ret_ln82           (ret              ) [ 00000000000000]
col_0              (phi              ) [ 00000011111000]
icmp_ln46          (icmp             ) [ 00000111111111]
empty_7            (speclooptripcount) [ 00000000000000]
col                (add              ) [ 00000111111111]
br_ln46            (br               ) [ 00000000000000]
zext_ln50_3        (zext             ) [ 00000000000000]
add_ln50           (add              ) [ 00000000000000]
sext_ln50          (sext             ) [ 00000000000000]
inImage_addr       (getelementptr    ) [ 00000001000000]
empty_13           (specregionend    ) [ 00000000000000]
br_ln45            (br               ) [ 00100111111111]
specloopname_ln46  (specloopname     ) [ 00000000000000]
tmp_1              (specregionbegin  ) [ 00000000111111]
icmp_ln49_1        (icmp             ) [ 00000000111000]
and_ln49           (and              ) [ 00000000000000]
zext_ln50_1        (zext             ) [ 00000000110000]
pixel              (load             ) [ 00000000000000]
select_ln49        (select           ) [ 00000000110000]
br_ln54            (br               ) [ 00000111111111]
i1_0               (phi              ) [ 00000000100000]
icmp_ln54          (icmp             ) [ 00000111111111]
empty_8            (speclooptripcount) [ 00000000000000]
i_1                (add              ) [ 00000111111111]
br_ln54            (br               ) [ 00000000000000]
zext_ln55          (zext             ) [ 00000000000000]
tmp_7              (bitconcatenate   ) [ 00000000000000]
zext_ln55_1        (zext             ) [ 00000000000000]
sub_ln55           (sub              ) [ 00000000010000]
add_ln55           (add              ) [ 00000000000000]
sext_ln55_1        (sext             ) [ 00000000000000]
window_addr_3      (getelementptr    ) [ 00000000010000]
add_ln56           (add              ) [ 00000000000000]
sext_ln56          (sext             ) [ 00000000000000]
window_addr_5      (getelementptr    ) [ 00000000010000]
br_ln60            (br               ) [ 00000000000000]
part_buffer_0_addr (getelementptr    ) [ 00000000001000]
part_buffer_1_addr (getelementptr    ) [ 00000000001000]
store_ln63         (store            ) [ 00000000000000]
store_ln63         (store            ) [ 00000000000000]
sext_ln55          (sext             ) [ 00000000000000]
window_addr_4      (getelementptr    ) [ 00000000000000]
window_load        (load             ) [ 00000000000000]
store_ln55         (store            ) [ 00000000000000]
window_load_1      (load             ) [ 00000000000000]
store_ln56         (store            ) [ 00000000000000]
br_ln54            (br               ) [ 00000111111111]
part_buffer_0_load (load             ) [ 00000000000000]
store_ln61         (store            ) [ 00000000000000]
part_buffer_1_load (load             ) [ 00000000000000]
store_ln62         (store            ) [ 00000000000000]
store_ln62         (store            ) [ 00000000000000]
br_ln64            (br               ) [ 00000000000000]
icmp_ln67_1        (icmp             ) [ 00000000000000]
and_ln67           (and              ) [ 00000111111111]
br_ln67            (br               ) [ 00000000000000]
outcol             (add              ) [ 00000000000111]
icmp_ln72_2        (icmp             ) [ 00000000000000]
icmp_ln72_3        (icmp             ) [ 00000000000000]
or_ln72            (or               ) [ 00000000000000]
or_ln72_1          (or               ) [ 00000000000000]
or_ln72_2          (or               ) [ 00000111111111]
br_ln72            (br               ) [ 00000000000000]
br_ln14            (br               ) [ 00000111111111]
zext_ln73          (zext             ) [ 00000000000000]
add_ln73           (add              ) [ 00000000000000]
sext_ln73_1        (sext             ) [ 00000000000000]
outImage_addr      (getelementptr    ) [ 00000000000000]
store_ln73         (store            ) [ 00000000000000]
br_ln74            (br               ) [ 00000000000000]
result_0_i         (phi              ) [ 00000000000111]
i_0_i              (phi              ) [ 00000000000100]
icmp_ln14          (icmp             ) [ 00000111111111]
empty_9            (speclooptripcount) [ 00000000000000]
i_2                (add              ) [ 00000111111111]
br_ln14            (br               ) [ 00000000000000]
specloopname_ln14  (specloopname     ) [ 00000000000000]
tmp_i              (specregionbegin  ) [ 00000000000011]
zext_ln16          (zext             ) [ 00000000000000]
tmp_8              (bitconcatenate   ) [ 00000000000000]
zext_ln16_1        (zext             ) [ 00000000000000]
sub_ln16           (sub              ) [ 00000000000011]
br_ln15            (br               ) [ 00000111111111]
tmp_9              (bitselect        ) [ 00000000000000]
sub_ln21           (sub              ) [ 00000000000000]
trunc_ln21_1       (partselect       ) [ 00000000000000]
sub_ln21_1         (sub              ) [ 00000000000000]
trunc_ln21_2       (partselect       ) [ 00000000000000]
select_ln21        (select           ) [ 00000000000000]
zext_ln75          (zext             ) [ 00000000000000]
add_ln75           (add              ) [ 00000000000000]
sext_ln75          (sext             ) [ 00000000000000]
outImage_addr_1    (getelementptr    ) [ 00000000000000]
store_ln75         (store            ) [ 00000000000000]
br_ln0             (br               ) [ 00000000000000]
br_ln77            (br               ) [ 00000000000000]
empty_12           (specregionend    ) [ 00000000000000]
br_ln46            (br               ) [ 00000111111111]
result_1_i         (phi              ) [ 00000111111111]
j_0_i              (phi              ) [ 00000000000010]
icmp_ln15          (icmp             ) [ 00000111111111]
empty_10           (speclooptripcount) [ 00000000000000]
j_1                (add              ) [ 00000111111111]
br_ln15            (br               ) [ 00000000000000]
zext_ln16_5        (zext             ) [ 00000000000000]
add_ln16           (add              ) [ 00000000000000]
sext_ln16          (sext             ) [ 00000000000000]
window_addr_6      (getelementptr    ) [ 00000000000001]
kernel_addr_1      (getelementptr    ) [ 00000000000001]
empty_11           (specregionend    ) [ 00000000000000]
br_ln14            (br               ) [ 00000111111111]
specloopname_ln15  (specloopname     ) [ 00000000000000]
window_load_2      (load             ) [ 00000000000000]
zext_ln16_2        (zext             ) [ 00000000000000]
kernel_load        (load             ) [ 00000000000000]
zext_ln16_3        (zext             ) [ 00000000000000]
mul_ln16           (mul              ) [ 00000000000000]
zext_ln16_4        (zext             ) [ 00000000000000]
result             (add              ) [ 00000111111111]
br_ln15            (br               ) [ 00000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inImage"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gauss_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outImage">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImage"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="window_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="part_buffer_0_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="part_buffer_1_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="window_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="window_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="window_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="gauss_kernel_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_kernel_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_kernel_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="kernel_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="1"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/4 kernel_load/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="inImage_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="20" slack="0"/>
<pin id="176" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inImage_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="19" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="window_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_3/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="window_addr_5_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_5/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="4" slack="0"/>
<pin id="204" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
<pin id="206" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="window_load/8 window_load_1/8 store_ln63/8 store_ln55/9 store_ln56/9 store_ln61/10 store_ln62/10 window_load_2/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="part_buffer_0_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="1"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_0_addr/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="part_buffer_0_load/8 store_ln62/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="part_buffer_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="1"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_1_addr/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="part_buffer_1_load/8 store_ln63/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="window_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_4/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="outImage_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="20" slack="0"/>
<pin id="248" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outImage_addr/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="19" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/10 store_ln75/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="outImage_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="20" slack="0"/>
<pin id="262" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outImage_addr_1/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="window_addr_6_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_6/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="kernel_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/12 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_0_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="1"/>
<pin id="293" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_0_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="row_0_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="row_0_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="col_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="col_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/6 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i1_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i1_0_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/8 "/>
</bind>
</comp>

<comp id="336" class="1005" name="result_0_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_0_i (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="result_0_i_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0_i/11 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_0_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_0_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="359" class="1005" name="result_1_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1_i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="result_1_i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_i/12 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_0_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_0_i_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="2" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln38_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln40_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln40_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sub_ln40_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln39_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln40_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln40_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln40_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln45_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln45_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="row_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln49_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="19" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln50_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="19" slack="0"/>
<pin id="474" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln50_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="0"/>
<pin id="486" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln50_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="19" slack="0"/>
<pin id="490" dir="0" index="1" bw="15" slack="0"/>
<pin id="491" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln67_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="outrow_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrow/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln72_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="11" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln72_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="0"/>
<pin id="520" dir="0" index="1" bw="11" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="11" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln73_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln73_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="20" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="1" index="2" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln46_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="col_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln50_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln50_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="20" slack="1"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln50_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="20" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln49_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="1"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln49_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln50_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln49_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln54_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="i_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln55_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln55_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln55_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln55_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln55_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln56_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln56_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln55_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln67_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="9" slack="3"/>
<pin id="655" dir="0" index="1" bw="9" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln67_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="4"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="outcol_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="3"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcol/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln72_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_2/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln72_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_3/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln72_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="4"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln72_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="4"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_1/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln72_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_2/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln73_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="0"/>
<pin id="700" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln73_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="20" slack="4"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln73_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="20" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln14_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="0"/>
<pin id="714" dir="0" index="1" bw="2" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="i_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln16_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_8_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="0" index="1" bw="2" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln16_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sub_ln16_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="0"/>
<pin id="742" dir="0" index="1" bw="2" slack="0"/>
<pin id="743" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="6" slack="0"/>
<pin id="750" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sub_ln21_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="trunc_ln21_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="4" slack="0"/>
<pin id="764" dir="0" index="3" bw="5" slack="0"/>
<pin id="765" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_1/11 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sub_ln21_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln21_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="0" index="3" bw="5" slack="0"/>
<pin id="781" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_2/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln21_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln75_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="1"/>
<pin id="797" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln75_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="20" slack="5"/>
<pin id="800" dir="0" index="1" bw="9" slack="0"/>
<pin id="801" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/11 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln75_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="20" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/11 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln15_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="j_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln16_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln16_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="1"/>
<pin id="826" dir="0" index="1" bw="2" slack="0"/>
<pin id="827" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln16_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln16_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln16_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/13 "/>
</bind>
</comp>

<comp id="843" class="1007" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="0" index="2" bw="32" slack="1"/>
<pin id="847" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/13 zext_ln16_4/13 result/13 "/>
</bind>
</comp>

<comp id="851" class="1005" name="window_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="6"/>
<pin id="853" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="window_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="window_addr_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="6"/>
<pin id="858" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="window_addr_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="window_addr_2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="5"/>
<pin id="863" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="window_addr_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="i_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="874" class="1005" name="sub_ln40_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="1"/>
<pin id="876" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="882" class="1005" name="j_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="0"/>
<pin id="884" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="887" class="1005" name="sext_ln40_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40 "/>
</bind>
</comp>

<comp id="892" class="1005" name="gauss_kernel_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="1"/>
<pin id="894" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="gauss_kernel_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="row_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="905" class="1005" name="icmp_ln49_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="2"/>
<pin id="907" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="910" class="1005" name="sub_ln50_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="20" slack="1"/>
<pin id="912" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln50 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln67_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="4"/>
<pin id="917" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln72_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="4"/>
<pin id="922" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln72_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="4"/>
<pin id="927" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln72_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="sub_ln73_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="20" slack="4"/>
<pin id="932" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln73 "/>
</bind>
</comp>

<comp id="939" class="1005" name="col_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="0"/>
<pin id="941" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="944" class="1005" name="inImage_addr_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="19" slack="1"/>
<pin id="946" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="inImage_addr "/>
</bind>
</comp>

<comp id="949" class="1005" name="icmp_ln49_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln50_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="1"/>
<pin id="955" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="select_ln49_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="968" class="1005" name="i_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="2" slack="0"/>
<pin id="970" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="sub_ln55_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="1"/>
<pin id="975" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln55 "/>
</bind>
</comp>

<comp id="978" class="1005" name="window_addr_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="window_addr_5_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="1"/>
<pin id="985" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_5 "/>
</bind>
</comp>

<comp id="988" class="1005" name="part_buffer_0_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="9" slack="1"/>
<pin id="990" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_0_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="part_buffer_1_addr_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="9" slack="1"/>
<pin id="995" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="and_ln67_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln67 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="outcol_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="1"/>
<pin id="1004" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="outcol "/>
</bind>
</comp>

<comp id="1007" class="1005" name="or_ln72_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln72_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="i_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="2" slack="0"/>
<pin id="1016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sub_ln16_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="1"/>
<pin id="1021" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="j_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="0"/>
<pin id="1029" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="window_addr_6_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="1"/>
<pin id="1034" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_6 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="kernel_addr_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="4" slack="1"/>
<pin id="1039" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="result_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="106" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="106" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="106" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="153" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="197" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="240"><net_src comp="197" pin="7"/><net_sink comp="197" pin=1"/></net>

<net id="241"><net_src comp="214" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="242"><net_src comp="226" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="369"><net_src comp="336" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="284" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="284" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="284" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="284" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="394" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="295" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="295" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="295" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="445"><net_src comp="306" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="306" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="306" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="306" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="306" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="306" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="472" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="306" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="34" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="442" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="500" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="500" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="518" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="317" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="317" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="317" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="574"><net_src comp="313" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="78" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="313" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="576" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="179" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="80" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="329" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="24" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="329" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="30" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="329" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="32" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="329" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="22" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="605" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="82" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="642"><net_src comp="621" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="84" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="657"><net_src comp="313" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="52" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="313" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="52" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="664" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="88" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="676" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="682" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="664" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="716"><net_src comp="352" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="24" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="352" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="30" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="352" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="32" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="352" pin="4"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="22" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="724" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="94" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="340" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="96" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="90" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="340" pin="4"/><net_sink comp="754" pin=1"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="754" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="100" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="102" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="774"><net_src comp="80" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="760" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="98" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="340" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="100" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="102" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="791"><net_src comp="746" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="770" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="776" pin="4"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="786" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="812"><net_src comp="375" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="24" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="375" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="30" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="375" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="838"><net_src comp="197" pin="7"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="165" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="835" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="359" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="122" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="859"><net_src comp="130" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="864"><net_src comp="138" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="872"><net_src comp="388" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="877"><net_src comp="410" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="885"><net_src comp="422" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="890"><net_src comp="437" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="895"><net_src comp="146" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="903"><net_src comp="452" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="908"><net_src comp="458" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="913"><net_src comp="488" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="918"><net_src comp="494" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="923"><net_src comp="506" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="928"><net_src comp="512" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="933"><net_src comp="538" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="942"><net_src comp="550" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="947"><net_src comp="172" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="952"><net_src comp="570" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="581" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="962"><net_src comp="585" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="971"><net_src comp="599" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="976"><net_src comp="621" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="981"><net_src comp="185" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="986"><net_src comp="191" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="991"><net_src comp="208" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="996"><net_src comp="220" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1001"><net_src comp="659" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="664" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1010"><net_src comp="692" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1017"><net_src comp="718" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1022"><net_src comp="740" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1030"><net_src comp="814" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1035"><net_src comp="266" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1040"><net_src comp="272" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1045"><net_src comp="843" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="363" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImage | {10 11 }
 - Input state : 
	Port: gauss_blur : inImage | {6 7 }
	Port: gauss_blur : gauss_kernel | {3 4 }
  - Chain level:
	State 1
		window_addr : 1
		window_addr_1 : 1
		window_addr_2 : 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		tmp_2 : 1
		zext_ln40_1 : 2
		sub_ln40 : 3
	State 3
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln40 : 3
		gauss_kernel_addr : 4
		gauss_kernel_load : 5
	State 4
		store_ln40 : 1
	State 5
		zext_ln45 : 1
		icmp_ln45 : 1
		row : 1
		br_ln45 : 2
		icmp_ln49 : 1
		tmp_3 : 1
		zext_ln50 : 2
		tmp_4 : 1
		zext_ln50_2 : 2
		sub_ln50 : 3
		icmp_ln67 : 1
		outrow : 2
		icmp_ln72 : 3
		icmp_ln72_1 : 3
		tmp_5 : 3
		tmp_6 : 3
		sext_ln73 : 4
		sub_ln73 : 5
	State 6
		icmp_ln46 : 1
		col : 1
		br_ln46 : 2
		zext_ln50_3 : 1
		add_ln50 : 2
		sext_ln50 : 3
		inImage_addr : 4
		pixel : 5
	State 7
		and_ln49 : 1
		select_ln49 : 1
	State 8
		icmp_ln54 : 1
		i_1 : 1
		br_ln54 : 2
		zext_ln55 : 1
		tmp_7 : 1
		zext_ln55_1 : 2
		sub_ln55 : 3
		add_ln55 : 4
		sext_ln55_1 : 5
		window_addr_3 : 6
		add_ln56 : 4
		sext_ln56 : 5
		window_addr_5 : 6
		window_load : 7
		window_load_1 : 7
		part_buffer_0_load : 1
		part_buffer_1_load : 1
		store_ln63 : 1
	State 9
		window_addr_4 : 1
		store_ln55 : 2
		store_ln56 : 1
	State 10
		store_ln61 : 1
		store_ln62 : 1
		store_ln62 : 1
		and_ln67 : 1
		br_ln67 : 1
		icmp_ln72_2 : 1
		icmp_ln72_3 : 1
		or_ln72 : 2
		or_ln72_1 : 2
		or_ln72_2 : 2
		br_ln72 : 2
		zext_ln73 : 1
		add_ln73 : 2
		sext_ln73_1 : 3
		outImage_addr : 4
		store_ln73 : 5
	State 11
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		zext_ln16 : 1
		tmp_8 : 1
		zext_ln16_1 : 2
		sub_ln16 : 3
		tmp_9 : 1
		sub_ln21 : 1
		trunc_ln21_1 : 2
		sub_ln21_1 : 3
		trunc_ln21_2 : 1
		select_ln21 : 4
		add_ln75 : 1
		sext_ln75 : 2
		outImage_addr_1 : 3
		store_ln75 : 5
	State 12
		icmp_ln15 : 1
		j_1 : 1
		br_ln15 : 2
		zext_ln16_5 : 1
		add_ln16 : 2
		sext_ln16 : 3
		window_addr_6 : 4
		kernel_addr_1 : 4
		window_load_2 : 5
		kernel_load : 5
	State 13
		zext_ln16_2 : 1
		zext_ln16_3 : 1
		mul_ln16 : 2
		zext_ln16_4 : 3
		result : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_388      |    0    |    0    |    10   |
|          |       j_fu_422      |    0    |    0    |    10   |
|          |   add_ln40_fu_432   |    0    |    0    |    15   |
|          |      row_fu_452     |    0    |    0    |    17   |
|          |    outrow_fu_500    |    0    |    0    |    17   |
|          |      col_fu_550     |    0    |    0    |    16   |
|          |   add_ln50_fu_560   |    0    |    0    |    27   |
|    add   |      i_1_fu_599     |    0    |    0    |    10   |
|          |   add_ln55_fu_627   |    0    |    0    |    15   |
|          |   add_ln56_fu_638   |    0    |    0    |    15   |
|          |    outcol_fu_664    |    0    |    0    |    16   |
|          |   add_ln73_fu_702   |    0    |    0    |    27   |
|          |      i_2_fu_718     |    0    |    0    |    10   |
|          |   add_ln75_fu_798   |    0    |    0    |    27   |
|          |      j_1_fu_814     |    0    |    0    |    10   |
|          |   add_ln16_fu_824   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln38_fu_382  |    0    |    0    |    8    |
|          |   icmp_ln39_fu_416  |    0    |    0    |    8    |
|          |   icmp_ln45_fu_446  |    0    |    0    |    13   |
|          |   icmp_ln49_fu_458  |    0    |    0    |    13   |
|          |   icmp_ln67_fu_494  |    0    |    0    |    13   |
|          |   icmp_ln72_fu_506  |    0    |    0    |    13   |
|          |  icmp_ln72_1_fu_512 |    0    |    0    |    13   |
|   icmp   |   icmp_ln46_fu_544  |    0    |    0    |    13   |
|          |  icmp_ln49_1_fu_570 |    0    |    0    |    13   |
|          |   icmp_ln54_fu_593  |    0    |    0    |    8    |
|          |  icmp_ln67_1_fu_653 |    0    |    0    |    13   |
|          |  icmp_ln72_2_fu_670 |    0    |    0    |    13   |
|          |  icmp_ln72_3_fu_676 |    0    |    0    |    13   |
|          |   icmp_ln14_fu_712  |    0    |    0    |    8    |
|          |   icmp_ln15_fu_808  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln40_fu_410   |    0    |    0    |    13   |
|          |   sub_ln50_fu_488   |    0    |    0    |    26   |
|          |   sub_ln73_fu_538   |    0    |    0    |    27   |
|    sub   |   sub_ln55_fu_621   |    0    |    0    |    13   |
|          |   sub_ln16_fu_740   |    0    |    0    |    13   |
|          |   sub_ln21_fu_754   |    0    |    0    |    39   |
|          |  sub_ln21_1_fu_770  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln49_fu_585 |    0    |    0    |    8    |
|          |  select_ln21_fu_786 |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln72_fu_682   |    0    |    0    |    2    |
|    or    |   or_ln72_1_fu_687  |    0    |    0    |    2    |
|          |   or_ln72_2_fu_692  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln49_fu_576   |    0    |    0    |    2    |
|          |   and_ln67_fu_659   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_843     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln40_fu_394  |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_406 |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_428 |    0    |    0    |    0    |
|          |   zext_ln45_fu_442  |    0    |    0    |    0    |
|          |   zext_ln50_fu_472  |    0    |    0    |    0    |
|          |  zext_ln50_2_fu_484 |    0    |    0    |    0    |
|          |  zext_ln50_3_fu_556 |    0    |    0    |    0    |
|          |  zext_ln50_1_fu_581 |    0    |    0    |    0    |
|   zext   |   zext_ln55_fu_605  |    0    |    0    |    0    |
|          |  zext_ln55_1_fu_617 |    0    |    0    |    0    |
|          |   zext_ln73_fu_698  |    0    |    0    |    0    |
|          |   zext_ln16_fu_724  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_736 |    0    |    0    |    0    |
|          |   zext_ln75_fu_795  |    0    |    0    |    0    |
|          |  zext_ln16_5_fu_820 |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_835 |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_839 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_2_fu_398    |    0    |    0    |    0    |
|          |     tmp_3_fu_464    |    0    |    0    |    0    |
|          |     tmp_4_fu_476    |    0    |    0    |    0    |
|bitconcatenate|     tmp_5_fu_518    |    0    |    0    |    0    |
|          |     tmp_6_fu_526    |    0    |    0    |    0    |
|          |     tmp_7_fu_609    |    0    |    0    |    0    |
|          |     tmp_8_fu_728    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln40_fu_437  |    0    |    0    |    0    |
|          |   sext_ln73_fu_534  |    0    |    0    |    0    |
|          |   sext_ln50_fu_565  |    0    |    0    |    0    |
|          |  sext_ln55_1_fu_633 |    0    |    0    |    0    |
|   sext   |   sext_ln56_fu_644  |    0    |    0    |    0    |
|          |   sext_ln55_fu_649  |    0    |    0    |    0    |
|          |  sext_ln73_1_fu_707 |    0    |    0    |    0    |
|          |   sext_ln75_fu_803  |    0    |    0    |    0    |
|          |   sext_ln16_fu_829  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_9_fu_746    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect| trunc_ln21_1_fu_760 |    0    |    0    |    0    |
|          | trunc_ln21_2_fu_776 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   599   |
|----------|---------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|    kernel   |    0   |   16   |    2   |    0   |
|part_buffer_0|    1   |    0   |    0   |    0   |
|part_buffer_1|    1   |    0   |    0   |    0   |
|    window   |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |   16   |    2   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     and_ln67_reg_998     |    1   |
|       col_0_reg_313      |    9   |
|        col_reg_939       |    9   |
| gauss_kernel_addr_reg_892|    4   |
|       i1_0_reg_325       |    2   |
|       i_0_i_reg_348      |    2   |
|        i_0_reg_280       |    2   |
|        i_1_reg_968       |    2   |
|       i_2_reg_1014       |    2   |
|         i_reg_869        |    2   |
|    icmp_ln49_1_reg_949   |    1   |
|     icmp_ln49_reg_905    |    1   |
|     icmp_ln67_reg_915    |    1   |
|    icmp_ln72_1_reg_925   |    1   |
|     icmp_ln72_reg_920    |    1   |
|   inImage_addr_reg_944   |   19   |
|       j_0_i_reg_371      |    2   |
|        j_0_reg_291       |    2   |
|       j_1_reg_1027       |    2   |
|         j_reg_882        |    2   |
|  kernel_addr_1_reg_1037  |    4   |
|    or_ln72_2_reg_1007    |    1   |
|      outcol_reg_1002     |    9   |
|part_buffer_0_addr_reg_988|    9   |
|part_buffer_1_addr_reg_993|    9   |
|    result_0_i_reg_336    |   32   |
|    result_1_i_reg_359    |   32   |
|      result_reg_1042     |   32   |
|       row_0_reg_302      |   10   |
|        row_reg_900       |   10   |
|    select_ln49_reg_959   |    8   |
|     sext_ln40_reg_887    |   64   |
|     sub_ln16_reg_1019    |    5   |
|     sub_ln40_reg_874     |    5   |
|     sub_ln50_reg_910     |   20   |
|     sub_ln55_reg_973     |    5   |
|     sub_ln73_reg_930     |   20   |
|   window_addr_1_reg_856  |    4   |
|   window_addr_2_reg_861  |    4   |
|   window_addr_3_reg_978  |    4   |
|   window_addr_5_reg_983  |    4   |
|  window_addr_6_reg_1032  |    4   |
|    window_addr_reg_851   |    4   |
|    zext_ln50_1_reg_953   |   64   |
+--------------------------+--------+
|           Total          |   430  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_153 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_165 |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_179 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_197 |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_197 |  p1  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_197 |  p2  |   6  |   0  |    0   ||    33   |
|  grp_access_fu_197 |  p4  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_214 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_226 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_251 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_251 |  p1  |   2  |   8  |   16   ||    9    |
|    col_0_reg_313   |  p0  |   2  |   9  |   18   ||    9    |
| result_0_i_reg_336 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   278  ||  21.99  ||   165   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   599  |    -   |
|   Memory  |    3   |    -   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   165  |    -   |
|  Register |    -   |    -   |    -   |   430  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   21   |   446  |   766  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
