A course project of Computer Organization and Design Honored. This project is a teamwork of me and my teammate Yuanyuan Xu.

The Verilog files are in `/source code/design files/`