{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732977348110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732977348110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 20:05:47 2024 " "Processing started: Sat Nov 30 20:05:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732977348110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1732977348110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1732977348110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1732977349424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1732977349424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_demux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench_demux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_demux-arch " "Found design unit 1: Testbench_demux-arch" {  } { { "Testbench_demux.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/Testbench_demux.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_demux " "Found entity 1: Testbench_demux" {  } { { "Testbench_demux.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/Testbench_demux.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-arch " "Found design unit 1: Testbench-arch" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/Testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/Testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch " "Found design unit 1: register_16bit-arch" {  } { { "register_16bit.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/register_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365214 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/register_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-struct " "Found design unit 1: dflip-struct" {  } { { "dflip.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/dflip.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365230 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/dflip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365230 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "arch register_file.vhd(56) " "VHDL syntax error at register_file.vhd(56): name used in construct must match previously specified name \"arch\"" {  } { { "register_file.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/register_file.vhd" 56 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Design Software" 0 -1 1732977365230 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"reg0\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" register_file.vhd(58) " "VHDL syntax error at register_file.vhd(58) near text \"reg0\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "register_file.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/register_file.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1732977365230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 0 0 " "Found 0 design units, including 0 entities, in source file register_file.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_wide_8x1-arch " "Found design unit 1: mux_16_wide_8x1-arch" {  } { { "mux_16_wide_8x1.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/mux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_wide_8x1 " "Found entity 1: mux_16_wide_8x1" {  } { { "mux_16_wide_8x1.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/mux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_16_wide_8x1-arch " "Found design unit 1: demux_16_wide_8x1-arch" {  } { { "demux_16_wide_8x1.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/demux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365261 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_16_wide_8x1 " "Found entity 1: demux_16_wide_8x1" {  } { { "demux_16_wide_8x1.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/demux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-arch " "Found design unit 1: decoder_3x8-arch" {  } { { "decoder_3x8.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/decoder_3x8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365277 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.vhd" "" { Text "C:/Ze actual stuff/IITB/Sem 3/Digital Systems/Register File/decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732977365277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1732977365277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732977365433 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 30 20:06:05 2024 " "Processing ended: Sat Nov 30 20:06:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732977365433 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732977365433 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732977365433 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1732977365433 ""}
