#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  5 00:01:35 2024
# Process ID: 20240
# Current directory: D:/Vivado/NCKH/asc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24044 D:\Vivado\NCKH\asc\asc.xpr
# Log file: D:/Vivado/NCKH/asc/vivado.log
# Journal file: D:/Vivado/NCKH/asc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/NCKH/asc/asc.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/NCKH/asc/asc.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.676 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 00:02:34 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.676 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.676 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.676 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1172.805 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1172.805 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1178.027 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1191.438 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.438 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  5 00:12:08 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1485.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1588.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1723.062 ; gain = 531.625
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/xsim.dir/ascon_update_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 00:15:03 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2189.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2205.199 ; gain = 279.266
run 10 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.164 ; gain = 14.965
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
run 10 us
run: Time (s): cpu = 00:05:01 ; elapsed = 00:04:57 . Memory (MB): peak = 2222.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.824 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2222.824 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2222.824 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  5 00:27:33 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:01:10 . Memory (MB): peak = 2307.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.508 ; gain = 4.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2312.508 ; gain = 24.582
run 10 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.508 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'round' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2320.156 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.156 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'round' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.156 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
set_property top permutation_loop [current_fileset]
update_compile_order -fileset sources_1
set_property top permutation_loop_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/permutation_loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 00:56:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "permutation_loop_tb_behav -key {Behavioral:sim_1:Functional:permutation_loop_tb} -tclbatch {permutation_loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source permutation_loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           2
X0: 7371a16ff5fa2d5d
X1: 6a7a192f3379cda7
X2: a8695bb21f80cb3b
X3: 9a177c14ebd223de
X4: 9e3600c75bf353df
En: 0
Round           3
X0: 476a946146dd7355
X1: c85b138c3f586699
X2: e5cdd187a5b8e3ce
X3: 4c063d7c5e05570c
X4: 2445fee59a105e74
En: 0
Round           4
X0: 0cceb09bdfedb1c3
X1: 473ac6b77729bc1a
X2: 64f42332c01cf6de
X3: 07d90bc9aa53df88
X4: 6920779134bb489e
En: 0
Round           5
X0: 54f43d4d0ee67a67
X1: dc202e78eb690582
X2: 08c99ce6db226583
X3: 5a31f380b3edfff4
X4: 32f5cedddbe2648c
En: 0
Round           6
X0: fcb4eb9f6fe1b663
X1: ea63f8d3f8f534e8
X2: c21428a636730a87
X3: 131a5cae69929daf
X4: 9ba4ca1a149a2554
En: 0
Round           7
X0: c82b92ead08b0173
X1: 9c58426411419527
X2: 29c649e15f5cd678
X3: 147d77e5d4268355
X4: 15a2323529f7ebac
En: 0
Round           8
X0: 4c362cf1876ff66c
X1: d5ee62f1ccde3930
X2: d33d818e7e4af19a
X3: e1af7a384215024a
X4: 4bf2f1c1f0ab1aa1
En: 0
Round           9
X0: 8d1a27b5dbefba5f
X1: 263c269fefa180c3
X2: b90f219404d6bcf4
X3: fcc893c302a96e45
X4: 509e146ea76c7a1c
En: 0
Round          10
X0: 74f7e043c285b4e5
X1: 18c858dd36192d7c
X2: 3534e9478bed892b
X3: f321a2e8e946ae6d
X4: e9e12c24186fe9b1
En: 0
Round          11
X0: 16156d6efaffb97f
X1: 55f8a2ed9f5ffe6d
X2: 3cc9ee587e7b9f3a
X3: 06e7b40734a06288
X4: d856135b869f1374
En: 0
Round          12
X0: ee9398aadb67f03d
X1: 8bb21831c60f1002
X2: b48a92db98d5da62
X3: 43189921b8f8e3e8
X4: 348fa5c9d525e140
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'permutation_loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.156 ; gain = 0.000
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  5 00:57:08 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2320.156 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'permutation_loop' is not ideal for floorplanning, since the cellview 'permutation_loop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2320.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2320.156 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot permutation_loop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/permutation_loop_tb_time_synth.v" Line 16. Module permutation_loop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 28. Module LUT2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT2.v" Line 65. Module x_lut2_mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/LUT4.v" Line 30. Module LUT4 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "permutation_loop_tb_time_synth.sdf", for root module "permutation_loop_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "permutation_loop_tb_time_synth.sdf", for root module "permutation_loop_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT6(INIT=64'b010111100000010111...
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/xsim.dir/permutation_loop_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 00:59:20 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2350.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "permutation_loop_tb_time_synth -key {Post-Synthesis:sim_1:Timing:permutation_loop_tb} -tclbatch {permutation_loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source permutation_loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           2
X0: 7373807ff5fa2d4c
X1: 6a7a192f3179cdae
X2: 6c695bb21f80cb22
X3: 9e5ffc14ebd223cf
X4: 9e3600c75bf353df
En: 0
Round           3
X0: e722247054557215
X1: ce40ba1c2b50f3c0
X2: 8ecdd187a6b0e3e5
X3: 84ad5ef91c85d62e
X4: 9007eae796127b2c
En: 0
Round           4
X0: b79efaa41020ba4e
X1: 03724e521c584ab5
X2: da75ee8203cb1214
X3: b8fa4d8145918b80
X4: 128292b16f8e243f
En: 0
Round           5
X0: ff041bca646f95b1
X1: 264d7f792f6258a3
X2: be1748a4507a487d
X3: f26e524f53179e72
X4: 665fcb3753cf7d89
En: 0
Round           6
X0: 023cc0e5d42456fa
X1: 68b62d6d88be8907
X2: 23e0b09f8a38f72a
X3: 70fec47bc432939b
X4: 7f55906d44d2dc45
En: 0
Round           7
X0: 06a2b9dc9c78073b
X1: ea3637606bf33a60
X2: a892eac52493cc9e
X3: 09c35123339552cf
X4: 0ae777a600fe00ff
En: 0
Round           8
X0: f122110e7782e763
X1: a9b67c818b385017
X2: fe3d7aa2924c5952
X3: c17a80615f1bdfb6
X4: 027c369f52cad5cf
En: 0
Round           9
X0: ee0616f564987380
X1: 0def6d9fa6db7481
X2: 2de16bde9ef72297
X3: f99848e7c910fc13
X4: 617253864f8b5b89
En: 0
Round          10
X0: ba7745efeea852b2
X1: b7f98bb51ded5788
X2: 5724504b5af19dbd
X3: 732dcec2bf5a6347
X4: 5bd0d873551b6465
En: 0
Round          11
X0: 3afc603f3cebae3d
X1: e81048e9ac607ccc
X2: 9054e6f84770a184
X3: ef4329b3ef9f3473
X4: 22af581adace0e2c
En: 0
Round          12
X0: 2f4dd2e9b27421dd
X1: a339d8753fc79973
X2: c280dd129eea0032
X3: ed6ff2455289b2c0
X4: bb2961b0b6fdb246
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'permutation_loop_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2354.141 ; gain = 33.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           2
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           3
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           4
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           5
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           6
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           7
X0: 7371e14ff5fa2d5f
X1: 6a7a192f7779cc95
X2: 20695bb21f80cb08
X3: 92867c14ebd223fc
X4: 9e3600c75bf353df
En: 0
Round           8
X0: 7373003ff5fa2d48
X1: 6a7a192fb979cfca
X2: 7c695bb21f80cb45
X3: 8f7dfc14ebd2238b
X4: 9e3600c75bf353df
En: 0
Round           9
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          10
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          11
X0: 8ff1805ba3c97b83
X1: c4d952ae33496f2f
X2: 7fd59187c2a8e236
X3: 919d5d1c1204747a
X4: 18e5dcc5139417e4
En: 0
Round          12
X0: 664a81141e757545
X1: 467438595f52a4ae
X2: f6fe59876890e05f
X3: 336456f994a790b4
X4: c107aee7861aea0c
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2667.609 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           2
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           3
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           4
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           5
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           6
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           7
X0: 7371e14ff5fa2d5f
X1: 6a7a192f7779cc95
X2: 20695bb21f80cb08
X3: 92867c14ebd223fc
X4: 9e3600c75bf353df
En: 0
Round           8
X0: 7373003ff5fa2d48
X1: 6a7a192fb979cfca
X2: 7c695bb21f80cb45
X3: 8f7dfc14ebd2238b
X4: 9e3600c75bf353df
En: 0
Round           9
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          10
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          11
X0: 8ff1805ba3c97b83
X1: c4d952ae33496f2f
X2: 7fd59187c2a8e236
X3: 919d5d1c1204747a
X4: 18e5dcc5139417e4
En: 0
Round          12
X0: 664a81141e757545
X1: 467438595f52a4ae
X2: f6fe59876890e05f
X3: 336456f994a790b4
X4: c107aee7861aea0c
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.609 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           2
X0: 00XxXxx0000000xx
X1: 0000000XxX000Xxx
X2: xXffffffffffffxx
X3: XxxxX000000000xx
X4: xX000000XxX000xx
En: 0
Round           3
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           4
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           5
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           6
X0: xxxxxxxxxxxXxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxX0Xxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           7
X0: 7371e14ff5fa2d5f
X1: 6a7a192f7779cc95
X2: 20695bb21f80cb08
X3: 92867c14ebd223fc
X4: 9e3600c75bf353df
En: 0
Round           8
X0: 7373003ff5fa2d48
X1: 6a7a192fb979cfca
X2: 7c695bb21f80cb45
X3: 8f7dfc14ebd2238b
X4: 9e3600c75bf353df
En: 0
Round           9
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          10
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          11
X0: 8ff1805ba3c97b83
X1: c4d952ae33496f2f
X2: 7fd59187c2a8e236
X3: 919d5d1c1204747a
X4: 18e5dcc5139417e4
En: 0
Round          12
X0: 664a81141e757545
X1: 467438595f52a4ae
X2: f6fe59876890e05f
X3: 336456f994a790b4
X4: c107aee7861aea0c
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.609 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           2
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           3
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           4
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           5
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           6
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           7
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           8
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           9
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          10
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          11
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          12
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.609 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           2
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           3
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           4
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           5
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           6
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           7
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           8
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round           9
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          10
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          11
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
Round          12
X0: xxxxxxxxxxxxxxxx
X1: xxxxxxxxxxxxxxxx
X2: xxxxxxxxxxxxxxxx
X3: xxxxxxxxxxxxxxxx
X4: xxxxxxxxxxxxxxxx
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.609 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'permutation_loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj permutation_loop_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot permutation_loop_tb_behav xil_defaultlib.permutation_loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.permutation_loop_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot permutation_loop_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Round           0
X0: 00400c0000000100
X1: 0000000000000000
X2: 0000000000000000
X3: 0000000000000000
X4: 0000000000000000
En: 0
Round           1
X0: 007e13080580c1f0
X1: 02406c03e0008e68
X2: 3fffffffffffff74
X3: 7cb81c23060001f0
X4: 0000000000000000
En: 0
Round           2
X0: 7371a16ff5fa2d5d
X1: 6a7a192f3379cda7
X2: a8695bb21f80cb3b
X3: 9a177c14ebd223de
X4: 9e3600c75bf353df
En: 0
Round           3
X0: 476a946146dd7355
X1: c85b138c3f586699
X2: e5cdd187a5b8e3ce
X3: 4c063d7c5e05570c
X4: 2445fee59a105e74
En: 0
Round           4
X0: 0cceb09bdfedb1c3
X1: 473ac6b77729bc1a
X2: 64f42332c01cf6de
X3: 07d90bc9aa53df88
X4: 6920779134bb489e
En: 0
Round           5
X0: 54f43d4d0ee67a67
X1: dc202e78eb690582
X2: 08c99ce6db226583
X3: 5a31f380b3edfff4
X4: 32f5cedddbe2648c
En: 0
Round           6
X0: fcb4eb9f6fe1b663
X1: ea63f8d3f8f534e8
X2: c21428a636730a87
X3: 131a5cae69929daf
X4: 9ba4ca1a149a2554
En: 0
Round           7
X0: c82b92ead08b0173
X1: 9c58426411419527
X2: 29c649e15f5cd678
X3: 147d77e5d4268355
X4: 15a2323529f7ebac
En: 0
Round           8
X0: 4c362cf1876ff66c
X1: d5ee62f1ccde3930
X2: d33d818e7e4af19a
X3: e1af7a384215024a
X4: 4bf2f1c1f0ab1aa1
En: 0
Round           9
X0: 8d1a27b5dbefba5f
X1: 263c269fefa180c3
X2: b90f219404d6bcf4
X3: fcc893c302a96e45
X4: 509e146ea76c7a1c
En: 0
Round          10
X0: 74f7e043c285b4e5
X1: 18c858dd36192d7c
X2: 3534e9478bed892b
X3: f321a2e8e946ae6d
X4: e9e12c24186fe9b1
En: 0
Round          11
X0: 16156d6efaffb97f
X1: 55f8a2ed9f5ffe6d
X2: 3cc9ee587e7b9f3a
X3: 06e7b40734a06288
X4: d856135b869f1374
En: 0
Round          12
X0: ee9398aadb67f03d
X1: 8bb21831c60f1002
X2: b48a92db98d5da62
X3: 43189921b8f8e3e8
X4: 348fa5c9d525e140
En: 0
$finish called at time : 550 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/permutation_loop_tb.sv" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.609 ; gain = 0.000
