INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.srcs/sources_1/new/example_6_4_2_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module one_gate
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module t_flip_flop
INFO: [VRFC 10-311] analyzing module example_6_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.srcs/sim_1/new/example_6_4_2_sim_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_6_4_2_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
