
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.566 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1559.621 ; gain = 235.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:326]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:716]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (1#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:1023]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:1023]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 82 connections declared, but only 80 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:1023]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (2#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:716]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:326]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_200M_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_200M_0' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_200M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_200M_0' is unconnected for instance 'rst_ps8_0_200M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_200M_0' is unconnected for instance 'rst_ps8_0_200M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_200M_0' is unconnected for instance 'rst_ps8_0_200M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:204]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_200M' of module 'design_1_rst_ps8_0_200M_0' has 10 connections declared, but only 7 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:204]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (5#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (6#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 56 connections declared, but only 50 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:217]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (7#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/.Xil/Vivado-13816-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7071] port 'maxigp2_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 55 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:268]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1614.688 ; gain = 290.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.547 ; gain = 308.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.547 ; gain = 308.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1632.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_200M_0/design_1_rst_ps8_0_200M_0/design_1_rst_ps8_0_200M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_200M'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_200M_0/design_1_rst_ps8_0_200M_0/design_1_rst_ps8_0_200M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_200M'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_p'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_n'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_p'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_n'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'ddr4_odt[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'ddr4_bg[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[16]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[15]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[14]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[13]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[12]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[11]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[10]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[9]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[8]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[7]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[6]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[5]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[4]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[3]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[2]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ddr4_adr[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dqs_t[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dqs_c[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dqs_t[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dqs_c[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[15]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[14]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[13]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[12]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[11]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[10]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[9]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[8]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[7]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[6]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[5]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[4]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[3]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[2]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dq[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ddr4_cs_n[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'ddr4_ck_t[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'ddr4_ck_c[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'ddr4_cke[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'ddr4_reset_n'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'ddr4_act_n'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'ddr4_ba[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'ddr4_ba[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dm_n[1]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'ddr4_dm_n[0]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc:61]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*bufg_gt_txoutclkmon_inst}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*bufg_gt_txoutclkmon_inst}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[0].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*bufg_gt_txoutclkmon_inst}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:41]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*O -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*bufg_gt_txoutclkmon_inst}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/state_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[1].*U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:58]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:58]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:60]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:61]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:62]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:62]
WARNING: [Vivado 12-508] No pins matched '*sync_reg[0]/D'. [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc:76]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/pcie.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1689.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.512 ; gain = 365.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.512 ; gain = 365.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_n[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_ref_clk_p[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_rxn[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_rxn[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_rxn[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_rxn[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_rxp[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_rxp[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_rxp[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_rxp[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_txn[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_txn[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_txn[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_txn[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_txp[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_txp[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_mgt_txp[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_mgt_txp[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 18).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.512 ; gain = 365.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.512 ; gain = 365.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1689.512 ; gain = 365.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2123.250 ; gain = 799.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2123.324 ; gain = 799.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2142.379 ; gain = 818.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_cc_0           |         1|
|2     |design_1_rst_ps8_0_200M_0    |         1|
|3     |design_1_util_ds_buf_0_0     |         1|
|4     |design_1_xdma_0_0            |         1|
|5     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_cc           |     1|
|2     |design_1_rst_ps8_0_200M    |     1|
|3     |design_1_util_ds_buf_0     |     1|
|4     |design_1_xdma_0            |     1|
|5     |design_1_zynq_ultra_ps_e_0 |     1|
|6     |IBUF                       |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2148.172 ; gain = 767.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2148.172 ; gain = 824.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2160.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2184.109 ; gain = 1110.543
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/25_PCIe_test/vivado/PCIe_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 17:15:48 2020...
