+incdir+${AIDC_LITE_HOME}/sim/sverilog
${AIDC_LITE_HOME}/sim/sverilog/AHB2_BUS.sv
${AIDC_LITE_HOME}/sim/sverilog/AHB2_SLAVE.sv
${AIDC_LITE_HOME}/sim/sverilog/TB_TOP.sv
