# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Uni_Projektas_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UNI_Projektas
# -- Compiling architecture arc of UNI_Projektas
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Compiling entity UART_Controller
# -- Compiling architecture arc of UART_Controller
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UART_TX
# -- Compiling architecture arc of UART_TX
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART_FIFO_wizard
# -- Compiling architecture SYN of uart_fifo_wizard
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity MRAM_Controller
# -- Compiling architecture arc of MRAM_Controller
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Setup_manager
# -- Compiling architecture arc of Setup_manager
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Read_adc_manager
# -- Compiling architecture arc of Read_adc_manager
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Write_out_mram_manager
# -- Compiling architecture arc of Write_out_mram_manager
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wizard_pll
# -- Compiling architecture SYN of wizard_pll
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Corr_Buffer
# -- Compiling architecture arc of CORR_BUFFER
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Corr_Main
# -- Compiling architecture arc of Corr_Main
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
# End time: 22:12:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:17 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Testbenchas
# -- Compiling architecture UNI_Projektas_arch of Testbenchas
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd(131): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd(133): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd(150): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd(176): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 22:12:18 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Testbenchas
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=""+acc"" Testbenchas 
# Start time: 22:12:18 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbenchas(uni_projektas_arch)
# Loading work.uni_projektas(arc)
# Loading work.wizard_pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_stratixii_pll(vital_pll)
# Loading altera_mf.arm_m_cntr(behave)
# Loading altera_mf.arm_n_cntr(behave)
# Loading altera_mf.arm_scale_cntr(behave)
# Loading work.mram_controller(arc)
# Loading work.state_manager(arc)
# Loading work.setup_manager(arc)
# Loading work.read_adc_manager(arc)
# Loading work.write_out_mram_manager(arc)
# Loading work.spi_tx(arc)
# Loading ieee.math_real(body)
# Loading work.uart_controller(arc)
# Loading work.uart_tx(arc)
# Loading work.uart_fifo_wizard(syn)
# Loading altera_mf.scfifo(behavior)
# Loading work.corr_main(arc)
# Loading work.corr_buffer(arc)
# ** Warning: Design size of 15297 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 3440
#           Attempting to use alternate WLF file "./wlft7fiyye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7fiyye
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
run
add wave -position end  sim:/testbenchas/i1/this_setup_manager/SETUP_DONE
add wave -position end  sim:/testbenchas/i1/this_setup_manager/SPI_send_data
restart
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
run
run
run
add wave -position end  sim:/testbenchas/i1/this_setup_manager/SPI_send_irq
restart
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:58 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Setup_manager
# -- Compiling architecture arc of Setup_manager
# End time: 22:15:58 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.setup_manager(arc)
# ** Warning: Design size of 11320 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:16 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(35): (vcom-1339) Case statement choices cover only 4 out of 5 cases.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(82): VHDL Compiler exiting
# End time: 22:20:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:37 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(36): (vcom-1136) Unknown identifier "wai0".
# ** Error (suppressible): C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(36): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(84): VHDL Compiler exiting
# End time: 22:20:37 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:38 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(36): (vcom-1136) Unknown identifier "wai0".
# ** Error (suppressible): C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(36): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd(84): VHDL Compiler exiting
# End time: 22:20:38 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:44 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# End time: 22:20:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.state_manager(arc)
# ** Warning: Design size of 11339 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
add wave -position end  sim:/testbenchas/i1/this_setup_manager/EN_SETUP
restart
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:31 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity STATE_MANAGER
# -- Compiling architecture arc of STATE_MANAGER
# End time: 22:21:31 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.state_manager(arc)
# ** Warning: Design size of 11339 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:28 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
# End time: 22:27:28 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.spi_tx(arc)
# ** Warning: Design size of 11343 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
add wave -position end  sim:/testbenchas/i1/this_setup_manager/SPI_FIFO_EMPTY
add wave -position end  sim:/testbenchas/i1/this_setup_manager/EN_SETUP
restart
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Setup_manager
# -- Compiling architecture arc of Setup_manager
# End time: 22:29:12 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.setup_manager(arc)
# ** Warning: Design size of 11320 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 110 ns  Iteration: 4  Instance: /testbenchas/i1/pl/altpll_component/CYCLONEII_ALTPLL/M3
# End time: 22:34:33 on Nov 21,2023, Elapsed time: 0:22:15
# Errors: 6, Warnings: 8
