// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="denoise_top_denoise_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=2933,HLS_SYN_TPT=2933,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=4953,HLS_SYN_LUT=4297,HLS_VERSION=2024_2}" *)

module denoise_top (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        fft_in_TDATA,
        fft_in_TKEEP,
        fft_in_TSTRB,
        fft_in_TLAST,
        clean_out_TDATA,
        clean_out_TKEEP,
        clean_out_TSTRB,
        clean_out_TLAST,
        fft_in_TVALID,
        fft_in_TREADY,
        clean_out_TVALID,
        clean_out_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [63:0] fft_in_TDATA;
input  [7:0] fft_in_TKEEP;
input  [7:0] fft_in_TSTRB;
input  [0:0] fft_in_TLAST;
output  [63:0] clean_out_TDATA;
output  [7:0] clean_out_TKEEP;
output  [7:0] clean_out_TSTRB;
output  [0:0] clean_out_TLAST;
input   fft_in_TVALID;
output   fft_in_TREADY;
output   clean_out_TVALID;
input   clean_out_TREADY;

 reg    ap_rst_n_inv;
wire   [23:0] alpha;
wire   [23:0] beta;
wire   [0:0] enable;
wire   [0:0] reset_noise;
wire   [3:0] noise_frame_count;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [23:0] entry_proc_U0_alpha_c_din;
wire    entry_proc_U0_alpha_c_write;
wire   [23:0] entry_proc_U0_beta_c_din;
wire    entry_proc_U0_beta_c_write;
wire   [0:0] entry_proc_U0_reset_noise_c_din;
wire    entry_proc_U0_reset_noise_c_write;
wire   [3:0] entry_proc_U0_noise_frame_count_c_din;
wire    entry_proc_U0_noise_frame_count_c_write;
wire    axi_to_internal_U0_ap_start;
wire    axi_to_internal_U0_ap_done;
wire    axi_to_internal_U0_ap_continue;
wire    axi_to_internal_U0_ap_idle;
wire    axi_to_internal_U0_ap_ready;
wire   [64:0] axi_to_internal_U0_stream1_din;
wire    axi_to_internal_U0_stream1_write;
wire    axi_to_internal_U0_start_out;
wire    axi_to_internal_U0_start_write;
wire    axi_to_internal_U0_fft_in_TREADY;
wire    compute_magnitude_square_U0_ap_start;
wire    compute_magnitude_square_U0_ap_done;
wire    compute_magnitude_square_U0_ap_continue;
wire    compute_magnitude_square_U0_ap_idle;
wire    compute_magnitude_square_U0_ap_ready;
wire   [23:0] compute_magnitude_square_U0_stream3_din;
wire    compute_magnitude_square_U0_stream3_write;
wire    compute_magnitude_square_U0_start_out;
wire    compute_magnitude_square_U0_start_write;
wire    compute_magnitude_square_U0_stream1_read;
wire   [64:0] compute_magnitude_square_U0_stream2_din;
wire    compute_magnitude_square_U0_stream2_write;
wire    Block_entry_proc_U0_ap_start;
wire    Block_entry_proc_U0_ap_done;
wire    Block_entry_proc_U0_ap_continue;
wire    Block_entry_proc_U0_ap_idle;
wire    Block_entry_proc_U0_ap_ready;
wire   [0:0] Block_entry_proc_U0_cmp_i97_out_din;
wire    Block_entry_proc_U0_cmp_i97_out_write;
wire    Block_entry_frame_counter_wr_proc_U0_ap_start;
wire    Block_entry_frame_counter_wr_proc_U0_ap_done;
wire    Block_entry_frame_counter_wr_proc_U0_ap_continue;
wire    Block_entry_frame_counter_wr_proc_U0_ap_idle;
wire    Block_entry_frame_counter_wr_proc_U0_ap_ready;
wire    Block_entry_frame_counter_wr_proc_U0_reset_noise_read;
wire    Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read;
wire    Block_entry_frame_counter_wr_proc_U0_stream3_read;
wire   [23:0] Block_entry_frame_counter_wr_proc_U0_stream5_din;
wire    Block_entry_frame_counter_wr_proc_U0_stream5_write;
wire   [31:0] Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid;
wire   [31:0] Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap;
wire    Block_entry_frame_counter_wr_proc_U0_alpha_read;
wire    Block_entry_frame_counter_wr_proc_U0_beta_read;
wire    Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read;
wire    reconstruct_signal_U0_ap_start;
wire    reconstruct_signal_U0_ap_done;
wire    reconstruct_signal_U0_ap_continue;
wire    reconstruct_signal_U0_ap_idle;
wire    reconstruct_signal_U0_ap_ready;
wire    reconstruct_signal_U0_stream5_read;
wire    reconstruct_signal_U0_start_out;
wire    reconstruct_signal_U0_start_write;
wire    reconstruct_signal_U0_stream2_read;
wire   [64:0] reconstruct_signal_U0_stream6_din;
wire    reconstruct_signal_U0_stream6_write;
wire    internal_to_axi_U0_ap_start;
wire    internal_to_axi_U0_ap_done;
wire    internal_to_axi_U0_ap_continue;
wire    internal_to_axi_U0_ap_idle;
wire    internal_to_axi_U0_ap_ready;
wire    internal_to_axi_U0_stream6_read;
wire   [63:0] internal_to_axi_U0_clean_out_TDATA;
wire    internal_to_axi_U0_clean_out_TVALID;
wire   [7:0] internal_to_axi_U0_clean_out_TKEEP;
wire   [7:0] internal_to_axi_U0_clean_out_TSTRB;
wire   [0:0] internal_to_axi_U0_clean_out_TLAST;
wire    alpha_c_full_n;
wire   [23:0] alpha_c_dout;
wire    alpha_c_empty_n;
wire   [3:0] alpha_c_num_data_valid;
wire   [3:0] alpha_c_fifo_cap;
wire    beta_c_full_n;
wire   [23:0] beta_c_dout;
wire    beta_c_empty_n;
wire   [3:0] beta_c_num_data_valid;
wire   [3:0] beta_c_fifo_cap;
wire    reset_noise_c_full_n;
wire   [0:0] reset_noise_c_dout;
wire    reset_noise_c_empty_n;
wire   [3:0] reset_noise_c_num_data_valid;
wire   [3:0] reset_noise_c_fifo_cap;
wire    noise_frame_count_c_full_n;
wire   [3:0] noise_frame_count_c_dout;
wire    noise_frame_count_c_empty_n;
wire   [3:0] noise_frame_count_c_num_data_valid;
wire   [3:0] noise_frame_count_c_fifo_cap;
wire    stream1_full_n;
wire   [64:0] stream1_dout;
wire    stream1_empty_n;
wire   [4:0] stream1_num_data_valid;
wire   [4:0] stream1_fifo_cap;
wire    stream2_full_n;
wire   [64:0] stream2_dout;
wire    stream2_empty_n;
wire   [11:0] stream2_num_data_valid;
wire   [11:0] stream2_fifo_cap;
wire    stream3_full_n;
wire   [23:0] stream3_dout;
wire    stream3_empty_n;
wire   [4:0] stream3_num_data_valid;
wire   [4:0] stream3_fifo_cap;
wire    cmp_i97_loc_full_n;
wire   [0:0] cmp_i97_loc_dout;
wire    cmp_i97_loc_empty_n;
wire   [3:0] cmp_i97_loc_num_data_valid;
wire   [3:0] cmp_i97_loc_fifo_cap;
wire    stream5_full_n;
wire   [23:0] stream5_dout;
wire    stream5_empty_n;
wire   [4:0] stream5_num_data_valid;
wire   [4:0] stream5_fifo_cap;
wire    stream6_full_n;
wire   [64:0] stream6_dout;
wire    stream6_empty_n;
wire   [4:0] stream6_num_data_valid;
wire   [4:0] stream6_fifo_cap;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_axi_to_internal_U0_ap_ready;
wire    ap_sync_axi_to_internal_U0_ap_ready;
reg    ap_sync_reg_Block_entry_proc_U0_ap_ready;
wire    ap_sync_Block_entry_proc_U0_ap_ready;
wire   [0:0] start_for_Block_entry_frame_counter_wr_proc_U0_din;
wire    start_for_Block_entry_frame_counter_wr_proc_U0_full_n;
wire   [0:0] start_for_Block_entry_frame_counter_wr_proc_U0_dout;
wire    start_for_Block_entry_frame_counter_wr_proc_U0_empty_n;
wire   [0:0] start_for_compute_magnitude_square_U0_din;
wire    start_for_compute_magnitude_square_U0_full_n;
wire   [0:0] start_for_compute_magnitude_square_U0_dout;
wire    start_for_compute_magnitude_square_U0_empty_n;
wire   [0:0] start_for_reconstruct_signal_U0_din;
wire    start_for_reconstruct_signal_U0_full_n;
wire   [0:0] start_for_reconstruct_signal_U0_dout;
wire    start_for_reconstruct_signal_U0_empty_n;
wire   [0:0] start_for_internal_to_axi_U0_din;
wire    start_for_internal_to_axi_U0_full_n;
wire   [0:0] start_for_internal_to_axi_U0_dout;
wire    start_for_internal_to_axi_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_axi_to_internal_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_proc_U0_ap_ready = 1'b0;
end

denoise_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .alpha(alpha),
    .beta(beta),
    .enable(enable),
    .reset_noise(reset_noise),
    .noise_frame_count(noise_frame_count),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

denoise_top_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_Block_entry_frame_counter_wr_proc_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .alpha(alpha),
    .alpha_c_din(entry_proc_U0_alpha_c_din),
    .alpha_c_full_n(alpha_c_full_n),
    .alpha_c_write(entry_proc_U0_alpha_c_write),
    .alpha_c_num_data_valid(alpha_c_num_data_valid),
    .alpha_c_fifo_cap(alpha_c_fifo_cap),
    .beta(beta),
    .beta_c_din(entry_proc_U0_beta_c_din),
    .beta_c_full_n(beta_c_full_n),
    .beta_c_write(entry_proc_U0_beta_c_write),
    .beta_c_num_data_valid(beta_c_num_data_valid),
    .beta_c_fifo_cap(beta_c_fifo_cap),
    .reset_noise(reset_noise),
    .reset_noise_c_din(entry_proc_U0_reset_noise_c_din),
    .reset_noise_c_full_n(reset_noise_c_full_n),
    .reset_noise_c_write(entry_proc_U0_reset_noise_c_write),
    .reset_noise_c_num_data_valid(reset_noise_c_num_data_valid),
    .reset_noise_c_fifo_cap(reset_noise_c_fifo_cap),
    .noise_frame_count(noise_frame_count),
    .noise_frame_count_c_din(entry_proc_U0_noise_frame_count_c_din),
    .noise_frame_count_c_full_n(noise_frame_count_c_full_n),
    .noise_frame_count_c_write(entry_proc_U0_noise_frame_count_c_write),
    .noise_frame_count_c_num_data_valid(noise_frame_count_c_num_data_valid),
    .noise_frame_count_c_fifo_cap(noise_frame_count_c_fifo_cap)
);

denoise_top_axi_to_internal axi_to_internal_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(axi_to_internal_U0_ap_start),
    .start_full_n(start_for_compute_magnitude_square_U0_full_n),
    .ap_done(axi_to_internal_U0_ap_done),
    .ap_continue(axi_to_internal_U0_ap_continue),
    .ap_idle(axi_to_internal_U0_ap_idle),
    .ap_ready(axi_to_internal_U0_ap_ready),
    .fft_in_TVALID(fft_in_TVALID),
    .stream1_din(axi_to_internal_U0_stream1_din),
    .stream1_full_n(stream1_full_n),
    .stream1_write(axi_to_internal_U0_stream1_write),
    .stream1_num_data_valid(stream1_num_data_valid),
    .stream1_fifo_cap(stream1_fifo_cap),
    .start_out(axi_to_internal_U0_start_out),
    .start_write(axi_to_internal_U0_start_write),
    .fft_in_TDATA(fft_in_TDATA),
    .fft_in_TREADY(axi_to_internal_U0_fft_in_TREADY),
    .fft_in_TKEEP(fft_in_TKEEP),
    .fft_in_TSTRB(fft_in_TSTRB),
    .fft_in_TLAST(fft_in_TLAST)
);

denoise_top_compute_magnitude_square compute_magnitude_square_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(compute_magnitude_square_U0_ap_start),
    .start_full_n(start_for_reconstruct_signal_U0_full_n),
    .ap_done(compute_magnitude_square_U0_ap_done),
    .ap_continue(compute_magnitude_square_U0_ap_continue),
    .ap_idle(compute_magnitude_square_U0_ap_idle),
    .ap_ready(compute_magnitude_square_U0_ap_ready),
    .stream3_din(compute_magnitude_square_U0_stream3_din),
    .stream3_full_n(stream3_full_n),
    .stream3_write(compute_magnitude_square_U0_stream3_write),
    .stream3_num_data_valid(stream3_num_data_valid),
    .stream3_fifo_cap(stream3_fifo_cap),
    .start_out(compute_magnitude_square_U0_start_out),
    .start_write(compute_magnitude_square_U0_start_write),
    .stream1_dout(stream1_dout),
    .stream1_empty_n(stream1_empty_n),
    .stream1_read(compute_magnitude_square_U0_stream1_read),
    .stream1_num_data_valid(stream1_num_data_valid),
    .stream1_fifo_cap(stream1_fifo_cap),
    .stream2_din(compute_magnitude_square_U0_stream2_din),
    .stream2_full_n(stream2_full_n),
    .stream2_write(compute_magnitude_square_U0_stream2_write),
    .stream2_num_data_valid(stream2_num_data_valid),
    .stream2_fifo_cap(stream2_fifo_cap)
);

denoise_top_Block_entry_proc Block_entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_proc_U0_ap_start),
    .ap_done(Block_entry_proc_U0_ap_done),
    .ap_continue(Block_entry_proc_U0_ap_continue),
    .ap_idle(Block_entry_proc_U0_ap_idle),
    .ap_ready(Block_entry_proc_U0_ap_ready),
    .enable(enable),
    .cmp_i97_out_din(Block_entry_proc_U0_cmp_i97_out_din),
    .cmp_i97_out_full_n(cmp_i97_loc_full_n),
    .cmp_i97_out_write(Block_entry_proc_U0_cmp_i97_out_write),
    .cmp_i97_out_num_data_valid(cmp_i97_loc_num_data_valid),
    .cmp_i97_out_fifo_cap(cmp_i97_loc_fifo_cap)
);

denoise_top_Block_entry_frame_counter_wr_proc Block_entry_frame_counter_wr_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_frame_counter_wr_proc_U0_ap_start),
    .ap_done(Block_entry_frame_counter_wr_proc_U0_ap_done),
    .ap_continue(Block_entry_frame_counter_wr_proc_U0_ap_continue),
    .ap_idle(Block_entry_frame_counter_wr_proc_U0_ap_idle),
    .ap_ready(Block_entry_frame_counter_wr_proc_U0_ap_ready),
    .reset_noise_dout(reset_noise_c_dout),
    .reset_noise_empty_n(reset_noise_c_empty_n),
    .reset_noise_read(Block_entry_frame_counter_wr_proc_U0_reset_noise_read),
    .reset_noise_num_data_valid(reset_noise_c_num_data_valid),
    .reset_noise_fifo_cap(reset_noise_c_fifo_cap),
    .noise_frame_count_dout(noise_frame_count_c_dout),
    .noise_frame_count_empty_n(noise_frame_count_c_empty_n),
    .noise_frame_count_read(Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read),
    .noise_frame_count_num_data_valid(noise_frame_count_c_num_data_valid),
    .noise_frame_count_fifo_cap(noise_frame_count_c_fifo_cap),
    .stream3_dout(stream3_dout),
    .stream3_empty_n(stream3_empty_n),
    .stream3_read(Block_entry_frame_counter_wr_proc_U0_stream3_read),
    .stream3_num_data_valid(stream3_num_data_valid),
    .stream3_fifo_cap(stream3_fifo_cap),
    .stream5_din(Block_entry_frame_counter_wr_proc_U0_stream5_din),
    .stream5_full_n(stream5_full_n),
    .stream5_write(Block_entry_frame_counter_wr_proc_U0_stream5_write),
    .stream5_num_data_valid(Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid),
    .stream5_fifo_cap(Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap),
    .alpha_dout(alpha_c_dout),
    .alpha_empty_n(alpha_c_empty_n),
    .alpha_read(Block_entry_frame_counter_wr_proc_U0_alpha_read),
    .alpha_num_data_valid(alpha_c_num_data_valid),
    .alpha_fifo_cap(alpha_c_fifo_cap),
    .beta_dout(beta_c_dout),
    .beta_empty_n(beta_c_empty_n),
    .beta_read(Block_entry_frame_counter_wr_proc_U0_beta_read),
    .beta_num_data_valid(beta_c_num_data_valid),
    .beta_fifo_cap(beta_c_fifo_cap),
    .cmp_i97_loc_dout(cmp_i97_loc_dout),
    .cmp_i97_loc_empty_n(cmp_i97_loc_empty_n),
    .cmp_i97_loc_read(Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read),
    .cmp_i97_loc_num_data_valid(cmp_i97_loc_num_data_valid),
    .cmp_i97_loc_fifo_cap(cmp_i97_loc_fifo_cap)
);

denoise_top_reconstruct_signal reconstruct_signal_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(reconstruct_signal_U0_ap_start),
    .start_full_n(start_for_internal_to_axi_U0_full_n),
    .ap_done(reconstruct_signal_U0_ap_done),
    .ap_continue(reconstruct_signal_U0_ap_continue),
    .ap_idle(reconstruct_signal_U0_ap_idle),
    .ap_ready(reconstruct_signal_U0_ap_ready),
    .stream5_dout(stream5_dout),
    .stream5_empty_n(stream5_empty_n),
    .stream5_read(reconstruct_signal_U0_stream5_read),
    .stream5_num_data_valid(stream5_num_data_valid),
    .stream5_fifo_cap(stream5_fifo_cap),
    .start_out(reconstruct_signal_U0_start_out),
    .start_write(reconstruct_signal_U0_start_write),
    .stream2_dout(stream2_dout),
    .stream2_empty_n(stream2_empty_n),
    .stream2_read(reconstruct_signal_U0_stream2_read),
    .stream2_num_data_valid(stream2_num_data_valid),
    .stream2_fifo_cap(stream2_fifo_cap),
    .stream6_din(reconstruct_signal_U0_stream6_din),
    .stream6_full_n(stream6_full_n),
    .stream6_write(reconstruct_signal_U0_stream6_write),
    .stream6_num_data_valid(stream6_num_data_valid),
    .stream6_fifo_cap(stream6_fifo_cap)
);

denoise_top_internal_to_axi internal_to_axi_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(internal_to_axi_U0_ap_start),
    .ap_done(internal_to_axi_U0_ap_done),
    .ap_continue(internal_to_axi_U0_ap_continue),
    .ap_idle(internal_to_axi_U0_ap_idle),
    .ap_ready(internal_to_axi_U0_ap_ready),
    .stream6_dout(stream6_dout),
    .stream6_empty_n(stream6_empty_n),
    .stream6_read(internal_to_axi_U0_stream6_read),
    .stream6_num_data_valid(stream6_num_data_valid),
    .stream6_fifo_cap(stream6_fifo_cap),
    .clean_out_TREADY(clean_out_TREADY),
    .clean_out_TDATA(internal_to_axi_U0_clean_out_TDATA),
    .clean_out_TVALID(internal_to_axi_U0_clean_out_TVALID),
    .clean_out_TKEEP(internal_to_axi_U0_clean_out_TKEEP),
    .clean_out_TSTRB(internal_to_axi_U0_clean_out_TSTRB),
    .clean_out_TLAST(internal_to_axi_U0_clean_out_TLAST)
);

denoise_top_fifo_w24_d8_S alpha_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_alpha_c_din),
    .if_full_n(alpha_c_full_n),
    .if_write(entry_proc_U0_alpha_c_write),
    .if_dout(alpha_c_dout),
    .if_empty_n(alpha_c_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_alpha_read),
    .if_num_data_valid(alpha_c_num_data_valid),
    .if_fifo_cap(alpha_c_fifo_cap)
);

denoise_top_fifo_w24_d8_S beta_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_beta_c_din),
    .if_full_n(beta_c_full_n),
    .if_write(entry_proc_U0_beta_c_write),
    .if_dout(beta_c_dout),
    .if_empty_n(beta_c_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_beta_read),
    .if_num_data_valid(beta_c_num_data_valid),
    .if_fifo_cap(beta_c_fifo_cap)
);

denoise_top_fifo_w1_d8_S reset_noise_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_reset_noise_c_din),
    .if_full_n(reset_noise_c_full_n),
    .if_write(entry_proc_U0_reset_noise_c_write),
    .if_dout(reset_noise_c_dout),
    .if_empty_n(reset_noise_c_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_reset_noise_read),
    .if_num_data_valid(reset_noise_c_num_data_valid),
    .if_fifo_cap(reset_noise_c_fifo_cap)
);

denoise_top_fifo_w4_d8_S noise_frame_count_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_noise_frame_count_c_din),
    .if_full_n(noise_frame_count_c_full_n),
    .if_write(entry_proc_U0_noise_frame_count_c_write),
    .if_dout(noise_frame_count_c_dout),
    .if_empty_n(noise_frame_count_c_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read),
    .if_num_data_valid(noise_frame_count_c_num_data_valid),
    .if_fifo_cap(noise_frame_count_c_fifo_cap)
);

denoise_top_fifo_w65_d16_A stream1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axi_to_internal_U0_stream1_din),
    .if_full_n(stream1_full_n),
    .if_write(axi_to_internal_U0_stream1_write),
    .if_dout(stream1_dout),
    .if_empty_n(stream1_empty_n),
    .if_read(compute_magnitude_square_U0_stream1_read),
    .if_num_data_valid(stream1_num_data_valid),
    .if_fifo_cap(stream1_fifo_cap)
);

denoise_top_fifo_w65_d2048_A stream2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_magnitude_square_U0_stream2_din),
    .if_full_n(stream2_full_n),
    .if_write(compute_magnitude_square_U0_stream2_write),
    .if_dout(stream2_dout),
    .if_empty_n(stream2_empty_n),
    .if_read(reconstruct_signal_U0_stream2_read),
    .if_num_data_valid(stream2_num_data_valid),
    .if_fifo_cap(stream2_fifo_cap)
);

denoise_top_fifo_w24_d16_S_x stream3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_magnitude_square_U0_stream3_din),
    .if_full_n(stream3_full_n),
    .if_write(compute_magnitude_square_U0_stream3_write),
    .if_dout(stream3_dout),
    .if_empty_n(stream3_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_stream3_read),
    .if_num_data_valid(stream3_num_data_valid),
    .if_fifo_cap(stream3_fifo_cap)
);

denoise_top_fifo_w1_d8_S cmp_i97_loc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_cmp_i97_out_din),
    .if_full_n(cmp_i97_loc_full_n),
    .if_write(Block_entry_proc_U0_cmp_i97_out_write),
    .if_dout(cmp_i97_loc_dout),
    .if_empty_n(cmp_i97_loc_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read),
    .if_num_data_valid(cmp_i97_loc_num_data_valid),
    .if_fifo_cap(cmp_i97_loc_fifo_cap)
);

denoise_top_fifo_w24_d16_S_x stream5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_frame_counter_wr_proc_U0_stream5_din),
    .if_full_n(stream5_full_n),
    .if_write(Block_entry_frame_counter_wr_proc_U0_stream5_write),
    .if_dout(stream5_dout),
    .if_empty_n(stream5_empty_n),
    .if_read(reconstruct_signal_U0_stream5_read),
    .if_num_data_valid(stream5_num_data_valid),
    .if_fifo_cap(stream5_fifo_cap)
);

denoise_top_fifo_w65_d16_A stream6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reconstruct_signal_U0_stream6_din),
    .if_full_n(stream6_full_n),
    .if_write(reconstruct_signal_U0_stream6_write),
    .if_dout(stream6_dout),
    .if_empty_n(stream6_empty_n),
    .if_read(internal_to_axi_U0_stream6_read),
    .if_num_data_valid(stream6_num_data_valid),
    .if_fifo_cap(stream6_fifo_cap)
);

denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0 start_for_Block_entry_frame_counter_wr_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_entry_frame_counter_wr_proc_U0_din),
    .if_full_n(start_for_Block_entry_frame_counter_wr_proc_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_Block_entry_frame_counter_wr_proc_U0_dout),
    .if_empty_n(start_for_Block_entry_frame_counter_wr_proc_U0_empty_n),
    .if_read(Block_entry_frame_counter_wr_proc_U0_ap_ready)
);

denoise_top_start_for_compute_magnitude_square_U0 start_for_compute_magnitude_square_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_magnitude_square_U0_din),
    .if_full_n(start_for_compute_magnitude_square_U0_full_n),
    .if_write(axi_to_internal_U0_start_write),
    .if_dout(start_for_compute_magnitude_square_U0_dout),
    .if_empty_n(start_for_compute_magnitude_square_U0_empty_n),
    .if_read(compute_magnitude_square_U0_ap_ready)
);

denoise_top_start_for_reconstruct_signal_U0 start_for_reconstruct_signal_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_reconstruct_signal_U0_din),
    .if_full_n(start_for_reconstruct_signal_U0_full_n),
    .if_write(compute_magnitude_square_U0_start_write),
    .if_dout(start_for_reconstruct_signal_U0_dout),
    .if_empty_n(start_for_reconstruct_signal_U0_empty_n),
    .if_read(reconstruct_signal_U0_ap_ready)
);

denoise_top_start_for_internal_to_axi_U0 start_for_internal_to_axi_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_internal_to_axi_U0_din),
    .if_full_n(start_for_internal_to_axi_U0_full_n),
    .if_write(reconstruct_signal_U0_start_write),
    .if_dout(start_for_internal_to_axi_U0_dout),
    .if_empty_n(start_for_internal_to_axi_U0_empty_n),
    .if_read(internal_to_axi_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_axi_to_internal_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_axi_to_internal_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_axi_to_internal_U0_ap_ready <= ap_sync_axi_to_internal_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign Block_entry_frame_counter_wr_proc_U0_ap_continue = 1'b1;

assign Block_entry_frame_counter_wr_proc_U0_ap_start = start_for_Block_entry_frame_counter_wr_proc_U0_empty_n;

assign Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap = stream5_fifo_cap;

assign Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid = stream5_num_data_valid;

assign Block_entry_proc_U0_ap_continue = 1'b1;

assign Block_entry_proc_U0_ap_start = ((ap_sync_reg_Block_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = internal_to_axi_U0_ap_done;

assign ap_idle = (reconstruct_signal_U0_ap_idle & internal_to_axi_U0_ap_idle & entry_proc_U0_ap_idle & compute_magnitude_square_U0_ap_idle & axi_to_internal_U0_ap_idle & Block_entry_proc_U0_ap_idle & Block_entry_frame_counter_wr_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry_proc_U0_ap_ready = (ap_sync_reg_Block_entry_proc_U0_ap_ready | Block_entry_proc_U0_ap_ready);

assign ap_sync_axi_to_internal_U0_ap_ready = (axi_to_internal_U0_ap_ready | ap_sync_reg_axi_to_internal_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_axi_to_internal_U0_ap_ready & ap_sync_Block_entry_proc_U0_ap_ready);

assign axi_to_internal_U0_ap_continue = 1'b1;

assign axi_to_internal_U0_ap_start = ((ap_sync_reg_axi_to_internal_U0_ap_ready ^ 1'b1) & ap_start);

assign clean_out_TDATA = internal_to_axi_U0_clean_out_TDATA;

assign clean_out_TKEEP = internal_to_axi_U0_clean_out_TKEEP;

assign clean_out_TLAST = internal_to_axi_U0_clean_out_TLAST;

assign clean_out_TSTRB = internal_to_axi_U0_clean_out_TSTRB;

assign clean_out_TVALID = internal_to_axi_U0_clean_out_TVALID;

assign compute_magnitude_square_U0_ap_continue = 1'b1;

assign compute_magnitude_square_U0_ap_start = start_for_compute_magnitude_square_U0_empty_n;

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign fft_in_TREADY = axi_to_internal_U0_fft_in_TREADY;

assign internal_to_axi_U0_ap_continue = 1'b1;

assign internal_to_axi_U0_ap_start = start_for_internal_to_axi_U0_empty_n;

assign reconstruct_signal_U0_ap_continue = 1'b1;

assign reconstruct_signal_U0_ap_start = start_for_reconstruct_signal_U0_empty_n;

assign start_for_Block_entry_frame_counter_wr_proc_U0_din = 1'b1;

assign start_for_compute_magnitude_square_U0_din = 1'b1;

assign start_for_internal_to_axi_U0_din = 1'b1;

assign start_for_reconstruct_signal_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "denoise_top_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "denoise_top_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //denoise_top

