<profile>

<section name = "Vitis HLS Report for 'AWGN_1'" level="0">
<item name = "Date">Fri Jun 17 13:16:11 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">MIMO</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">40.00 ns, 27.335 ns, 10.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">810, 810, 32.400 us, 32.400 us, 810, 810, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_seedInitialization_fu_58">seedInitialization, 629, 629, 25.160 us, 25.160 us, 629, 629, no</column>
<column name="grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72">AWGN_1_Pipeline_VITIS_LOOP_15_1, 178, 178, 7.120 us, 7.120 us, 178, 178, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 144, 10245, 18285, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 220, -</column>
<column name="Register">-, -, 152, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72">AWGN_1_Pipeline_VITIS_LOOP_15_1, 0, 141, 10047, 17882, 0</column>
<column name="grp_seedInitialization_fu_58">seedInitialization, 0, 3, 198, 403, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="rngMT19937ICN_1_i_U">AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W, 1, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="rngMT19937ICN_3_i_U">AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W, 1, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_U">Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_U">Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SNR_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="channel_out_read">9, 2, 1, 2</column>
<column name="noise_out_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_address0">14, 3, 9, 27</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_ce0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_ce1">9, 2, 1, 2</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_d0">14, 3, 32, 96</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_we0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_address0">14, 3, 9, 27</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_address1">14, 3, 9, 27</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_d0">14, 3, 32, 96</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SNR_read_reg_103">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_seedInitialization_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108">32, 0, 32, 0</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113">32, 0, 32, 0</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118">32, 0, 32, 0</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AWGN.1, return value</column>
<column name="SNR_dout">in, 16, ap_fifo, SNR, pointer</column>
<column name="SNR_empty_n">in, 1, ap_fifo, SNR, pointer</column>
<column name="SNR_read">out, 1, ap_fifo, SNR, pointer</column>
<column name="channel_out_dout">in, 16, ap_fifo, channel_out, pointer</column>
<column name="channel_out_empty_n">in, 1, ap_fifo, channel_out, pointer</column>
<column name="channel_out_read">out, 1, ap_fifo, channel_out, pointer</column>
<column name="noise_out_din">out, 16, ap_fifo, noise_out, pointer</column>
<column name="noise_out_full_n">in, 1, ap_fifo, noise_out, pointer</column>
<column name="noise_out_write">out, 1, ap_fifo, noise_out, pointer</column>
</table>
</item>
</section>
</profile>
