Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 09 12:46:46 2016
| Host         : yshyang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.125        0.000                      0                   33        0.317        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.125        0.000                      0                   33        0.317        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 3.146ns (53.584%)  route 2.725ns (46.416%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.694    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.028 r  pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.028    pwm_0/count_reg[28]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 3.125ns (53.418%)  route 2.725ns (46.582%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.694    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.007 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.007    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 3.051ns (52.821%)  route 2.725ns (47.179%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.694    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.933 r  pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.933    pwm_0/count_reg[28]_i_1_n_5
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 3.035ns (52.690%)  route 2.725ns (47.310%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.694    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.917 r  pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.917    pwm_0/count_reg[28]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[28]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 3.032ns (52.665%)  route 2.725ns (47.335%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.914 r  pwm_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.914    pwm_0/count_reg[24]_i_1_n_6
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[25]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 3.011ns (52.492%)  route 2.725ns (47.508%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.893 r  pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.893    pwm_0/count_reg[24]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[27]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.937ns (51.871%)  route 2.725ns (48.129%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.819 r  pwm_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.819    pwm_0/count_reg[24]_i_1_n_5
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[26]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.921ns (51.735%)  route 2.725ns (48.265%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.803 r  pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.803    pwm_0/count_reg[24]_i_1_n_7
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[24]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 2.918ns (51.709%)  route 2.725ns (48.291%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.800 r  pwm_0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.800    pwm_0/count_reg[20]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    pwm_0/clk
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 2.897ns (51.528%)  route 2.725ns (48.471%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  pwm_0/count_reg[1]/Q
                         net (fo=5, routed)           1.346     6.959    pwm_0/count_reg[1]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  pwm_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.083    pwm_0/count1_carry_i_8_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.615 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.615    pwm_0/count1_carry_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.729 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.729    pwm_0/count1_carry__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.843    pwm_0/count1_carry__1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.379     9.336    pwm_0/count1_carry__2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     9.460 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.460    pwm_0/count[0]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.010 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.124    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.238    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.352    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.779 r  pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.779    pwm_0/count_reg[20]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    pwm_0/clk
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pwm_0/count_reg[3]/Q
                         net (fo=5, routed)           0.173     1.790    pwm_0/count_reg[3]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  pwm_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.835    pwm_0/count[0]_i_2_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    pwm_0/count_reg[0]_i_1_n_4
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  pwm_0/count_reg[31]/Q
                         net (fo=3, routed)           0.173     1.786    pwm_0/count_reg[31]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  pwm_0/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.831    pwm_0/count[28]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    pwm_0/clk
    SLICE_X0Y17          FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    pwm_0/clk
    SLICE_X0Y13          FDCE                                         r  pwm_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pwm_0/count_reg[15]/Q
                         net (fo=5, routed)           0.184     1.799    pwm_0/count_reg[15]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  pwm_0/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.844    pwm_0/count[12]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  pwm_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    pwm_0/count_reg[12]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  pwm_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    pwm_0/clk
    SLICE_X0Y13          FDCE                                         r  pwm_0/count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    pwm_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    pwm_0/clk
    SLICE_X0Y14          FDCE                                         r  pwm_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pwm_0/count_reg[19]/Q
                         net (fo=4, routed)           0.184     1.799    pwm_0/count_reg[19]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  pwm_0/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.844    pwm_0/count[16]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  pwm_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    pwm_0/count_reg[16]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  pwm_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    pwm_0/clk
    SLICE_X0Y14          FDCE                                         r  pwm_0/count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    pwm_0/clk
    SLICE_X0Y12          FDCE                                         r  pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  pwm_0/count_reg[11]/Q
                         net (fo=4, routed)           0.185     1.801    pwm_0/count_reg[11]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.846    pwm_0/count[8]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.909 r  pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    pwm_0/count_reg[8]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    pwm_0/clk
    SLICE_X0Y12          FDCE                                         r  pwm_0/count_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  pwm_0/count_reg[27]/Q
                         net (fo=3, routed)           0.185     1.799    pwm_0/count_reg[27]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  pwm_0/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.844    pwm_0/count[24]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    pwm_0/count_reg[24]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    pwm_0/clk
    SLICE_X0Y16          FDCE                                         r  pwm_0/count_reg[27]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    pwm_0/clk
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.185     1.802    pwm_0/count_reg[7]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  pwm_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.847    pwm_0/count[4]_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.910 r  pwm_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    pwm_0/count_reg[4]_i_1_n_4
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    pwm_0/clk
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    pwm_0/clk
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pwm_0/count_reg[23]/Q
                         net (fo=3, routed)           0.185     1.800    pwm_0/count_reg[23]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  pwm_0/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.845    pwm_0/count[20]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.908 r  pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    pwm_0/count_reg[20]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    pwm_0/clk
    SLICE_X0Y15          FDCE                                         r  pwm_0/count_reg[23]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  pwm_0/count_reg[0]/Q
                         net (fo=5, routed)           0.185     1.802    pwm_0/count_reg[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  pwm_0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.847    pwm_0/count[0]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  pwm_0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    pwm_0/count_reg[0]_i_1_n_7
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    pwm_0/clk
    SLICE_X0Y10          FDCE                                         r  pwm_0/count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    pwm_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    pwm_0/clk
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           0.185     1.802    pwm_0/count_reg[4]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  pwm_0/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.847    pwm_0/count[4]_i_5_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  pwm_0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    pwm_0/count_reg[4]_i_1_n_7
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    pwm_0/clk
    SLICE_X0Y11          FDCE                                         r  pwm_0/count_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    pwm_0/PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    pwm_0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    pwm_0/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    pwm_0/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    pwm_0/PWM_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pwm_0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    pwm_0/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    pwm_0/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    pwm_0/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    pwm_0/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    pwm_0/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    pwm_0/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    pwm_0/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    pwm_0/PWM_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    pwm_0/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    pwm_0/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    pwm_0/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    pwm_0/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    pwm_0/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    pwm_0/count_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    pwm_0/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    pwm_0/count_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    pwm_0/count_reg[25]/C



