### Custom WaveView ADV log file, revision U-2023.03-SP2 (build Aug 24, ) ###
### created at 21:05:01 on Tue Nov 26 2024 (Linux AMD64) ###
### Host Name: redhat003   User ID: sfallas_II_2024_vlsi   PID: 1634504   ###
wv_start_log
# (0) running in waveview only mode
# (0) SW_SX_PERL_LIB defined
# (0) SW_SX_TCL_LIB defined
# (0) HOME defined
#source {/mnt/vol_synopsys2023/synopsys/primewave/U-2023.03-SP2/bin/../auxx/auxx_for_cc/../../linux64/swv/packages/SX-SNPSCUST-Link/snps_custom_link.tcl}
#source TCL files from directory {/mnt/vol_synopsys2023/synopsys/primewave/U-2023.03-SP2/bin/../auxx/auxx_for_cc}
#[21:05:02.060] I| Created new database /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results/post_results.db
#[21:05:02.340] I| Setup simulation complete: 
#    results directory: /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results 
#    post database directory: /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results
#[21:05:08.900] I| Created new database /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results/post_results.db
#[21:05:08.910] I| Created new database /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results/rv_status.db
#[21:05:08.930] I| Setup simulation complete: 
#    results directory: /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results 
#    post database directory: /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/history_1/simulation/FineSim_default/FineSimPro/nominal/results
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "110.39p" 1 4
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "534.07p" 2 4
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "644.46p" 3 4
wv_click_table_header {rsMainWG} {} {Consolidated.rsDetailTWHeaderV} 4
wv_select_table_item {rsMainWG} {} {Pass/Fail.rsSumTW} "" 0 0
wv_select_tab {rsMainWG} {} {rsTabWidget_0} {rsTabWidget_0_Pass/Fail}
wv_select_tab {rsMainWG} {} {rsTabWidget_0} {rsTabWidget_0_Consolidated}
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)/FineSim_default(0)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {tdc:tranMeasure(5)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {tcq:tranMeasure(6)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {tdq:tranMeasure(7)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {tdc:tranMeasure(5)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {[Check All](0)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {pRsTree} {Summaries(1)} {0} {+sep=/}
wv_select_table_item {rsMainWG} {} {Testbench Yields.rsSumTW} "" 0 0
wv_select_tab {rsMainWG} {} {rsTabWidget_2} {rsTabWidget_2_Testbench Yields}
wv_select_table_item {rsMainWG} {} {Summary.rsSumTW} "" 0 0
wv_select_tab {rsMainWG} {} {rsTabWidget_2} {rsTabWidget_2_Summary}
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)/FineSim_default(0)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)} {0} {+sep=/}
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "FineSim_default" 1 0
wv_select_menu_item {rsMainWG} {} {File.Save Results...} 
wv_select_dialog {rsSaveResultsDlg} 
wv_press_button {rsSaveResultsDlg} {} {rsCancelPB} 
wv_select_menu_item {rsMainWG} {} {File.Export Data to CSV...} 
wv_resize_window {rsExportCSVDlg} 490 317
wv_resize_window {rsExportCSVDlg} 333 328
wv_select_dialog {rsExportCSVDlg} 
wv_select_tree_item {rsExportCSVDlg} {} {rsExportTree} {Testbenches:history_1(0)/FineSim_default(2)/Measurements(0)} {0} {+sep=/} {checked}
wv_select_tree_item {rsExportCSVDlg} {} {rsExportTree} {Testbenches:history_1(0)/Consolidated:history_1(0)} {0} {+sep=/} {unchecked}
wv_select_tree_item {rsExportCSVDlg} {} {rsExportTree} {Testbenches:history_1(0)/Pass_Fail:history_1(1)} {0} {+sep=/} {unchecked}
wv_select_tree_item {rsExportCSVDlg} {} {rsExportTree} {Testbenches:history_1(0)/FineSim_default(2)} {0} {+sep=/} {unchecked}
wv_select_tree_item {rsExportCSVDlg} {} {rsExportTree} {Testbenches:history_1(0)/FineSim_default(2)/Measurements(0)} {0} {+sep=/} {checked}
wv_set_check {rsExportCSVDlg} {} {rsFilePreFixCheck} 1
wv_set_check {rsExportCSVDlg} {} {rsFilePreFixCheck} 0
wv_press_button {rsExportCSVDlg} {} {rsOptions} 
wv_select_dialog {rsExportOptionsDlg} 
wv_press_button {rsExportOptionsDlg} {} {rsClosePB} 
wv_select_dialog {rsExportCSVDlg} 
wv_press_button {rsExportCSVDlg} {} {rsOKPB} 
wv_press_button {rsMainWG} {} {Consolidated.rsPlotOutputsPB} 
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)/FineSim_default(0)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)} {0} {+sep=/}
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "tcq:tranMeasure" 2 1
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "tdc:tranMeasure" 1 1
wv_select_menu_item {rsMainWG} {} {File.Save Results...} 
wv_select_dialog {rsSaveResultsDlg} 
wv_set_text {rsSaveResultsDlg} {} {rsSaveNameLE} "delays"
wv_set_check {rsSaveResultsDlg} {} {rsSaveSimDataCheck} 1
wv_set_check {rsSaveResultsDlg} {} {rsSaveSimDataCheck} 0
wv_set_check {rsSaveResultsDlg} {} {rsSaveSimDataCheck} 1
wv_press_button {rsSaveResultsDlg} {} {rsDirPB} 
wv_move_window {Select Save Directory} {} 516 321
wv_move_window {Select Save Directory} {} 521 322
wv_select_dialog {Select Save Directory} 
#wv_press_button {Select Save Directory} {} {Open} 
#wv_press_button {Select Save Directory} {} {Open} 
#Current absolute path is  /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/synopsys_custom
wv_select_file_dialog {Select Save Directory} {csv_reports} 
wv_select_dialog {rsSaveResultsDlg} 
wv_press_button {rsSaveResultsDlg} {} {rsSavePB} 
#[21:22:34.040] I| Created new database /home/sfallas_II_2024_vlsi/simulation/basic_cells,flip_flop_test_delays,schematic/post_results.db
wv_message_box_accepted {WarningMsg} {} 
wv_select_dialog {rsSaveResultsDlg} 
wv_set_check {rsSaveResultsDlg} {} {rsSaveSimDataCheck} 0
wv_press_button {rsSaveResultsDlg} {} {rsSavePB} 
wv_message_box_accepted {WarningMsg} {} 
wv_select_dialog {rsSaveResultsDlg} 
wv_press_button {rsSaveResultsDlg} {} {rsCancelPB} 
wv_select_table_item {rsMainWG} {} {Consolidated.rsDetailTW} "110.39p" 1 4
wv_select_tree_item {rsMainWG} {} {pRsTree} {Testbenches (history_1)(0)/FineSim_default(0)} {0} {+sep=/}
wv_select_tree_item {rsMainWG} {} {rsSubFilterTree} {tdc:tranMeasure(5)} {0} {+sep=/}
wv_press_button {rsMainWG} {} {FineSim_default_Measurements.rsPlotOutputsPB} 
#sx_exit#
