

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 23:33:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184894840|  184894840|  1.849 sec|  1.849 sec|  184894840|  184894840|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                       |                            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_576  |conv1_Pipeline_OUT_ROW_COL  |  1254652|  1254652|  12.547 ms|  12.547 ms|  1254652|  1254652|       no|
        |grp_conv1_Pipeline_CLEAR_BH_BW_fu_596  |conv1_Pipeline_CLEAR_BH_BW  |    30602|    30602|   0.306 ms|   0.306 ms|    30602|    30602|       no|
        |grp_conv1_Pipeline_RELU_fu_604         |conv1_Pipeline_RELU         |      257|      257|   2.570 us|   2.570 us|      257|      257|       no|
        |grp_conv1_Pipeline_3_fu_615            |conv1_Pipeline_3            |      258|      258|   2.580 us|   2.580 us|      258|      258|       no|
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                   |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW         |  184894839|  184894839|  10876167|          -|          -|    17|        no|
        | + BH              |      77924|      77924|      3388|          -|          -|    23|        no|
        |  ++ PAD           |         52|         52|        13|          -|          -|     4|        no|
        |  ++ BH.2          |       3315|       3315|        13|          -|          -|   255|        no|
        | + TILE_OUT        |   10798232|   10798232|   1349779|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |       2176|       2176|       272|          -|          -|     8|        no|
        |   +++ K           |        270|        270|        30|          -|          -|     9|        no|
        |    ++++ K.1       |         28|         28|         3|          -|          -|     9|        no|
        |  ++ EXPORT        |      62344|      62344|      7793|          -|          -|     8|        no|
        |   +++ BH          |       7785|       7785|       519|          -|          -|    15|        no|
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    871|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   90|    5830|  13346|    -|
|Memory           |       69|    -|      72|    138|    0|
|Multiplexer      |        -|    -|       -|   1275|    -|
|Register         |        -|    -|     709|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       69|   90|    6611|  15630|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       15|   25|       4|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |grp_conv1_Pipeline_3_fu_615            |conv1_Pipeline_3            |        0|   0|    47|     88|    0|
    |grp_conv1_Pipeline_CLEAR_BH_BW_fu_596  |conv1_Pipeline_CLEAR_BH_BW  |        0|   0|    46|    270|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_576  |conv1_Pipeline_OUT_ROW_COL  |        0|  88|  5396|  12694|    0|
    |grp_conv1_Pipeline_RELU_fu_604         |conv1_Pipeline_RELU         |        0|   0|   103|    185|    0|
    |mul_6ns_19ns_24_1_1_U177               |mul_6ns_19ns_24_1_1         |        0|   1|     0|      6|    0|
    |mul_9ns_11ns_19_1_1_U176               |mul_9ns_11ns_19_1_1         |        0|   1|     0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U174           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U175           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                                  |                            |        0|  90|  5830|  13346|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |                                        Memory                                        |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U                     |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi  |       30|   0|   0|    0|  15360|   32|     1|       491520|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U                       |conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi  |       30|   0|   0|    0|  15360|   32|     1|       491520|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEbkb  |        3|   0|   0|    0|   2024|   24|     1|        48576|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3_U  |conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg  |        0|  24|  46|    0|    243|   12|     1|         2916|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                                                                                 |                                                                                  |       69|  72| 138|    0|  37521|  172|     8|      1137516|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_776_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln101_2_fu_890_p2          |         +|   0|  0|  18|          11|          11|
    |add_ln101_fu_801_p2            |         +|   0|  0|  71|          64|          10|
    |add_ln115_1_fu_1028_p2         |         +|   0|  0|  15|           8|           5|
    |add_ln115_2_fu_1107_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln115_fu_1040_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln117_fu_1101_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln134_fu_1164_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln135_1_fu_1280_p2         |         +|   0|  0|  14|           7|           7|
    |add_ln135_fu_1270_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln29_fu_1018_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln33_1_fu_1008_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln33_fu_1218_p2            |         +|   0|  0|  14|           7|           4|
    |add_ln88_1_fu_665_p2           |         +|   0|  0|  18|          11|           7|
    |add_ln88_fu_681_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln92_1_fu_697_p2           |         +|   0|  0|  17|          10|          10|
    |add_ln92_fu_687_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln98_fu_868_p2             |         +|   0|  0|  10|           3|           1|
    |arrayidx36612_sum_i_fu_917_p2  |         +|   0|  0|  16|           9|           3|
    |empty_397_fu_911_p2            |         +|   0|  0|  15|           8|           1|
    |empty_400_fu_957_p2            |         +|   0|  0|  18|          11|          11|
    |empty_404_fu_1078_p2           |         +|   0|  0|  15|           8|           8|
    |empty_406_fu_1089_p2           |         +|   0|  0|  15|           8|           8|
    |empty_407_fu_1131_p2           |         +|   0|  0|  15|           8|           8|
    |empty_408_fu_1142_p2           |         +|   0|  0|  12|           4|           1|
    |empty_410_fu_1174_p2           |         +|   0|  0|  13|           6|           6|
    |empty_412_fu_1203_p2           |         +|   0|  0|  64|          64|          64|
    |grp_fu_880_p0                  |         +|   0|  0|  16|           9|           9|
    |tmp3_fu_1198_p2                |         +|   0|  0|  64|          64|          64|
    |empty_402_fu_992_p2            |         -|   0|  0|  26|          19|          19|
    |sub_ln100_fu_766_p2            |         -|   0|  0|  27|          20|          20|
    |sub_ln135_fu_1240_p2           |         -|   0|  0|  14|           7|           7|
    |ap_block_state60               |       and|   0|  0|   2|           1|           1|
    |exitcond2966_fu_905_p2         |      icmp|   0|  0|  15|           8|           2|
    |exitcond3028_fu_1136_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln115_1_fu_1113_p2        |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln115_fu_1034_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln117_fu_1095_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln134_fu_1158_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln135_fu_1264_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln29_fu_655_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln33_fu_1002_p2           |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln56_fu_710_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln88_fu_675_p2            |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln98_fu_862_p2            |      icmp|   0|  0|  12|           3|           4|
    |or_ln55_fu_732_p2              |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_738_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln115_fu_1119_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_724_p3          |    select|   0|  0|   8|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 871|         540|         428|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                            | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                    |  401|         75|    1|         75|
    |bh_1_reg_565                                                                                 |    9|          2|    4|          8|
    |bh_reg_429                                                                                   |    9|          2|    5|         10|
    |bout_1_reg_553                                                                               |    9|          2|    4|          8|
    |bout_reg_497                                                                                 |    9|          2|    4|          8|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0                     |   26|          5|   14|         70|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1                     |   14|          3|   14|         42|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0                          |   26|          5|    1|          5|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1                          |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d0                           |   20|          4|   32|        128|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we0                          |   20|          4|    1|          4|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1                          |    9|          2|    1|          2|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0                       |   26|          5|   14|         70|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1                       |   14|          3|   14|         42|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0                            |   26|          5|    1|          5|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1                            |   14|          3|    1|          3|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d0                             |   20|          4|   32|        128|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we0                            |   20|          4|    1|          4|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1                            |    9|          2|    1|          2|
    |h_fu_244                                                                                     |    9|          2|    8|         16|
    |i1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |i1_blk_n_R                                                                                   |    9|          2|    1|          2|
    |i2_blk_n_AW                                                                                  |    9|          2|    1|          2|
    |i2_blk_n_B                                                                                   |    9|          2|    1|          2|
    |indvar_reg_474                                                                               |    9|          2|    4|          8|
    |k_reg_531                                                                                    |    9|          2|    4|          8|
    |loop_index_i268_reg_542                                                                      |    9|          2|    4|          8|
    |loop_index_i_reg_463                                                                         |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                                              |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                                                                               |   14|          3|   32|         96|
    |m_axi_i2_AWADDR                                                                              |   14|          3|   64|        192|
    |m_axi_i2_AWBURST                                                                             |    9|          2|    2|          4|
    |m_axi_i2_AWCACHE                                                                             |    9|          2|    4|          8|
    |m_axi_i2_AWID                                                                                |    9|          2|    1|          2|
    |m_axi_i2_AWLEN                                                                               |   14|          3|   32|         96|
    |m_axi_i2_AWLOCK                                                                              |    9|          2|    2|          4|
    |m_axi_i2_AWPROT                                                                              |    9|          2|    3|          6|
    |m_axi_i2_AWQOS                                                                               |    9|          2|    4|          8|
    |m_axi_i2_AWREGION                                                                            |    9|          2|    4|          8|
    |m_axi_i2_AWSIZE                                                                              |    9|          2|    3|          6|
    |m_axi_i2_AWUSER                                                                              |    9|          2|    1|          2|
    |m_axi_i2_AWVALID                                                                             |   14|          3|    1|          3|
    |m_axi_i2_BREADY                                                                              |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                                              |    9|          2|    1|          2|
    |out_reg_485                                                                                  |    9|          2|    7|         14|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_address0  |   14|          3|   11|         33|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_address0  |   20|          4|   11|         44|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_d0        |   14|          3|   24|         72|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3_address1  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4_address1  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5_address1  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_address0  |   20|          4|   11|         44|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_d0        |   14|          3|   24|         72|
    |p_reg_452                                                                                    |    9|          2|    3|          6|
    |phi_mul4851_reg_508                                                                          |    9|          2|    8|         16|
    |phi_mul_reg_440                                                                              |    9|          2|   11|         22|
    |phi_urem_reg_519                                                                             |    9|          2|    4|          8|
    |w1_blk_n_AR                                                                                  |    9|          2|    1|          2|
    |w1_blk_n_R                                                                                   |    9|          2|    1|          2|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                        | 1275|        261|  549|       1750|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln115_1_reg_1410                                                                            |   8|   0|    8|          0|
    |add_ln115_reg_1418                                                                              |   4|   0|    4|          0|
    |add_ln117_reg_1440                                                                              |   4|   0|    4|          0|
    |add_ln134_reg_1489                                                                              |   4|   0|    4|          0|
    |add_ln135_1_reg_1534                                                                            |   7|   0|    7|          0|
    |add_ln135_reg_1529                                                                              |   4|   0|    4|          0|
    |add_ln33_1_reg_1400                                                                             |   4|   0|    4|          0|
    |add_ln33_reg_1505                                                                               |   7|   0|    7|          0|
    |add_ln88_1_reg_1320                                                                             |  11|   0|   11|          0|
    |add_ln88_reg_1328                                                                               |   5|   0|    5|          0|
    |add_ln98_reg_1358                                                                               |   3|   0|    3|          0|
    |ap_CS_fsm                                                                                       |  74|   0|   74|          0|
    |bh_1_reg_565                                                                                    |   4|   0|    4|          0|
    |bh_reg_429                                                                                      |   5|   0|    5|          0|
    |bout_1_reg_553                                                                                  |   4|   0|    4|          0|
    |bout_reg_497                                                                                    |   4|   0|    4|          0|
    |empty_397_reg_1371                                                                              |   8|   0|    8|          0|
    |empty_398_reg_1385                                                                              |  24|   0|   24|          0|
    |empty_403_reg_1423                                                                              |   4|   0|    8|          4|
    |empty_406_reg_1432                                                                              |   8|   0|    8|          0|
    |empty_407_reg_1450                                                                              |   8|   0|    8|          0|
    |empty_408_reg_1459                                                                              |   4|   0|    4|          0|
    |empty_409_reg_1479                                                                              |  12|   0|   12|          0|
    |exitcond3028_reg_1455                                                                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_3_fu_615_ap_start_reg                                                        |   1|   0|    1|          0|
    |grp_conv1_Pipeline_CLEAR_BH_BW_fu_596_ap_start_reg                                              |   1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_576_ap_start_reg                                              |   1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_604_ap_start_reg                                                     |   1|   0|    1|          0|
    |h_fu_244                                                                                        |   8|   0|    8|          0|
    |i1_addr_1_reg_1339                                                                              |  64|   0|   64|          0|
    |i1_addr_reg_1333                                                                                |  64|   0|   64|          0|
    |indvar_reg_474                                                                                  |   4|   0|    4|          0|
    |k_reg_531                                                                                       |   4|   0|    4|          0|
    |loop_index_i268_reg_542                                                                         |   4|   0|    4|          0|
    |loop_index_i_reg_463                                                                            |   8|   0|    8|          0|
    |out_reg_485                                                                                     |   7|   0|    7|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469_reg_1464  |   8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470_reg_1469  |   8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471_reg_1474  |   8|   0|    8|          0|
    |p_cast_reg_1381                                                                                 |   2|   0|    2|          0|
    |p_reg_452                                                                                       |   3|   0|    3|          0|
    |phi_mul4851_reg_508                                                                             |   8|   0|    8|          0|
    |phi_mul_reg_440                                                                                 |  11|   0|   11|          0|
    |phi_urem_reg_519                                                                                |   4|   0|    4|          0|
    |sext_ln33_1_reg_1392                                                                            |  62|   0|   64|          2|
    |shl_ln7_reg_1515                                                                                |  10|   0|   30|         20|
    |sub_ln135_reg_1510                                                                              |   7|   0|    7|          0|
    |trunc_ln100_reg_1345                                                                            |  24|   0|   24|          0|
    |trunc_ln101_reg_1350                                                                            |  24|   0|   24|          0|
    |trunc_ln115_reg_1428                                                                            |   2|   0|    2|          0|
    |trunc_ln130_reg_1405                                                                            |   6|   0|    6|          0|
    |trunc_ln3_reg_1499                                                                              |  62|   0|   62|          0|
    |w1_addr_reg_1303                                                                                |  64|   0|   64|          0|
    |zext_ln131_reg_1315                                                                             |   8|   0|   10|          2|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 709|   0|  737|         28|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   16|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   16|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   14|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   10|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 48 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 3 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 35 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 2 
57 --> 62 58 
58 --> 59 57 
59 --> 60 
60 --> 61 58 
61 --> 59 
62 --> 63 
63 --> 64 74 
64 --> 65 
65 --> 66 69 
66 --> 67 
67 --> 68 
68 --> 65 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 63 
74 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 75 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_14, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_13, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_25, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 80 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 81 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 82 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:33]   --->   Operation 83 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:33]   --->   Operation 84 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:33]   --->   Operation 85 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv1_weights_read, i32 1, i32 63" [src/conv1.cpp:33]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i63 %trunc_ln" [src/conv1.cpp:33]   --->   Operation 87 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 %sext_ln33" [src/conv1.cpp:33]   --->   Operation 88 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 0, i8 %h" [src/conv1.cpp:29]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 90 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:29]   --->   Operation 91 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %TILE_OUT.split, void %for.end152" [src/conv1.cpp:29]   --->   Operation 93 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h_4" [src/conv1.cpp:131->src/conv1.cpp:64]   --->   Operation 94 'zext' 'zext_ln131' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:29]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:29]   --->   Operation 96 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln88 = br void %PAD.i" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 97 'br' 'br_ln88' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/conv1.cpp:67]   --->   Operation 98 'ret' 'ret_ln67' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln88, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 99 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 %add_ln88_1, void %for.inc42.i, i11 0, void %TILE_OUT.split" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln88_1 = add i11 %phi_mul, i11 88" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 101 'add' 'add_ln88_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %bh" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 102 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln88 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 103 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln88 = add i5 %bh, i5 1" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 104 'add' 'add_ln88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %PAD.i.split, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 105 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln92 = add i6 %zext_ln88, i6 60" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 106 'add' 'add_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i6 %add_ln92" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 107 'sext' 'sext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln92_1 = add i10 %sext_ln92, i10 %zext_ln131" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 108 'add' 'add_ln92_1' <Predicate = (!icmp_ln88)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 109 'bitselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln92_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 110 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln88)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 111 'bitselect' 'tmp_293' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_293, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 112 'select' 'select_ln55' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 113 'or' 'or_ln55' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln92_1" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 114 'select' 'hclamp' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln100_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 116 'bitconcatenate' 'shl_ln100_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i12 %shl_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 117 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.89ns)   --->   "%sub_ln100 = sub i20 %shl_ln, i20 %sext_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 118 'sub' 'sub_ln100' <Predicate = (!icmp_ln88)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i20 %sub_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 119 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %sext_ln100_2, i64 %input_ftmap_read" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 120 'add' 'add_ln100' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100, i32 2, i32 63" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 121 'partselect' 'trunc_ln100_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 122 'sext' 'sext_ln100' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 123 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %add_ln100, i64 1016" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 124 'add' 'add_ln101' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101, i32 2, i32 63" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 125 'partselect' 'trunc_ln101_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i62 %trunc_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 126 'sext' 'sext_ln101' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 127 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 128 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 128 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 129 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 130 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 130 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 131 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 132 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 133 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 133 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 134 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 135 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 135 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 136 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 137 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 137 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 138 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 139 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 139 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 140 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 141 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 141 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 142 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 142 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i1_addr" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 143 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %i1_addr_read_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 144 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 145 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 147 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i1_addr_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 148 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %i1_addr_1_read" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 149 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.42ns)   --->   "%br_ln98 = br void %for.inc.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 150 'br' 'br_ln98' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.16>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln98, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 151 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_187_cast = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %phi_mul, i32 3, i32 10" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 152 'partselect' 'tmp_187_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_188 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_187_cast, i3 %p" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 153 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %tmp_188" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 154 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 155 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %p" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 156 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.67ns)   --->   "%icmp_ln98 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 157 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.67ns)   --->   "%add_ln98 = add i3 %p, i3 1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 158 'add' 'add_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 159 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.77ns)   --->   "%add_ln101_1 = add i9 %zext_ln98, i9 259" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 160 'add' 'add_ln101_1' <Predicate = (!icmp_ln98)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [13/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 161 'urem' 'urem_ln101' <Predicate = (!icmp_ln98)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln100 = store i24 %trunc_ln100, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 162 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 163 [12/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 163 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.39>
ST_16 : Operation 164 [11/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 164 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 165 [10/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 165 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.39>
ST_18 : Operation 166 [9/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 166 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 167 [8/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 167 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 168 [7/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 168 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 169 [6/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 169 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 170 [5/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 170 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 171 [4/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 171 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 172 [3/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 172 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 173 [2/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 173 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 175 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 176 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %urem_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 177 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln101_2 = add i11 %phi_mul, i11 %zext_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 178 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 179 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 180 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln101 = store i24 %trunc_ln101, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 181 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 182 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 183 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 184 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 185 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 186 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 187 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 188 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 189 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 190 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 191 [1/1] (0.42ns)   --->   "%br_ln105 = br void %load-store-loop.i" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 191 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 35 <SV = 22> <Delay = 2.90>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_397, void %.exit"   --->   Operation 192 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 193 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.76ns)   --->   "%exitcond2966 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 194 'icmp' 'exitcond2966' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 195 [1/1] (0.76ns)   --->   "%empty_397 = add i8 %loop_index_i, i8 1"   --->   Operation 195 'add' 'empty_397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2966, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 197 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond2966)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [13/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 198 'urem' 'empty_399' <Predicate = (!exitcond2966)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast = zext i9 %arrayidx36612_sum_i"   --->   Operation 199 'zext' 'arrayidx36612_sum_i_cast' <Predicate = (!exitcond2966)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (2.14ns)   --->   "%mul = mul i19 %arrayidx36612_sum_i_cast, i19 745"   --->   Operation 200 'mul' 'mul' <Predicate = (!exitcond2966)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul, i32 16, i32 17"   --->   Operation 201 'partselect' 'p_cast' <Predicate = (!exitcond2966)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln88 = br void %PAD.i" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 202 'br' 'br_ln88' <Predicate = (exitcond2966)> <Delay = 0.00>

State 36 <SV = 23> <Delay = 7.30>
ST_36 : Operation 203 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %i1_addr" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 203 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%empty_398 = trunc i32 %i1_addr_read" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 204 'trunc' 'empty_398' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 205 [12/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 205 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 1.39>
ST_37 : Operation 206 [11/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 206 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 1.39>
ST_38 : Operation 207 [10/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 207 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 1.39>
ST_39 : Operation 208 [9/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 208 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 1.39>
ST_40 : Operation 209 [8/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 209 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 1.39>
ST_41 : Operation 210 [7/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 210 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 1.39>
ST_42 : Operation 211 [6/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 211 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 1.39>
ST_43 : Operation 212 [5/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 212 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 1.39>
ST_44 : Operation 213 [4/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 213 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 1.39>
ST_45 : Operation 214 [3/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 214 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 1.39>
ST_46 : Operation 215 [2/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 215 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 3.42>
ST_47 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 217 [1/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 217 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast4960 = zext i9 %empty_399"   --->   Operation 218 'zext' 'p_cast4960' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.79ns)   --->   "%empty_400 = add i11 %phi_mul, i11 %p_cast4960" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 219 'add' 'empty_400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast4966 = zext i11 %empty_400" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 220 'zext' 'p_cast4966' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast4966" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 221 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4966" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 222 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4966" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 223 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1"   --->   Operation 224 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_47 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 225 'store' 'store_ln100' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 226 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_47 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 227 'store' 'store_ln100' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 228 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_47 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 229 'store' 'store_ln100' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 230 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 231 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 3> <Delay = 7.30>
ST_48 : Operation 232 [8/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 232 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 4> <Delay = 7.30>
ST_49 : Operation 233 [7/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 233 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 5> <Delay = 7.30>
ST_50 : Operation 234 [6/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 234 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 6> <Delay = 7.30>
ST_51 : Operation 235 [5/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 235 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 7> <Delay = 7.30>
ST_52 : Operation 236 [4/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 236 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 8> <Delay = 7.30>
ST_53 : Operation 237 [3/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 237 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 9> <Delay = 7.30>
ST_54 : Operation 238 [2/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 238 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 10> <Delay = 7.30>
ST_55 : Operation 239 [1/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 239 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_4, i10 0" [src/conv1.cpp:29]   --->   Operation 240 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i18 %p_shl2" [src/conv1.cpp:29]   --->   Operation 241 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_4, i2 0" [src/conv1.cpp:29]   --->   Operation 242 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i10 %p_shl3" [src/conv1.cpp:29]   --->   Operation 243 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 244 [1/1] (0.87ns)   --->   "%empty_402 = sub i19 %p_shl2_cast, i19 %p_shl3_cast" [src/conv1.cpp:29]   --->   Operation 244 'sub' 'empty_402' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i19 %empty_402" [src/conv1.cpp:33]   --->   Operation 245 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (0.42ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 246 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 56 <SV = 11> <Delay = 1.22>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln33_1, void %for.body8.i.i.preheader, i4 0, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv1.cpp:33]   --->   Operation 247 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln33, void %for.body8.i.i.preheader, i7 0, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv1.cpp:33]   --->   Operation 248 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvar, i4 8" [src/conv1.cpp:33]   --->   Operation 249 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 250 [1/1] (0.79ns)   --->   "%add_ln33_1 = add i4 %indvar, i4 1" [src/conv1.cpp:33]   --->   Operation 250 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %OUT.split, void %for.inc147" [src/conv1.cpp:33]   --->   Operation 251 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i7 %out" [src/conv1.cpp:130->src/conv1.cpp:64]   --->   Operation 252 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:33]   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:33]   --->   Operation 254 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (0.42ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 255 'br' 'br_ln115' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_56 : Operation 256 [1/1] (0.76ns)   --->   "%add_ln29 = add i8 %h_4, i8 15" [src/conv1.cpp:29]   --->   Operation 256 'add' 'add_ln29' <Predicate = (icmp_ln33)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %h" [src/conv1.cpp:29]   --->   Operation 257 'store' 'store_ln29' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_56 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 258 'br' 'br_ln29' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 57 <SV = 12> <Delay = 0.79>
ST_57 : Operation 259 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln115, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 259 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 260 [1/1] (0.00ns)   --->   "%phi_mul4851 = phi i8 %add_ln115_1, void %for.inc23.i, i8 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 260 'phi' 'phi_mul4851' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 261 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %select_ln115, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 261 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 262 [1/1] (0.76ns)   --->   "%add_ln115_1 = add i8 %phi_mul4851, i8 22" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 262 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 263 [1/1] (0.79ns)   --->   "%icmp_ln115 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 263 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 264 [1/1] (0.79ns)   --->   "%add_ln115 = add i4 %bout, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 264 'add' 'add_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %IN.i.split, void %for.body104.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 265 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 266 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 266 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 267 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul4851, i32 6, i32 7" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 268 'partselect' 'tmp_294' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_295 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_294, i1 0, i2 %tmp_294" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 269 'bitconcatenate' 'tmp_295' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 270 [1/1] (0.00ns)   --->   "%empty_403 = zext i5 %tmp_295" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 270 'zext' 'empty_403' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %phi_urem" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 271 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 272 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 272 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_57 : Operation 273 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 273 'call' 'call_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 13> <Delay = 1.98>
ST_58 : Operation 274 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln117, void %for.inc.i271, i4 0, void %IN.i.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 274 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 275 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 275 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 276 [1/1] (0.78ns)   --->   "%empty_404 = add i8 %empty_403, i8 %k_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 276 'add' 'empty_404' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%empty_405 = shl i8 %empty_404, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 277 'shl' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 278 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_406 = add i8 %empty_405, i8 %empty_404" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 278 'add' 'empty_406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 279 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_eq  i4 %k, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 279 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 280 [1/1] (0.79ns)   --->   "%add_ln117 = add i4 %k, i4 1" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 280 'add' 'add_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc23.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 281 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_58 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 283 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_58 : Operation 284 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.i269" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 284 'br' 'br_ln121' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_58 : Operation 285 [1/1] (0.79ns)   --->   "%add_ln115_2 = add i4 %phi_urem, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 285 'add' 'add_ln115_2' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 286 [1/1] (0.79ns)   --->   "%icmp_ln115_1 = icmp_ult  i4 %add_ln115_2, i4 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 286 'icmp' 'icmp_ln115_1' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 287 [1/1] (0.39ns)   --->   "%select_ln115 = select i1 %icmp_ln115_1, i4 %add_ln115_2, i4 0" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 287 'select' 'select_ln115' <Predicate = (icmp_ln117)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 288 'br' 'br_ln115' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 59 <SV = 14> <Delay = 0.79>
ST_59 : Operation 289 [1/1] (0.00ns)   --->   "%loop_index_i268 = phi i4 0, void %for.body8.i.split, i4 %empty_408, void %.exit16"   --->   Operation 289 'phi' 'loop_index_i268' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 290 [1/1] (0.00ns)   --->   "%loop_index_i268_cast4961 = zext i4 %loop_index_i268"   --->   Operation 290 'zext' 'loop_index_i268_cast4961' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 291 [1/1] (0.76ns)   --->   "%empty_407 = add i8 %empty_406, i8 %loop_index_i268_cast4961" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 291 'add' 'empty_407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 292 [1/1] (0.79ns)   --->   "%exitcond3028 = icmp_eq  i4 %loop_index_i268, i4 9"   --->   Operation 292 'icmp' 'exitcond3028' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 293 [1/1] (0.79ns)   --->   "%empty_408 = add i4 %loop_index_i268, i4 1"   --->   Operation 293 'add' 'empty_408' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 15> <Delay = 7.30>
ST_60 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast4968 = zext i8 %empty_407" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 294 'zext' 'p_cast4968' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast4968" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 295 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast4968" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 296 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast4968" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 297 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3028, void %load-store-loop.i269.split, void %for.inc.i271"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 299 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond3028)> <Delay = 0.00>
ST_60 : Operation 300 [1/1] (7.30ns)   --->   "%w1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %w1_addr" [src/conv1.cpp:33]   --->   Operation 300 'read' 'w1_addr_read' <Predicate = (!exitcond3028)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 301 [1/1] (0.00ns)   --->   "%empty_409 = trunc i16 %w1_addr_read" [src/conv1.cpp:33]   --->   Operation 301 'trunc' 'empty_409' <Predicate = (!exitcond3028)> <Delay = 0.00>
ST_60 : Operation 302 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115, void %.case.219, i2 0, void %.case.017, i2 1, void %.case.118" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 302 'switch' 'switch_ln115' <Predicate = (!exitcond3028)> <Delay = 0.73>
ST_60 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 303 'br' 'br_ln117' <Predicate = (exitcond3028)> <Delay = 0.00>

State 61 <SV = 16> <Delay = 0.67>
ST_61 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470" [src/conv1.cpp:33]   --->   Operation 304 'store' 'store_ln33' <Predicate = (trunc_ln115 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_61 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 305 'br' 'br_ln0' <Predicate = (trunc_ln115 == 1)> <Delay = 0.00>
ST_61 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469" [src/conv1.cpp:33]   --->   Operation 306 'store' 'store_ln33' <Predicate = (trunc_ln115 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_61 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 307 'br' 'br_ln0' <Predicate = (trunc_ln115 == 0)> <Delay = 0.00>
ST_61 : Operation 308 [1/1] (0.67ns)   --->   "%store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471" [src/conv1.cpp:33]   --->   Operation 308 'store' 'store_ln33' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_61 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit16"   --->   Operation 309 'br' 'br_ln0' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.00>
ST_61 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i269"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 13> <Delay = 0.42>
ST_62 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 312 [1/1] (0.42ns)   --->   "%br_ln134 = br void %BH.i" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 312 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 63 <SV = 14> <Delay = 4.09>
ST_63 : Operation 313 [1/1] (0.00ns)   --->   "%bout_1 = phi i4 %add_ln134, void %for.inc48.i, i4 0, void %for.body104.preheader" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 313 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 314 [1/1] (0.79ns)   --->   "%icmp_ln134 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 314 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 315 [1/1] (0.79ns)   --->   "%add_ln134 = add i4 %bout_1, i4 1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 315 'add' 'add_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %BH.i.split, void %for.body8.i.i.preheader" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 316 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i4 %bout_1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 317 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 318 [1/1] (0.78ns)   --->   "%empty_410 = add i6 %zext_ln134, i6 %trunc_ln130" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 318 'add' 'empty_410' <Predicate = (!icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%p_cast16 = zext i6 %empty_410" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 319 'zext' 'p_cast16' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast8 = zext i6 %empty_410" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 320 'zext' 'p_cast8' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 321 [1/1] (2.49ns)   --->   "%empty_411 = mul i24 %p_cast8, i24 260100" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 321 'mul' 'empty_411' <Predicate = (!icmp_ln134)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast17 = zext i24 %empty_411" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 322 'zext' 'p_cast17' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i64 %p_cast17, i64 %output_ftmap_read" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 323 'add' 'tmp3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 324 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_412 = add i64 %tmp3, i64 %sext_ln33_1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 324 'add' 'empty_412' <Predicate = (!icmp_ln134)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 325 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i10 %conv1_biases, i64 0, i64 %p_cast16" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 325 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 326 [2/2] (0.67ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 326 'load' 'conv1_biases_load' <Predicate = (!icmp_ln134)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_412, i32 2, i32 63" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 327 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 328 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 328 'call' 'call_ln0' <Predicate = (icmp_ln134)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 329 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %out, i7 8" [src/conv1.cpp:33]   --->   Operation 329 'add' 'add_ln33' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 7.30>
ST_64 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %bout_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 330 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i4 %bout_1" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 331 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_231_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln141, i4 0" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 332 'bitconcatenate' 'tmp_231_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 333 [1/1] (0.77ns)   --->   "%sub_ln135 = sub i7 %tmp_231_cast, i7 %zext_ln135" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 333 'sub' 'sub_ln135' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 335 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 336 [1/2] (0.67ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 336 'load' 'conv1_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_64 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %conv1_biases_load, i20 0" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 337 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i62 %trunc_ln3" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 338 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 339 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln135" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 339 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 340 [1/1] (7.30ns)   --->   "%empty_413 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 3825" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 340 'writereq' 'empty_413' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 341 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 341 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 65 <SV = 16> <Delay = 2.03>
ST_65 : Operation 342 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 %add_ln135, void %RELU.i.split, i4 0, void %BH.i.split" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 342 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 343 [1/1] (0.79ns)   --->   "%icmp_ln135 = icmp_eq  i4 %bh_1, i4 15" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 343 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 344 [1/1] (0.79ns)   --->   "%add_ln135 = add i4 %bh_1, i4 1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 344 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %RELU.i.split, void %for.inc48.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 345 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i4 %bh_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 346 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_65 : Operation 347 [1/1] (0.77ns)   --->   "%add_ln135_1 = add i7 %sub_ln135, i7 %zext_ln135_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 347 'add' 'add_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 348 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i30 %shl_ln7, i30 %shl_ln7, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 348 'call' 'call_ln135' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 17> <Delay = 0.00>
ST_66 : Operation 349 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i30 %shl_ln7, i30 %shl_ln7, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 349 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 18> <Delay = 1.23>
ST_67 : Operation 350 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln135_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 350 'call' 'call_ln135' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 19> <Delay = 0.00>
ST_68 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 352 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln135_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 353 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 354 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 69 <SV = 17> <Delay = 7.30>
ST_69 : Operation 355 [5/5] (7.30ns)   --->   "%empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 355 'writeresp' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 18> <Delay = 7.30>
ST_70 : Operation 356 [4/5] (7.30ns)   --->   "%empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 356 'writeresp' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 19> <Delay = 7.30>
ST_71 : Operation 357 [3/5] (7.30ns)   --->   "%empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 357 'writeresp' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 20> <Delay = 7.30>
ST_72 : Operation 358 [2/5] (7.30ns)   --->   "%empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 358 'writeresp' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 21> <Delay = 7.30>
ST_73 : Operation 359 [1/5] (7.30ns)   --->   "%empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 359 'writeresp' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln134 = br void %BH.i" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 360 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 74 <SV = 15> <Delay = 0.00>
ST_74 : Operation 361 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 361 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 362 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                                                                                     (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0                                                                     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                                     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                                     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                                     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln24                                                                      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln24                                                                      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln24                                                                      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read                                                                     (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
conv1_weights_read                                                                    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read                                                                      (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln                                                                              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33                                                                             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_addr                                                                               (getelementptr    ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln29                                                                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
h_4                                                                                   (load             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln29                                                                             (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln29                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131                                                                            (zext             ) [ 000111111111111111111111111111111111111111111111000000000000000000000000000]
speclooptripcount_ln29                                                                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln29                                                                     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln67                                                                              (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bh                                                                                    (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul                                                                               (phi              ) [ 000111111111111111111111111000000000111111111111000000000000000000000000000]
add_ln88_1                                                                            (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln88                                                                             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln88                                                                             (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln88                                                                              (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln88                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92                                                                              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92                                                                             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_1                                                                            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                                   (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                                                                             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_293                                                                               (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln55                                                                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln55                                                                               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
hclamp                                                                                (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                                                                                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln100_1                                                                           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln100_1                                                                          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln100                                                                             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln100_2                                                                          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln100                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln100_1                                                                         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln100                                                                            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr                                                                               (getelementptr    ) [ 000011111111111111111111111111111111111111111111000000000000000000000000000]
add_ln101                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln101_1                                                                         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln101                                                                            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr_1                                                                             (getelementptr    ) [ 000011111111110000000000000000000000000000000000000000000000000000000000000]
i1_load_req                                                                           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr_read_1                                                                        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln100                                                                           (trunc            ) [ 000000000000011111111111111000000000000000000000000000000000000000000000000]
i1_load_1_req                                                                         (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln88                                                                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln88                                                                     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr_1_read                                                                        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln101                                                                           (trunc            ) [ 000000000000001111111111111000000000000000000000000000000000000000000000000]
br_ln98                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
p                                                                                     (phi              ) [ 000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_187_cast                                                                          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_188                                                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln100                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln98                                                                             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln98                                                                             (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln98                                                                              (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln98                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln101_1                                                                           (add              ) [ 000000000000000111111111111000000000000000000000000000000000000000000000000]
store_ln100                                                                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln98                                                                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln98                                                                     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln101                                                                            (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln101                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln101_2                                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln101_1                                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln101                                                                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty                                                                                 (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln105                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
loop_index_i                                                                          (phi              ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000]
loop_index_i_cast                                                                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2966                                                                          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_397                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i                                                                   (add              ) [ 000000000000000000000000000000000000111111111111000000000000000000000000000]
arrayidx36612_sum_i_cast                                                              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                                                                                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                                                                                (partselect       ) [ 000000000000000000000000000000000000111111111111000000000000000000000000000]
br_ln88                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
i1_addr_read                                                                          (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_398                                                                             (trunc            ) [ 000000000000000000000000000000000000011111111111000000000000000000000000000]
speclooptripcount_ln0                                                                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_399                                                                             (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4960                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_400                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4966                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln0                                                                            (switch           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln100                                                                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln100                                                                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln100                                                                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_401                                                                             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2                                                                                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2_cast                                                                           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl3                                                                                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl3_cast                                                                           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_402                                                                             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33_1                                                                           (sext             ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111]
br_ln33                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
indvar                                                                                (phi              ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000]
out                                                                                   (phi              ) [ 000000000000000000000000000000000000000000000000000000001111111111111111110]
icmp_ln33                                                                             (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln33_1                                                                            (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln33                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln130                                                                           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000111111111111111110]
speclooptripcount_ln33                                                                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33                                                                     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln29                                                                              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29                                                                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                                                                               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bout                                                                                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000]
phi_mul4851                                                                           (phi              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000]
phi_urem                                                                              (phi              ) [ 000000000000000000000000000000000000000000000000000000000111110000000000000]
add_ln115_1                                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln115                                                                            (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln115                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln115                                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln115                                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln115                                                                    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_294                                                                               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_295                                                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_403                                                                             (zext             ) [ 000000000000000000000000000000000000000000000000000000000011110000000000000]
trunc_ln115                                                                           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000011110000000000000]
br_ln117                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
k                                                                                     (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000]
k_cast                                                                                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_404                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_405                                                                             (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_406                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000001110000000000000]
icmp_ln117                                                                            (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln117                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln117                                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln117                                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln117                                                                    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln121                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln115_2                                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln115_1                                                                          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln115                                                                          (select           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln115                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
loop_index_i268                                                                       (phi              ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000]
loop_index_i268_cast4961                                                              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_407                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000]
exitcond3028                                                                          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000]
empty_408                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
p_cast4968                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0                                                                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_addr_read                                                                          (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_409                                                                             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
switch_ln115                                                                          (switch           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln117                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln33                                                                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33                                                                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33                                                                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                                                (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                                                                              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln134                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
bout_1                                                                                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000110000000000]
icmp_ln134                                                                            (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln134                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln134                                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln134                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_410                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast16                                                                              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast8                                                                               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_411                                                                             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast17                                                                              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                                                                                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_412                                                                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_biases_addr                                                                     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000]
trunc_ln3                                                                             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000]
add_ln33                                                                              (add              ) [ 001111111111111111111111111111111111111111111111111111111000000000000000001]
zext_ln135                                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln141                                                                           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_231_cast                                                                          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln135                                                                             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000001111000000]
speclooptripcount_ln134                                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln134                                                                    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_biases_load                                                                     (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln7                                                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000001111000000]
sext_ln135                                                                            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i2_addr                                                                               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001111111110]
empty_413                                                                             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln135                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
bh_1                                                                                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000]
icmp_ln135                                                                            (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln135                                                                             (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln135                                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln135_1                                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln135_1                                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111000000]
call_ln135                                                                            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln135                                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln135                                                                    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln135                                                                            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln135                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_414                                                                             (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln134                                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                                                                              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                                                                               (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_CLEAR_BH_BW"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="h_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_ftmap_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv1_weights_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_ftmap_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_readreq_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_req/4 empty/27 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_readreq_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_1_req/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="9"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read_1/12 i1_addr_read/36 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i1_addr_1_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="10"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_1_read/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_readreq_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="3"/>
<pin id="296" dir="0" index="2" bw="14" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_401/48 "/>
</bind>
</comp>

<comp id="300" class="1004" name="w1_addr_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="15"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_addr_read/60 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_writeresp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="13" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_413/64 empty_414/69 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="11" slack="0"/>
<pin id="317" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="2"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/14 store_ln100/47 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="11" slack="0"/>
<pin id="330" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465/26 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="24" slack="11"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/26 store_ln100/47 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466/47 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="11" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467/47 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="11" slack="0"/>
<pin id="357" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468/47 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln100_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="11"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/47 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469/60 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470/60 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471/60 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln33_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="1"/>
<pin id="394" dir="0" index="4" bw="8" slack="1"/>
<pin id="395" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="12" slack="2147483647"/>
<pin id="397" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln33_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="1"/>
<pin id="403" dir="0" index="4" bw="8" slack="1"/>
<pin id="404" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="12" slack="2147483647"/>
<pin id="406" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln33_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="1"/>
<pin id="412" dir="0" index="4" bw="8" slack="1"/>
<pin id="413" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="12" slack="2147483647"/>
<pin id="415" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="416" class="1004" name="conv1_biases_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/63 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/63 "/>
</bind>
</comp>

<comp id="429" class="1005" name="bh_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="bh_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="phi_mul_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="1"/>
<pin id="442" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="phi_mul_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="1"/>
<pin id="454" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="1" slack="1"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="463" class="1005" name="loop_index_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="loop_index_i_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/35 "/>
</bind>
</comp>

<comp id="474" class="1005" name="indvar_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="indvar_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/56 "/>
</bind>
</comp>

<comp id="485" class="1005" name="out_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="out_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="1" slack="1"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/56 "/>
</bind>
</comp>

<comp id="497" class="1005" name="bout_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="bout_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/57 "/>
</bind>
</comp>

<comp id="508" class="1005" name="phi_mul4851_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4851 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="phi_mul4851_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4851/57 "/>
</bind>
</comp>

<comp id="519" class="1005" name="phi_urem_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="phi_urem_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="1" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/57 "/>
</bind>
</comp>

<comp id="531" class="1005" name="k_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="1"/>
<pin id="533" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="k_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/58 "/>
</bind>
</comp>

<comp id="542" class="1005" name="loop_index_i268_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="1"/>
<pin id="544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i268 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="loop_index_i268_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="4" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i268/59 "/>
</bind>
</comp>

<comp id="553" class="1005" name="bout_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="bout_1_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="1" slack="1"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/63 "/>
</bind>
</comp>

<comp id="565" class="1005" name="bh_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="bh_1_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="1" slack="1"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/65 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_conv1_Pipeline_OUT_ROW_COL_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="0" slack="0"/>
<pin id="578" dir="0" index="1" bw="12" slack="0"/>
<pin id="579" dir="0" index="2" bw="12" slack="0"/>
<pin id="580" dir="0" index="3" bw="12" slack="0"/>
<pin id="581" dir="0" index="4" bw="32" slack="0"/>
<pin id="582" dir="0" index="5" bw="24" slack="0"/>
<pin id="583" dir="0" index="6" bw="24" slack="0"/>
<pin id="584" dir="0" index="7" bw="24" slack="0"/>
<pin id="585" dir="0" index="8" bw="32" slack="0"/>
<pin id="586" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/57 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_conv1_Pipeline_CLEAR_BH_BW_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="0" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/63 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_conv1_Pipeline_RELU_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="7" slack="0"/>
<pin id="607" dir="0" index="2" bw="30" slack="1"/>
<pin id="608" dir="0" index="3" bw="30" slack="1"/>
<pin id="609" dir="0" index="4" bw="32" slack="0"/>
<pin id="610" dir="0" index="5" bw="32" slack="0"/>
<pin id="611" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/65 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_conv1_Pipeline_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="62" slack="4"/>
<pin id="619" dir="0" index="3" bw="7" slack="2"/>
<pin id="620" dir="0" index="4" bw="32" slack="0"/>
<pin id="621" dir="0" index="5" bw="32" slack="0"/>
<pin id="622" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/67 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="63" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln33_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="63" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="w1_addr_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln29_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="h_4_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_4/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln29_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln131_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln88_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln88_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln88_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="0" index="1" bw="5" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln88_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln92_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln92_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln92_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="1"/>
<pin id="700" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="0" index="2" bw="5" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln56_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_293_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_293/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln55_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="10" slack="0"/>
<pin id="727" dir="0" index="2" bw="10" slack="0"/>
<pin id="728" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln55_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="hclamp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="0"/>
<pin id="741" dir="0" index="2" bw="10" slack="0"/>
<pin id="742" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="shl_ln_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="20" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="shl_ln100_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="0" index="1" bw="10" slack="0"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100_1/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln100_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sub_ln100_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="20" slack="0"/>
<pin id="768" dir="0" index="1" bw="12" slack="0"/>
<pin id="769" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln100/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln100_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="20" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_2/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln100_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="20" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="2"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln100_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="62" slack="0"/>
<pin id="783" dir="0" index="1" bw="64" slack="0"/>
<pin id="784" dir="0" index="2" bw="3" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln100_1/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln100_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="62" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="i1_addr_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="0"/>
<pin id="797" dir="0" index="1" bw="64" slack="0"/>
<pin id="798" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln101_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="0" index="1" bw="11" slack="0"/>
<pin id="804" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln101_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="62" slack="0"/>
<pin id="809" dir="0" index="1" bw="64" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln101_1/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln101_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="62" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="i1_addr_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="0" index="1" bw="64" slack="0"/>
<pin id="824" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr_1/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="trunc_ln100_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln101_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_187_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="0" index="1" bw="11" slack="11"/>
<pin id="838" dir="0" index="2" bw="3" slack="0"/>
<pin id="839" dir="0" index="3" bw="5" slack="0"/>
<pin id="840" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_187_cast/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_188_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="3" slack="0"/>
<pin id="849" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_188/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln100_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln98_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln98_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="3" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln98_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/14 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln101_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="0" index="1" bw="9" slack="0"/>
<pin id="877" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/14 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln101/14 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln101_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/26 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln101_2_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="23"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_2/26 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln101_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/26 "/>
</bind>
</comp>

<comp id="901" class="1004" name="loop_index_i_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/35 "/>
</bind>
</comp>

<comp id="905" class="1004" name="exitcond2966_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2966/35 "/>
</bind>
</comp>

<comp id="911" class="1004" name="empty_397_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_397/35 "/>
</bind>
</comp>

<comp id="917" class="1004" name="arrayidx36612_sum_i_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="4" slack="0"/>
<pin id="920" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/35 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_399/35 "/>
</bind>
</comp>

<comp id="929" class="1004" name="arrayidx36612_sum_i_cast_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="0"/>
<pin id="931" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast/35 "/>
</bind>
</comp>

<comp id="933" class="1004" name="mul_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="0"/>
<pin id="935" dir="0" index="1" bw="11" slack="0"/>
<pin id="936" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/35 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="0"/>
<pin id="941" dir="0" index="1" bw="19" slack="0"/>
<pin id="942" dir="0" index="2" bw="6" slack="0"/>
<pin id="943" dir="0" index="3" bw="6" slack="0"/>
<pin id="944" dir="1" index="4" bw="2" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/35 "/>
</bind>
</comp>

<comp id="949" class="1004" name="empty_398_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_398/36 "/>
</bind>
</comp>

<comp id="953" class="1004" name="p_cast4960_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4960/47 "/>
</bind>
</comp>

<comp id="957" class="1004" name="empty_400_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="11" slack="32"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_400/47 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_cast4966_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="0"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4966/47 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_shl2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="18" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/55 "/>
</bind>
</comp>

<comp id="977" class="1004" name="p_shl2_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="18" slack="0"/>
<pin id="979" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/55 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_shl3_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/55 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_shl3_cast_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="0"/>
<pin id="990" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/55 "/>
</bind>
</comp>

<comp id="992" class="1004" name="empty_402_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="18" slack="0"/>
<pin id="994" dir="0" index="1" bw="10" slack="0"/>
<pin id="995" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_402/55 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln33_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="19" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/55 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln33_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="0"/>
<pin id="1004" dir="0" index="1" bw="4" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/56 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln33_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/56 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln130_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="0"/>
<pin id="1016" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/56 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln29_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1020" dir="0" index="1" bw="5" slack="0"/>
<pin id="1021" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/56 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="store_ln29_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="8" slack="11"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/56 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln115_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="6" slack="0"/>
<pin id="1031" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/57 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln115_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="0" index="1" bw="4" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/57 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="add_ln115_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/57 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_294_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="2" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="0" index="2" bw="4" slack="0"/>
<pin id="1050" dir="0" index="3" bw="4" slack="0"/>
<pin id="1051" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_294/57 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_295_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="0"/>
<pin id="1058" dir="0" index="1" bw="2" slack="0"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="0" index="3" bw="2" slack="0"/>
<pin id="1061" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_295/57 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="empty_403_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="0"/>
<pin id="1068" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_403/57 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="trunc_ln115_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/57 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="k_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/58 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="empty_404_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="1"/>
<pin id="1080" dir="0" index="1" bw="4" slack="0"/>
<pin id="1081" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_404/58 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="empty_405_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="0"/>
<pin id="1085" dir="0" index="1" bw="3" slack="0"/>
<pin id="1086" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_405/58 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="empty_406_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="0" index="1" bw="6" slack="0"/>
<pin id="1092" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_406/58 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="icmp_ln117_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="4" slack="0"/>
<pin id="1097" dir="0" index="1" bw="4" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/58 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln117_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/58 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln115_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="4" slack="1"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/58 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="icmp_ln115_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="4" slack="0"/>
<pin id="1115" dir="0" index="1" bw="4" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/58 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="select_ln115_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="4" slack="0"/>
<pin id="1122" dir="0" index="2" bw="4" slack="0"/>
<pin id="1123" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/58 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="loop_index_i268_cast4961_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="4" slack="0"/>
<pin id="1129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i268_cast4961/59 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="empty_407_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="0" index="1" bw="4" slack="0"/>
<pin id="1134" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_407/59 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="exitcond3028_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="0"/>
<pin id="1138" dir="0" index="1" bw="4" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3028/59 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="empty_408_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="4" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_408/59 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="p_cast4968_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="1"/>
<pin id="1150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4968/60 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="empty_409_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="0"/>
<pin id="1156" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_409/60 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="icmp_ln134_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="0"/>
<pin id="1160" dir="0" index="1" bw="4" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/63 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="add_ln134_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/63 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="zext_ln134_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="0"/>
<pin id="1172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/63 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="empty_410_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="0"/>
<pin id="1176" dir="0" index="1" bw="6" slack="3"/>
<pin id="1177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_410/63 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_cast16_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="0"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast16/63 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="p_cast8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="0"/>
<pin id="1186" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/63 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="empty_411_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="6" slack="0"/>
<pin id="1190" dir="0" index="1" bw="19" slack="0"/>
<pin id="1191" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_411/63 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_cast17_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="24" slack="0"/>
<pin id="1196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast17/63 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp3_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="24" slack="0"/>
<pin id="1200" dir="0" index="1" bw="64" slack="14"/>
<pin id="1201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/63 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="empty_412_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="64" slack="0"/>
<pin id="1205" dir="0" index="1" bw="19" slack="4"/>
<pin id="1206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_412/63 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln3_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="62" slack="0"/>
<pin id="1210" dir="0" index="1" bw="64" slack="0"/>
<pin id="1211" dir="0" index="2" bw="3" slack="0"/>
<pin id="1212" dir="0" index="3" bw="7" slack="0"/>
<pin id="1213" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/63 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln33_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="3"/>
<pin id="1220" dir="0" index="1" bw="5" slack="0"/>
<pin id="1221" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/63 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln135_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="4" slack="1"/>
<pin id="1226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/64 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="trunc_ln141_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="4" slack="1"/>
<pin id="1230" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/64 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_231_cast_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="0"/>
<pin id="1234" dir="0" index="1" bw="3" slack="0"/>
<pin id="1235" dir="0" index="2" bw="1" slack="0"/>
<pin id="1236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_231_cast/64 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="sub_ln135_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="7" slack="0"/>
<pin id="1242" dir="0" index="1" bw="4" slack="0"/>
<pin id="1243" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135/64 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="shl_ln7_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="30" slack="0"/>
<pin id="1248" dir="0" index="1" bw="10" slack="0"/>
<pin id="1249" dir="0" index="2" bw="1" slack="0"/>
<pin id="1250" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/64 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sext_ln135_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="62" slack="1"/>
<pin id="1256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/64 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="i2_addr_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="0"/>
<pin id="1259" dir="0" index="1" bw="64" slack="0"/>
<pin id="1260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/64 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="icmp_ln135_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="0"/>
<pin id="1266" dir="0" index="1" bw="4" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/65 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="add_ln135_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="0"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/65 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="zext_ln135_1_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="4" slack="0"/>
<pin id="1278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/65 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="add_ln135_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="7" slack="1"/>
<pin id="1282" dir="0" index="1" bw="4" slack="0"/>
<pin id="1283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/65 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="h_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="0"/>
<pin id="1288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1293" class="1005" name="output_ftmap_read_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="64" slack="14"/>
<pin id="1295" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1298" class="1005" name="input_ftmap_read_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="64" slack="2"/>
<pin id="1300" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1303" class="1005" name="w1_addr_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="3"/>
<pin id="1305" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="1315" class="1005" name="zext_ln131_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="10" slack="1"/>
<pin id="1317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln88_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="0"/>
<pin id="1322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="add_ln88_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="5" slack="0"/>
<pin id="1330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="i1_addr_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr "/>
</bind>
</comp>

<comp id="1339" class="1005" name="i1_addr_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="2"/>
<pin id="1341" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i1_addr_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="trunc_ln100_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="24" slack="2"/>
<pin id="1347" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln101_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="24" slack="13"/>
<pin id="1352" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="add_ln98_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="3" slack="0"/>
<pin id="1360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="add_ln101_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="9" slack="1"/>
<pin id="1365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="empty_397_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="0"/>
<pin id="1373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_397 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="arrayidx36612_sum_i_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="9" slack="1"/>
<pin id="1378" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx36612_sum_i "/>
</bind>
</comp>

<comp id="1381" class="1005" name="p_cast_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="2" slack="12"/>
<pin id="1383" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1385" class="1005" name="empty_398_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="24" slack="11"/>
<pin id="1387" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="empty_398 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="sext_ln33_1_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="64" slack="4"/>
<pin id="1394" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln33_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="add_ln33_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="4" slack="0"/>
<pin id="1402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="trunc_ln130_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="6" slack="3"/>
<pin id="1407" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="add_ln115_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="0"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="add_ln115_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="0"/>
<pin id="1420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="empty_403_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="1"/>
<pin id="1425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_403 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="trunc_ln115_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="2" slack="3"/>
<pin id="1430" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="empty_406_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="1"/>
<pin id="1434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_406 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="add_ln117_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="4" slack="0"/>
<pin id="1442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="select_ln115_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="4" slack="1"/>
<pin id="1447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="empty_407_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_407 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="exitcond3028_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="1"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3028 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="empty_408_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="4" slack="0"/>
<pin id="1461" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_408 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="1"/>
<pin id="1471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="empty_409_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="12" slack="1"/>
<pin id="1481" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_409 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="add_ln134_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="4" slack="0"/>
<pin id="1491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="conv1_biases_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="6" slack="1"/>
<pin id="1496" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="trunc_ln3_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="62" slack="1"/>
<pin id="1501" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="add_ln33_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="7" slack="1"/>
<pin id="1507" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="sub_ln135_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="7" slack="1"/>
<pin id="1512" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln135 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="shl_ln7_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="30" slack="1"/>
<pin id="1517" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln7 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="i2_addr_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="2"/>
<pin id="1523" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="1529" class="1005" name="add_ln135_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="4" slack="0"/>
<pin id="1531" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="add_ln135_1_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="7" slack="1"/>
<pin id="1536" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="116" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="116" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="118" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="118" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="146" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="291"><net_src comp="148" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="292"><net_src comp="160" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="298"><net_src comp="166" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="168" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="214" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="230" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="232" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="242" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="132" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="132" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="132" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="132" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="132" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="346" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="339" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="132" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="132" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="132" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="421"><net_src comp="8" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="132" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="455"><net_src comp="122" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="174" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="176" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="496"><net_src comp="489" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="500"><net_src comp="174" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="174" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="174" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="174" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="174" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="564"><net_src comp="557" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="568"><net_src comp="174" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="587"><net_src comp="202" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="588"><net_src comp="20" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="589"><net_src comp="22" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="590"><net_src comp="24" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="26" pin="0"/><net_sink comp="576" pin=4"/></net>

<net id="592"><net_src comp="14" pin="0"/><net_sink comp="576" pin=5"/></net>

<net id="593"><net_src comp="18" pin="0"/><net_sink comp="576" pin=6"/></net>

<net id="594"><net_src comp="16" pin="0"/><net_sink comp="576" pin=7"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="576" pin=8"/></net>

<net id="601"><net_src comp="218" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="26" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="612"><net_src comp="236" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="26" pin="0"/><net_sink comp="604" pin=4"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="604" pin=5"/></net>

<net id="623"><net_src comp="238" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="10" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="26" pin="0"/><net_sink comp="615" pin=4"/></net>

<net id="626"><net_src comp="28" pin="0"/><net_sink comp="615" pin=5"/></net>

<net id="633"><net_src comp="68" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="254" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="70" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="4" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="652" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="444" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="433" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="433" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="90" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="433" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="671" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="96" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="98" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="697" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="100" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="96" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="697" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="98" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="102" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="100" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="702" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="710" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="724" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="697" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="104" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="738" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="102" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="106" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="738" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="108" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="746" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="110" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="112" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="70" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="794"><net_src comp="781" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="0" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="776" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="114" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="110" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="112" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="70" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="807" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="0" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="280" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="285" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="124" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="440" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="126" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="128" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="850"><net_src comp="130" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="835" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="456" pin="4"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="861"><net_src comp="456" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="456" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="134" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="456" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="136" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="858" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="138" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="140" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="440" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="904"><net_src comp="467" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="467" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="74" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="467" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="150" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="901" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="152" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="140" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="917" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="154" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="945"><net_src comp="156" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="933" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="947"><net_src comp="50" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="948"><net_src comp="158" pin="0"/><net_sink comp="939" pin=3"/></net>

<net id="952"><net_src comp="280" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="923" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="440" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="975"><net_src comp="170" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="102" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="980"><net_src comp="970" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="172" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="108" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="991"><net_src comp="981" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="977" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="478" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="178" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="478" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="180" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="489" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="186" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="1018" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="512" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="188" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="501" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="178" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="501" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="180" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1052"><net_src comp="192" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="512" pin="4"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="194" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="196" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1062"><net_src comp="198" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="1046" pin="4"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="200" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="1046" pin="4"/><net_sink comp="1056" pin=3"/></net>

<net id="1069"><net_src comp="1056" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="523" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="535" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="1078" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="204" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1078" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="535" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="206" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="535" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="180" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="519" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="180" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="212" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="1107" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="174" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1130"><net_src comp="546" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="546" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="206" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="546" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="180" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1148" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1157"><net_src comp="300" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1162"><net_src comp="557" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="178" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="557" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="180" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="557" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1187"><net_src comp="1174" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1184" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="216" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1198" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1214"><net_src comp="110" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1203" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="112" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1217"><net_src comp="70" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1222"><net_src comp="485" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="220" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1227"><net_src comp="553" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="553" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1237"><net_src comp="222" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="1228" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="174" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1244"><net_src comp="1232" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="1224" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1251"><net_src comp="226" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="423" pin="3"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="228" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1261"><net_src comp="10" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1254" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1263"><net_src comp="1257" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="1268"><net_src comp="569" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="234" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="569" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="180" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="569" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1284"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="1289"><net_src comp="244" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1296"><net_src comp="248" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1301"><net_src comp="260" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1306"><net_src comp="641" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1318"><net_src comp="661" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1323"><net_src comp="665" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1331"><net_src comp="681" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1336"><net_src comp="795" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1342"><net_src comp="821" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1348"><net_src comp="827" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1353"><net_src comp="831" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1361"><net_src comp="868" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1366"><net_src comp="874" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1374"><net_src comp="911" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1379"><net_src comp="917" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1384"><net_src comp="939" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="949" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1395"><net_src comp="998" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1403"><net_src comp="1008" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1408"><net_src comp="1014" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1413"><net_src comp="1028" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1421"><net_src comp="1040" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1426"><net_src comp="1066" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1431"><net_src comp="1070" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="1089" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1443"><net_src comp="1101" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1448"><net_src comp="1119" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1453"><net_src comp="1131" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1458"><net_src comp="1136" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="1142" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1467"><net_src comp="368" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1472"><net_src comp="375" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1477"><net_src comp="382" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1482"><net_src comp="1154" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="1485"><net_src comp="1479" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="1492"><net_src comp="1164" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1497"><net_src comp="416" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1502"><net_src comp="1208" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1508"><net_src comp="1218" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1513"><net_src comp="1240" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1518"><net_src comp="1246" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="604" pin=3"/></net>

<net id="1524"><net_src comp="1257" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1532"><net_src comp="1270" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1537"><net_src comp="1280" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="615" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i1 | {}
	Port: w1 | {}
	Port: conv1_biases | {}
	Port: i2 | {64 67 68 69 70 71 72 73 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2 | {14 47 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s | {26 47 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1 | {47 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5 | {61 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4 | {61 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3 | {61 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {57 62 63 65 66 74 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {57 62 63 65 66 74 }
 - Input state : 
	Port: conv1 : i1 | {4 5 6 7 8 9 10 11 12 13 27 28 29 30 31 32 33 34 36 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : w1 | {48 49 50 51 52 53 54 55 60 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {63 64 }
	Port: conv1 : i2 | {}
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3 | {57 62 }
	Port: conv1 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {57 62 65 66 67 68 }
	Port: conv1 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {57 62 65 66 67 68 }
  - Chain level:
	State 1
		sext_ln33 : 1
		w1_addr : 2
		store_ln29 : 1
	State 2
		icmp_ln29 : 1
		br_ln29 : 2
		zext_ln131 : 1
	State 3
		add_ln88_1 : 1
		zext_ln88 : 1
		icmp_ln88 : 1
		add_ln88 : 1
		br_ln88 : 2
		add_ln92 : 2
		sext_ln92 : 3
		add_ln92_1 : 4
		tmp : 5
		icmp_ln56 : 5
		tmp_293 : 5
		select_ln55 : 6
		or_ln55 : 6
		hclamp : 7
		shl_ln : 8
		shl_ln100_1 : 8
		sext_ln100_1 : 9
		sub_ln100 : 10
		sext_ln100_2 : 11
		add_ln100 : 12
		trunc_ln100_1 : 13
		sext_ln100 : 14
		i1_addr : 15
		add_ln101 : 13
		trunc_ln101_1 : 14
		sext_ln101 : 15
		i1_addr_1 : 16
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_188 : 1
		zext_ln100 : 2
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464 : 3
		zext_ln98 : 1
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		add_ln101_1 : 2
		urem_ln101 : 3
		store_ln100 : 4
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		zext_ln101 : 1
		add_ln101_2 : 2
		zext_ln101_1 : 3
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465 : 4
		store_ln101 : 5
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		loop_index_i_cast : 1
		exitcond2966 : 1
		empty_397 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		empty_399 : 3
		arrayidx36612_sum_i_cast : 3
		mul : 4
		p_cast : 5
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		p_cast4960 : 1
		empty_400 : 2
		p_cast4966 : 3
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466 : 4
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467 : 4
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468 : 4
		store_ln100 : 5
		store_ln100 : 5
		store_ln100 : 5
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		p_shl2_cast : 1
		p_shl3_cast : 1
		empty_402 : 2
		sext_ln33_1 : 3
	State 56
		icmp_ln33 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		trunc_ln130 : 1
		store_ln29 : 1
	State 57
		add_ln115_1 : 1
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		tmp_294 : 1
		tmp_295 : 2
		empty_403 : 3
		trunc_ln115 : 1
	State 58
		k_cast : 1
		empty_404 : 2
		empty_405 : 3
		empty_406 : 3
		icmp_ln117 : 1
		add_ln117 : 1
		br_ln117 : 2
		icmp_ln115_1 : 1
		select_ln115 : 2
	State 59
		loop_index_i268_cast4961 : 1
		empty_407 : 2
		exitcond3028 : 1
		empty_408 : 1
	State 60
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469 : 1
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470 : 1
		p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471 : 1
	State 61
	State 62
	State 63
		icmp_ln134 : 1
		add_ln134 : 1
		br_ln134 : 2
		zext_ln134 : 1
		empty_410 : 2
		p_cast16 : 3
		p_cast8 : 3
		empty_411 : 4
		p_cast17 : 5
		tmp3 : 6
		empty_412 : 7
		conv1_biases_addr : 4
		conv1_biases_load : 5
		trunc_ln3 : 8
	State 64
		tmp_231_cast : 1
		sub_ln135 : 2
		shl_ln7 : 1
		i2_addr : 1
		empty_413 : 2
	State 65
		icmp_ln135 : 1
		add_ln135 : 1
		br_ln135 : 2
		zext_ln135_1 : 1
		add_ln135_1 : 2
		call_ln135 : 3
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          | grp_conv1_Pipeline_OUT_ROW_COL_fu_576 |    88   | 86.9344 |  19264  |  17751  |
|   call   | grp_conv1_Pipeline_CLEAR_BH_BW_fu_596 |    0    |    0    |    43   |   205   |
|          |     grp_conv1_Pipeline_RELU_fu_604    |    0    |  0.854  |   100   |   165   |
|          |      grp_conv1_Pipeline_3_fu_615      |    0    |  0.854  |   166   |    57   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln88_1_fu_665           |    0    |    0    |    0    |    18   |
|          |            add_ln88_fu_681            |    0    |    0    |    0    |    12   |
|          |            add_ln92_fu_687            |    0    |    0    |    0    |    12   |
|          |           add_ln92_1_fu_697           |    0    |    0    |    0    |    15   |
|          |            add_ln100_fu_776           |    0    |    0    |    0    |    71   |
|          |            add_ln101_fu_801           |    0    |    0    |    0    |    71   |
|          |            add_ln98_fu_868            |    0    |    0    |    0    |    10   |
|          |           add_ln101_1_fu_874          |    0    |    0    |    0    |    16   |
|          |           add_ln101_2_fu_890          |    0    |    0    |    0    |    18   |
|          |            empty_397_fu_911           |    0    |    0    |    0    |    15   |
|          |       arrayidx36612_sum_i_fu_917      |    0    |    0    |    0    |    15   |
|          |            empty_400_fu_957           |    0    |    0    |    0    |    18   |
|          |           add_ln33_1_fu_1008          |    0    |    0    |    0    |    12   |
|          |            add_ln29_fu_1018           |    0    |    0    |    0    |    15   |
|    add   |          add_ln115_1_fu_1028          |    0    |    0    |    0    |    15   |
|          |           add_ln115_fu_1040           |    0    |    0    |    0    |    12   |
|          |           empty_404_fu_1078           |    0    |    0    |    0    |    12   |
|          |           empty_406_fu_1089           |    0    |    0    |    0    |    15   |
|          |           add_ln117_fu_1101           |    0    |    0    |    0    |    12   |
|          |          add_ln115_2_fu_1107          |    0    |    0    |    0    |    12   |
|          |           empty_407_fu_1131           |    0    |    0    |    0    |    15   |
|          |           empty_408_fu_1142           |    0    |    0    |    0    |    12   |
|          |           add_ln134_fu_1164           |    0    |    0    |    0    |    12   |
|          |           empty_410_fu_1174           |    0    |    0    |    0    |    13   |
|          |              tmp3_fu_1198             |    0    |    0    |    0    |    64   |
|          |           empty_412_fu_1203           |    0    |    0    |    0    |    64   |
|          |            add_ln33_fu_1218           |    0    |    0    |    0    |    14   |
|          |           add_ln135_fu_1270           |    0    |    0    |    0    |    12   |
|          |          add_ln135_1_fu_1280          |    0    |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   urem   |               grp_fu_880              |    0    |    0    |   119   |    49   |
|          |               grp_fu_923              |    0    |    0    |   119   |    49   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln29_fu_655           |    0    |    0    |    0    |    15   |
|          |            icmp_ln88_fu_675           |    0    |    0    |    0    |    12   |
|          |            icmp_ln56_fu_710           |    0    |    0    |    0    |    17   |
|          |            icmp_ln98_fu_862           |    0    |    0    |    0    |    10   |
|          |          exitcond2966_fu_905          |    0    |    0    |    0    |    15   |
|   icmp   |           icmp_ln33_fu_1002           |    0    |    0    |    0    |    12   |
|          |           icmp_ln115_fu_1034          |    0    |    0    |    0    |    12   |
|          |           icmp_ln117_fu_1095          |    0    |    0    |    0    |    12   |
|          |          icmp_ln115_1_fu_1113         |    0    |    0    |    0    |    12   |
|          |          exitcond3028_fu_1136         |    0    |    0    |    0    |    12   |
|          |           icmp_ln134_fu_1158          |    0    |    0    |    0    |    12   |
|          |           icmp_ln135_fu_1264          |    0    |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sub_ln100_fu_766           |    0    |    0    |    0    |    27   |
|    sub   |            empty_402_fu_992           |    0    |    0    |    0    |    25   |
|          |           sub_ln135_fu_1240           |    0    |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln55_fu_724          |    0    |    0    |    0    |    10   |
|  select  |             hclamp_fu_738             |    0    |    0    |    0    |    10   |
|          |          select_ln115_fu_1119         |    0    |    0    |    0    |    4    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |               mul_fu_933              |    1    |    0    |    0    |    5    |
|          |           empty_411_fu_1188           |    1    |    0    |    0    |    6    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln55_fu_732            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_248     |    0    |    0    |    0    |    0    |
|          |     conv1_weights_read_read_fu_254    |    0    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_260     |    0    |    0    |    0    |    0    |
|          |            grp_read_fu_280            |    0    |    0    |    0    |    0    |
|          |       i1_addr_1_read_read_fu_285      |    0    |    0    |    0    |    0    |
|          |        w1_addr_read_read_fu_300       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           grp_readreq_fu_266          |    0    |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_273          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_293          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_305         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_627            |    0    |    0    |    0    |    0    |
|          |          trunc_ln100_1_fu_781         |    0    |    0    |    0    |    0    |
|          |          trunc_ln101_1_fu_807         |    0    |    0    |    0    |    0    |
|partselect|          tmp_187_cast_fu_835          |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_939             |    0    |    0    |    0    |    0    |
|          |            tmp_294_fu_1046            |    0    |    0    |    0    |    0    |
|          |           trunc_ln3_fu_1208           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sext_ln33_fu_637           |    0    |    0    |    0    |    0    |
|          |            sext_ln92_fu_693           |    0    |    0    |    0    |    0    |
|          |          sext_ln100_1_fu_762          |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln100_2_fu_772          |    0    |    0    |    0    |    0    |
|          |           sext_ln100_fu_791           |    0    |    0    |    0    |    0    |
|          |           sext_ln101_fu_817           |    0    |    0    |    0    |    0    |
|          |           sext_ln33_1_fu_998          |    0    |    0    |    0    |    0    |
|          |           sext_ln135_fu_1254          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           zext_ln131_fu_661           |    0    |    0    |    0    |    0    |
|          |            zext_ln88_fu_671           |    0    |    0    |    0    |    0    |
|          |           zext_ln100_fu_853           |    0    |    0    |    0    |    0    |
|          |            zext_ln98_fu_858           |    0    |    0    |    0    |    0    |
|          |           zext_ln101_fu_886           |    0    |    0    |    0    |    0    |
|          |          zext_ln101_1_fu_896          |    0    |    0    |    0    |    0    |
|          |        loop_index_i_cast_fu_901       |    0    |    0    |    0    |    0    |
|          |    arrayidx36612_sum_i_cast_fu_929    |    0    |    0    |    0    |    0    |
|          |           p_cast4960_fu_953           |    0    |    0    |    0    |    0    |
|          |           p_cast4966_fu_963           |    0    |    0    |    0    |    0    |
|   zext   |           p_shl2_cast_fu_977          |    0    |    0    |    0    |    0    |
|          |           p_shl3_cast_fu_988          |    0    |    0    |    0    |    0    |
|          |           empty_403_fu_1066           |    0    |    0    |    0    |    0    |
|          |             k_cast_fu_1074            |    0    |    0    |    0    |    0    |
|          |    loop_index_i268_cast4961_fu_1127   |    0    |    0    |    0    |    0    |
|          |           p_cast4968_fu_1148          |    0    |    0    |    0    |    0    |
|          |           zext_ln134_fu_1170          |    0    |    0    |    0    |    0    |
|          |            p_cast16_fu_1179           |    0    |    0    |    0    |    0    |
|          |            p_cast8_fu_1184            |    0    |    0    |    0    |    0    |
|          |            p_cast17_fu_1194           |    0    |    0    |    0    |    0    |
|          |           zext_ln135_fu_1224          |    0    |    0    |    0    |    0    |
|          |          zext_ln135_1_fu_1276         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|               tmp_fu_702              |    0    |    0    |    0    |    0    |
|          |             tmp_293_fu_716            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             shl_ln_fu_746             |    0    |    0    |    0    |    0    |
|          |           shl_ln100_1_fu_754          |    0    |    0    |    0    |    0    |
|          |             tmp_188_fu_845            |    0    |    0    |    0    |    0    |
|bitconcatenate|             p_shl2_fu_970             |    0    |    0    |    0    |    0    |
|          |             p_shl3_fu_981             |    0    |    0    |    0    |    0    |
|          |            tmp_295_fu_1056            |    0    |    0    |    0    |    0    |
|          |          tmp_231_cast_fu_1232         |    0    |    0    |    0    |    0    |
|          |            shl_ln7_fu_1246            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln100_fu_827          |    0    |    0    |    0    |    0    |
|          |           trunc_ln101_fu_831          |    0    |    0    |    0    |    0    |
|          |            empty_398_fu_949           |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln130_fu_1014          |    0    |    0    |    0    |    0    |
|          |          trunc_ln115_fu_1070          |    0    |    0    |    0    |    0    |
|          |           empty_409_fu_1154           |    0    |    0    |    0    |    0    |
|          |          trunc_ln141_fu_1228          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    shl   |           empty_405_fu_1083           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    90   | 88.6424 |  19811  |  19148  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------------------+--------+
|                                                                                              |   FF   |
+----------------------------------------------------------------------------------------------+--------+
|                                     add_ln101_1_reg_1363                                     |    9   |
|                                     add_ln115_1_reg_1410                                     |    8   |
|                                      add_ln115_reg_1418                                      |    4   |
|                                      add_ln117_reg_1440                                      |    4   |
|                                      add_ln134_reg_1489                                      |    4   |
|                                     add_ln135_1_reg_1534                                     |    7   |
|                                      add_ln135_reg_1529                                      |    4   |
|                                      add_ln33_1_reg_1400                                     |    4   |
|                                       add_ln33_reg_1505                                      |    7   |
|                                      add_ln88_1_reg_1320                                     |   11   |
|                                       add_ln88_reg_1328                                      |    5   |
|                                       add_ln98_reg_1358                                      |    3   |
|                                 arrayidx36612_sum_i_reg_1376                                 |    9   |
|                                         bh_1_reg_565                                         |    4   |
|                                          bh_reg_429                                          |    5   |
|                                        bout_1_reg_553                                        |    4   |
|                                         bout_reg_497                                         |    4   |
|                                  conv1_biases_addr_reg_1494                                  |    6   |
|                                      empty_397_reg_1371                                      |    8   |
|                                      empty_398_reg_1385                                      |   24   |
|                                      empty_403_reg_1423                                      |    8   |
|                                      empty_406_reg_1432                                      |    8   |
|                                      empty_407_reg_1450                                      |    8   |
|                                      empty_408_reg_1459                                      |    4   |
|                                      empty_409_reg_1479                                      |   12   |
|                                     exitcond3028_reg_1455                                    |    1   |
|                                          h_reg_1286                                          |    8   |
|                                      i1_addr_1_reg_1339                                      |   32   |
|                                       i1_addr_reg_1333                                       |   32   |
|                                       i2_addr_reg_1521                                       |   32   |
|                                        indvar_reg_474                                        |    4   |
|                                   input_ftmap_read_reg_1298                                  |   64   |
|                                           k_reg_531                                          |    4   |
|                                    loop_index_i268_reg_542                                   |    4   |
|                                     loop_index_i_reg_463                                     |    8   |
|                                          out_reg_485                                         |    7   |
|                                  output_ftmap_read_reg_1293                                  |   64   |
|p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469_reg_1464|    8   |
|p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470_reg_1469|    8   |
|p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471_reg_1474|    8   |
|                                        p_cast_reg_1381                                       |    2   |
|                                           p_reg_452                                          |    3   |
|                                      phi_mul4851_reg_508                                     |    8   |
|                                        phi_mul_reg_440                                       |   11   |
|                                       phi_urem_reg_519                                       |    4   |
|                                     select_ln115_reg_1445                                    |    4   |
|                                     sext_ln33_1_reg_1392                                     |   64   |
|                                       shl_ln7_reg_1515                                       |   30   |
|                                      sub_ln135_reg_1510                                      |    7   |
|                                     trunc_ln100_reg_1345                                     |   24   |
|                                     trunc_ln101_reg_1350                                     |   24   |
|                                     trunc_ln115_reg_1428                                     |    2   |
|                                     trunc_ln130_reg_1405                                     |    6   |
|                                      trunc_ln3_reg_1499                                      |   62   |
|                                       w1_addr_reg_1303                                       |   16   |
|                                      zext_ln131_reg_1315                                     |   10   |
+----------------------------------------------------------------------------------------------+--------+
|                                             Total                                            |   735  |
+----------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|       grp_readreq_fu_266       |  p0  |   2  |   1  |    2   |
|       grp_readreq_fu_266       |  p2  |   2  |   9  |   18   |
|         grp_read_fu_280        |  p0  |   2  |  32  |   64   |
|      grp_writeresp_fu_305      |  p0  |   2  |   1  |    2   |
|      grp_writeresp_fu_305      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_320       |  p0  |   2  |  11  |   22   ||    9    |
|        grp_access_fu_320       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_access_fu_333       |  p0  |   2  |  11  |   22   ||    9    |
|        grp_access_fu_333       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_access_fu_423       |  p0  |   2  |   6  |   12   ||    9    |
|         phi_mul_reg_440        |  p0  |   2  |  11  |   22   ||    9    |
|           out_reg_485          |  p0  |   2  |   7  |   14   ||    9    |
|        phi_urem_reg_519        |  p0  |   2  |   4  |    8   ||    9    |
|         bout_1_reg_553         |  p0  |   2  |   4  |    8   ||    9    |
| grp_conv1_Pipeline_RELU_fu_604 |  p1  |   2  |   7  |   14   ||    9    |
|           grp_fu_880           |  p0  |   2  |   9  |   18   ||    9    |
|           grp_fu_923           |  p0  |   2  |   9  |   18   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   404  ||  7.259  ||   117   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   90   |   88   |  19811 |  19148 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   117  |
|  Register |    -   |    -   |   735  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   90   |   95   |  20546 |  19265 |
+-----------+--------+--------+--------+--------+
