Analysis & Synthesis report for reconfig_mif
Tue Sep 23 02:07:08 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component
 17. Source assignments for altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated
 18. Source assignments for In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated
 19. Source assignments for In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated
 20. Source assignments for In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated
 21. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4
 22. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5
 23. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6
 24. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7
 25. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1
 26. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12
 27. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13
 28. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14
 29. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15
 30. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16
 31. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2
 32. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3
 33. Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11
 34. Parameter Settings for User Entity Instance: statem_mifselect:inst2
 35. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: lpm_mux0:inst11|lpm_mux:lpm_mux_component
 37. Parameter Settings for User Entity Instance: In100MHz_out300MHz:inst12|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: In100MHz_out200MHz:inst4|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: In100MHz_out100MHz:inst14|altsyncram:altsyncram_component
 40. altsyncram Parameter Settings by Entity Instance
 41. altpll Parameter Settings by Entity Instance
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 23 02:07:08 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; reconfig_mif                               ;
; Top-level Entity Name              ; reconfig_mif                               ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 243                                        ;
;     Total combinational functions  ; 218                                        ;
;     Dedicated logic registers      ; 136                                        ;
; Total registers                    ; 136                                        ;
; Total pins                         ; 43                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 912                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F256C7       ;                    ;
; Top-level entity name                                                      ; reconfig_mif       ; reconfig_mif       ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; altpll0.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0.v              ;         ;
; altpll_reconfig0.v               ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll_reconfig0.v     ;         ;
; In100MHz_out100MHz.v             ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out100MHz.v   ;         ;
; In100MHz_out200MHz.v             ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out200MHz.v   ;         ;
; In100MHz_out300MHz.v             ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out300MHz.v   ;         ;
; lpm_mux0.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/lpm_mux0.v             ;         ;
; statem_mifselsect.v              ; yes             ; User Verilog HDL File                  ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/statem_mifselsect.v    ;         ;
; reconfig_mif.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/reconfig_mif.bdf       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_8kt.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/altsyncram_8kt.tdf  ;         ;
; ./altpll0_100.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0_100.mif        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                 ;         ;
; db/add_sub_hpa.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/add_sub_hpa.tdf     ;         ;
; db/add_sub_k8a.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/add_sub_k8a.tdf     ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf                         ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc                            ;         ;
; db/cmpr_tnd.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cmpr_tnd.tdf        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;         ;
; db/cntr_30l.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cntr_30l.tdf        ;         ;
; db/cntr_qij.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cntr_qij.tdf        ;         ;
; db/cntr_sij.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cntr_sij.tdf        ;         ;
; db/cntr_pij.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cntr_pij.tdf        ;         ;
; db/cntr_9cj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/cntr_9cj.tdf        ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                              ;         ;
; db/decode_2af.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/decode_2af.tdf      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; db/altpll_tek2.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/altpll_tek2.tdf     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; db/mux_0qc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/mux_0qc.tdf         ;         ;
; db/altsyncram_14b1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/altsyncram_14b1.tdf ;         ;
; altpll0_300.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0_300.mif        ;         ;
; db/altsyncram_tvc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/altsyncram_tvc1.tdf ;         ;
; altpll0_200.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0_200.mif        ;         ;
; db/altsyncram_v3b1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/db/altsyncram_v3b1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 243                  ;
;                                             ;                      ;
; Total combinational functions               ; 218                  ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 109                  ;
;     -- 3 input functions                    ; 17                   ;
;     -- <=2 input functions                  ; 92                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 167                  ;
;     -- arithmetic mode                      ; 51                   ;
;                                             ;                      ;
; Total registers                             ; 136                  ;
;     -- Dedicated logic registers            ; 136                  ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 43                   ;
; Total memory bits                           ; 912                  ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; reconfig_clock~input ;
; Maximum fan-out                             ; 140                  ;
; Total fan-out                               ; 1277                 ;
; Average fan-out                             ; 2.85                 ;
+---------------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |reconfig_mif                                                                 ; 218 (1)           ; 136 (0)      ; 912         ; 0            ; 0       ; 0         ; 43   ; 0            ; |reconfig_mif                                                                                                                                                   ; work         ;
;    |In100MHz_out100MHz:inst14|                                                ; 1 (0)             ; 1 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out100MHz:inst14                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 1 (0)             ; 1 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out100MHz:inst14|altsyncram:altsyncram_component                                                                                         ; work         ;
;          |altsyncram_v3b1:auto_generated|                                     ; 1 (1)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated                                                          ; work         ;
;    |In100MHz_out200MHz:inst4|                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out200MHz:inst4                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out200MHz:inst4|altsyncram:altsyncram_component                                                                                          ; work         ;
;          |altsyncram_tvc1:auto_generated|                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated                                                           ; work         ;
;    |In100MHz_out300MHz:inst12|                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out300MHz:inst12                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out300MHz:inst12|altsyncram:altsyncram_component                                                                                         ; work         ;
;          |altsyncram_14b1:auto_generated|                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated                                                          ; work         ;
;    |altpll0:inst|                                                             ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll0:inst                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll0:inst|altpll:altpll_component                                                                                                              ; work         ;
;          |altpll_tek2:auto_generated|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll0:inst|altpll:altpll_component|altpll_tek2:auto_generated                                                                                   ; work         ;
;    |altpll_reconfig0:inst1|                                                   ; 199 (0)           ; 126 (0)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1                                                                                                                            ; work         ;
;       |altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component| ; 199 (123)         ; 126 (70)     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component                                                      ; work         ;
;          |altsyncram:altsyncram4|                                             ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4                               ; work         ;
;             |altsyncram_8kt:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated ; work         ;
;          |lpm_counter:cntr12|                                                 ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12                                   ; work         ;
;             |cntr_30l:auto_generated|                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated           ; work         ;
;          |lpm_counter:cntr13|                                                 ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13                                   ; work         ;
;             |cntr_qij:auto_generated|                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated           ; work         ;
;          |lpm_counter:cntr14|                                                 ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14                                   ; work         ;
;             |cntr_sij:auto_generated|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated           ; work         ;
;          |lpm_counter:cntr15|                                                 ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15                                   ; work         ;
;             |cntr_pij:auto_generated|                                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated           ; work         ;
;          |lpm_counter:cntr16|                                                 ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16                                   ; work         ;
;             |cntr_30l:auto_generated|                                         ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated           ; work         ;
;          |lpm_counter:cntr1|                                                  ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1                                    ; work         ;
;             |cntr_30l:auto_generated|                                         ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated            ; work         ;
;          |lpm_counter:cntr2|                                                  ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2                                    ; work         ;
;             |cntr_9cj:auto_generated|                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated            ; work         ;
;          |lpm_counter:cntr3|                                                  ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3                                    ; work         ;
;             |cntr_pij:auto_generated|                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated            ; work         ;
;    |lpm_mux0:inst11|                                                          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|lpm_mux0:inst11                                                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|                                             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|lpm_mux0:inst11|lpm_mux:lpm_mux_component                                                                                                         ; work         ;
;          |mux_0qc:auto_generated|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_0qc:auto_generated                                                                                  ; work         ;
;    |statem_mifselect:inst2|                                                   ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |reconfig_mif|statem_mifselect:inst2                                                                                                                            ; work         ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+
; Name                                                                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+
; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; altpll0_100.mif   ;
; In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated|ALTSYNCRAM                                                           ; M9K  ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; altpll0_200.mif   ;
; In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; altpll0_300.mif   ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144          ; 1            ; --           ; --           ; 144  ; ./altpll0_100.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                                      ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+--------------------------------------------------------------------------------------+
; Altera ; ALTPLL          ; N/A     ; N/A          ; N/A          ; |reconfig_mif|altpll0:inst              ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0.v            ;
; Altera ; ALTPLL_RECONFIG ; N/A     ; N/A          ; N/A          ; |reconfig_mif|altpll_reconfig0:inst1    ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll_reconfig0.v   ;
; Altera ; ALTSYNCRAM      ; N/A     ; N/A          ; N/A          ; |reconfig_mif|In100MHz_out200MHz:inst4  ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out200MHz.v ;
; Altera ; LPM_MUX         ; N/A     ; N/A          ; N/A          ; |reconfig_mif|lpm_mux0:inst11           ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/lpm_mux0.v           ;
; Altera ; ALTSYNCRAM      ; N/A     ; N/A          ; N/A          ; |reconfig_mif|In100MHz_out300MHz:inst12 ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out300MHz.v ;
; Altera ; ALTSYNCRAM      ; N/A     ; N/A          ; N/A          ; |reconfig_mif|In100MHz_out100MHz:inst14 ; C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/In100MHz_out100MHz.v ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|idle_state                                                    ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg8[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg7[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg6[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg5[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg4[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg3[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg2[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg1[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg0[0]                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_data_state                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_first_state                                               ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_second_state                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_init_state                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|write_data_state                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_second_last_state                                         ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_last_state                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_last_state                                               ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reset_state                                                   ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_state                                               ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_init_state                                               ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|rom_init_state                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_state                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|write_init_state                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg17[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[0]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[1]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[2]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[3]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[4]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[5]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[6]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[7]                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg16[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[0]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[1]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[2]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[3]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[4]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[5]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[6]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[7]                                              ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg15[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg14[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg13[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg12[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg11[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg10[0]                                                ; no                                                               ; yes                                        ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|shift_reg9[0]                                                 ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|counter_param_latch_reg[0..2] ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|counter_type_latch_reg[0..3]  ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data8[0]              ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data9[0]              ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data10[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data11[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data12[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data13[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data14[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data15[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data16[0]             ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_init_nominal_state       ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_nominal_state      ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data17[0]             ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data7[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data6[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data5[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data4[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data3[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data2[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data1[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|nominal_data0[0]              ; Lost fanout                                                                                                                      ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|write_init_nominal_state      ; Stuck at GND due to stuck port data_in                                                                                           ;
; In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated|rden_a_store                      ; Merged with In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|rden_a_store                ;
; In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated|rden_a_store                       ; Merged with In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|rden_a_store                ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|write_nominal_state           ; Merged with altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_nominal_state ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_nominal_state       ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_last_nominal_state       ; Stuck at GND due to stuck port data_in                                                                                           ;
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|tmp_nominal_data_out_state    ; Stuck at GND due to stuck port data_in                                                                                           ;
; Total Number of Removed Registers = 34                                                                                     ;                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_nominal_state ; Stuck at GND              ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_nominal_state,   ;
;                                                                                                                       ; due to stuck port data_in ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_last_nominal_state,   ;
;                                                                                                                       ;                           ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|tmp_nominal_data_out_state ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 136   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|reset_state ; 2       ;
; Total number of inverted registers = 1                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |reconfig_mif|statem_mifselect:inst2|count[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                    ;
; POWER_UP_LEVEL          ; LOW         ; -    ; idle_state                                                           ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_nominal_state                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_nominal_state                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_state                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_nominal_state                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_nominal_state                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_counter_state                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_init_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_post_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_data_state                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_ena_state                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_wait_state                                                  ;
; POWER_UP_LEVEL          ; HIGH        ; -    ; reset_state                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_data_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_first_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_init_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_last_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_second_last_state                                                ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_second_state                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_data_state                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_nominal_state                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_state                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_nominal_state                                                  ;
+-------------------------+-------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 144                  ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; ./altpll0_100.mif    ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_8kt       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_hpa ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_k8a ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8           ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                              ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_tnd    ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                              ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                               ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_qij    ; Untyped                                                                                                               ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_sij    ; Untyped                                                                                                               ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_pij    ; Untyped                                                                                                               ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                               ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_9cj    ; Untyped                                                                                                              ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_pij    ; Untyped                                                                                                              ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                         ;
; LPM_DECODES            ; 5           ; Signed Integer                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; decode_2af  ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: statem_mifselect:inst2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; low            ; 0     ; Untyped                                    ;
; med            ; 1     ; Untyped                                    ;
; high           ; 2     ; Untyped                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; Fast              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 3                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_USED         ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_USED         ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_USED         ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_USED         ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_USED         ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_tek2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; altpll0.mif       ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst11|lpm_mux:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 1           ; Signed Integer                                  ;
; LPM_SIZE               ; 3           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                         ;
; CBXI_PARAMETER         ; mux_0qc     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: In100MHz_out300MHz:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; altpll0_300.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_14b1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: In100MHz_out200MHz:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; altpll0_200.mif      ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_tvc1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: In100MHz_out100MHz:inst14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; altpll0_100.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_v3b1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                   ;
; Entity Instance                           ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 144                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; In100MHz_out300MHz:inst12|altsyncram:altsyncram_component                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; In100MHz_out200MHz:inst4|altsyncram:altsyncram_component                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; Fast                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Sep 23 02:07:05 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reconfig_mif -c reconfig_mif
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 2 entities, in source file altpll_reconfig0.v
    Info (12023): Found entity 1: altpll_reconfig0_pllrcfg_9961
    Info (12023): Found entity 2: altpll_reconfig0
Info (12021): Found 1 design units, including 1 entities, in source file in100mhz_out100mhz.v
    Info (12023): Found entity 1: In100MHz_out100MHz
Info (12021): Found 1 design units, including 1 entities, in source file in100mhz_out200mhz.v
    Info (12023): Found entity 1: In100MHz_out200MHz
Info (12021): Found 1 design units, including 1 entities, in source file in100mhz_out300mhz.v
    Info (12023): Found entity 1: In100MHz_out300MHz
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info (12023): Found entity 1: lpm_mux0
Warning (12019): Can't analyze file -- file statem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file statem_mifselsect.v
    Info (12023): Found entity 1: statem_mifselect
Warning (12019): Can't analyze file -- file statem_pllreconfig.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reconfig_mif.bdf
    Info (12023): Found entity 1: reconfig_mif
Info (12127): Elaborating entity "reconfig_mif" for the top level hierarchy
Info (12128): Elaborating entity "altpll_reconfig0" for hierarchy "altpll_reconfig0:inst1"
Info (12128): Elaborating entity "altpll_reconfig0_pllrcfg_9961" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component"
Warning (10036): Verilog HDL or VHDL warning at altpll_reconfig0.v(314): object "w1444w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpll_reconfig0.v(315): object "w1458w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpll_reconfig0.v(323): object "w1544w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpll_reconfig0.v(324): object "w302w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpll_reconfig0.v(332): object "w419w" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4" with the following parameter:
    Info (12134): Parameter "init_file" = "./altpll0_100.mif"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8kt.tdf
    Info (12023): Found entity 1: altsyncram_8kt
Info (12128): Elaborating entity "altsyncram_8kt" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf
    Info (12023): Found entity 1: add_sub_hpa
Info (12128): Elaborating entity "add_sub_hpa" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub5|add_sub_hpa:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf
    Info (12023): Found entity 1: add_sub_k8a
Info (12128): Elaborating entity "add_sub_k8a" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_add_sub:add_sub6|add_sub_k8a:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf
    Info (12023): Found entity 1: cmpr_tnd
Info (12128): Elaborating entity "cmpr_tnd" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf
    Info (12023): Found entity 1: cntr_30l
Info (12128): Elaborating entity "cntr_30l" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf
    Info (12023): Found entity 1: cntr_qij
Info (12128): Elaborating entity "cntr_qij" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sij.tdf
    Info (12023): Found entity 1: cntr_sij
Info (12128): Elaborating entity "cntr_sij" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf
    Info (12023): Found entity 1: cntr_pij
Info (12128): Elaborating entity "cntr_pij" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf
    Info (12023): Found entity 1: cntr_9cj
Info (12128): Elaborating entity "cntr_9cj" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11"
Info (12130): Elaborated megafunction instantiation "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11"
Info (12133): Instantiated megafunction "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "5"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2af.tdf
    Info (12023): Found entity 1: decode_2af
Info (12128): Elaborating entity "decode_2af" for hierarchy "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_decode:decode11|decode_2af:auto_generated"
Info (12128): Elaborating entity "statem_mifselect" for hierarchy "statem_mifselect:inst2"
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(42): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(47): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(53): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(58): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at statem_mifselsect.v(30): inferring latch(es) for variable "reset_count", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(79): truncated value with size 32 to match size of target (2)
Warning (10235): Verilog HDL Always Construct warning at statem_mifselsect.v(89): variable "busy" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(113): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(116): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(119): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at statem_mifselsect.v(122): truncated value with size 32 to match size of target (2)
Info (10041): Inferred latch for "reset_count[0]" at statem_mifselsect.v(30)
Info (10041): Inferred latch for "reset_count[1]" at statem_mifselsect.v(30)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "Fast"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "scan_chain_mif_file" = "altpll0.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_tek2.tdf
    Info (12023): Found entity 1: altpll_tek2
Info (12128): Elaborating entity "altpll_tek2" for hierarchy "altpll0:inst|altpll:altpll_component|altpll_tek2:auto_generated"
Info (12128): Elaborating entity "lpm_mux0" for hierarchy "lpm_mux0:inst11"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "lpm_mux0:inst11|lpm_mux:lpm_mux_component"
Info (12130): Elaborated megafunction instantiation "lpm_mux0:inst11|lpm_mux:lpm_mux_component"
Info (12133): Instantiated megafunction "lpm_mux0:inst11|lpm_mux:lpm_mux_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf
    Info (12023): Found entity 1: mux_0qc
Info (12128): Elaborating entity "mux_0qc" for hierarchy "lpm_mux0:inst11|lpm_mux:lpm_mux_component|mux_0qc:auto_generated"
Info (12128): Elaborating entity "In100MHz_out300MHz" for hierarchy "In100MHz_out300MHz:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "In100MHz_out300MHz:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "In100MHz_out300MHz:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "In100MHz_out300MHz:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "altpll0_300.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_14b1.tdf
    Info (12023): Found entity 1: altsyncram_14b1
Info (12128): Elaborating entity "altsyncram_14b1" for hierarchy "In100MHz_out300MHz:inst12|altsyncram:altsyncram_component|altsyncram_14b1:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (144) in the Memory Initialization File "C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0_300.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "In100MHz_out200MHz" for hierarchy "In100MHz_out200MHz:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "In100MHz_out200MHz:inst4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "In100MHz_out200MHz:inst4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "In100MHz_out200MHz:inst4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "altpll0_200.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tvc1.tdf
    Info (12023): Found entity 1: altsyncram_tvc1
Info (12128): Elaborating entity "altsyncram_tvc1" for hierarchy "In100MHz_out200MHz:inst4|altsyncram:altsyncram_component|altsyncram_tvc1:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (144) in the Memory Initialization File "C:/Users/GOKU/Downloads/an507_de1_display/reconfig_mif_restored/altpll0_200.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "In100MHz_out100MHz" for hierarchy "In100MHz_out100MHz:inst14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "In100MHz_out100MHz:inst14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "In100MHz_out100MHz:inst14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "In100MHz_out100MHz:inst14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "altpll0_100.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3b1.tdf
    Info (12023): Found entity 1: altsyncram_v3b1
Info (12128): Elaborating entity "altsyncram_v3b1" for hierarchy "In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "reset_count[1]" is stuck at GND
    Warning (13410): Pin "reset_count[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|cuda_combout_wire[0]"
    Info (17048): Logic cell "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|cuda_combout_wire[1]"
    Info (17048): Logic cell "altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|cuda_combout_wire[2]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 298 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 250 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Tue Sep 23 02:07:08 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


