INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v:74]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v:75]
ERROR: [VRFC 10-2989] 'sw1' is not declared [C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v:75]
ERROR: [VRFC 10-2865] module 'test_add' ignored due to previous errors [C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2/Lab2.srcs/sources_1/new/test_addsub.v:23]
