#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 13 19:27:52 2015
# Process ID: 25558
# Log file: /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/impl_1/vga_top.vdi
# Journal file: /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vga_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/U0'
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1579.578 ; gain = 478.461 ; free physical = 16010 ; free virtual = 30522
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc]
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.578 ; gain = 718.191 ; free physical = 16010 ; free virtual = 30522
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1591.605 ; gain = 12.027 ; free physical = 16005 ; free virtual = 30517

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b421d3f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1591.605 ; gain = 0.000 ; free physical = 16005 ; free virtual = 30517

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: b421d3f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1591.605 ; gain = 0.000 ; free physical = 16005 ; free virtual = 30517

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 15be514ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1591.605 ; gain = 0.000 ; free physical = 16005 ; free virtual = 30517
Ending Logic Optimization Task | Checksum: 15be514ce

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1591.605 ; gain = 0.000 ; free physical = 16005 ; free virtual = 30517
Implement Debug Cores | Checksum: b421d3f9
Logic Optimization | Checksum: b421d3f9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 15be514ce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1591.605 ; gain = 0.000 ; free physical = 16005 ; free virtual = 30517
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1607.613 ; gain = 0.000 ; free physical = 16004 ; free virtual = 30517
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/impl_1/vga_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 7e0464f9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1607.617 ; gain = 0.000 ; free physical = 15977 ; free virtual = 30489

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.617 ; gain = 0.000 ; free physical = 15977 ; free virtual = 30489
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.617 ; gain = 0.000 ; free physical = 15977 ; free virtual = 30489

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 52bc5631

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1607.617 ; gain = 0.000 ; free physical = 15977 ; free virtual = 30489
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 52bc5631

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15976 ; free virtual = 30488

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 52bc5631

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15976 ; free virtual = 30488

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 96c23d42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15976 ; free virtual = 30488
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ad0c2fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15976 ; free virtual = 30488

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 16005d0df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30488
Phase 2.1.2.1 Place Init Design | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487
Phase 2.1.2 Build Placer Netlist Model | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487
Phase 2.1 Placer Initialization Core | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487
Phase 2 Placer Initialization | Checksum: 183d536a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1727.672 ; gain = 120.055 ; free physical = 15975 ; free virtual = 30487

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 10b299f34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 10b299f34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a88d1b2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 10c062b8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 10c062b8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 144e4923b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1cee98dbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15967 ; free virtual = 30479

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472
Phase 4.6 Small Shape Detail Placement | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472
Phase 4 Detail Placement | Checksum: 17a84f2fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1871caef8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1871caef8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15960 ; free virtual = 30472

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=36.117. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
Phase 5.2.2 Post Placement Optimization | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
Phase 5.2 Post Commit Optimization | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
Phase 5.5 Placer Reporting | Checksum: 1d5d5f650

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2437362d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2437362d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
Ending Placer Task | Checksum: 1a86c34a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.688 ; gain = 184.070 ; free physical = 15952 ; free virtual = 30464
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1791.688 ; gain = 0.000 ; free physical = 15951 ; free virtual = 30464
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1791.688 ; gain = 0.000 ; free physical = 15950 ; free virtual = 30462
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1791.688 ; gain = 0.000 ; free physical = 15948 ; free virtual = 30461
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1791.688 ; gain = 0.000 ; free physical = 15949 ; free virtual = 30461
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed13d2ce

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1841.332 ; gain = 49.645 ; free physical = 15821 ; free virtual = 30334

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed13d2ce

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1841.332 ; gain = 49.645 ; free physical = 15821 ; free virtual = 30334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ed13d2ce

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1851.320 ; gain = 59.633 ; free physical = 15792 ; free virtual = 30304
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dc1ca384

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30286
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.1   | TNS=0      | WHS=-0.121 | THS=-1     |

Phase 2 Router Initialization | Checksum: 1e6561e71

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30286

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21d6c31eb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30286

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14fede176

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
INFO: [Route 35-57] Estimated Timing Summary | WNS=36     | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 115fa66e2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
Phase 4 Rip-up And Reroute | Checksum: 115fa66e2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 115fa66e2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 115fa66e2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 115fa66e2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15e73aba8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.1   | TNS=0      | WHS=0.155  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 15e73aba8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0618009 %
  Global Horizontal Routing Utilization  = 0.013285 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 156786761

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 156786761

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1eb813b7e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.1   | TNS=0      | WHS=0.155  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1eb813b7e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1869.586 ; gain = 77.898 ; free physical = 15773 ; free virtual = 30285
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1869.586 ; gain = 0.000 ; free physical = 15772 ; free virtual = 30286
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/impl_1/vga_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 19:28:58 2015...
