// Seed: 1386442416
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  timeprecision 1ps;
  wire [-1 'b0 : 1] id_4;
  timeunit 1ps / 1ps;
  assign module_1.id_4 = 0;
  logic [7:0][-1] id_5;
  ;
endmodule
module module_1 (
    output wire id_0
    , id_9,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    output logic id_6,
    input wire id_7
);
  always id_6 <= #(- -1'b0 : id_9  : id_4) 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
