<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>
time_elapsed: 0.008s
ram usage: 12308 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e flif_flop <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:8</a>:16-17:
   | 
   |   if (reset == 1) begin
   |                ^       
   = note: Casts `1` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:8</a>:16-17:
   | 
   |   if (reset == 1) begin
   |                ^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:8</a>:16-17:
   | 
   |   if (reset == 1) begin
   |                ^       
   = note: Casts `1` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:8</a>:16-17:
   | 
   |   if (reset == 1) begin
   |                ^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v:9</a>:10-11:
   | 
   |     q &lt;= 0;
   |          ^ 

proc %flif_flop.always.76.0 (i1$ %clk, i1$ %reset, i1$ %d) -&gt; (i1$ %q) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %3 = const i32 0
    %reset1 = prb i1$ %reset
    %4 = inss i32 %3, i1 %reset1, 0, 1
    %5 = const i32 1
    %6 = eq i32 %4, %5
    %7 = neq i1 %6, %0
    %8 = const time 0s 1d
    br %7, %if_false, %if_true
if_true:
    drv i1$ %q, %0, %8
    br %init
if_false:
    %d1 = prb i1$ %d
    drv i1$ %q, %d1, %8
    br %init
}

entity @flif_flop (i1$ %clk, i1$ %reset, i1$ %d) -&gt; (i1$ %q) {
    inst %flif_flop.always.76.0 (i1$ %clk, i1$ %reset, i1$ %d) -&gt; (i1$ %q)
    halt
}

</pre>
</body>