[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=d_tact_intern

[Library]
d_tact_intern=.\d_tact_intern.LIB

[$LibMap$]
d_tact_intern=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/d_tact_intern.vhd=-1

[Files.Data]
.\src\d_tact_intern.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=d_tact_intern|arhd_tact_intern|0 
ShowHide=ShowTopLevel
Selected=
