{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 17:37:20 2022 " "Info: Processing started: Wed Oct 05 17:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lab2:inst\|inst7 " "Info: Detected gated clock \"lab2:inst\|inst7\" as buffer" {  } { { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 536 584 648 584 "inst7" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab2:inst\|inst2 " "Info: Detected ripple clock \"lab2:inst\|inst2\" as buffer" {  } { { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab2:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_i8j.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cmpr_i8j.tdf" 30 18 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block2:inst1\|inst6 " "Info: Detected gated clock \"Block2:inst1\|inst6\" as buffer" {  } { { "Block2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/Block2.bdf" { { 200 936 1000 248 "inst6" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block2:inst1\|inst7 " "Info: Detected ripple clock \"Block2:inst1\|inst7\" as buffer" {  } { { "Block2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/Block2.bdf" { { 184 1024 1088 264 "inst7" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block2:inst1\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] register Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] 297.27 MHz 3.364 ns Internal " "Info: Clock \"clk\" has Internal fmax of 297.27 MHz between source register \"Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]\" and destination register \"Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]\" (period= 3.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.134 ns + Longest register register " "Info: + Longest register to register delay is 1.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 1 REG LCFF_X33_Y8_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 0.515 ns Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X33_Y8_N24 9 " "Info: 2: + IC(0.243 ns) + CELL(0.272 ns) = 0.515 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 9; COMB Node = 'Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_i8j.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cmpr_i8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.397 ns) 1.134 ns Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] 3 REG LCFF_X33_Y8_N19 3 " "Info: 3: + IC(0.222 ns) + CELL(0.397 ns) = 1.134 ns; Loc. = LCFF_X33_Y8_N19; Fanout = 3; REG Node = 'Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.669 ns ( 58.99 % ) " "Info: Total cell delay = 0.669 ns ( 58.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 41.01 % ) " "Info: Total interconnect delay = 0.465 ns ( 41.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.243ns 0.222ns } { 0.000ns 0.272ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.364 ns - Smallest " "Info: - Smallest clock skew is -0.364 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.204 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.712 ns) 2.472 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\] 2 REG LCFF_X34_Y16_N1 5 " "Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 5; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 2.749 ns lab2:inst\|inst7 3 COMB LCCOMB_X34_Y16_N26 1 " "Info: 3: + IC(0.224 ns) + CELL(0.053 ns) = 2.749 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst\|inst7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] lab2:inst|inst7 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 536 584 648 584 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 3.674 ns lab2:inst\|inst2 4 REG LCFF_X34_Y16_N17 10 " "Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 3.674 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst\|inst2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.618 ns) 5.204 ns Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] 5 REG LCFF_X33_Y8_N19 3 " "Info: 5: + IC(0.912 ns) + CELL(0.618 ns) = 5.204 ns; Loc. = LCFF_X33_Y8_N19; Fanout = 3; REG Node = 'Block2:inst1\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lab2:inst|inst2 Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.959 ns ( 56.86 % ) " "Info: Total cell delay = 2.959 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 43.14 % ) " "Info: Total interconnect delay = 2.245 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns 0.224ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.568 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.712 ns) 2.472 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 2 REG LCFF_X34_Y16_N7 4 " "Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 3.113 ns lab2:inst\|inst7 3 COMB LCCOMB_X34_Y16_N26 1 " "Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst\|inst7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 536 584 648 584 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 4.038 ns lab2:inst\|inst2 4 REG LCFF_X34_Y16_N17 10 " "Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 4.038 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst\|inst2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.618 ns) 5.568 ns Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 5 REG LCFF_X33_Y8_N7 2 " "Info: 5: + IC(0.912 ns) + CELL(0.618 ns) = 5.568 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.272 ns ( 58.76 % ) " "Info: Total cell delay = 3.272 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.296 ns ( 41.24 % ) " "Info: Total interconnect delay = 2.296 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns 0.224ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.243ns 0.222ns } { 0.000ns 0.272ns 0.397ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns 0.224ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns 0.912ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.712ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] lab2:inst\|inst2 clk 1.038 ns " "Info: Found hold time violation between source  pin or register \"lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]\" and destination pin or register \"lab2:inst\|inst2\" for clock \"clk\" (Hold time is 1.038 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.566 ns + Largest " "Info: + Largest clock skew is 1.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.944 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.712 ns) 2.472 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 2 REG LCFF_X34_Y16_N7 4 " "Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 3.113 ns lab2:inst\|inst7 3 COMB LCCOMB_X34_Y16_N26 1 " "Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst\|inst7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 536 584 648 584 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.944 ns lab2:inst\|inst2 4 REG LCFF_X34_Y16_N17 10 " "Info: 4: + IC(0.213 ns) + CELL(0.618 ns) = 3.944 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst\|inst2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.560 ns ( 64.91 % ) " "Info: Total cell delay = 2.560 ns ( 64.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 35.09 % ) " "Info: Total interconnect delay = 1.384 ns ( 35.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.944 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.378 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.618 ns) 2.378 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] 2 REG LCFF_X34_Y16_N3 5 " "Info: 2: + IC(0.896 ns) + CELL(0.618 ns) = 2.378 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 5; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 62.32 % ) " "Info: Total cell delay = 1.482 ns ( 62.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 37.68 % ) " "Info: Total interconnect delay = 0.896 ns ( 37.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.944 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.583 ns - Shortest register register " "Info: - Shortest register to register delay is 0.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\] 1 REG LCFF_X34_Y16_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 5; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 0.428 ns lab2:inst\|inst2~0 2 COMB LCCOMB_X34_Y16_N16 1 " "Info: 2: + IC(0.375 ns) + CELL(0.053 ns) = 0.428 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 1; COMB Node = 'lab2:inst\|inst2~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] lab2:inst|inst2~0 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.583 ns lab2:inst\|inst2 3 REG LCFF_X34_Y16_N17 10 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.583 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst\|inst2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lab2:inst|inst2~0 lab2:inst|inst2 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 35.68 % ) " "Info: Total cell delay = 0.208 ns ( 35.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.375 ns ( 64.32 % ) " "Info: Total interconnect delay = 0.375 ns ( 64.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] lab2:inst|inst2~0 lab2:inst|inst2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.583 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} lab2:inst|inst2~0 {} lab2:inst|inst2 {} } { 0.000ns 0.375ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.944 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.896ns } { 0.000ns 0.864ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] lab2:inst|inst2~0 lab2:inst|inst2 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.583 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] {} lab2:inst|inst2~0 {} lab2:inst|inst2 {} } { 0.000ns 0.375ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk block3\[5\] Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] 18.220 ns register " "Info: tco from clock \"clk\" to destination pin \"block3\[5\]\" through register \"Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]\" is 18.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.063 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 296 464 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.712 ns) 2.472 ns lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 2 REG LCFF_X34_Y16_N7 4 " "Info: 2: + IC(0.896 ns) + CELL(0.712 ns) = 2.472 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 4; REG Node = 'lab2:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 3.113 ns lab2:inst\|inst7 3 COMB LCCOMB_X34_Y16_N26 1 " "Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.113 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 1; COMB Node = 'lab2:inst\|inst7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 536 584 648 584 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 4.038 ns lab2:inst\|inst2 4 REG LCFF_X34_Y16_N17 10 " "Info: 4: + IC(0.213 ns) + CELL(0.712 ns) = 4.038 ns; Loc. = LCFF_X34_Y16_N17; Fanout = 10; REG Node = 'lab2:inst\|inst2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { lab2:inst|inst7 lab2:inst|inst2 } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/lab2.bdf" { { 520 744 808 600 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.712 ns) 5.662 ns Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\] 5 REG LCFF_X33_Y8_N7 2 " "Info: 5: + IC(0.912 ns) + CELL(0.712 ns) = 5.662 ns; Loc. = LCFF_X33_Y8_N7; Fanout = 2; REG Node = 'Block2:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 6.177 ns Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X33_Y8_N24 9 " "Info: 6: + IC(0.243 ns) + CELL(0.272 ns) = 6.177 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 9; COMB Node = 'Block2:inst1\|lpm_compare1:inst3\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_i8j.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cmpr_i8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.357 ns) 7.088 ns Block2:inst1\|inst6 7 COMB LCCOMB_X31_Y8_N8 1 " "Info: 7: + IC(0.554 ns) + CELL(0.357 ns) = 7.088 ns; Loc. = LCCOMB_X31_Y8_N8; Fanout = 1; COMB Node = 'Block2:inst1\|inst6'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|inst6 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/Block2.bdf" { { 200 936 1000 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 8.013 ns Block2:inst1\|inst7 8 REG LCFF_X31_Y8_N25 19 " "Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 8.013 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 19; REG Node = 'Block2:inst1\|inst7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Block2:inst1|inst6 Block2:inst1|inst7 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/Block2.bdf" { { 184 1024 1088 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.000 ns) 9.764 ns Block2:inst1\|inst7~clkctrl 9 COMB CLKCTRL_G9 4 " "Info: 9: + IC(1.751 ns) + CELL(0.000 ns) = 9.764 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Block2:inst1\|inst7~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Block2:inst1|inst7 Block2:inst1|inst7~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/Block2.bdf" { { 184 1024 1088 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 11.063 ns Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] 10 REG LCFF_X31_Y8_N21 18 " "Info: 10: + IC(0.681 ns) + CELL(0.618 ns) = 11.063 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 18; REG Node = 'Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Block2:inst1|inst7~clkctrl Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.325 ns ( 48.13 % ) " "Info: Total cell delay = 5.325 ns ( 48.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.738 ns ( 51.87 % ) " "Info: Total interconnect delay = 5.738 ns ( 51.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.063 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|inst6 Block2:inst1|inst7 Block2:inst1|inst7~clkctrl Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "11.063 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} Block2:inst1|inst6 {} Block2:inst1|inst7 {} Block2:inst1|inst7~clkctrl {} Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns 0.912ns 0.243ns 0.554ns 0.213ns 1.751ns 0.681ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.712ns 0.712ns 0.272ns 0.357ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.063 ns + Longest register pin " "Info: + Longest register to pin delay is 7.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\] 1 REG LCFF_X31_Y8_N21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N21; Fanout = 18; REG Node = 'Block3:inst4\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|safe_q\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_gii.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/cntr_gii.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.366 ns) 1.553 ns Block3:inst4\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]~0 2 COMB LCCOMB_X29_Y1_N4 1 " "Info: 2: + IC(1.187 ns) + CELL(0.366 ns) = 1.553 ns; Loc. = LCCOMB_X29_Y1_N4; Fanout = 1; COMB Node = 'Block3:inst4\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/—Ë‘Œ/labsss/lab2/db/decode_ltf.tdf" 48 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.366 ns) + CELL(2.144 ns) 7.063 ns block3\[5\] 3 PIN PIN_F19 0 " "Info: 3: + IC(3.366 ns) + CELL(2.144 ns) = 7.063 ns; Loc. = PIN_F19; Fanout = 0; PIN Node = 'block3\[5\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.510 ns" { Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 block3[5] } "NODE_NAME" } } { "AllBlocks.bdf" "" { Schematic "E:/—Ë‘Œ/labsss/lab2/AllBlocks.bdf" { { 280 1048 1224 296 "block3\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.510 ns ( 35.54 % ) " "Info: Total cell delay = 2.510 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.553 ns ( 64.46 % ) " "Info: Total interconnect delay = 4.553 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 block3[5] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] {} Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 {} block3[5] {} } { 0.000ns 1.187ns 3.366ns } { 0.000ns 0.366ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.063 ns" { clk lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] lab2:inst|inst7 lab2:inst|inst2 Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] Block2:inst1|inst6 Block2:inst1|inst7 Block2:inst1|inst7~clkctrl Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "11.063 ns" { clk {} clk~combout {} lab2:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} lab2:inst|inst7 {} lab2:inst|inst2 {} Block2:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] {} Block2:inst1|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] {} Block2:inst1|inst6 {} Block2:inst1|inst7 {} Block2:inst1|inst7~clkctrl {} Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.896ns 0.275ns 0.213ns 0.912ns 0.243ns 0.554ns 0.213ns 1.751ns 0.681ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.712ns 0.712ns 0.272ns 0.357ns 0.712ns 0.000ns 0.618ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 block3[5] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { Block3:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] {} Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 {} block3[5] {} } { 0.000ns 1.187ns 3.366ns } { 0.000ns 0.366ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 17:37:20 2022 " "Info: Processing ended: Wed Oct 05 17:37:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
