Warning (10268): Verilog HDL information at top.v(178): always construct contains both blocking and non-blocking assignments File: E:/4_FPGA_Project/Template/top.v Line: 178
