Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/salil/HDD/Xilinx2016/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto f2cb47a002344aa285e56b9d5abd3b21 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.aes_encrypt
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.globals
Built simulation snapshot testbench_behav
