<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>tvm: include/tvm/tir/ir_pass.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ir_pass.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Collection of IR pass functions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="schedule_8h_source.html">tvm/te/schedule.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2expr_8h_source.html">tvm/tir/expr.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="buffer_8h_source.html">tvm/tir/buffer.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2function_8h_source.html">tvm/tir/function.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="lowered__func_8h_source.html">tvm/tir/lowered_func.h</a>&gt;</code><br />
<code>#include &lt;unordered_map&gt;</code><br />
<code>#include &lt;unordered_set&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ir_pass.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ir__pass_8h__incl.svg" width="4579" height="1515"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ir__pass_8h__dep__incl.svg" width="1084" height="559"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="ir__pass_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a923d1bb833c984008772782e90cda37a"><td class="memItemLeft" align="right" valign="top">PrimExpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a923d1bb833c984008772782e90cda37a">tvm::tir::Simplify</a> (PrimExpr expr, Map&lt; Var, Range &gt; vrange=Map&lt; Var, Range &gt;())</td></tr>
<tr class="memdesc:a923d1bb833c984008772782e90cda37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify the expression.  <a href="namespacetvm_1_1tir.html#a923d1bb833c984008772782e90cda37a">More...</a><br /></td></tr>
<tr class="separator:a923d1bb833c984008772782e90cda37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49287db98b766f8900dbbfcc466cb596"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a49287db98b766f8900dbbfcc466cb596">tvm::tir::Simplify</a> (Stmt stmt, Map&lt; Var, Range &gt; vrange=Map&lt; Var, Range &gt;())</td></tr>
<tr class="memdesc:a49287db98b766f8900dbbfcc466cb596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify the statement.  <a href="namespacetvm_1_1tir.html#a49287db98b766f8900dbbfcc466cb596">More...</a><br /></td></tr>
<tr class="separator:a49287db98b766f8900dbbfcc466cb596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f7ea11fa82b0cb4a990f51beaa5203"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae3f7ea11fa82b0cb4a990f51beaa5203">tvm::tir::CanonicalSimplify</a> (Stmt stmt, Map&lt; Var, Range &gt; vrange=Map&lt; Var, Range &gt;())</td></tr>
<tr class="memdesc:ae3f7ea11fa82b0cb4a990f51beaa5203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify by applying canonical form.  <a href="namespacetvm_1_1tir.html#ae3f7ea11fa82b0cb4a990f51beaa5203">More...</a><br /></td></tr>
<tr class="separator:ae3f7ea11fa82b0cb4a990f51beaa5203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a22160396635ce8b681f3aaed32df5b"><td class="memItemLeft" align="right" valign="top">PrimExpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a6a22160396635ce8b681f3aaed32df5b">tvm::tir::CanonicalSimplify</a> (PrimExpr expr, Map&lt; Var, Range &gt; vrange=Map&lt; Var, Range &gt;())</td></tr>
<tr class="memdesc:a6a22160396635ce8b681f3aaed32df5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify by applying canonical form.  <a href="namespacetvm_1_1tir.html#a6a22160396635ce8b681f3aaed32df5b">More...</a><br /></td></tr>
<tr class="separator:a6a22160396635ce8b681f3aaed32df5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b75fe00e0f29e2cc8e2b3ffe541ff4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae9b75fe00e0f29e2cc8e2b3ffe541ff4">tvm::tir::Equal</a> (const PrimExpr &amp;lhs, const PrimExpr &amp;rhs)</td></tr>
<tr class="memdesc:ae9b75fe00e0f29e2cc8e2b3ffe541ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep compare lhs and rhs.  <a href="namespacetvm_1_1tir.html#ae9b75fe00e0f29e2cc8e2b3ffe541ff4">More...</a><br /></td></tr>
<tr class="separator:ae9b75fe00e0f29e2cc8e2b3ffe541ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7135e786c567aacc96fa95bac4dae4b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#af7135e786c567aacc96fa95bac4dae4b">tvm::tir::Equal</a> (const Stmt &amp;lhs, const Stmt &amp;rhs)</td></tr>
<tr class="memdesc:af7135e786c567aacc96fa95bac4dae4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep compare lhs and rhs.  <a href="namespacetvm_1_1tir.html#af7135e786c567aacc96fa95bac4dae4b">More...</a><br /></td></tr>
<tr class="separator:af7135e786c567aacc96fa95bac4dae4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388b768f462e6699d061b5ea3ca87616"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a388b768f462e6699d061b5ea3ca87616">tvm::tir::Compare</a> (const PrimExpr &amp;lhs, const PrimExpr &amp;rhs)</td></tr>
<tr class="memdesc:a388b768f462e6699d061b5ea3ca87616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep compare lhs and rhs.  <a href="namespacetvm_1_1tir.html#a388b768f462e6699d061b5ea3ca87616">More...</a><br /></td></tr>
<tr class="separator:a388b768f462e6699d061b5ea3ca87616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4506ebe76b8f44653dafdf0aef263f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae4506ebe76b8f44653dafdf0aef263f1">tvm::tir::VerifySSA</a> (const Stmt &amp;ir)</td></tr>
<tr class="memdesc:ae4506ebe76b8f44653dafdf0aef263f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">verifies whether the IR stmt or Expr is in SSA form. That is: each VarExpr is defined and assigned once(in Let/For)  <a href="namespacetvm_1_1tir.html#ae4506ebe76b8f44653dafdf0aef263f1">More...</a><br /></td></tr>
<tr class="separator:ae4506ebe76b8f44653dafdf0aef263f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a2b6c1ea585d4cfd12539e65f48fdb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a93a2b6c1ea585d4cfd12539e65f48fdb">tvm::tir::HasSideEffect</a> (const PrimExpr &amp;e)</td></tr>
<tr class="memdesc:a93a2b6c1ea585d4cfd12539e65f48fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the expression have side effect.  <a href="namespacetvm_1_1tir.html#a93a2b6c1ea585d4cfd12539e65f48fdb">More...</a><br /></td></tr>
<tr class="separator:a93a2b6c1ea585d4cfd12539e65f48fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a95f59679b6acbb47ab488a1e2c6b09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a2a95f59679b6acbb47ab488a1e2c6b09">tvm::tir::ExprUseVar</a> (const PrimExpr &amp;e, const Var &amp;v)</td></tr>
<tr class="memdesc:a2a95f59679b6acbb47ab488a1e2c6b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether e expression used var.  <a href="namespacetvm_1_1tir.html#a2a95f59679b6acbb47ab488a1e2c6b09">More...</a><br /></td></tr>
<tr class="separator:a2a95f59679b6acbb47ab488a1e2c6b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82ce8b3c5f0cd3a8213b90153637177"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae82ce8b3c5f0cd3a8213b90153637177">tvm::tir::ExprUseVar</a> (const PrimExpr &amp;e, const std::unordered_set&lt; const VarNode * &gt; &amp;vset)</td></tr>
<tr class="memdesc:ae82ce8b3c5f0cd3a8213b90153637177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether e expression used any var in variable set..  <a href="namespacetvm_1_1tir.html#ae82ce8b3c5f0cd3a8213b90153637177">More...</a><br /></td></tr>
<tr class="separator:ae82ce8b3c5f0cd3a8213b90153637177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbcd71b66872684f3dc873b9380520f"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#afdbcd71b66872684f3dc873b9380520f">tvm::tir::ConvertSSA</a> (Stmt stmt)</td></tr>
<tr class="memdesc:afdbcd71b66872684f3dc873b9380520f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a IR node to be SSA form.  <a href="namespacetvm_1_1tir.html#afdbcd71b66872684f3dc873b9380520f">More...</a><br /></td></tr>
<tr class="separator:afdbcd71b66872684f3dc873b9380520f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b122873fd63b721684ffb4cd9913bb4"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a4b122873fd63b721684ffb4cd9913bb4">tvm::tir::Substitute</a> (Stmt stmt, const std::unordered_map&lt; const VarNode *, PrimExpr &gt; &amp;value_map)</td></tr>
<tr class="memdesc:a4b122873fd63b721684ffb4cd9913bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute the var specified in key-&gt;var to be value.  <a href="namespacetvm_1_1tir.html#a4b122873fd63b721684ffb4cd9913bb4">More...</a><br /></td></tr>
<tr class="separator:a4b122873fd63b721684ffb4cd9913bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1753495736a7c0ab703ed01c673ec5d0"><td class="memItemLeft" align="right" valign="top">PrimExpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1753495736a7c0ab703ed01c673ec5d0">tvm::tir::Substitute</a> (PrimExpr expr, const std::unordered_map&lt; const VarNode *, PrimExpr &gt; &amp;value_map)</td></tr>
<tr class="memdesc:a1753495736a7c0ab703ed01c673ec5d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute the var specified in key-&gt;var to be value.  <a href="namespacetvm_1_1tir.html#a1753495736a7c0ab703ed01c673ec5d0">More...</a><br /></td></tr>
<tr class="separator:a1753495736a7c0ab703ed01c673ec5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc79c4131e8b95c4ae4be56d4ab3c494"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abc79c4131e8b95c4ae4be56d4ab3c494">tvm::tir::Substitute</a> (Stmt stmt, const Map&lt; Var, PrimExpr &gt; &amp;value_map)</td></tr>
<tr class="memdesc:abc79c4131e8b95c4ae4be56d4ab3c494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute the var specified in key-&gt;var to be value.  <a href="namespacetvm_1_1tir.html#abc79c4131e8b95c4ae4be56d4ab3c494">More...</a><br /></td></tr>
<tr class="separator:abc79c4131e8b95c4ae4be56d4ab3c494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e6a1e27339fcc255f664dd14e7c6cc"><td class="memItemLeft" align="right" valign="top">PrimExpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a34e6a1e27339fcc255f664dd14e7c6cc">tvm::tir::Substitute</a> (PrimExpr expr, const Map&lt; Var, PrimExpr &gt; &amp;value_map)</td></tr>
<tr class="memdesc:a34e6a1e27339fcc255f664dd14e7c6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute the var specified in key-&gt;var to be value.  <a href="namespacetvm_1_1tir.html#a34e6a1e27339fcc255f664dd14e7c6cc">More...</a><br /></td></tr>
<tr class="separator:a34e6a1e27339fcc255f664dd14e7c6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96379de32bcde10449bdb01b9b816e99"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a96379de32bcde10449bdb01b9b816e99">tvm::tir::Inline</a> (Stmt stmt, FunctionRef f, Array&lt; Var &gt; args, PrimExpr body)</td></tr>
<tr class="memdesc:a96379de32bcde10449bdb01b9b816e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">inline all calls of f in stmt.  <a href="namespacetvm_1_1tir.html#a96379de32bcde10449bdb01b9b816e99">More...</a><br /></td></tr>
<tr class="separator:a96379de32bcde10449bdb01b9b816e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c63e0decac1e98ee375d32dee15526e"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a2c63e0decac1e98ee375d32dee15526e">tvm::tir::StorageFlatten</a> (Stmt stmt, Map&lt; te::Tensor, Buffer &gt; extern_buffer, int cache_line_size, bool create_bound_attribute=false)</td></tr>
<tr class="memdesc:a2c63e0decac1e98ee375d32dee15526e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flatten the multi-dimensional read/write to single dimensional Load/Store.  <a href="namespacetvm_1_1tir.html#a2c63e0decac1e98ee375d32dee15526e">More...</a><br /></td></tr>
<tr class="separator:a2c63e0decac1e98ee375d32dee15526e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e711fe4801fd2d11f85cb64bc64d56"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a00e711fe4801fd2d11f85cb64bc64d56">tvm::tir::RewriteForTensorCore</a> (Stmt stmt, te::Schedule schedule, Map&lt; te::Tensor, Buffer &gt; extern_buffer)</td></tr>
<tr class="memdesc:a00e711fe4801fd2d11f85cb64bc64d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to modify the AST to support TensorCore.  <a href="namespacetvm_1_1tir.html#a00e711fe4801fd2d11f85cb64bc64d56">More...</a><br /></td></tr>
<tr class="separator:a00e711fe4801fd2d11f85cb64bc64d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae892521d99d9475a59e2d01df9413b49"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae892521d99d9475a59e2d01df9413b49">tvm::tir::VerifyCompactBuffer</a> (Stmt stmt)</td></tr>
<tr class="memdesc:ae892521d99d9475a59e2d01df9413b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify if there is any argument bound to compact buffer.  <a href="namespacetvm_1_1tir.html#ae892521d99d9475a59e2d01df9413b49">More...</a><br /></td></tr>
<tr class="separator:ae892521d99d9475a59e2d01df9413b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64dd52c904c2944a4771b81a2cf8f08a"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a64dd52c904c2944a4771b81a2cf8f08a">tvm::tir::RemoveNoOp</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a64dd52c904c2944a4771b81a2cf8f08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove No <a class="el" href="classtvm_1_1Op.html" title="Managed reference class to OpNode. ">Op</a> from the <a class="el" href="classtvm_1_1tir_1_1Stmt.html" title="Container of all statements. ">Stmt</a>.  <a href="namespacetvm_1_1tir.html#a64dd52c904c2944a4771b81a2cf8f08a">More...</a><br /></td></tr>
<tr class="separator:a64dd52c904c2944a4771b81a2cf8f08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319c8f6b65c8c053c87b429d6d791343"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a319c8f6b65c8c053c87b429d6d791343">tvm::tir::UnrollLoop</a> (Stmt stmt, int auto_max_step, int auto_max_depth, int auto_max_extent, bool explicit_unroll)</td></tr>
<tr class="memdesc:a319c8f6b65c8c053c87b429d6d791343"><td class="mdescLeft">&#160;</td><td class="mdescRight">unroll the constant loop marked by unroll. This pass also automatically attach pragma unroll tag to loops which meets the standard.  <a href="namespacetvm_1_1tir.html#a319c8f6b65c8c053c87b429d6d791343">More...</a><br /></td></tr>
<tr class="separator:a319c8f6b65c8c053c87b429d6d791343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6d56877b9dd03803f433352b09060"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abdd6d56877b9dd03803f433352b09060">tvm::tir::VectorizeLoop</a> (Stmt stmt)</td></tr>
<tr class="memdesc:abdd6d56877b9dd03803f433352b09060"><td class="mdescLeft">&#160;</td><td class="mdescRight">vectorize the constant loops  <a href="namespacetvm_1_1tir.html#abdd6d56877b9dd03803f433352b09060">More...</a><br /></td></tr>
<tr class="separator:abdd6d56877b9dd03803f433352b09060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8fc7370ebc9a6b0de19ae9e597576f"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a2f8fc7370ebc9a6b0de19ae9e597576f">tvm::tir::SkipVectorize</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a2f8fc7370ebc9a6b0de19ae9e597576f"><td class="mdescLeft">&#160;</td><td class="mdescRight">convert vectorized loops into serialized loops  <a href="namespacetvm_1_1tir.html#a2f8fc7370ebc9a6b0de19ae9e597576f">More...</a><br /></td></tr>
<tr class="separator:a2f8fc7370ebc9a6b0de19ae9e597576f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604c5a3e5e7fad62a912b1d3bb41c3fa"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a604c5a3e5e7fad62a912b1d3bb41c3fa">tvm::tir::InstrumentBoundCheckers</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a604c5a3e5e7fad62a912b1d3bb41c3fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">instruments bound checkers.  <a href="namespacetvm_1_1tir.html#a604c5a3e5e7fad62a912b1d3bb41c3fa">More...</a><br /></td></tr>
<tr class="separator:a604c5a3e5e7fad62a912b1d3bb41c3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9c2135e4a2a674c7ffe1f414d9b362"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a8c9c2135e4a2a674c7ffe1f414d9b362">tvm::tir::InjectVirtualThread</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a8c9c2135e4a2a674c7ffe1f414d9b362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject virtual thread loops into stmt.  <a href="namespacetvm_1_1tir.html#a8c9c2135e4a2a674c7ffe1f414d9b362">More...</a><br /></td></tr>
<tr class="separator:a8c9c2135e4a2a674c7ffe1f414d9b362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d45de8cf5b6053ab16dde307a00238d"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1d45de8cf5b6053ab16dde307a00238d">tvm::tir::InjectPrefetch</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a1d45de8cf5b6053ab16dde307a00238d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject prefetch instructions into stmt.  <a href="namespacetvm_1_1tir.html#a1d45de8cf5b6053ab16dde307a00238d">More...</a><br /></td></tr>
<tr class="separator:a1d45de8cf5b6053ab16dde307a00238d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde051e07d9c7ba41d5676ce64208766"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abde051e07d9c7ba41d5676ce64208766">tvm::tir::InjectDoubleBuffer</a> (Stmt stmt, int split_loop)</td></tr>
<tr class="memdesc:abde051e07d9c7ba41d5676ce64208766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject double buffer into stmt.  <a href="namespacetvm_1_1tir.html#abde051e07d9c7ba41d5676ce64208766">More...</a><br /></td></tr>
<tr class="separator:abde051e07d9c7ba41d5676ce64208766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3550907081d6332c5a4b0849e1948c79"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a3550907081d6332c5a4b0849e1948c79">tvm::tir::InjectCopyIntrin</a> (Stmt stmt, const std::string &amp;pragma_key, const runtime::PackedFunc &amp;fintrin)</td></tr>
<tr class="memdesc:a3550907081d6332c5a4b0849e1948c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject copy intrinsics with optional pad.  <a href="namespacetvm_1_1tir.html#a3550907081d6332c5a4b0849e1948c79">More...</a><br /></td></tr>
<tr class="separator:a3550907081d6332c5a4b0849e1948c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b70ca88f988211332570160c82e3026"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a5b70ca88f988211332570160c82e3026">tvm::tir::StorageRewrite</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a5b70ca88f988211332570160c82e3026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite storage allocation pattern. Moves the allocation to outer most possible scope. Trying to share space between allocations to make a static allocation plan when possible.  <a href="namespacetvm_1_1tir.html#a5b70ca88f988211332570160c82e3026">More...</a><br /></td></tr>
<tr class="separator:a5b70ca88f988211332570160c82e3026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0606ab38faf2f31d42759f217fdec93"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae0606ab38faf2f31d42759f217fdec93">tvm::tir::LoopPartition</a> (Stmt stmt, bool split_const_loop)</td></tr>
<tr class="memdesc:ae0606ab38faf2f31d42759f217fdec93"><td class="mdescLeft">&#160;</td><td class="mdescRight">partition loops in the stmt  <a href="namespacetvm_1_1tir.html#ae0606ab38faf2f31d42759f217fdec93">More...</a><br /></td></tr>
<tr class="separator:ae0606ab38faf2f31d42759f217fdec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a890acc3681867fe74ad2207d17278f"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a9a890acc3681867fe74ad2207d17278f">tvm::tir::CoProcSync</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a9a890acc3681867fe74ad2207d17278f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and insert sync points to co-processor.  <a href="namespacetvm_1_1tir.html#a9a890acc3681867fe74ad2207d17278f">More...</a><br /></td></tr>
<tr class="separator:a9a890acc3681867fe74ad2207d17278f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799dff4f3a280576d6838694c151e657"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a799dff4f3a280576d6838694c151e657">tvm::tir::LiftAttrScope</a> (Stmt stmt, std::string attr_key)</td></tr>
<tr class="memdesc:a799dff4f3a280576d6838694c151e657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lift common attrs with attr_key to outer scope.  <a href="namespacetvm_1_1tir.html#a799dff4f3a280576d6838694c151e657">More...</a><br /></td></tr>
<tr class="separator:a799dff4f3a280576d6838694c151e657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3a142f48991df5a96ee1791685ca64"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a2c3a142f48991df5a96ee1791685ca64">tvm::tir::RewriteUnsafeSelect</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a2c3a142f48991df5a96ee1791685ca64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and rewrite unsafe select that contains memory access.  <a href="namespacetvm_1_1tir.html#a2c3a142f48991df5a96ee1791685ca64">More...</a><br /></td></tr>
<tr class="separator:a2c3a142f48991df5a96ee1791685ca64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6c7e53cce5184e897b0bd24adb06b6"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a3b6c7e53cce5184e897b0bd24adb06b6">tvm::tir::LowerStorageAccessInfo</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a3b6c7e53cce5184e897b0bd24adb06b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower attached storage access information. Do this pass after all storage access analysis finish.  <a href="namespacetvm_1_1tir.html#a3b6c7e53cce5184e897b0bd24adb06b6">More...</a><br /></td></tr>
<tr class="separator:a3b6c7e53cce5184e897b0bd24adb06b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f89ddc934004f9e58b2e6ac3a260e3d"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1f89ddc934004f9e58b2e6ac3a260e3d">tvm::tir::DecorateDeviceScope</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a1f89ddc934004f9e58b2e6ac3a260e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decorate the stmt with a device scope, this is helpful for hardware accelerator without thread blocks.  <a href="namespacetvm_1_1tir.html#a1f89ddc934004f9e58b2e6ac3a260e3d">More...</a><br /></td></tr>
<tr class="separator:a1f89ddc934004f9e58b2e6ac3a260e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803eaac5980c445a9ff8e38fb2c595fa"><td class="memItemLeft" align="right" valign="top">Stmt&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a803eaac5980c445a9ff8e38fb2c595fa">tvm::tir::HoistIfThenElse</a> (Stmt stmt)</td></tr>
<tr class="memdesc:a803eaac5980c445a9ff8e38fb2c595fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop invariant code motion which locates and hoists if statements.  <a href="namespacetvm_1_1tir.html#a803eaac5980c445a9ff8e38fb2c595fa">More...</a><br /></td></tr>
<tr class="separator:a803eaac5980c445a9ff8e38fb2c595fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d44994c14f11c500586a007c782c84"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ab2d44994c14f11c500586a007c782c84">tvm::tir::MakeAPI</a> (Stmt body, std::string name, Array&lt; ObjectRef &gt; api_args, int num_unpacked_args, bool is_restricted)</td></tr>
<tr class="memdesc:ab2d44994c14f11c500586a007c782c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make an user callable API <a class="el" href="classtvm_1_1tir_1_1LoweredFunc.html" title="LoweredFunc represents function after lowering. This is the final IR representation before codegen...">LoweredFunc</a>.  <a href="namespacetvm_1_1tir.html#ab2d44994c14f11c500586a007c782c84">More...</a><br /></td></tr>
<tr class="separator:ab2d44994c14f11c500586a007c782c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac3af6813bf02262470992a3980a25a"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1ac3af6813bf02262470992a3980a25a">tvm::tir::BindDeviceType</a> (LoweredFunc func, int device_type)</td></tr>
<tr class="memdesc:a1ac3af6813bf02262470992a3980a25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bind the device type of host function to be device_type.  <a href="namespacetvm_1_1tir.html#a1ac3af6813bf02262470992a3980a25a">More...</a><br /></td></tr>
<tr class="separator:a1ac3af6813bf02262470992a3980a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae110e02855d8bc12eb8b6f92ed391844"><td class="memItemLeft" align="right" valign="top">Array&lt; Var &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae110e02855d8bc12eb8b6f92ed391844">tvm::tir::UndefinedVars</a> (const Stmt &amp;stmt, const Array&lt; Var &gt; &amp;defs)</td></tr>
<tr class="memdesc:ae110e02855d8bc12eb8b6f92ed391844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find undefined vars in the statment.  <a href="namespacetvm_1_1tir.html#ae110e02855d8bc12eb8b6f92ed391844">More...</a><br /></td></tr>
<tr class="separator:ae110e02855d8bc12eb8b6f92ed391844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f5e04aea66d87ad42baf957768c451"><td class="memItemLeft" align="right" valign="top">Array&lt; LoweredFunc &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ac7f5e04aea66d87ad42baf957768c451">tvm::tir::SplitHostDevice</a> (LoweredFunc func)</td></tr>
<tr class="memdesc:ac7f5e04aea66d87ad42baf957768c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split the function into a host function and device functions.  <a href="namespacetvm_1_1tir.html#ac7f5e04aea66d87ad42baf957768c451">More...</a><br /></td></tr>
<tr class="separator:ac7f5e04aea66d87ad42baf957768c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0df6d882d69f4ec8e1b146a0d8728f9"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ab0df6d882d69f4ec8e1b146a0d8728f9">tvm::tir::ThreadSync</a> (LoweredFunc stmt, std::string storage_scope)</td></tr>
<tr class="memdesc:ab0df6d882d69f4ec8e1b146a0d8728f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert sync between parallel read/write of shared buffers.  <a href="namespacetvm_1_1tir.html#ab0df6d882d69f4ec8e1b146a0d8728f9">More...</a><br /></td></tr>
<tr class="separator:ab0df6d882d69f4ec8e1b146a0d8728f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438729b72b0e38a28289d763b48995b1"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a438729b72b0e38a28289d763b48995b1">tvm::tir::LowerThreadAllreduce</a> (LoweredFunc f, int warp_size)</td></tr>
<tr class="memdesc:a438729b72b0e38a28289d763b48995b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross thread alleduce in the stmt.  <a href="namespacetvm_1_1tir.html#a438729b72b0e38a28289d763b48995b1">More...</a><br /></td></tr>
<tr class="separator:a438729b72b0e38a28289d763b48995b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5111eb3e9b9d2f52998c5db4b4e3ae9"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#af5111eb3e9b9d2f52998c5db4b4e3ae9">tvm::tir::LowerWarpMemory</a> (LoweredFunc f, int warp_size)</td></tr>
<tr class="memdesc:af5111eb3e9b9d2f52998c5db4b4e3ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower warp memory in stmt.  <a href="namespacetvm_1_1tir.html#af5111eb3e9b9d2f52998c5db4b4e3ae9">More...</a><br /></td></tr>
<tr class="separator:af5111eb3e9b9d2f52998c5db4b4e3ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55f17f026155f1424b3d0fdd3f86435"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ad55f17f026155f1424b3d0fdd3f86435">tvm::tir::RemapThreadAxis</a> (LoweredFunc f, Map&lt; PrimExpr, IterVar &gt; axis_map)</td></tr>
<tr class="memdesc:ad55f17f026155f1424b3d0fdd3f86435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remap the thread axis.  <a href="namespacetvm_1_1tir.html#ad55f17f026155f1424b3d0fdd3f86435">More...</a><br /></td></tr>
<tr class="separator:ad55f17f026155f1424b3d0fdd3f86435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d59ba0cb48da1661593b7eeb2e96821"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a9d59ba0cb48da1661593b7eeb2e96821">tvm::tir::LowerTVMBuiltin</a> (LoweredFunc f)</td></tr>
<tr class="memdesc:a9d59ba0cb48da1661593b7eeb2e96821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower packed function call.  <a href="namespacetvm_1_1tir.html#a9d59ba0cb48da1661593b7eeb2e96821">More...</a><br /></td></tr>
<tr class="separator:a9d59ba0cb48da1661593b7eeb2e96821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2b224ff5bb292b1b7e677d50576b38"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a5c2b224ff5bb292b1b7e677d50576b38">tvm::tir::CombineContextCall</a> (LoweredFunc f)</td></tr>
<tr class="memdesc:a5c2b224ff5bb292b1b7e677d50576b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine context function calls.  <a href="namespacetvm_1_1tir.html#a5c2b224ff5bb292b1b7e677d50576b38">More...</a><br /></td></tr>
<tr class="separator:a5c2b224ff5bb292b1b7e677d50576b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2814a5568d2e1329a5c5aab2e35091e"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ad2814a5568d2e1329a5c5aab2e35091e">tvm::tir::PointerValueTypeRewrite</a> (LoweredFunc f)</td></tr>
<tr class="memdesc:ad2814a5568d2e1329a5c5aab2e35091e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite the pointer content type of arguments, as well as Alloc internal to the function to use the most frequently accessed type for load/store to avoid pointer casting in backend when possible.  <a href="namespacetvm_1_1tir.html#ad2814a5568d2e1329a5c5aab2e35091e">More...</a><br /></td></tr>
<tr class="separator:ad2814a5568d2e1329a5c5aab2e35091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf2681c6850628b3c9b213298f056b3"><td class="memItemLeft" align="right" valign="top">PrimFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abbf2681c6850628b3c9b213298f056b3">tvm::tir::PointerValueTypeRewrite</a> (PrimFunc f)</td></tr>
<tr class="memdesc:abbf2681c6850628b3c9b213298f056b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite the pointer content type of arguments, as well as Alloc internal to the function to use the most frequently accessed type for load/store to avoid pointer casting in backend when possible.  <a href="namespacetvm_1_1tir.html#abbf2681c6850628b3c9b213298f056b3">More...</a><br /></td></tr>
<tr class="separator:abbf2681c6850628b3c9b213298f056b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcbd367b40fe2cd31d101c88a63a0b25"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#afcbd367b40fe2cd31d101c88a63a0b25">tvm::tir::LowerDeviceStorageAccessInfo</a> (LoweredFunc func)</td></tr>
<tr class="memdesc:afcbd367b40fe2cd31d101c88a63a0b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower attached storage access information on device. Do this pass after all storage access analysis finish.  <a href="namespacetvm_1_1tir.html#afcbd367b40fe2cd31d101c88a63a0b25">More...</a><br /></td></tr>
<tr class="separator:afcbd367b40fe2cd31d101c88a63a0b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8b5d13c11411299808c564adda2713"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#adb8b5d13c11411299808c564adda2713">tvm::tir::LowerIntrin</a> (LoweredFunc f, const std::string &amp;target)</td></tr>
<tr class="memdesc:adb8b5d13c11411299808c564adda2713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower intrinsic function calls.  <a href="namespacetvm_1_1tir.html#adb8b5d13c11411299808c564adda2713">More...</a><br /></td></tr>
<tr class="separator:adb8b5d13c11411299808c564adda2713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8725d2ad12962353ec11b6285cc6b3d"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ac8725d2ad12962353ec11b6285cc6b3d">tvm::tir::LowerCustomDatatypes</a> (LoweredFunc f, const std::string &amp;target)</td></tr>
<tr class="memdesc:ac8725d2ad12962353ec11b6285cc6b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower custom datatypes.  <a href="namespacetvm_1_1tir.html#ac8725d2ad12962353ec11b6285cc6b3d">More...</a><br /></td></tr>
<tr class="separator:ac8725d2ad12962353ec11b6285cc6b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd928ded601486ae3a3b787df3f09688"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#acd928ded601486ae3a3b787df3f09688">tvm::tir::InferFragment</a> (LoweredFunc f)</td></tr>
<tr class="memdesc:acd928ded601486ae3a3b787df3f09688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infer the TensorCore fragment infomation using tensor intrinsics.  <a href="namespacetvm_1_1tir.html#acd928ded601486ae3a3b787df3f09688">More...</a><br /></td></tr>
<tr class="separator:acd928ded601486ae3a3b787df3f09688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9968b6563c42117a9a1cd4576054400f"><td class="memItemLeft" align="right" valign="top">LoweredFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a9968b6563c42117a9a1cd4576054400f">tvm::tir::SkipAssert</a> (LoweredFunc f)</td></tr>
<tr class="memdesc:a9968b6563c42117a9a1cd4576054400f"><td class="mdescLeft">&#160;</td><td class="mdescRight">skip assert stmt generation  <a href="namespacetvm_1_1tir.html#a9968b6563c42117a9a1cd4576054400f">More...</a><br /></td></tr>
<tr class="separator:a9968b6563c42117a9a1cd4576054400f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa649448c69d8324ba1fd7ec5e3e54731"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#aa649448c69d8324ba1fd7ec5e3e54731">tvm::tir::VerifyMemory</a> (LoweredFunc func, int device_type)</td></tr>
<tr class="memdesc:aa649448c69d8324ba1fd7ec5e3e54731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify if memory accesses are legal for a specific target device type.  <a href="namespacetvm_1_1tir.html#aa649448c69d8324ba1fd7ec5e3e54731">More...</a><br /></td></tr>
<tr class="separator:aa649448c69d8324ba1fd7ec5e3e54731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705b3e58180a12eba5297cb2442fd1a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a705b3e58180a12eba5297cb2442fd1a2">tvm::tir::VerifyGPUCode</a> (Stmt stmt, Map&lt; std::string, PrimExpr &gt; constraints)</td></tr>
<tr class="memdesc:a705b3e58180a12eba5297cb2442fd1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the correctness of a GPU code It will check the whether the amount of memory usage or the number of threads in a block exceeds the limit.  <a href="namespacetvm_1_1tir.html#a705b3e58180a12eba5297cb2442fd1a2">More...</a><br /></td></tr>
<tr class="separator:a705b3e58180a12eba5297cb2442fd1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Collection of IR pass functions. </p>
<p>When the pass functions in this file are for Stmt, we can use PassFunction(Evaluate(expr)) to apply it to Expr </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
