{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_rmii_axis_v1_0_0_0",
    "cell_name": "rmii_axis_v1_0",
    "component_reference": "xilinx.com:module_ref:rmii_axis_v1_0:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../project_7.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_v1_0_0_0",
    "parameters": {
      "component_parameters": {
        "FPGA_IP_1": [ { "value": "192", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FPGA_IP_2": [ { "value": "168", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FPGA_IP_3": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FPGA_IP_4": [ { "value": "2", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HOST_IP_1": [ { "value": "192", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HOST_IP_2": [ { "value": "168", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HOST_IP_3": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HOST_IP_4": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FPGA_PORT": [ { "value": "17767", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HOST_PORT": [ { "value": "17767", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HEADER_CHECKSUM": [ { "value": "0x65B3", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "FPGA_MAC": [ { "value": "0x021A4B000002", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "HOST_MAC": [ { "value": "0xF8E43B04106E", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "CHECK_DESTINATION": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_rmii_axis_v1_0_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "FPGA_IP_1": [ { "value": "192", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FPGA_IP_2": [ { "value": "168", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FPGA_IP_3": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FPGA_IP_4": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HOST_IP_1": [ { "value": "192", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HOST_IP_2": [ { "value": "168", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HOST_IP_3": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HOST_IP_4": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FPGA_PORT": [ { "value": "17767", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HOST_PORT": [ { "value": "17767", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "HEADER_CHECKSUM": [ { "value": "0x65B3", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "FPGA_MAC": [ { "value": "0x021A4B000002", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "HOST_MAC": [ { "value": "0xF8E43B04106E", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "CHECK_DESTINATION": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a100t" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project_7.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_v1_0_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "ETH_MDC": [ { "direction": "out" } ],
        "ETH_MDIO": [ { "direction": "inout" } ],
        "ETH_CRSDV": [ { "direction": "in" } ],
        "ETH_RXD": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "ETH_TXEN": [ { "direction": "out" } ],
        "ETH_RXERR": [ { "direction": "in" } ],
        "ETH_TXD": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m00_axis_aclk": [ { "direction": "in" } ],
        "m00_axis_aresetn": [ { "direction": "in" } ],
        "m00_axis_tvalid": [ { "direction": "out" } ],
        "m00_axis_tdata": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "m00_axis_tlast": [ { "direction": "out" } ],
        "m00_axis_tready": [ { "direction": "in", "driver_value": "1" } ],
        "s00_axis_aclk": [ { "direction": "in" } ],
        "s00_axis_aresetn": [ { "direction": "in" } ],
        "s00_axis_tready": [ { "direction": "out" } ],
        "s00_axis_tdata": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s00_axis_tlast": [ { "direction": "in", "driver_value": "0" } ],
        "s00_axis_tuser": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "s00_axis_tvalid": [ { "direction": "in" } ],
        "ila_preamble_sfd": [ { "direction": "out", "size_left": "63", "size_right": "0" } ]
      },
      "interfaces": {
        "m00_axis": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "m00_axis_tdata" } ],
            "TLAST": [ { "physical_name": "m00_axis_tlast" } ],
            "TVALID": [ { "physical_name": "m00_axis_tvalid" } ],
            "TREADY": [ { "physical_name": "m00_axis_tready" } ]
          }
        },
        "s00_axis": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "12", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "s00_axis_tdata" } ],
            "TLAST": [ { "physical_name": "s00_axis_tlast" } ],
            "TUSER": [ { "physical_name": "s00_axis_tuser" } ],
            "TVALID": [ { "physical_name": "s00_axis_tvalid" } ],
            "TREADY": [ { "physical_name": "s00_axis_tready" } ]
          }
        },
        "m00_axis_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "m00_axis_aresetn" } ]
          }
        },
        "s00_axis_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s00_axis_aresetn" } ]
          }
        },
        "m00_axis_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "m00_axis", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "m00_axis_aresetn", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "m00_axis_aclk" } ]
          }
        },
        "s00_axis_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "s00_axis", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s00_axis_aresetn", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s00_axis_aclk" } ]
          }
        }
      }
    }
  }
}