// Seed: 1611820533
module module_0 (
    output wor  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    output wire id_4,
    input  wor  id_5,
    input  wor  id_6,
    input  tri0 id_7
    , id_10,
    output tri0 id_8
);
  parameter id_11 = 1;
  assign id_4 = 1;
  assign id_4 = 1;
  assign id_4 = id_6 * id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_4 = 32'd59,
    parameter id_7 = 32'd9
) (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 _id_2,
    input uwire id_3,
    input tri _id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 _id_7,
    output logic id_8,
    input wand id_9,
    input uwire id_10,
    input supply0 id_11
);
  logic [7:0]
      id_13,
      id_14,
      id_15[id_4 : -1],
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_6,
      id_3,
      id_0,
      id_9,
      id_11,
      id_10,
      id_1
  );
  assign modCall_1.id_8 = 0;
  localparam id_28 = -1;
  wire id_29;
  ;
  supply1 [+  1 : id_2] id_30;
  final begin : LABEL_0
    if (id_28) id_8 = 1'd0 == -1 ? id_27[id_7] : 1;
    else $clog2(31);
    ;
  end
  wire id_31;
  assign id_30 = -1'b0;
endmodule
