Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E5FFA592706
	for <lists+qemu-devel@lfdr.de>; Mon, 15 Aug 2022 02:06:25 +0200 (CEST)
Received: from localhost ([::1]:38196 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1oNNce-0001Or-E2
	for lists+qemu-devel@lfdr.de; Sun, 14 Aug 2022 20:06:24 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:56684)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1oNNZ3-0007UT-4Z; Sun, 14 Aug 2022 20:02:43 -0400
Received: from mail-pj1-x1029.google.com ([2607:f8b0:4864:20::1029]:35772)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1oNNZ0-0005Sa-WB; Sun, 14 Aug 2022 20:02:40 -0400
Received: by mail-pj1-x1029.google.com with SMTP id
 o3-20020a17090a0a0300b001f7649cd317so13125305pjo.0; 
 Sun, 14 Aug 2022 17:02:38 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc;
 bh=Gaxlwb6dLyqJz9EFJ5XHUA8qZiCCh0aeC+PKFeenQmA=;
 b=aYk+lb3FMjhy+vEOzfvmVw7ZK1Vf+7Sfzuhk80fp9X+leDFB7HsAMqsoINmJUSN1Lj
 Dd8nr+e4zm3Ixc9OuYvtXHE2hmAlYY5hEh6F/QcJuiHTdR3Kyg86/lVpQUY4gBtUPH6U
 PpLclaB4nRj0Ew4Otzt6DZ+uHZLUoF0ucltNLtk4DBjcwLqcecUxp0kKZiz1nC+X78a5
 bLKUJ+88jcuTRTIlbQ3B0gtAmLubVV5kXMcLzD0xKHcAT2s/R/n04srRKvT3byKJqivi
 Ocb5p50TKuutXSXuaIlgwptvNYBT9DeYnNE1Ume1+oUNfbR8pF4zqk/m5+mLolbRfa7w
 rz3A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc;
 bh=Gaxlwb6dLyqJz9EFJ5XHUA8qZiCCh0aeC+PKFeenQmA=;
 b=DMn0FzmhGAuN13rD77n6P9tuYqMUQ1VX3d0UD40m3nufc/cTxnAcihxvqnPn6k/4AT
 P8PMRm3FZ+v3//MzNetL2umag7/uF39MjGcuIVC4QXErexOLlJK7/O1S9wMWw1n9lgbz
 uhKPtgIQxb1+i+VUREzOXWiqlk/5bvUyOjw3HhAtLVRiKVwtyZPgisJpEgWofPMfa26p
 Xai56+kDIX9RGiQquHrLHWvQgndYPNUIbUp5XQ850FjBcYRy2iMRvfclCgCS+B27vXoB
 CEQDve5KZcqRJ/SNULTCOckA0o9KQ4H6PBOZGA9qf17PcS7SXE+zMA38xtyCNvknTY+u
 oKzA==
X-Gm-Message-State: ACgBeo1RfPlN5lFdlw74V+qO8efqWwm4jrqYAG+i+w7z8ZJZGAWgSAGD
 ZfJCRLNtPNwcu9GpTx7sQ6uJsxku8R+X/3XJQIY=
X-Google-Smtp-Source: AA6agR5JWMUIaaX05DyNprjjnPPl1dY3dA3T0Ha3LSYel85PDfnTFm1xPU7hP64KsFUVc/UMKjU/XrLUPzmncL4AEpQ=
X-Received: by 2002:a17:902:e5c8:b0:16f:1511:7575 with SMTP id
 u8-20020a170902e5c800b0016f15117575mr14530365plf.83.1660521756945; Sun, 14
 Aug 2022 17:02:36 -0700 (PDT)
MIME-Version: 1.0
References: <20220802233307.2106839-1-atishp@rivosinc.com>
 <CAOnJCULUCvLrofjeCP5ROBn+Nt77=ay0sFOWpLAUh-hwNP+DTw@mail.gmail.com>
In-Reply-To: <CAOnJCULUCvLrofjeCP5ROBn+Nt77=ay0sFOWpLAUh-hwNP+DTw@mail.gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 15 Aug 2022 10:02:10 +1000
Message-ID: <CAKmqyKOp_39-giP8K=pqrgh781X9GP37ZBwDEMyKGP-a+_Q22g@mail.gmail.com>
Subject: Re: [PATCH v12 0/6] Improve PMU support
To: Atish Patra <atishp@atishpatra.org>
Cc: Atish Patra <atishp@rivosinc.com>, 
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bin.meng@windriver.com>, Palmer Dabbelt <palmer@dabbelt.com>, 
 "open list:RISC-V" <qemu-riscv@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::1029;
 envelope-from=alistair23@gmail.com; helo=mail-pj1-x1029.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Fri, Aug 12, 2022 at 12:05 PM Atish Patra <atishp@atishpatra.org> wrote:
>
> On Tue, Aug 2, 2022 at 4:33 PM Atish Patra <atishp@rivosinc.com> wrote:
> >
> > The latest version of the SBI specification includes a Performance Moni=
toring
> > Unit(PMU) extension[1] which allows the supervisor to start/stop/config=
ure
> > various PMU events. The Sscofpmf ('Ss' for Privileged arch and Supervis=
or-level
> > extensions, and 'cofpmf' for Count OverFlow and Privilege Mode Filterin=
g)
> > extension[2] allows the perf like tool to handle overflow interrupts an=
d
> > filtering support.
> >
> > This series implements remaining PMU infrastructure to support
> > PMU in virt machine. The first seven patches from the original series
> > have been merged already.
> >
> > This will allow us to add any PMU events in future.
> > Currently, this series enables the following omu events.
> > 1. cycle count
> > 2. instruction count
> > 3. DTLB load/store miss
> > 4. ITLB prefetch miss
> >
> > The first two are computed using host ticks while last three are counte=
d during
> > cpu_tlb_fill. We can do both sampling and count from guest userspace.
> > This series has been tested on both RV64 and RV32. Both Linux[3] and Op=
ensbi[4]
> > patches are required to get the perf working.
> >
> > Here is an output of perf stat/report while running hackbench with late=
st
> > OpenSBI & Linux kernel.
> >
> > Perf stat:
> > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > [root@fedora-riscv ~]# perf stat -e cycles -e instructions -e dTLB-load=
-misses -e dTLB-store-misses -e iTLB-load-misses \
> > > perf bench sched messaging -g 1 -l 10
> > # Running 'sched/messaging' benchmark:
> > # 20 sender and receiver processes per group
> > # 1 groups =3D=3D 40 processes run
> >
> >      Total time: 0.265 [sec]
> >
> >  Performance counter stats for 'perf bench sched messaging -g 1 -l 10':
> >
> >      4,167,825,362      cycles
> >      4,166,609,256      instructions              #    1.00  insn per c=
ycle
> >          3,092,026      dTLB-load-misses
> >            258,280      dTLB-store-misses
> >          2,068,966      iTLB-load-misses
> >
> >        0.585791767 seconds time elapsed
> >
> >        0.373802000 seconds user
> >        1.042359000 seconds sys
> >
> > Perf record:
> > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > [root@fedora-riscv ~]# perf record -e cycles -e instructions \
> > > -e dTLB-load-misses -e dTLB-store-misses -e iTLB-load-misses -c 10000=
 \
> > > perf bench sched messaging -g 1 -l 10
> > # Running 'sched/messaging' benchmark:
> > # 20 sender and receiver processes per group
> > # 1 groups =3D=3D 40 processes run
> >
> >      Total time: 1.397 [sec]
> > [ perf record: Woken up 10 times to write data ]
> > Check IO/CPU overload!
> > [ perf record: Captured and wrote 8.211 MB perf.data (214486 samples) ]
> >
> > [root@fedora-riscv riscv]# perf report
> > Available samples
> > 107K cycles                                                            =
        =E2=97=86
> > 107K instructions                                                      =
        =E2=96=92
> > 250 dTLB-load-misses                                                   =
        =E2=96=92
> > 13 dTLB-store-misses                                                   =
        =E2=96=92
> > 172 iTLB-load-misses
> > ..
> >
> > Changes from v11->v12:
> > 1. Rebased on top of the apply-next.
> > 2. Aligned the write function & .min_priv to the previous line.
> > 3. Fixed the FDT generations for multi-socket scenario.
> > 4. Dropped interrupt property from the DT.
> > 5. Generate illegal instruction fault instead of virtual instruction fa=
ult
> >    for VS/VU access while mcounteren is not set.
> >
> > Changes from v10->v11:
> > 1. Rebased on top of the master where first 7 patches were already merg=
ed.
> > 2. Removed unnecessary additional check in ctr predicate function.
> > 3. Removed unnecessary priv version checks in mcountinhibit read/write.
> > 4. Added Heiko's reviewed-by/tested-by tags.
> >
> > Changes from v8->v9:
> > 1. Added the write_done flags to the vmstate.
> > 2. Fixed the hpmcounter read access from M-mode.
> >
> > Changes from v7->v8:
> > 1. Removeding ordering constraints for mhpmcounter & mhpmevent.
> >
> > Changes from v6->v7:
> > 1. Fixed all the compilation errors for the usermode.
> >
> > Changes from v5->v6:
> > 1. Fixed compilation issue with PATCH 1.
> > 2. Addressed other comments.
> >
> > Changes from v4->v5:
> > 1. Rebased on top of the -next with following patches.
> >    - isa extension
> >    - priv 1.12 spec
> > 2. Addressed all the comments on v4
> > 3. Removed additional isa-ext DT node in favor of riscv,isa string upda=
te
> >
> > Changes from v3->v4:
> > 1. Removed the dummy events from pmu DT node.
> > 2. Fixed pmu_avail_counters mask generation.
> > 3. Added a patch to simplify the predicate function for counters.
> >
> > Changes from v2->v3:
> > 1. Addressed all the comments on PATCH1-4.
> > 2. Split patch1 into two separate patches.
> > 3. Added explicit comments to explain the event types in DT node.
> > 4. Rebased on latest Qemu.
> >
> > Changes from v1->v2:
> > 1. Dropped the ACks from v1 as signficant changes happened after v1.
> > 2. sscofpmf support.
> > 3. A generic counter management framework.
> >
> > [1] https://github.com/riscv-non-isa/riscv-sbi-doc/blob/master/riscv-sb=
i.adoc
> > [2] https://drive.google.com/file/d/171j4jFjIkKdj5LWcExphq4xG_2sihbfd/e=
dit
> > [3] https://github.com/atishp04/qemu/tree/riscv_pmu_v12
> >
> > Atish Patra (6):
> > target/riscv: Add sscofpmf extension support
> > target/riscv: Simplify counter predicate function
> > target/riscv: Add few cache related PMU events
> > hw/riscv: virt: Add PMU DT node to the device tree
> > target/riscv: Update the privilege field for sscofpmf CSRs
> > target/riscv: Remove additional priv version check for mcountinhibit
> >
> > hw/riscv/virt.c           |  16 ++
> > target/riscv/cpu.c        |  12 ++
> > target/riscv/cpu.h        |  25 +++
> > target/riscv/cpu_bits.h   |  55 +++++
> > target/riscv/cpu_helper.c |  25 +++
> > target/riscv/csr.c        | 312 +++++++++++++++++-----------
> > target/riscv/machine.c    |   1 +
> > target/riscv/pmu.c        | 414 +++++++++++++++++++++++++++++++++++++-
> > target/riscv/pmu.h        |   8 +
> > 9 files changed, 749 insertions(+), 119 deletions(-)
> >
> > --
> > 2.25.1
> >
> >
>
> Any other comments on this series ?

Sooo....

The series looks good, the patches are all reviewed, but do you mind
rebasing this on
https://github.com/alistair23/qemu/tree/riscv-to-apply.next ? Sorry
about the hassle

Alistair

>
>
> --
> Regards,
> Atish
>

