# ComputerArchLab

A not entirely fully IEEE 754 compliant FP32 adder made with gate-level VHDL for Computer Architecture Lab class.

Participants: Amirhossein Poolad - Mohammad Motevali
