

================================================================
== Vitis HLS Report for 'write_output'
================================================================
* Date:           Sat Jun  8 17:58:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- write   |     1031|     1031|         9|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     168|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    165|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_132_p2                |         +|   0|  0|  12|          11|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|   2|           1|           1|
    |ap_condition_264                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_332                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_1_fu_138_p2             |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln48_fu_126_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  52|          41|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   11|         22|
    |gmem0_blk_n_AW           |   9|          2|    1|          2|
    |gmem0_blk_n_B            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_66                  |   9|          2|   11|         22|
    |output_r_blk_n           |   9|          2|    1|          2|
    |output_stream_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |first_iter_0_reg_106                |   1|   0|    1|          0|
    |first_iter_0_reg_106_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_reg_190                  |  64|   0|   64|          0|
    |i_fu_66                             |  11|   0|   11|          0|
    |icmp_ln48_1_reg_186                 |   1|   0|    1|          0|
    |icmp_ln48_reg_182                   |   1|   0|    1|          0|
    |output_stream_read_reg_195          |   8|   0|    8|          0|
    |icmp_ln48_1_reg_186                 |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 168|  32|  105|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|output_r_dout                 |   in|   64|     ap_fifo|       output_r|       pointer|
|output_r_num_data_valid       |   in|    4|     ap_fifo|       output_r|       pointer|
|output_r_fifo_cap             |   in|    4|     ap_fifo|       output_r|       pointer|
|output_r_empty_n              |   in|    1|     ap_fifo|       output_r|       pointer|
|output_r_read                 |  out|    1|     ap_fifo|       output_r|       pointer|
|m_axi_gmem0_AWVALID           |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY           |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR            |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID              |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN             |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE            |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST           |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK            |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE           |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT            |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS             |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION          |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER            |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID            |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY            |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA             |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB             |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST             |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID               |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER             |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID           |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY           |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR            |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID              |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN             |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE            |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST           |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK            |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE           |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT            |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS             |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION          |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER            |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID            |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY            |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA             |   in|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST             |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID               |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM          |   in|   11|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER             |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP             |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID            |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY            |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP             |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID               |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER             |   in|    1|       m_axi|          gmem0|       pointer|
|output_stream_dout            |   in|    8|     ap_fifo|  output_stream|       pointer|
|output_stream_num_data_valid  |   in|    3|     ap_fifo|  output_stream|       pointer|
|output_stream_fifo_cap        |   in|    3|     ap_fifo|  output_stream|       pointer|
|output_stream_empty_n         |   in|    1|     ap_fifo|  output_stream|       pointer|
|output_stream_read            |  out|    1|     ap_fifo|  output_stream|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

