
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a3d8 vaddr 0x0800a3d8 paddr 0x0800a3d8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000aac0 memsz 0x0000aac0 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800aac0 align 2**15
         filesz 0x00000588 memsz 0x000005f0 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000073d8  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a3d8  0800a3d8  0000a3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000006e0  0800a3e0  0800a3e0  0000a3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000588  20000000  0800aac0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000068  20000588  0800b048  00010588  2**2
                  ALLOC
  5 .debug_info   00003de9  00000000  00000000  00010588  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000101f  00000000  00000000  00014371  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    000009a6  00000000  00000000  00015390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000180  00000000  00000000  00015d38  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000cc2  00000000  00000000  00015eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010ad  00000000  00000000  00016b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  00017c27  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 00000031  00000000  00000000  00017c57  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000011d4  00000000  00000000  00017c88  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000218  00000000  00000000  00018e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a3d8 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a3e0 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000588 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 adc.c
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
080035b4 l     F .text	0000010c updatePower
20000588 l       .bss	00000000 .LANCHOR0
20000000 l       .data	00000000 .LANCHOR1
080036c0 l     F .text	0000013a rotationControl
20000004 l     O .data	00000004 high.4816
00000000 l    df *ABS*	00000000 runtime.c
20000594 l       .bss	00000000 .LANCHOR0
20000594 l     O .bss	00000004 heap.4790
00000000 l    df *ABS*	00000000 stm32f10x_it.c
08003a60 l     F .text	00000038 Stack_Dump
20000598 l       .bss	00000000 .LANCHOR1
0800a3e4 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
2000000c l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a408 l       .rodata	00000000 .LANCHOR0
0800a408 l     O .rodata	00000010 blanks.6752
0800a418 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
080057e8 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000fc l       .data	00000000 .LANCHOR0
200000fc l     O .data	00000020 lc_ctype_charset
20000120 l     O .data	00000020 lc_message_charset
20000140 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000178 l       .data	00000000 .LANCHOR0
200005b8 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a428 l       .rodata	00000000 .LANCHOR0
0800a428 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a550 l       .rodata	00000000 .LANCHOR0
0800a550 l     O .rodata	00000010 blanks.6696
0800a560 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08009148 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
08003cb8 g     F .text	00000006 EXTI2_IRQHandler
0800337c g     F .text	00000006 __set_PRIMASK
08007888 g     F .text	00000034 _mprec_log10
08007904 g     F .text	0000005e __any_on
0800a500 g     O .rodata	00000028 __mprec_tinytens
08009c2c g     F .text	00000012 .hidden __aeabi_dcmple
08009054 g     F .text	0000001a cleanup_glue
08009d54 g     F .text	00000030 .hidden __gnu_uldivmod_helper
080033e8 g     F .text	00000026 Key_Poll_Init
08009b68 g     F .text	0000007a .hidden __cmpdf2
08003c48 g     F .text	00000010 DebugMon_Handler
08009b68 g     F .text	0000007a .hidden __eqdf2
08009d84 g     F .text	00000352 .hidden __divdi3
080096d8 g     F .text	0000005a .hidden __floatdidf
08004314 g     F .text	0000001a vsprintf
08003d7c g     F .text	00000006 TIM1_CC_IRQHandler
08003adc g     F .text	0000012a HardFault_Handler
080068c0 g     F .text	00000052 _setlocale_r
08007028 g     F .text	00000002 __malloc_unlock
08003384 g     F .text	00000006 __get_FAULTMASK
08003c68 g     F .text	0000000e SysTick_Handler
080033a4 g     F .text	00000004 __REV
08003c80 g     F .text	00000006 PVD_IRQHandler
08008af8 g     F .text	000000ce memmove
08003290 g     F .text	0000004a Adc_Get_Status
08003c58 g     F .text	00000010 PendSV_Handler
08003acc g     F .text	00000010 NMI_Handler
0800702c g     F .text	0000006c _Balloc
08003cc0 g     F .text	00000006 EXTI3_IRQHandler
08009b58 g     F .text	0000008a .hidden __gtdf2
080033e0 g     F .text	00000006 __STREXW
080033c8 g     F .text	00000006 __LDREXW
200005ec g     O .bss	00000004 errno
20000000 g     O .data	00000004 power
08009bf4 g     F .text	00000010 .hidden __aeabi_cdcmple
08003ebc g     F .text	0000000c SysTick_Get_Load_Time
080037fc g     F .text	00000220 Main
200005a4 g     O .bss	00000004 Uart1_Rx_Data
08006f7c g     F .text	000000a6 memcpy
08009be4 g     F .text	00000020 .hidden __aeabi_cdrcmple
08003570 g     F .text	0000001c LED_Display
08004330 g     F .text	000014b4 _svfprintf_r
08009668 g     F .text	00000022 .hidden __floatsidf
08009b60 g     F .text	00000082 .hidden __ltdf2
08003d10 g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
08003ca8 g     F .text	00000006 EXTI0_IRQHandler
080035a0 g     F .text	00000012 LED_All_Off
08003ddc g     F .text	00000006 I2C2_EV_IRQHandler
20000598 g     O .bss	00000004 SysTick_Flag
08009cf8 g     F .text	00000000 .hidden __aeabi_uldivmod
08007964 g     F .text	00000050 __fpclassifyd
08007828 g     F .text	0000005e __ratio
080033b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
0800695c g     F .text	00000010 malloc
08009148 g     F .text	0000025c .hidden __udivsi3
0800a438 g     O .rodata	000000c8 __mprec_tens
08003c28 g     F .text	00000010 UsageFault_Handler
0800338c g     F .text	00000006 __set_FAULTMASK
08006914 g     F .text	0000000a __locale_charset
08009cb8 g     F .text	00000040 .hidden __fixunsdfsi
08003d08 g     F .text	00000006 ADC1_2_IRQHandler
200005b8 g     O .bss	00000004 __malloc_top_pad
08003fa8 g     F .text	0000007e TIM2_PWM_Init
2000011c g     O .data	00000004 __mb_cur_max
08009648 g     F .text	0000001e .hidden __aeabi_ui2d
08006938 g     F .text	00000008 _localeconv_r
08007288 g     F .text	00000012 __i2b
08003dec g     F .text	00000006 SPI1_IRQHandler
08003d28 g     F .text	00000006 CAN_SCE_IRQHandler
080093c4 g     F .text	00000000 .hidden __aeabi_drsub
080079b4 g     F .text	00000026 _sbrk_r
08003c88 g     F .text	00000006 TAMPER_IRQHandler
08003540 g     F .text	0000002e LED_Init
08009c18 g     F .text	00000012 .hidden __aeabi_dcmplt
080032ec g     F .text	00000058 Clock_Init
200005e4 g     O .bss	00000004 __malloc_max_sbrked_mem
0800968c g     F .text	0000003a .hidden __extendsfdf2
08009988 g     F .text	000001d0 .hidden __aeabi_ddiv
080093d0 g     F .text	00000276 .hidden __adddf3
20000588 g       .data	00000000 __RW_LIMIT__
08004208 g     F .text	00000060 Uart1_Printf
080076c0 g     F .text	000000ac __b2d
08009734 g     F .text	00000254 .hidden __aeabi_dmul
08003394 g     F .text	00000006 __get_CONTROL
080032dc g     F .text	00000010 Adc_Get_Data
0800a404 g     O .rodata	00000004 _global_impure_ptr
08008c68 g     F .text	000003ea _realloc_r
0800a0d8 g     F .text	00000300 .hidden __udivdi3
08003ce8 g     F .text	00000006 DMA1_Channel4_IRQHandler
0800a528 g     O .rodata	00000028 __mprec_bigtens
0800715c g     F .text	00000098 __s2b
08009648 g     F .text	0000001e .hidden __floatunsidf
08003a1c g     F .text	00000044 _sbrk
0800754c g     F .text	00000042 __mcmp
08004268 g     F .text	00000016 Uart1_Get_Pressed
08004298 g     F .text	00000042 Uart1_RX_Interrupt_Enable
08003e34 g     F .text	00000006 USART3_IRQHandler
08003c90 g     F .text	00000006 RTC_IRQHandler
08003344 g     F .text	00000008 __get_PSP
0800349c g     F .text	000000a4 Key_ISR_Enable
0800334c g     F .text	00000006 __set_PSP
08003d00 g     F .text	00000006 DMA1_Channel7_IRQHandler
08009070 g     F .text	000000d6 _reclaim_reent
080071f4 g     F .text	0000003c __hi0bits
08009c68 g     F .text	0000004e .hidden __fixdfsi
08003d94 g     F .text	00000036 TIM4_IRQHandler
080093d0 g     F .text	00000276 .hidden __aeabi_dadd
08009b60 g     F .text	00000082 .hidden __ledf2
08003d20 g     F .text	00000006 CAN_RX1_IRQHandler
080073dc g     F .text	000000b8 __pow5mult
080096c8 g     F .text	0000006a .hidden __aeabi_ul2d
200005b4 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003dcc g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080033b8 g     F .text	00000008 __LDREXB
08009c54 g     F .text	00000012 .hidden __aeabi_dcmpgt
08003cf8 g     F .text	00000006 DMA1_Channel6_IRQHandler
08006eec g     F .text	00000090 memchr
08008960 g     F .text	00000198 _free_r
08003d8c g     F .text	00000006 TIM3_IRQHandler
08003ca0 g     F .text	00000006 RCC_IRQHandler
08006920 g     F .text	0000000c __locale_mb_cur_max
08009c40 g     F .text	00000012 .hidden __aeabi_dcmpge
08003d74 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003cd0 g     F .text	00000006 DMA1_Channel1_IRQHandler
08003374 g     F .text	00000006 __get_PRIMASK
200005b0 g     O .bss	00000004 __mlocale_changed
080093cc g     F .text	0000027a .hidden __aeabi_dsub
20000580 g     O .data	00000004 __malloc_sbrk_base
00000588 g       *ABS*	00000000 __RW_SIZE__
080096c8 g     F .text	0000006a .hidden __floatundidf
08007494 g     F .text	000000b6 __lshift
08007c78 g     F .text	00000104 __ssprint_r
08003e3c g     F .text	00000006 EXTI15_10_IRQHandler
200005a0 g     O .bss	00000004 TIM4_Expired
0800aac0 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003e58 g     F .text	00000048 SysTick_Run
080033ac g     F .text	00000004 __REVSH
0800729c g     F .text	00000140 __multiply
200005bc g     O .bss	00000028 __malloc_current_mallinfo
0800776c g     F .text	000000ba __d2b
08003274 g     F .text	0000001a Adc_Stop
0800343c g     F .text	0000002e Key_Wait_Key_Released
08009668 g     F .text	00000022 .hidden __aeabi_i2d
0800a3e0 g       .rodata	00000000 __RO_BASE__
080093c0  w    F .text	00000002 .hidden __aeabi_ldiv0
2000058c g     O .bss	00000004 curMode
08003d30 g     F .text	00000032 EXTI9_5_IRQHandler
08009988 g     F .text	000001d0 .hidden __divdf3
080078bc g     F .text	00000046 __copybits
20000178 g     O .data	00000408 __malloc_av_
08009734 g     F .text	00000254 .hidden __muldf3
08007024 g     F .text	00000002 __malloc_lock
08008858 g     F .text	00000062 _calloc_r
08003df4 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
08003d18 g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008bc8 g     F .text	0000009e memset
08003c08 g     F .text	00000010 MemManage_Handler
200005e8 g     O .bss	00000004 __malloc_max_total_mem
080031ec g     F .text	0000006a Adc_Cds_Init
200005ec g       .bss	00000000 __ZI_LIMIT__
08009148 g     F .text	00000000 .hidden __aeabi_uidiv
08003c38 g     F .text	00000010 SVC_Handler
08003ed8 g     F .text	00000048 SysTick_OS_Tick
0800339c g     F .text	00000006 __set_CONTROL
08005934 g     F .text	00000f8a _dtoa_r
0800697c g     F .text	0000056e _malloc_r
080096d8 g     F .text	0000005a .hidden __aeabi_l2d
080041c4 g     F .text	00000042 Uart1_Send_String
08004188 g     F .text	0000003a Uart1_Send_Byte
08003410 g     F .text	0000002a Key_Get_Pressed
0800358c g     F .text	00000012 LED_All_On
08003cf0 g     F .text	00000006 DMA1_Channel5_IRQHandler
08003cc8 g     F .text	00000006 EXTI4_IRQHandler
080088bc g     F .text	000000a2 _malloc_trim_r
080079dc g     F .text	00000000 strcmp
08003354 g     F .text	00000008 __get_MSP
0800aac0 g       .rodata	00000000 __RO_LIMIT__
08009b68 g     F .text	0000007a .hidden __nedf2
08004028 g     F .text	000000a6 PWM_Set_Duty_Cycle
2000059c g     O .bss	00000004 Key_Value
200005ac g     O .bss	00000004 _PathLocale
080042e0 g     F .text	00000032 _vsprintf_r
08003ce0 g     F .text	00000006 DMA1_Channel3_IRQHandler
08006940 g     F .text	00000012 setlocale
080033a8 g     F .text	00000004 __REV16
20000008 g     O .data	00000004 _impure_ptr
08003d6c g     F .text	00000006 TIM1_UP_IRQHandler
08006934 g     F .text	00000004 __locale_cjk_lang
20000588 g     O .bss	00000004 curOperation
08007d7c g     F .text	00000adc _svfiprintf_r
00000068 g       *ABS*	00000000 __ZI_SIZE__
08003c78 g     F .text	00000006 WWDG_IRQHandler
0800335c g     F .text	00000006 __set_MSP
0800767c g     F .text	00000042 __ulp
08003ec8 g     F .text	0000000e SysTick_Stop
08003d84 g     F .text	00000006 TIM2_IRQHandler
08009cb8 g     F .text	00000040 .hidden __aeabi_d2uiz
20000588 g       .bss	00000000 __ZI_BASE__
08006954 g     F .text	00000008 localeconv
08003d64 g     F .text	00000006 TIM1_BRK_IRQHandler
080093a4 g     F .text	0000001a .hidden __aeabi_uidivmod
08003cb0 g     F .text	00000006 EXTI1_IRQHandler
0800336c g     F .text	00000006 __set_BASEPRI
08009c04 g     F .text	00000012 .hidden __aeabi_dcmpeq
0800346c g     F .text	0000002e Key_Wait_Key_Pressed
080040d0 g     F .text	000000b8 Uart1_Init
08003e44 g     F .text	00000006 RTCAlarm_IRQHandler
08003e2c g     F .text	00000006 USART2_IRQHandler
20000584 g     O .data	00000004 __malloc_trim_threshold
0800692c g     F .text	00000008 __locale_msgcharset
080033d8 g     F .text	00000008 __STREXH
08007590 g     F .text	000000ea __mdiff
08009c68 g     F .text	0000004e .hidden __aeabi_d2iz
08003f20 g     F .text	00000088 TIM4_Delay
080033c0 g     F .text	00000008 __LDREXH
08003de4 g     F .text	00000006 I2C2_ER_IRQHandler
08003cd8 g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
200005a8 g     O .bss	00000004 Uart1_Rx_In
0800a3e0 g     O .rodata	00000004 lightInterval
080093c0  w    F .text	00000002 .hidden __aeabi_idiv0
08003c98 g     F .text	00000006 FLASH_IRQHandler
08003258 g     F .text	0000001a Adc_Start
08003c18 g     F .text	00000010 BusFault_Handler
08003dfc g     F .text	00000030 USART1_IRQHandler
08003eb0 g     F .text	0000000c SysTick_Get_Time
08007c18 g     F .text	0000005e strlen
08003364 g     F .text	00000006 __get_BASEPRI
08009bf4 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08009b58 g     F .text	0000008a .hidden __gedf2
08004280 g     F .text	00000018 Uart1_Get_Char
08009d24 g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003dd4 g     F .text	00000006 I2C1_ER_IRQHandler
0800968c g     F .text	0000003a .hidden __aeabi_f2d
080033d0 g     F .text	00000008 __STREXB
080093cc g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
08007230 g     F .text	00000056 __lo0bits
08003a98 g     F .text	00000032 Invalid_ISR
08003ea0 g     F .text	00000010 SysTick_Check_Timeout
08003e4c g     F .text	00000006 USBWakeUp_IRQHandler
20000590 g     O .bss	00000004 cdsValue
0800696c g     F .text	00000010 free
080070d0 g     F .text	0000008c __multadd
08007098 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__start-0xec>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	08003c69 	stmdaeq	r0, {r0, r3, r5, r6, sl, fp, ip, sp}
 8003040:	08003c79 	stmdaeq	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp}
 8003044:	08003c81 	stmdaeq	r0, {r0, r7, sl, fp, ip, sp}
 8003048:	08003c89 	stmdaeq	r0, {r0, r3, r7, sl, fp, ip, sp}
 800304c:	08003c91 	stmdaeq	r0, {r0, r4, r7, sl, fp, ip, sp}
 8003050:	08003c99 	stmdaeq	r0, {r0, r3, r4, r7, sl, fp, ip, sp}
 8003054:	08003ca1 	stmdaeq	r0, {r0, r5, r7, sl, fp, ip, sp}
 8003058:	08003ca9 	stmdaeq	r0, {r0, r3, r5, r7, sl, fp, ip, sp}
 800305c:	08003cb1 	stmdaeq	r0, {r0, r4, r5, r7, sl, fp, ip, sp}
 8003060:	08003cb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp}
 8003064:	08003cc1 	stmdaeq	r0, {r0, r6, r7, sl, fp, ip, sp}
 8003068:	08003cc9 	stmdaeq	r0, {r0, r3, r6, r7, sl, fp, ip, sp}
 800306c:	08003cd1 	stmdaeq	r0, {r0, r4, r6, r7, sl, fp, ip, sp}
 8003070:	08003cd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, sl, fp, ip, sp}
 8003074:	08003ce1 	stmdaeq	r0, {r0, r5, r6, r7, sl, fp, ip, sp}
 8003078:	08003ce9 	stmdaeq	r0, {r0, r3, r5, r6, r7, sl, fp, ip, sp}
 800307c:	08003cf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, sl, fp, ip, sp}
 8003080:	08003cf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp}
 8003084:	08003d01 	stmdaeq	r0, {r0, r8, sl, fp, ip, sp}
 8003088:	08003d09 	stmdaeq	r0, {r0, r3, r8, sl, fp, ip, sp}
	...
 800309c:	08003d31 	stmdaeq	r0, {r0, r4, r5, r8, sl, fp, ip, sp}
 80030a0:	08003d65 	stmdaeq	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp}
 80030a4:	08003d6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp}
 80030a8:	08003d75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp}
 80030ac:	08003d7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp}
 80030b0:	08003d85 	stmdaeq	r0, {r0, r2, r7, r8, sl, fp, ip, sp}
 80030b4:	08003d8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp}
 80030b8:	08003d95 	stmdaeq	r0, {r0, r2, r4, r7, r8, sl, fp, ip, sp}
 80030bc:	08003dcd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp}
 80030c0:	08003dd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp}
 80030c4:	08003ddd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp}
 80030c8:	08003de5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp}
 80030cc:	08003ded 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp}
 80030d0:	08003df5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
 80030d4:	08003dfd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
 80030d8:	08003e2d 	stmdaeq	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp}
 80030dc:	08003e35 	stmdaeq	r0, {r0, r2, r4, r5, r9, sl, fp, ip, sp}
 80030e0:	08003e3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp}
 80030e4:	08003e45 	stmdaeq	r0, {r0, r2, r6, r9, sl, fp, ip, sp}
 80030e8:	08003e4d 	stmdaeq	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 fb6c 	bl	80037fc <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f001 f861 	bl	8004208 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f001 f855 	bl	8004208 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x815348>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x1606774>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fc89 	bl	8003adc <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800aac0 	stmdaeq	r0, {r6, r7, r9, fp, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000588 	andcs	r0, r0, r8, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005ec 	andcs	r0, r0, ip, ror #11
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Adc_Cds_Init>:
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
 80031ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80031f4:	6993      	ldr	r3, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 80031f6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
 80031fa:	f043 0308 	orr.w	r3, r3, #8
 80031fe:	6193      	str	r3, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 8003200:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003204:	6808      	ldr	r0, [r1, #0]

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 8003206:	f44f 5310 	mov.w	r3, #9216	; 0x2400
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 800320a:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 800320e:	6008      	str	r0, [r1, #0]

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
 8003210:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 8003212:	f2c4 0301 	movt	r3, #16385	; 0x4001
void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
 8003216:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800321a:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)
 800321c:	6851      	ldr	r1, [r2, #4]
 800321e:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8003222:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8003226:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 8003228:	691a      	ldr	r2, [r3, #16]
 800322a:	f042 5260 	orr.w	r2, r2, #939524096	; 0x38000000
 800322e:	611a      	str	r2, [r3, #16]
	Macro_Write_Block(ADC1->SQR1, 0xF, 0x0, 20); 	// Conversion Sequence No = 1
 8003230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003232:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003236:	62da      	str	r2, [r3, #44]	; 0x2c
	Macro_Write_Block(ADC1->SQR3, 0x1F, 9, 0); 		// Sequence Channel of No 1 = CH9
 8003238:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800323a:	f022 021f 	bic.w	r2, r2, #31
 800323e:	f042 0209 	orr.w	r2, r2, #9
 8003242:	635a      	str	r2, [r3, #52]	; 0x34
	Macro_Write_Block(ADC1->CR2, 0x7, 0x7, 17); 	// EXT Trigger = SW Trigger
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
 800324a:	609a      	str	r2, [r3, #8]
	Macro_Set_Bit(ADC1->CR2, 0); 					// ADC ON
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop

08003258 <Adc_Start>:
}

void Adc_Start(void)
{
	Macro_Set_Bit(ADC1->CR2, 20); 					// EXT Trigger Start
 8003258:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800325c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003266:	609a      	str	r2, [r3, #8]
	Macro_Set_Bit(ADC1->CR2, 22); 					// ADC Start
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <Adc_Stop>:
}

void Adc_Stop(void)
{
	Macro_Clear_Bit(ADC1->CR2, 22); 				// ADC Stop
 8003274:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003278:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800327c:	689a      	ldr	r2, [r3, #8]
 800327e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003282:	609a      	str	r2, [r3, #8]
	Macro_Clear_Bit(ADC1->CR2, 0); 					// ADC OFF
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	f022 0201 	bic.w	r2, r2, #1
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop

08003290 <Adc_Get_Status>:
}

int Adc_Get_Status(void)
{
 8003290:	b510      	push	{r4, lr}
	int timeout = 1000000;

	while (!Macro_Check_Bit_Set(ADC1->SR, 1))
 8003292:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8003296:	f244 2440 	movw	r4, #16960	; 0x4240
 800329a:	f2c0 040f 	movt	r4, #15
 800329e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80032a2:	e001      	b.n	80032a8 <Adc_Get_Status+0x18>
	{
		if (--timeout == 0)
 80032a4:	3c01      	subs	r4, #1
 80032a6:	d010      	beq.n	80032ca <Adc_Get_Status+0x3a>

int Adc_Get_Status(void)
{
	int timeout = 1000000;

	while (!Macro_Check_Bit_Set(ADC1->SR, 1))
 80032a8:	680a      	ldr	r2, [r1, #0]
 80032aa:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80032ae:	0792      	lsls	r2, r2, #30
 80032b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80032b4:	d5f6      	bpl.n	80032a4 <Adc_Get_Status+0x14>
			Uart1_Printf("ADC conversion timeout!\n");
			return 0;
		}
	}

	Macro_Clear_Bit(ADC1->SR, 1);
 80032b6:	681a      	ldr	r2, [r3, #0]
	Macro_Clear_Bit(ADC1->SR, 4);

	return 1;
 80032b8:	2001      	movs	r0, #1
			Uart1_Printf("ADC conversion timeout!\n");
			return 0;
		}
	}

	Macro_Clear_Bit(ADC1->SR, 1);
 80032ba:	f022 0202 	bic.w	r2, r2, #2
 80032be:	601a      	str	r2, [r3, #0]
	Macro_Clear_Bit(ADC1->SR, 4);
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	f022 0210 	bic.w	r2, r2, #16
 80032c6:	601a      	str	r2, [r3, #0]

	return 1;
}
 80032c8:	bd10      	pop	{r4, pc}

	while (!Macro_Check_Bit_Set(ADC1->SR, 1))
	{
		if (--timeout == 0)
		{
			Uart1_Printf("ADC conversion timeout!\n");
 80032ca:	f24a 5070 	movw	r0, #42352	; 0xa570
 80032ce:	f6c0 0000 	movt	r0, #2048	; 0x800
 80032d2:	f000 ff99 	bl	8004208 <Uart1_Printf>
			return 0;
 80032d6:	4620      	mov	r0, r4
 80032d8:	bd10      	pop	{r4, pc}
 80032da:	bf00      	nop

080032dc <Adc_Get_Data>:
	return 1;
}

int Adc_Get_Data(void)
{
	return Macro_Extract_Area(ADC1->DR, 0xFFF, 0);
 80032dc:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80032e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80032e4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80032e6:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80032ea:	4770      	bx	lr

080032ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80032ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032f4:	2201      	movs	r2, #1
 80032f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80032f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80032fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80032fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003302:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003306:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003308:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800330a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800330c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800330e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003312:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003314:	680a      	ldr	r2, [r1, #0]
 8003316:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800331a:	0192      	lsls	r2, r2, #6
 800331c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003320:	d5f8      	bpl.n	8003314 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003322:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003326:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800332a:	6811      	ldr	r1, [r2, #0]
 800332c:	f021 0103 	bic.w	r1, r1, #3
 8003330:	f041 0102 	orr.w	r1, r1, #2
 8003334:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	f022 0203 	bic.w	r2, r2, #3
 800333c:	f042 0202 	orr.w	r2, r2, #2
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	4770      	bx	lr

08003344 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003344:	f3ef 8009 	mrs	r0, PSP
 8003348:	4600      	mov	r0, r0
 800334a:	4770      	bx	lr

0800334c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800334c:	f380 8809 	msr	PSP, r0
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop

08003354 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003354:	f3ef 8008 	mrs	r0, MSP
 8003358:	4600      	mov	r0, r0
 800335a:	4770      	bx	lr

0800335c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800335c:	f380 8808 	msr	MSP, r0
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop

08003364 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003364:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800336c:	f380 8811 	msr	BASEPRI, r0
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop

08003374 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003374:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop

0800337c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800337c:	f380 8810 	msr	PRIMASK, r0
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop

08003384 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003384:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop

0800338c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800338c:	f380 8813 	msr	FAULTMASK, r0
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop

08003394 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003394:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800339c:	f380 8814 	msr	CONTROL, r0
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop

080033a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	ba00      	rev	r0, r0
  return(result);
}
 80033a6:	4770      	bx	lr

080033a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	ba40      	rev16	r0, r0
  return(result);
}
 80033aa:	4770      	bx	lr

080033ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80033ac:	bac0      	revsh	r0, r0
  return(result);
}
 80033ae:	4770      	bx	lr

080033b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop

080033b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80033b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80033bc:	b2c0      	uxtb	r0, r0
 80033be:	4770      	bx	lr

080033c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80033c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80033c4:	b280      	uxth	r0, r0
 80033c6:	4770      	bx	lr

080033c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80033c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop

080033d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80033d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80033d4:	4618      	mov	r0, r3
   return(result);
}
 80033d6:	4770      	bx	lr

080033d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80033d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80033dc:	4618      	mov	r0, r3
   return(result);
}
 80033de:	4770      	bx	lr

080033e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80033e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop

080033e8 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80033e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80033f0:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80033f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80033f6:	f041 0108 	orr.w	r1, r1, #8
 80033fa:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80033fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003406:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop

08003410 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003410:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003414:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003418:	6888      	ldr	r0, [r1, #8]
 800341a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800341e:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 8003422:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003426:	688a      	ldr	r2, [r1, #8]
 8003428:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 800342c:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003430:	4290      	cmp	r0, r2
 8003432:	d1f1      	bne.n	8003418 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003434:	3b01      	subs	r3, #1
 8003436:	d1f6      	bne.n	8003426 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop

0800343c <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800343c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003440:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003444:	6881      	ldr	r1, [r0, #8]
 8003446:	f644 6320 	movw	r3, #20000	; 0x4e20
 800344a:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 800344e:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8003452:	6882      	ldr	r2, [r0, #8]
 8003454:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003458:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800345c:	4291      	cmp	r1, r2
 800345e:	d1f1      	bne.n	8003444 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003460:	3b01      	subs	r3, #1
 8003462:	d1f6      	bne.n	8003452 <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003464:	2900      	cmp	r1, #0
 8003466:	d1ed      	bne.n	8003444 <Key_Wait_Key_Released+0x8>
}
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop

0800346c <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800346c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003470:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003474:	6888      	ldr	r0, [r1, #8]
 8003476:	f644 6320 	movw	r3, #20000	; 0x4e20
 800347a:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800347e:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003482:	688a      	ldr	r2, [r1, #8]
 8003484:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003488:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800348c:	4290      	cmp	r0, r2
 800348e:	d1f1      	bne.n	8003474 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003490:	3b01      	subs	r3, #1
 8003492:	d1f6      	bne.n	8003482 <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003494:	2800      	cmp	r0, #0
 8003496:	d0ed      	beq.n	8003474 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop

0800349c <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 800349c:	b410      	push	{r4}
	if(en)
 800349e:	b9b0      	cbnz	r0, 80034ce <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80034a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80034a4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80034a8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 80034ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034b0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 80034b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80034b8:	699a      	ldr	r2, [r3, #24]
 80034ba:	f022 0208 	bic.w	r2, r2, #8
 80034be:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	619a      	str	r2, [r3, #24]
	}
}
 80034c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034cc:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80034ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80034d6:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80034d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80034dc:	f042 0208 	orr.w	r2, r2, #8
 80034e0:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 80034e2:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80034e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80034ee:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80034f0:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80034f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80034f6:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80034fa:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80034fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003500:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003502:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003506:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800350a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 800350e:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003510:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003514:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003516:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800351a:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
		EXTI->PR = (0x3<<6);
 800351e:	20c0      	movs	r0, #192	; 0xc0
 8003520:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003524:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003528:	60dc      	str	r4, [r3, #12]
		EXTI->PR = (0x3<<6);
 800352a:	6158      	str	r0, [r3, #20]
 800352c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
		NVIC_ClearPendingIRQ((IRQn_Type)23);
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 8003536:	6018      	str	r0, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003538:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 800353a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800353e:	4770      	bx	lr

08003540 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003540:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003544:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003548:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 800354a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800354e:	f041 0108 	orr.w	r1, r1, #8
 8003552:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003554:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800355e:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003562:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800356a:	60da      	str	r2, [r3, #12]
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop

08003570 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003570:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003574:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	43c0      	mvns	r0, r0
 800357c:	f000 0003 	and.w	r0, r0, #3
 8003580:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003584:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003588:	60da      	str	r2, [r3, #12]
 800358a:	4770      	bx	lr

0800358c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 800358c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003590:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800359a:	60da      	str	r2, [r3, #12]
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop

080035a0 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 80035a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80035a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80035ae:	60da      	str	r2, [r3, #12]
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <updatePower>:
	PWM_Set_Duty_Cycle(0, power);
	curOperation = REVERSE;
}

static void updatePower()
{
 80035b4:	b538      	push	{r3, r4, r5, lr}
	// No operation in STOP mode
	if (curOperation == STOP)
 80035b6:	f240 5388 	movw	r3, #1416	; 0x588
 80035ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	b342      	cbz	r2, 8003614 <updatePower+0x60>

	// Time control related variable
	// True for increasing power, False for decreasing power
	static int high = 1;

	switch (curMode)
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	2a01      	cmp	r2, #1
 80035c6:	d065      	beq.n	8003694 <updatePower+0xe0>
 80035c8:	2a02      	cmp	r2, #2
 80035ca:	d02b      	beq.n	8003624 <updatePower+0x70>
 80035cc:	2a00      	cmp	r2, #0
 80035ce:	d04e      	beq.n	800366e <updatePower+0xba>
 80035d0:	f240 0200 	movw	r2, #0
 80035d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
		power += high ? 1 : -1;
		break;
	}

	// Power should be 0 ~ 9
	power = (power < 0) ? 0 : (power > 9) ? 9 : power;
 80035d8:	6810      	ldr	r0, [r2, #0]
 80035da:	f240 0100 	movw	r1, #0
 80035de:	2800      	cmp	r0, #0
 80035e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80035e4:	bfb8      	it	lt
 80035e6:	2100      	movlt	r1, #0
 80035e8:	db04      	blt.n	80035f4 <updatePower+0x40>
 80035ea:	6808      	ldr	r0, [r1, #0]
 80035ec:	2809      	cmp	r0, #9
 80035ee:	bfd4      	ite	le
 80035f0:	6809      	ldrle	r1, [r1, #0]
 80035f2:	2109      	movgt	r1, #9
 80035f4:	6011      	str	r1, [r2, #0]

	// update PWM duty cycle
	switch (curOperation)
 80035f6:	681c      	ldr	r4, [r3, #0]
 80035f8:	f240 5588 	movw	r5, #1416	; 0x588
		power += high ? 1 : -1;
		break;
	}

	// Power should be 0 ~ 9
	power = (power < 0) ? 0 : (power > 9) ? 9 : power;
 80035fc:	f240 0300 	movw	r3, #0

	// update PWM duty cycle
	switch (curOperation)
 8003600:	2c01      	cmp	r4, #1
		power += high ? 1 : -1;
		break;
	}

	// Power should be 0 ~ 9
	power = (power < 0) ? 0 : (power > 9) ? 9 : power;
 8003602:	f2c2 0300 	movt	r3, #8192	; 0x2000

	// update PWM duty cycle
	switch (curOperation)
 8003606:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800360a:	d02a      	beq.n	8003662 <updatePower+0xae>
 800360c:	2c02      	cmp	r4, #2
 800360e:	d022      	beq.n	8003656 <updatePower+0xa2>
 8003610:	b1dc      	cbz	r4, 800364a <updatePower+0x96>
 8003612:	bd38      	pop	{r3, r4, r5, pc}
static void updatePower()
{
	// No operation in STOP mode
	if (curOperation == STOP)
	{
		Uart1_Printf("No power related operation allowed in STOP\n");
 8003614:	f24a 508c 	movw	r0, #42380	; 0xa58c
 8003618:	f6c0 0000 	movt	r0, #2048	; 0x800
		break;
	case REVERSE:
		reverse();
		break;
	}
}
 800361c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
static void updatePower()
{
	// No operation in STOP mode
	if (curOperation == STOP)
	{
		Uart1_Printf("No power related operation allowed in STOP\n");
 8003620:	f000 bdf2 	b.w	8004208 <Uart1_Printf>
		power = cdsValue / lightInterval;
		break;
	case TIME_CONTROL:
		// Time control mode
		// power will be increased from 0 to 9 and decreased from 9 to 0
		high = (power == 9) ? 0 : (power == 0) ? 1 : high;
 8003624:	f240 0200 	movw	r2, #0
 8003628:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800362c:	6811      	ldr	r1, [r2, #0]
 800362e:	2909      	cmp	r1, #9
 8003630:	d041      	beq.n	80036b6 <updatePower+0x102>
 8003632:	6811      	ldr	r1, [r2, #0]
 8003634:	2900      	cmp	r1, #0
 8003636:	d03b      	beq.n	80036b0 <updatePower+0xfc>
		power += high ? 1 : -1;
 8003638:	6851      	ldr	r1, [r2, #4]
 800363a:	2900      	cmp	r1, #0
 800363c:	d13e      	bne.n	80036bc <updatePower+0x108>
 800363e:	f04f 31ff 	mov.w	r1, #4294967295
 8003642:	6810      	ldr	r0, [r2, #0]
 8003644:	4401      	add	r1, r0
 8003646:	6011      	str	r1, [r2, #0]
		break;
 8003648:	e7c6      	b.n	80035d8 <updatePower+0x24>
}

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
 800364a:	4620      	mov	r0, r4
 800364c:	4621      	mov	r1, r4
 800364e:	f000 fceb 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = STOP;
 8003652:	602c      	str	r4, [r5, #0]
 8003654:	bd38      	pop	{r3, r4, r5, pc}
	curOperation = FORWARD;
}

static inline void reverse()
{
	PWM_Set_Duty_Cycle(0, power);
 8003656:	6819      	ldr	r1, [r3, #0]
 8003658:	2000      	movs	r0, #0
 800365a:	f000 fce5 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = REVERSE;
 800365e:	602c      	str	r4, [r5, #0]
 8003660:	bd38      	pop	{r3, r4, r5, pc}
	curOperation = STOP;
}

static inline void forward()
{
	PWM_Set_Duty_Cycle(power, 0);
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	2100      	movs	r1, #0
 8003666:	f000 fcdf 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = FORWARD;
 800366a:	602c      	str	r4, [r5, #0]
 800366c:	bd38      	pop	{r3, r4, r5, pc}
	switch (curMode)
	{
	case MANUAL:
		// Uart power control
		// Key_Value should be char 0 ~ 9
		if (Uart1_Rx_In)
 800366e:	f240 52a8 	movw	r2, #1448	; 0x5a8
 8003672:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	2a00      	cmp	r2, #0
 800367a:	d0a9      	beq.n	80035d0 <updatePower+0x1c>
		{
			power = Uart1_Rx_Data - '0';
 800367c:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8003680:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003684:	6811      	ldr	r1, [r2, #0]
 8003686:	f240 0200 	movw	r2, #0
 800368a:	3930      	subs	r1, #48	; 0x30
 800368c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003690:	6011      	str	r1, [r2, #0]
 8003692:	e7a1      	b.n	80035d8 <updatePower+0x24>
		}
		break;
	case LIGHT_CONTROL:
		power = cdsValue / lightInterval;
 8003694:	6899      	ldr	r1, [r3, #8]
 8003696:	f64a 22ab 	movw	r2, #43691	; 0xaaab
 800369a:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
 800369e:	fba2 0101 	umull	r0, r1, r2, r1
 80036a2:	f240 0200 	movw	r2, #0
 80036a6:	0a09      	lsrs	r1, r1, #8
 80036a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80036ac:	6011      	str	r1, [r2, #0]
		break;
 80036ae:	e793      	b.n	80035d8 <updatePower+0x24>
	case TIME_CONTROL:
		// Time control mode
		// power will be increased from 0 to 9 and decreased from 9 to 0
		high = (power == 9) ? 0 : (power == 0) ? 1 : high;
 80036b0:	2101      	movs	r1, #1
 80036b2:	6051      	str	r1, [r2, #4]
 80036b4:	e7c5      	b.n	8003642 <updatePower+0x8e>
 80036b6:	2100      	movs	r1, #0
 80036b8:	6051      	str	r1, [r2, #4]
 80036ba:	e7c0      	b.n	800363e <updatePower+0x8a>
		power += high ? 1 : -1;
 80036bc:	2101      	movs	r1, #1
 80036be:	e7c0      	b.n	8003642 <updatePower+0x8e>

080036c0 <rotationControl>:
		break;
	}
}

static void rotationControl()
{
 80036c0:	b538      	push	{r3, r4, r5, lr}
	switch (Uart1_Rx_Data)
 80036c2:	f240 53a4 	movw	r3, #1444	; 0x5a4
 80036c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b52      	cmp	r3, #82	; 0x52
 80036ce:	d033      	beq.n	8003738 <rotationControl+0x78>
 80036d0:	2b53      	cmp	r3, #83	; 0x53
 80036d2:	d01e      	beq.n	8003712 <rotationControl+0x52>
 80036d4:	2b46      	cmp	r3, #70	; 0x46
 80036d6:	d000      	beq.n	80036da <rotationControl+0x1a>
 80036d8:	bd38      	pop	{r3, r4, r5, pc}
	{
	case 'F':
		switch (curOperation)
 80036da:	f240 5488 	movw	r4, #1416	; 0x588
 80036de:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80036e2:	6825      	ldr	r5, [r4, #0]
 80036e4:	2d01      	cmp	r5, #1
 80036e6:	d039      	beq.n	800375c <rotationControl+0x9c>
 80036e8:	2d02      	cmp	r5, #2
 80036ea:	d06d      	beq.n	80037c8 <rotationControl+0x108>
 80036ec:	2d00      	cmp	r5, #0
 80036ee:	d1f3      	bne.n	80036d8 <rotationControl+0x18>
		{
		case STOP:
			Uart1_Printf("STOP -> FORWARD\n");
 80036f0:	f24a 50b8 	movw	r0, #42424	; 0xa5b8
 80036f4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036f8:	f000 fd86 	bl	8004208 <Uart1_Printf>
	curOperation = STOP;
}

static inline void forward()
{
	PWM_Set_Duty_Cycle(power, 0);
 80036fc:	f240 0300 	movw	r3, #0
 8003700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003704:	6818      	ldr	r0, [r3, #0]
 8003706:	4629      	mov	r1, r5
 8003708:	f000 fc8e 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = FORWARD;
 800370c:	2301      	movs	r3, #1
 800370e:	6023      	str	r3, [r4, #0]
 8003710:	bd38      	pop	{r3, r4, r5, pc}
			Uart1_Printf("Already REVERSE\n");
			break;
		}
		break;
	case 'S':
		switch (curOperation)
 8003712:	f240 5488 	movw	r4, #1416	; 0x588
 8003716:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800371a:	6823      	ldr	r3, [r4, #0]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d040      	beq.n	80037a2 <rotationControl+0xe2>
 8003720:	2b02      	cmp	r3, #2
 8003722:	d04c      	beq.n	80037be <rotationControl+0xfe>
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1d7      	bne.n	80036d8 <rotationControl+0x18>
		{
		case STOP:
			Uart1_Printf("Already STOP\n");
 8003728:	f24a 6040 	movw	r0, #42560	; 0xa640
 800372c:	f6c0 0000 	movt	r0, #2048	; 0x800
			break;
		}
		break;
	}
	return;
}
 8003730:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		break;
	case 'S':
		switch (curOperation)
		{
		case STOP:
			Uart1_Printf("Already STOP\n");
 8003734:	f000 bd68 	b.w	8004208 <Uart1_Printf>
			forward();
			break;
		}
		break;
	case 'R':
		switch (curOperation)
 8003738:	f240 5488 	movw	r4, #1416	; 0x588
 800373c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003740:	6825      	ldr	r5, [r4, #0]
 8003742:	2d01      	cmp	r5, #1
 8003744:	d012      	beq.n	800376c <rotationControl+0xac>
 8003746:	2d02      	cmp	r5, #2
 8003748:	d04f      	beq.n	80037ea <rotationControl+0x12a>
 800374a:	2d00      	cmp	r5, #0
 800374c:	d1c4      	bne.n	80036d8 <rotationControl+0x18>
		{
		case STOP:
			Uart1_Printf("STOP -> REVERSE\n");
 800374e:	f24a 50fc 	movw	r0, #42492	; 0xa5fc
 8003752:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003756:	f000 fd57 	bl	8004208 <Uart1_Printf>
 800375a:	e017      	b.n	800378c <rotationControl+0xcc>
		case STOP:
			Uart1_Printf("STOP -> FORWARD\n");
			forward();
			break;
		case FORWARD:
			Uart1_Printf("Already FORWARD\n");
 800375c:	f24a 50cc 	movw	r0, #42444	; 0xa5cc
 8003760:	f6c0 0000 	movt	r0, #2048	; 0x800
			break;
		}
		break;
	}
	return;
}
 8003764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		case STOP:
			Uart1_Printf("STOP -> FORWARD\n");
			forward();
			break;
		case FORWARD:
			Uart1_Printf("Already FORWARD\n");
 8003768:	f000 bd4e 	b.w	8004208 <Uart1_Printf>
		case STOP:
			Uart1_Printf("STOP -> REVERSE\n");
			reverse();
			break;
		case FORWARD:
			Uart1_Printf("FORWARD -> STOP -> REVERSE\n");
 800376c:	f24a 6010 	movw	r0, #42512	; 0xa610
 8003770:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003774:	f000 fd48 	bl	8004208 <Uart1_Printf>
}

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
 8003778:	2000      	movs	r0, #0
 800377a:	4601      	mov	r1, r0
 800377c:	f000 fc54 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = STOP;
 8003780:	2500      	movs	r5, #0
			reverse();
			break;
		case FORWARD:
			Uart1_Printf("FORWARD -> STOP -> REVERSE\n");
			stop();
			TIM4_Delay(500);
 8003782:	f44f 70fa 	mov.w	r0, #500	; 0x1f4

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
	curOperation = STOP;
 8003786:	6025      	str	r5, [r4, #0]
			reverse();
			break;
		case FORWARD:
			Uart1_Printf("FORWARD -> STOP -> REVERSE\n");
			stop();
			TIM4_Delay(500);
 8003788:	f000 fbca 	bl	8003f20 <TIM4_Delay>
	curOperation = FORWARD;
}

static inline void reverse()
{
	PWM_Set_Duty_Cycle(0, power);
 800378c:	f240 0300 	movw	r3, #0
 8003790:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003794:	6819      	ldr	r1, [r3, #0]
 8003796:	4628      	mov	r0, r5
 8003798:	f000 fc46 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = REVERSE;
 800379c:	2302      	movs	r3, #2
 800379e:	6023      	str	r3, [r4, #0]
 80037a0:	bd38      	pop	{r3, r4, r5, pc}
		{
		case STOP:
			Uart1_Printf("Already STOP\n");
			break;
		case FORWARD:
			Uart1_Printf("FORWARD -> STOP \n");
 80037a2:	f24a 6050 	movw	r0, #42576	; 0xa650
 80037a6:	f6c0 0000 	movt	r0, #2048	; 0x800
			stop();
			curOperation = STOP;
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP\n");
 80037aa:	f000 fd2d 	bl	8004208 <Uart1_Printf>
}

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
 80037ae:	2000      	movs	r0, #0
 80037b0:	4601      	mov	r1, r0
 80037b2:	f000 fc39 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = STOP;
 80037b6:	2300      	movs	r3, #0
 80037b8:	6023      	str	r3, [r4, #0]
			curOperation = STOP;
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP\n");
			stop();
			curOperation = STOP;
 80037ba:	6023      	str	r3, [r4, #0]
 80037bc:	bd38      	pop	{r3, r4, r5, pc}
			Uart1_Printf("FORWARD -> STOP \n");
			stop();
			curOperation = STOP;
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP\n");
 80037be:	f24a 6064 	movw	r0, #42596	; 0xa664
 80037c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037c6:	e7f0      	b.n	80037aa <rotationControl+0xea>
			break;
		case FORWARD:
			Uart1_Printf("Already FORWARD\n");
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP -> FORWARD\n");
 80037c8:	f24a 50e0 	movw	r0, #42464	; 0xa5e0
 80037cc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037d0:	f000 fd1a 	bl	8004208 <Uart1_Printf>
}

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
 80037d4:	2000      	movs	r0, #0
 80037d6:	4601      	mov	r1, r0
 80037d8:	f000 fc26 	bl	8004028 <PWM_Set_Duty_Cycle>
	curOperation = STOP;
 80037dc:	2500      	movs	r5, #0
			Uart1_Printf("Already FORWARD\n");
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP -> FORWARD\n");
			stop();
			TIM4_Delay(500);
 80037de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4

/*---------- Moter Control Function ----------*/
static inline void stop()
{
	PWM_Set_Duty_Cycle(0, 0);
	curOperation = STOP;
 80037e2:	6025      	str	r5, [r4, #0]
			Uart1_Printf("Already FORWARD\n");
			break;
		case REVERSE:
			Uart1_Printf("REVERSE -> STOP -> FORWARD\n");
			stop();
			TIM4_Delay(500);
 80037e4:	f000 fb9c 	bl	8003f20 <TIM4_Delay>
 80037e8:	e788      	b.n	80036fc <rotationControl+0x3c>
			stop();
			TIM4_Delay(500);
			reverse();
			break;
		case REVERSE:
			Uart1_Printf("Already REVERSE\n");
 80037ea:	f24a 602c 	movw	r0, #42540	; 0xa62c
 80037ee:	f6c0 0000 	movt	r0, #2048	; 0x800
			break;
		}
		break;
	}
	return;
}
 80037f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			stop();
			TIM4_Delay(500);
			reverse();
			break;
		case REVERSE:
			Uart1_Printf("Already REVERSE\n");
 80037f6:	f000 bd07 	b.w	8004208 <Uart1_Printf>
 80037fa:	bf00      	nop

080037fc <Main>:
	TIM4_Delay(1000);
}

/*---------- Main Function ----------*/
void Main(void)
{
 80037fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003800:	b083      	sub	sp, #12
}

/*---------- System Related Function ----------*/
static void Sys_Init(void)
{
	Clock_Init();
 8003802:	f7ff fd73 	bl	80032ec <Clock_Init>
	LED_Init();
 8003806:	f7ff fe9b 	bl	8003540 <LED_Init>
	Uart_Init(115200);
 800380a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800380e:	f000 fc5f 	bl	80040d0 <Uart1_Init>
	Key_Poll_Init();
 8003812:	f7ff fde9 	bl	80033e8 <Key_Poll_Init>

/*---------- GPIO Related Function ----------*/
static void GPIOA_Init(void)
{
	// Enable GPIOA clock
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8003816:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800381a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800381e:	6991      	ldr	r1, [r2, #24]

	// Configure PA2 and PA3 as push-pull alternate function output
	GPIOA->CRL &= ~((0xF << 8) | (0xF << 12));
 8003820:	f44f 6300 	mov.w	r3, #2048	; 0x800

/*---------- GPIO Related Function ----------*/
static void GPIOA_Init(void)
{
	// Enable GPIOA clock
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8003824:	f041 0104 	orr.w	r1, r1, #4
 8003828:	6191      	str	r1, [r2, #24]

	// Configure PA2 and PA3 as push-pull alternate function output
	GPIOA->CRL &= ~((0xF << 8) | (0xF << 12));
 800382a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	f240 579c 	movw	r7, #1436	; 0x59c
 8003834:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003838:	601a      	str	r2, [r3, #0]
	GPIOA->CRL |= (0b1011 << 8) | (0b1011 << 12);
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8003840:	f442 423b 	orr.w	r2, r2, #47872	; 0xbb00
 8003844:	601a      	str	r2, [r3, #0]
	Clock_Init();
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();
	GPIOA_Init();
	Adc_Cds_Init();
 8003846:	f7ff fcd1 	bl	80031ec <Adc_Cds_Init>
	TIM2_PWM_Init();
 800384a:	f000 fbad 	bl	8003fa8 <TIM2_PWM_Init>

	SCB->VTOR = 0x08003000;
 800384e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003852:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003856:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800385a:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 0;
 800385e:	2100      	movs	r1, #0
{
	// System initialization
	Sys_Init();

	// YOLO
	Uart1_Printf("YOLO\n");
 8003860:	f24a 60a0 	movw	r0, #42656	; 0xa6a0
	Key_Poll_Init();
	GPIOA_Init();
	Adc_Cds_Init();
	TIM2_PWM_Init();

	SCB->VTOR = 0x08003000;
 8003864:	609a      	str	r2, [r3, #8]
{
	// System initialization
	Sys_Init();

	// YOLO
	Uart1_Printf("YOLO\n");
 8003866:	f6c0 0000 	movt	r0, #2048	; 0x800
	GPIOA_Init();
	Adc_Cds_Init();
	TIM2_PWM_Init();

	SCB->VTOR = 0x08003000;
	SCB->SHCSR = 0;
 800386a:	6259      	str	r1, [r3, #36]	; 0x24
{
	// System initialization
	Sys_Init();

	// YOLO
	Uart1_Printf("YOLO\n");
 800386c:	f000 fccc 	bl	8004208 <Uart1_Printf>

	// Enable interrupt
	Key_ISR_Enable(1);
 8003870:	2001      	movs	r0, #1
 8003872:	f7ff fe13 	bl	800349c <Key_ISR_Enable>
	Uart1_RX_Interrupt_Enable(1);
 8003876:	2001      	movs	r0, #1
 8003878:	f000 fd0e 	bl	8004298 <Uart1_RX_Interrupt_Enable>
{
	switch (Key_Value)
	{
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
 800387c:	f24a 6380 	movw	r3, #42624	; 0xa680
 8003880:	f240 56a8 	movw	r6, #1448	; 0x5a8
 8003884:	f240 5588 	movw	r5, #1416	; 0x588
 8003888:	f240 58a4 	movw	r8, #1444	; 0x5a4
 800388c:	f24a 6a78 	movw	sl, #42616	; 0xa678
 8003890:	f6c0 0300 	movt	r3, #2048	; 0x800
			{
				rotationControl();
			}
			Uart1_Rx_In = 0;
		}
		if (Key_Value)
 8003894:	46b9      	mov	r9, r7
 8003896:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800389a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800389e:	f2c2 0800 	movt	r8, #8192	; 0x2000
{
	switch (Key_Value)
	{
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
 80038a2:	9301      	str	r3, [sp, #4]
 80038a4:	f6c0 0a00 	movt	sl, #2048	; 0x800
	Key_ISR_Enable(1);
	Uart1_RX_Interrupt_Enable(1);

	while (1)
	{
		if (Uart1_Rx_In && curMode == MANUAL)
 80038a8:	6833      	ldr	r3, [r6, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d03b      	beq.n	8003926 <Main+0x12a>
 80038ae:	686b      	ldr	r3, [r5, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d138      	bne.n	8003926 <Main+0x12a>
		{
			char c = Uart1_Rx_Data;
 80038b4:	f8d8 3000 	ldr.w	r3, [r8]
 80038b8:	b2db      	uxtb	r3, r3
			// Uart power control
			if (c >= '0' && c <= '9')
 80038ba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	2a09      	cmp	r2, #9
 80038c2:	d97e      	bls.n	80039c2 <Main+0x1c6>
			{
				updatePower();
			}
			// Uart rotation control
			else if (c == 'F' || c == 'R' || c == 'S')
 80038c4:	f1a3 0252 	sub.w	r2, r3, #82	; 0x52
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	2b46      	cmp	r3, #70	; 0x46
 80038cc:	bf18      	it	ne
 80038ce:	2a01      	cmpne	r2, #1
 80038d0:	d93d      	bls.n	800394e <Main+0x152>
			}
			else if (c == 'F' || c == 'R')
			{
				rotationControl();
			}
			Uart1_Rx_In = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	6033      	str	r3, [r6, #0]
		}
		if (Key_Value)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d154      	bne.n	8003986 <Main+0x18a>
			modeControl();
			// Key flag clear
			Key_Value = 0;
		}
		// Operation contol by mode
		switch (curMode)
 80038dc:	f8d5 b004 	ldr.w	fp, [r5, #4]
 80038e0:	f240 5488 	movw	r4, #1416	; 0x588
 80038e4:	f1bb 0f01 	cmp.w	fp, #1
 80038e8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80038ec:	d032      	beq.n	8003954 <Main+0x158>
 80038ee:	f1bb 0f02 	cmp.w	fp, #2
 80038f2:	d1d9      	bne.n	80038a8 <Main+0xac>

// Time control mode
// 1s interval
static void timeModeControl()
{
	Uart1_Printf("Time Control Mode\n");
 80038f4:	f24a 7078 	movw	r0, #42872	; 0xa778
 80038f8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038fc:	f000 fc84 	bl	8004208 <Uart1_Printf>
	if (curOperation == STOP)
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	b93b      	cbnz	r3, 8003914 <Main+0x118>
	{
		Uart1_Printf("Time Control Mode requires NON-STOP operation, changed into FORWARD operation\n");
 8003904:	f24a 708c 	movw	r0, #42892	; 0xa78c
 8003908:	f6c0 0000 	movt	r0, #2048	; 0x800
 800390c:	f000 fc7c 	bl	8004208 <Uart1_Printf>
		curOperation = FORWARD;
 8003910:	2301      	movs	r3, #1
 8003912:	6023      	str	r3, [r4, #0]
	}
	updatePower();
 8003914:	f7ff fe4e 	bl	80035b4 <updatePower>
	TIM4_Delay(1000);
 8003918:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800391c:	f000 fb00 	bl	8003f20 <TIM4_Delay>
	Key_ISR_Enable(1);
	Uart1_RX_Interrupt_Enable(1);

	while (1)
	{
		if (Uart1_Rx_In && curMode == MANUAL)
 8003920:	6833      	ldr	r3, [r6, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1c3      	bne.n	80038ae <Main+0xb2>
				rotationControl();
			}
			// Uart flag clear
			Uart1_Rx_In = 0;
		}
		else if (Uart1_Rx_In && curMode != MANUAL)
 8003926:	6833      	ldr	r3, [r6, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0d4      	beq.n	80038d6 <Main+0xda>
 800392c:	686b      	ldr	r3, [r5, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0d1      	beq.n	80038d6 <Main+0xda>
		{
			char c = Uart1_Rx_Data;
 8003932:	f8d8 3000 	ldr.w	r3, [r8]
 8003936:	b2db      	uxtb	r3, r3
			if (c >= '0' && c <= '9')
 8003938:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800393c:	b2d2      	uxtb	r2, r2
 800393e:	2a09      	cmp	r2, #9
 8003940:	d95e      	bls.n	8003a00 <Main+0x204>
			{
				Uart1_Printf("Manual power control is only allowed in MANUAL mode\n");
				
			}
			else if (c == 'S')
 8003942:	2b53      	cmp	r3, #83	; 0x53
 8003944:	d063      	beq.n	8003a0e <Main+0x212>
			{
				Uart1_Printf("STOP is only allowed in MANUAL mode\n");
			}
			else if (c == 'F' || c == 'R')
 8003946:	2b46      	cmp	r3, #70	; 0x46
 8003948:	bf18      	it	ne
 800394a:	2b52      	cmpne	r3, #82	; 0x52
 800394c:	d1c1      	bne.n	80038d2 <Main+0xd6>
			{
				rotationControl();
 800394e:	f7ff feb7 	bl	80036c0 <rotationControl>
 8003952:	e7be      	b.n	80038d2 <Main+0xd6>

// Light control mode
// 0x000 to 0%, 0xFFF to 100%
static void lightModeControl()
{
	Uart1_Printf("Light Control Mode\n");
 8003954:	f24a 7014 	movw	r0, #42772	; 0xa714
 8003958:	f6c0 0000 	movt	r0, #2048	; 0x800
 800395c:	f000 fc54 	bl	8004208 <Uart1_Printf>
	if (curOperation == STOP)
 8003960:	6822      	ldr	r2, [r4, #0]
 8003962:	2a00      	cmp	r2, #0
 8003964:	d043      	beq.n	80039ee <Main+0x1f2>
	{
		Uart1_Printf("Light Control Mode requires NON-STOP operation, changed into FORWARD operation\n");
		curOperation = FORWARD;
	}
	Adc_Start();
 8003966:	f7ff fc77 	bl	8003258 <Adc_Start>
	while (!Adc_Get_Status())
 800396a:	f7ff fc91 	bl	8003290 <Adc_Get_Status>
 800396e:	2800      	cmp	r0, #0
 8003970:	d0fb      	beq.n	800396a <Main+0x16e>
		;
	cdsValue = Adc_Get_Data();
 8003972:	f7ff fcb3 	bl	80032dc <Adc_Get_Data>
 8003976:	60a8      	str	r0, [r5, #8]
	updatePower();
 8003978:	f7ff fe1c 	bl	80035b4 <updatePower>
	TIM4_Delay(1000);
 800397c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003980:	f000 face 	bl	8003f20 <TIM4_Delay>
 8003984:	e790      	b.n	80038a8 <Main+0xac>

// KEY 0 OR VALUE 1: LIGHT MODE (MANUAL <-> LIGHT_CONTROL)
// KEY 1 OR VALUE 2: TIME MODE (MANUAL <-> TIME_CONTROL)
static void modeControl()
{
	switch (Key_Value)
 8003986:	f8d9 3000 	ldr.w	r3, [r9]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d01c      	beq.n	80039c8 <Main+0x1cc>
 800398e:	2b02      	cmp	r3, #2
 8003990:	d114      	bne.n	80039bc <Main+0x1c0>
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
		break;
	case 2:
		curMode = (curMode == MANUAL) ? TIME_CONTROL : MANUAL;
 8003992:	686a      	ldr	r2, [r5, #4]
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "TIME_CONTROL");
 8003994:	f24a 6390 	movw	r3, #42640	; 0xa690
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
		break;
	case 2:
		curMode = (curMode == MANUAL) ? TIME_CONTROL : MANUAL;
 8003998:	2a00      	cmp	r2, #0
 800399a:	bf0c      	ite	eq
 800399c:	2202      	moveq	r2, #2
 800399e:	2200      	movne	r2, #0
 80039a0:	606a      	str	r2, [r5, #4]
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "TIME_CONTROL");
 80039a2:	6869      	ldr	r1, [r5, #4]
 80039a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80039a8:	f24a 7008 	movw	r0, #42760	; 0xa708
 80039ac:	2900      	cmp	r1, #0
 80039ae:	bf14      	ite	ne
 80039b0:	4619      	movne	r1, r3
 80039b2:	4651      	moveq	r1, sl
 80039b4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039b8:	f000 fc26 	bl	8004208 <Uart1_Printf>
		if (Key_Value)
		{
			// Key mode control
			modeControl();
			// Key flag clear
			Key_Value = 0;
 80039bc:	2300      	movs	r3, #0
 80039be:	603b      	str	r3, [r7, #0]
 80039c0:	e78c      	b.n	80038dc <Main+0xe0>
		{
			char c = Uart1_Rx_Data;
			// Uart power control
			if (c >= '0' && c <= '9')
			{
				updatePower();
 80039c2:	f7ff fdf7 	bl	80035b4 <updatePower>
 80039c6:	e784      	b.n	80038d2 <Main+0xd6>
static void modeControl()
{
	switch (Key_Value)
	{
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
 80039c8:	686b      	ldr	r3, [r5, #4]
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
 80039ca:	f24a 7008 	movw	r0, #42760	; 0xa708
static void modeControl()
{
	switch (Key_Value)
	{
	case 1:
		curMode = (curMode == MANUAL) ? LIGHT_CONTROL : MANUAL;
 80039ce:	f1d3 0301 	rsbs	r3, r3, #1
 80039d2:	bf38      	it	cc
 80039d4:	2300      	movcc	r3, #0
 80039d6:	606b      	str	r3, [r5, #4]
		Uart1_Printf("Mode: %s\n", (curMode == MANUAL) ? "MANUAL" : "LIGHT_CONTROL");
 80039d8:	6869      	ldr	r1, [r5, #4]
 80039da:	9b01      	ldr	r3, [sp, #4]
 80039dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039e0:	2900      	cmp	r1, #0
 80039e2:	bf08      	it	eq
 80039e4:	4653      	moveq	r3, sl
 80039e6:	4619      	mov	r1, r3
 80039e8:	f000 fc0e 	bl	8004208 <Uart1_Printf>
 80039ec:	e7e6      	b.n	80039bc <Main+0x1c0>
static void lightModeControl()
{
	Uart1_Printf("Light Control Mode\n");
	if (curOperation == STOP)
	{
		Uart1_Printf("Light Control Mode requires NON-STOP operation, changed into FORWARD operation\n");
 80039ee:	f24a 7028 	movw	r0, #42792	; 0xa728
 80039f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039f6:	f000 fc07 	bl	8004208 <Uart1_Printf>
		curOperation = FORWARD;
 80039fa:	f8c4 b000 	str.w	fp, [r4]
 80039fe:	e7b2      	b.n	8003966 <Main+0x16a>
		else if (Uart1_Rx_In && curMode != MANUAL)
		{
			char c = Uart1_Rx_Data;
			if (c >= '0' && c <= '9')
			{
				Uart1_Printf("Manual power control is only allowed in MANUAL mode\n");
 8003a00:	f24a 60a8 	movw	r0, #42664	; 0xa6a8
 8003a04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a08:	f000 fbfe 	bl	8004208 <Uart1_Printf>
 8003a0c:	e761      	b.n	80038d2 <Main+0xd6>
				
			}
			else if (c == 'S')
			{
				Uart1_Printf("STOP is only allowed in MANUAL mode\n");
 8003a0e:	f24a 60e0 	movw	r0, #42720	; 0xa6e0
 8003a12:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a16:	f000 fbf7 	bl	8004208 <Uart1_Printf>
 8003a1a:	e75a      	b.n	80038d2 <Main+0xd6>

08003a1c <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003a1c:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a1e:	f240 5394 	movw	r3, #1428	; 0x594
 8003a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a26:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003a28:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a2a:	b181      	cbz	r1, 8003a4e <_sbrk+0x32>
 8003a2c:	4c0b      	ldr	r4, [pc, #44]	; (8003a5c <_sbrk+0x40>)
 8003a2e:	4608      	mov	r0, r1
 8003a30:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 8003a34:	3207      	adds	r2, #7
 8003a36:	4402      	add	r2, r0
 8003a38:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003a3c:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8003a40:	428a      	cmp	r2, r1

	heap = nextHeap;
 8003a42:	bf34      	ite	cc
 8003a44:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003a46:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 8003a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a4c:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a4e:	4903      	ldr	r1, [pc, #12]	; (8003a5c <_sbrk+0x40>)
 8003a50:	f021 0107 	bic.w	r1, r1, #7
 8003a54:	6019      	str	r1, [r3, #0]
 8003a56:	4608      	mov	r0, r1
 8003a58:	e7ec      	b.n	8003a34 <_sbrk+0x18>
 8003a5a:	bf00      	nop
 8003a5c:	200005f3 	strdcs	r0, [r0], -r3

08003a60 <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003a60:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a62:	2300      	movs	r3, #0
 8003a64:	4d0b      	ldr	r5, [pc, #44]	; (8003a94 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003a66:	b083      	sub	sp, #12
 8003a68:	4606      	mov	r6, r0
 8003a6a:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a6c:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003a6e:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8003a72:	f24a 70dc 	movw	r0, #42972	; 0xa7dc
 8003a76:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8003a7a:	9200      	str	r2, [sp, #0]
 8003a7c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a80:	4622      	mov	r2, r4
 8003a82:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a84:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003a86:	f000 fbbf 	bl	8004208 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a8a:	2c08      	cmp	r4, #8
 8003a8c:	4623      	mov	r3, r4
 8003a8e:	d1ee      	bne.n	8003a6e <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003a90:	b003      	add	sp, #12
 8003a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a94:	0800a3e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sp, pc}

08003a98 <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 8003a98:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 8003a9a:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003a9e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003aa2:	6861      	ldr	r1, [r4, #4]
 8003aa4:	f24a 70f0 	movw	r0, #42992	; 0xa7f0
 8003aa8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003aac:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ab0:	f000 fbaa 	bl	8004208 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003ab4:	6861      	ldr	r1, [r4, #4]
 8003ab6:	f64a 0008 	movw	r0, #43016	; 0xa808
 8003aba:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003abe:	3910      	subs	r1, #16
 8003ac0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ac4:	f000 fba0 	bl	8004208 <Uart1_Printf>
 8003ac8:	e7fe      	b.n	8003ac8 <Invalid_ISR+0x30>
 8003aca:	bf00      	nop

08003acc <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003acc:	f64a 001c 	movw	r0, #43036	; 0xa81c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 8003ad0:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 8003ad2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ad6:	f000 fb97 	bl	8004208 <Uart1_Printf>
 8003ada:	e7fe      	b.n	8003ada <NMI_Handler+0xe>

08003adc <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003adc:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 8003ade:	f64a 0024 	movw	r0, #43044	; 0xa824
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003ae2:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8003ae4:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003ae8:	4616      	mov	r6, r2
 8003aea:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8003aec:	f000 fb8c 	bl	8004208 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003af0:	f64a 0034 	movw	r0, #43060	; 0xa834
 8003af4:	4629      	mov	r1, r5
 8003af6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003afa:	f000 fb85 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003afe:	f64a 004c 	movw	r0, #43084	; 0xa84c
 8003b02:	4621      	mov	r1, r4
 8003b04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b08:	f000 fb7e 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003b0c:	f64a 0058 	movw	r0, #43096	; 0xa858
 8003b10:	4631      	mov	r1, r6
 8003b12:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b16:	f000 fb77 	bl	8004208 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003b1a:	230f      	movs	r3, #15
 8003b1c:	f2cf 0300 	movt	r3, #61440	; 0xf000
 8003b20:	2209      	movs	r2, #9
 8003b22:	402b      	ands	r3, r5
 8003b24:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d050      	beq.n	8003bce <HardFault_Handler+0xf2>
 8003b2c:	220d      	movs	r2, #13
 8003b2e:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d059      	beq.n	8003bea <HardFault_Handler+0x10e>
 8003b36:	2201      	movs	r2, #1
 8003b38:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003b3c:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 8003b3e:	bf04      	itt	eq
 8003b40:	f64a 0064 	movweq	r0, #43108	; 0xa864
 8003b44:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003b48:	d045      	beq.n	8003bd6 <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 8003b4a:	f64a 00e8 	movw	r0, #43240	; 0xa8e8
 8003b4e:	f005 010f 	and.w	r1, r5, #15
 8003b52:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b56:	f000 fb57 	bl	8004208 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 8003b5a:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003b5e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003b62:	f64a 1014 	movw	r0, #43284	; 0xa914
 8003b66:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003b68:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b6c:	f000 fb4c 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 8003b70:	f64a 1024 	movw	r0, #43300	; 0xa924
 8003b74:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b76:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b7a:	f000 fb45 	bl	8004208 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 8003b7e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b80:	f64a 1044 	movw	r0, #43332	; 0xa944
 8003b84:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 8003b88:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b8c:	f000 fb3c 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 8003b90:	f64a 1058 	movw	r0, #43352	; 0xa958
 8003b94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b96:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b9a:	f000 fb35 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8003b9e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003ba0:	f64a 1068 	movw	r0, #43368	; 0xa968
 8003ba4:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 8003ba8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bac:	f000 fb2c 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 8003bb0:	f64a 107c 	movw	r0, #43388	; 0xa97c
 8003bb4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003bb6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bba:	f000 fb25 	bl	8004208 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 8003bbe:	f64a 108c 	movw	r0, #43404	; 0xa98c
 8003bc2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003bc4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bc8:	f000 fb1e 	bl	8004208 <Uart1_Printf>
 8003bcc:	e7fe      	b.n	8003bcc <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 8003bce:	f64a 008c 	movw	r0, #43148	; 0xa88c
 8003bd2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bd6:	f000 fb17 	bl	8004208 <Uart1_Printf>
 8003bda:	f64a 0088 	movw	r0, #43144	; 0xa888
 8003bde:	4621      	mov	r1, r4
 8003be0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003be4:	f7ff ff3c 	bl	8003a60 <Stack_Dump>
 8003be8:	e7b7      	b.n	8003b5a <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 8003bea:	f64a 00b8 	movw	r0, #43192	; 0xa8b8
 8003bee:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bf2:	f000 fb09 	bl	8004208 <Uart1_Printf>
 8003bf6:	f64a 00e4 	movw	r0, #43236	; 0xa8e4
 8003bfa:	4631      	mov	r1, r6
 8003bfc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c00:	f7ff ff2e 	bl	8003a60 <Stack_Dump>
 8003c04:	e7a9      	b.n	8003b5a <HardFault_Handler+0x7e>
 8003c06:	bf00      	nop

08003c08 <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 8003c08:	f64a 10b0 	movw	r0, #43440	; 0xa9b0
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003c0c:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 8003c0e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c12:	f000 faf9 	bl	8004208 <Uart1_Printf>
 8003c16:	e7fe      	b.n	8003c16 <MemManage_Handler+0xe>

08003c18 <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 8003c18:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003c1c:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 8003c1e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c22:	f000 faf1 	bl	8004208 <Uart1_Printf>
 8003c26:	e7fe      	b.n	8003c26 <BusFault_Handler+0xe>

08003c28 <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 8003c28:	f64a 10d8 	movw	r0, #43480	; 0xa9d8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003c2c:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 8003c2e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c32:	f000 fae9 	bl	8004208 <Uart1_Printf>
 8003c36:	e7fe      	b.n	8003c36 <UsageFault_Handler+0xe>

08003c38 <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 8003c38:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 8003c3c:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 8003c3e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c42:	f000 fae1 	bl	8004208 <Uart1_Printf>
 8003c46:	e7fe      	b.n	8003c46 <SVC_Handler+0xe>

08003c48 <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 8003c48:	f64a 10f4 	movw	r0, #43508	; 0xa9f4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 8003c4c:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 8003c4e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c52:	f000 fad9 	bl	8004208 <Uart1_Printf>
 8003c56:	e7fe      	b.n	8003c56 <DebugMon_Handler+0xe>

08003c58 <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 8003c58:	f64a 2004 	movw	r0, #43524	; 0xaa04
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 8003c5c:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 8003c5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c62:	f000 fad1 	bl	8004208 <Uart1_Printf>
 8003c66:	e7fe      	b.n	8003c66 <PendSV_Handler+0xe>

08003c68 <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 8003c68:	f240 5398 	movw	r3, #1432	; 0x598
 8003c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c70:	2201      	movs	r2, #1
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop

08003c78 <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003c78:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c7a:	f7ff ff0d 	bl	8003a98 <Invalid_ISR>
 8003c7e:	bf00      	nop

08003c80 <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 8003c80:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c82:	f7ff ff09 	bl	8003a98 <Invalid_ISR>
 8003c86:	bf00      	nop

08003c88 <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003c88:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c8a:	f7ff ff05 	bl	8003a98 <Invalid_ISR>
 8003c8e:	bf00      	nop

08003c90 <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003c90:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c92:	f7ff ff01 	bl	8003a98 <Invalid_ISR>
 8003c96:	bf00      	nop

08003c98 <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003c98:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c9a:	f7ff fefd 	bl	8003a98 <Invalid_ISR>
 8003c9e:	bf00      	nop

08003ca0 <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003ca0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ca2:	f7ff fef9 	bl	8003a98 <Invalid_ISR>
 8003ca6:	bf00      	nop

08003ca8 <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003ca8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003caa:	f7ff fef5 	bl	8003a98 <Invalid_ISR>
 8003cae:	bf00      	nop

08003cb0 <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003cb0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cb2:	f7ff fef1 	bl	8003a98 <Invalid_ISR>
 8003cb6:	bf00      	nop

08003cb8 <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003cb8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cba:	f7ff feed 	bl	8003a98 <Invalid_ISR>
 8003cbe:	bf00      	nop

08003cc0 <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003cc0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cc2:	f7ff fee9 	bl	8003a98 <Invalid_ISR>
 8003cc6:	bf00      	nop

08003cc8 <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003cc8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cca:	f7ff fee5 	bl	8003a98 <Invalid_ISR>
 8003cce:	bf00      	nop

08003cd0 <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003cd0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cd2:	f7ff fee1 	bl	8003a98 <Invalid_ISR>
 8003cd6:	bf00      	nop

08003cd8 <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003cd8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cda:	f7ff fedd 	bl	8003a98 <Invalid_ISR>
 8003cde:	bf00      	nop

08003ce0 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003ce0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ce2:	f7ff fed9 	bl	8003a98 <Invalid_ISR>
 8003ce6:	bf00      	nop

08003ce8 <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003ce8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cea:	f7ff fed5 	bl	8003a98 <Invalid_ISR>
 8003cee:	bf00      	nop

08003cf0 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003cf0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cf2:	f7ff fed1 	bl	8003a98 <Invalid_ISR>
 8003cf6:	bf00      	nop

08003cf8 <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8003cf8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cfa:	f7ff fecd 	bl	8003a98 <Invalid_ISR>
 8003cfe:	bf00      	nop

08003d00 <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003d00:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d02:	f7ff fec9 	bl	8003a98 <Invalid_ISR>
 8003d06:	bf00      	nop

08003d08 <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8003d08:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d0a:	f7ff fec5 	bl	8003a98 <Invalid_ISR>
 8003d0e:	bf00      	nop

08003d10 <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003d10:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d12:	f7ff fec1 	bl	8003a98 <Invalid_ISR>
 8003d16:	bf00      	nop

08003d18 <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003d18:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d1a:	f7ff febd 	bl	8003a98 <Invalid_ISR>
 8003d1e:	bf00      	nop

08003d20 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003d20:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d22:	f7ff feb9 	bl	8003a98 <Invalid_ISR>
 8003d26:	bf00      	nop

08003d28 <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003d28:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d2a:	f7ff feb5 	bl	8003a98 <Invalid_ISR>
 8003d2e:	bf00      	nop

08003d30 <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 8003d30:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d36:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003d3a:	695d      	ldr	r5, [r3, #20]
 8003d3c:	f240 5298 	movw	r2, #1432	; 0x598
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003d40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003d44:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = 0x3<<6;
 8003d48:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003d4a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003d4e:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003d52:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003d56:	6055      	str	r5, [r2, #4]

	EXTI->PR = 0x3<<6;
 8003d58:	615c      	str	r4, [r3, #20]
 8003d5a:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 8003d5e:	bc30      	pop	{r4, r5}
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop

08003d64 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8003d64:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d66:	f7ff fe97 	bl	8003a98 <Invalid_ISR>
 8003d6a:	bf00      	nop

08003d6c <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8003d6c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d6e:	f7ff fe93 	bl	8003a98 <Invalid_ISR>
 8003d72:	bf00      	nop

08003d74 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003d74:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d76:	f7ff fe8f 	bl	8003a98 <Invalid_ISR>
 8003d7a:	bf00      	nop

08003d7c <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003d7c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d7e:	f7ff fe8b 	bl	8003a98 <Invalid_ISR>
 8003d82:	bf00      	nop

08003d84 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003d84:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d86:	f7ff fe87 	bl	8003a98 <Invalid_ISR>
 8003d8a:	bf00      	nop

08003d8c <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003d8c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d8e:	f7ff fe83 	bl	8003a98 <Invalid_ISR>
 8003d92:	bf00      	nop

08003d94 <TIM4_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
 8003d94:	b430      	push	{r4, r5}
	Macro_Clear_Bit(TIM4->SR, 0);
 8003d96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d9a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003d9e:	8a0b      	ldrh	r3, [r1, #16]
 8003da0:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003da4:	f023 0301 	bic.w	r3, r3, #1
 8003da8:	041b      	lsls	r3, r3, #16
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003daa:	f240 5298 	movw	r2, #1432	; 0x598
 8003dae:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8003db2:	2401      	movs	r4, #1
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003db4:	0c1b      	lsrs	r3, r3, #16
 8003db6:	f2ce 0000 	movt	r0, #57344	; 0xe000
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003dba:	f2c2 0200 	movt	r2, #8192	; 0x2000
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003dbe:	820b      	strh	r3, [r1, #16]
 8003dc0:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003dc4:	6094      	str	r4, [r2, #8]
}
 8003dc6:	bc30      	pop	{r4, r5}
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop

08003dcc <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003dcc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003dce:	f7ff fe63 	bl	8003a98 <Invalid_ISR>
 8003dd2:	bf00      	nop

08003dd4 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003dd4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003dd6:	f7ff fe5f 	bl	8003a98 <Invalid_ISR>
 8003dda:	bf00      	nop

08003ddc <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003ddc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003dde:	f7ff fe5b 	bl	8003a98 <Invalid_ISR>
 8003de2:	bf00      	nop

08003de4 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003de4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003de6:	f7ff fe57 	bl	8003a98 <Invalid_ISR>
 8003dea:	bf00      	nop

08003dec <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003dec:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003dee:	f7ff fe53 	bl	8003a98 <Invalid_ISR>
 8003df2:	bf00      	nop

08003df4 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003df4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003df6:	f7ff fe4f 	bl	8003a98 <Invalid_ISR>
 8003dfa:	bf00      	nop

08003dfc <USART1_IRQHandler>:
 *******************************************************************************/
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
 8003dfc:	b410      	push	{r4}
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003dfe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e02:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e06:	889c      	ldrh	r4, [r3, #4]
 8003e08:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003e0c:	f240 5398 	movw	r3, #1432	; 0x598
 8003e10:	b2e4      	uxtb	r4, r4
 8003e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Uart1_Rx_In = 1;
 8003e16:	2001      	movs	r0, #1
 8003e18:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003e1c:	2120      	movs	r1, #32
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003e1e:	60dc      	str	r4, [r3, #12]
	Uart1_Rx_In = 1;
 8003e20:	6118      	str	r0, [r3, #16]
 8003e22:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184
	NVIC_ClearPendingIRQ(37);
}
 8003e26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 8003e2c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003e2e:	f7ff fe33 	bl	8003a98 <Invalid_ISR>
 8003e32:	bf00      	nop

08003e34 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 8003e34:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003e36:	f7ff fe2f 	bl	8003a98 <Invalid_ISR>
 8003e3a:	bf00      	nop

08003e3c <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8003e3c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003e3e:	f7ff fe2b 	bl	8003a98 <Invalid_ISR>
 8003e42:	bf00      	nop

08003e44 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8003e44:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003e46:	f7ff fe27 	bl	8003a98 <Invalid_ISR>
 8003e4a:	bf00      	nop

08003e4c <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8003e4c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003e4e:	f7ff fe23 	bl	8003a98 <Invalid_ISR>
 8003e52:	bf00      	nop
 8003e54:	0000      	movs	r0, r0
	...

08003e58 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003e58:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003e5a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003e5e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003e62:	2500      	movs	r5, #0
 8003e64:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003e66:	f005 fbef 	bl	8009648 <__aeabi_ui2d>
 8003e6a:	a30b      	add	r3, pc, #44	; (adr r3, 8003e98 <SysTick_Run+0x40>)
 8003e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e70:	f005 fc60 	bl	8009734 <__aeabi_dmul>
 8003e74:	2300      	movs	r3, #0
 8003e76:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f005 faa8 	bl	80093d0 <__adddf3>
 8003e80:	f005 ff1a 	bl	8009cb8 <__aeabi_d2uiz>
 8003e84:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003e86:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	6023      	str	r3, [r4, #0]
 8003e90:	bd38      	pop	{r3, r4, r5, pc}
 8003e92:	bf00      	nop
 8003e94:	f3af 8000 	nop.w
 8003e98:	00000000 	andeq	r0, r0, r0
 8003e9c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003ea0 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003ea0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003ea4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ea8:	6818      	ldr	r0, [r3, #0]
}
 8003eaa:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003eae:	4770      	bx	lr

08003eb0 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003eb0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003eb4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003eb8:	6898      	ldr	r0, [r3, #8]
}
 8003eba:	4770      	bx	lr

08003ebc <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003ebc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003ec0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ec4:	6858      	ldr	r0, [r3, #4]
}
 8003ec6:	4770      	bx	lr

08003ec8 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003ec8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003ecc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop

08003ed8 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003ed8:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003eda:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003ede:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003ee6:	f005 fbaf 	bl	8009648 <__aeabi_ui2d>
 8003eea:	a30b      	add	r3, pc, #44	; (adr r3, 8003f18 <SysTick_OS_Tick+0x40>)
 8003eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef0:	f005 fc20 	bl	8009734 <__aeabi_dmul>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003efa:	2200      	movs	r2, #0
 8003efc:	f005 fa68 	bl	80093d0 <__adddf3>
 8003f00:	f005 feda 	bl	8009cb8 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003f04:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003f06:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003f08:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	bd10      	pop	{r4, pc}
 8003f14:	f3af 8000 	nop.w
 8003f18:	00000000 	andeq	r0, r0, r0
 8003f1c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003f20 <TIM4_Delay>:
#define TIM4_FREQ (1000000 / TIM4_TICK) // Hz
#define TIME4_PLS_OF_1ms (1000 / TIM4_TICK)
#define TIM4_MAX (0xffffu)

void TIM4_Delay(int time)
{
 8003f20:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f26:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1 << 4) | (1 << 3);
	TIM4->PSC = (unsigned int)(TIMXCLK / (double)TIM4_FREQ + 0.5) - 1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003f2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
#define TIME4_PLS_OF_1ms (1000 / TIM4_TICK)
#define TIM4_MAX (0xffffu)

void TIM4_Delay(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f2e:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1 << 4) | (1 << 3);
	TIM4->PSC = (unsigned int)(TIMXCLK / (double)TIM4_FREQ + 0.5) - 1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003f30:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f34:	0040      	lsls	r0, r0, #1

void TIM4_Delay(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1 << 4) | (1 << 3);
 8003f36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f3a:	f2c4 0300 	movt	r3, #16384	; 0x4000
	TIM4->PSC = (unsigned int)(TIMXCLK / (double)TIM4_FREQ + 0.5) - 1;
 8003f3e:	f240 519f 	movw	r1, #1439	; 0x59f
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003f42:	b280      	uxth	r0, r0
#define TIME4_PLS_OF_1ms (1000 / TIM4_TICK)
#define TIM4_MAX (0xffffu)

void TIM4_Delay(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f44:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1 << 4) | (1 << 3);
 8003f48:	2418      	movs	r4, #24
#define TIME4_PLS_OF_1ms (1000 / TIM4_TICK)
#define TIM4_MAX (0xffffu)

void TIM4_Delay(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f4a:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1 << 4) | (1 << 3);
 8003f4c:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK / (double)TIM4_FREQ + 0.5) - 1;
 8003f4e:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003f50:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR, 0);
 8003f52:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
	Macro_Set_Bit(TIM4->DIER, 0);
	Macro_Set_Bit(TIM4->CR1, 0);

	while (Macro_Check_Bit_Clear(TIM4->SR, 0))
 8003f54:	4619      	mov	r1, r3

	TIM4->CR1 = (1 << 4) | (1 << 3);
	TIM4->PSC = (unsigned int)(TIMXCLK / (double)TIM4_FREQ + 0.5) - 1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time;

	Macro_Set_Bit(TIM4->EGR, 0);
 8003f56:	b292      	uxth	r2, r2
 8003f58:	f042 0201 	orr.w	r2, r2, #1
 8003f5c:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003f5e:	8a1a      	ldrh	r2, [r3, #16]
 8003f60:	f022 0201 	bic.w	r2, r2, #1
 8003f64:	0412      	lsls	r2, r2, #16
 8003f66:	0c12      	lsrs	r2, r2, #16
 8003f68:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003f6a:	899a      	ldrh	r2, [r3, #12]
 8003f6c:	b292      	uxth	r2, r2
 8003f6e:	f042 0201 	orr.w	r2, r2, #1
 8003f72:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003f74:	881a      	ldrh	r2, [r3, #0]
 8003f76:	b292      	uxth	r2, r2
 8003f78:	f042 0201 	orr.w	r2, r2, #1
 8003f7c:	801a      	strh	r2, [r3, #0]

	while (Macro_Check_Bit_Clear(TIM4->SR, 0))
 8003f7e:	8a0a      	ldrh	r2, [r1, #16]
 8003f80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f84:	07d2      	lsls	r2, r2, #31
 8003f86:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f8a:	d5f8      	bpl.n	8003f7e <TIM4_Delay+0x5e>
		;

	Macro_Clear_Bit(TIM4->CR1, 0);
 8003f8c:	881a      	ldrh	r2, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	0412      	lsls	r2, r2, #16
 8003f94:	0c12      	lsrs	r2, r2, #16
 8003f96:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003f98:	899a      	ldrh	r2, [r3, #12]
 8003f9a:	f022 0201 	bic.w	r2, r2, #1
 8003f9e:	0412      	lsls	r2, r2, #16
 8003fa0:	0c12      	lsrs	r2, r2, #16
 8003fa2:	819a      	strh	r2, [r3, #12]
}
 8003fa4:	bc30      	pop	{r4, r5}
 8003fa6:	4770      	bx	lr

08003fa8 <TIM2_PWM_Init>:

void TIM2_PWM_Init(void)
{
 8003fa8:	b430      	push	{r4, r5}
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003faa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003fb2:	69d5      	ldr	r5, [r2, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK / (double)(1000000) + 0.5) - 1;
 8003fb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM2->ARR = 1000 - 1;

	TIM2->CCMR2 = 0;
 8003fb8:	2100      	movs	r1, #0
	Macro_Clear_Bit(TIM4->DIER, 0);
}

void TIM2_PWM_Init(void)
{
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003fba:	f045 0501 	orr.w	r5, r5, #1

	TIM2->PSC = (unsigned int)(TIMXCLK / (double)(1000000) + 0.5) - 1;
 8003fbe:	2447      	movs	r4, #71	; 0x47
	TIM2->ARR = 1000 - 1;
 8003fc0:	f240 30e7 	movw	r0, #999	; 0x3e7
	Macro_Clear_Bit(TIM4->DIER, 0);
}

void TIM2_PWM_Init(void)
{
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003fc4:	61d5      	str	r5, [r2, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK / (double)(1000000) + 0.5) - 1;
 8003fc6:	851c      	strh	r4, [r3, #40]	; 0x28
	TIM2->ARR = 1000 - 1;
 8003fc8:	8598      	strh	r0, [r3, #44]	; 0x2c

	TIM2->CCMR2 = 0;
 8003fca:	8399      	strh	r1, [r3, #28]
	TIM2->CCER = 0;
 8003fcc:	8419      	strh	r1, [r3, #32]

	// Channel 3 (CH3)
	TIM2->CCMR2 |= (6 << 12); // PWM mode 1 on CH3 (OC3M = 110)
 8003fce:	8b99      	ldrh	r1, [r3, #28]
	// Channel 4 (CH4)
	TIM2->CCMR2 |= (6 << 4); // PWM mode 1 on CH4 (OC4M = 110)
	TIM2->CCMR2 |= (1 << 3); // OC4PE = 1 (Preload enable)
	TIM2->CCER |= (1 << 12); // CC4E = 1 (Enable CH4 output)

	TIM2->EGR = TIM_EGR_UG;	   // Update event
 8003fd0:	2201      	movs	r2, #1

	TIM2->CCMR2 = 0;
	TIM2->CCER = 0;

	// Channel 3 (CH3)
	TIM2->CCMR2 |= (6 << 12); // PWM mode 1 on CH3 (OC3M = 110)
 8003fd2:	b289      	uxth	r1, r1
 8003fd4:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8003fd8:	8399      	strh	r1, [r3, #28]
	TIM2->CCMR2 |= (1 << 11); // OC3PE = 1 (Preload enable)
 8003fda:	8b99      	ldrh	r1, [r3, #28]
 8003fdc:	b289      	uxth	r1, r1
 8003fde:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003fe2:	8399      	strh	r1, [r3, #28]
	TIM2->CCER |= (1 << 8);	  // CC3E = 1 (Enable CH3 output)
 8003fe4:	8c19      	ldrh	r1, [r3, #32]
 8003fe6:	b289      	uxth	r1, r1
 8003fe8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003fec:	8419      	strh	r1, [r3, #32]

	// Channel 4 (CH4)
	TIM2->CCMR2 |= (6 << 4); // PWM mode 1 on CH4 (OC4M = 110)
 8003fee:	8b99      	ldrh	r1, [r3, #28]
 8003ff0:	b289      	uxth	r1, r1
 8003ff2:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8003ff6:	8399      	strh	r1, [r3, #28]
	TIM2->CCMR2 |= (1 << 3); // OC4PE = 1 (Preload enable)
 8003ff8:	8b99      	ldrh	r1, [r3, #28]
 8003ffa:	b289      	uxth	r1, r1
 8003ffc:	f041 0108 	orr.w	r1, r1, #8
 8004000:	8399      	strh	r1, [r3, #28]
	TIM2->CCER |= (1 << 12); // CC4E = 1 (Enable CH4 output)
 8004002:	8c19      	ldrh	r1, [r3, #32]
 8004004:	b289      	uxth	r1, r1
 8004006:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800400a:	8419      	strh	r1, [r3, #32]

	TIM2->EGR = TIM_EGR_UG;	   // Update event
 800400c:	829a      	strh	r2, [r3, #20]
	TIM2->CR1 |= TIM_CR1_ARPE; // Auto-reload preload enable
 800400e:	881a      	ldrh	r2, [r3, #0]
 8004010:	b292      	uxth	r2, r2
 8004012:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004016:	801a      	strh	r2, [r3, #0]
	TIM2->CR1 |= TIM_CR1_CEN;  // Enable Timer
 8004018:	881a      	ldrh	r2, [r3, #0]
 800401a:	b292      	uxth	r2, r2
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	801a      	strh	r2, [r3, #0]
}
 8004022:	bc30      	pop	{r4, r5}
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop

08004028 <PWM_Set_Duty_Cycle>:
// 	}
// 	TIM2->EGR = TIM_EGR_UG; // Update event
// }

void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
 8004028:	b538      	push	{r3, r4, r5, lr}
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
 800402a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800402e:	006d      	lsls	r5, r5, #1
 8004030:	2800      	cmp	r0, #0
 8004032:	d04a      	beq.n	80040ca <PWM_Set_Duty_Cycle+0xa2>
 8004034:	2801      	cmp	r0, #1
 8004036:	f105 050a 	add.w	r5, r5, #10
 800403a:	bf08      	it	eq
 800403c:	2305      	moveq	r3, #5
 800403e:	d144      	bne.n	80040ca <PWM_Set_Duty_Cycle+0xa2>
	int duty3 = pin3Power * 10 + (pin3Power != 0) * 10 + (pin3Power == 1) * 5;
 8004040:	eb01 0481 	add.w	r4, r1, r1, lsl #2
// 	TIM2->EGR = TIM_EGR_UG; // Update event
// }

void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
 8004044:	441d      	add	r5, r3
	int duty3 = pin3Power * 10 + (pin3Power != 0) * 10 + (pin3Power == 1) * 5;
 8004046:	0064      	lsls	r4, r4, #1
 8004048:	2900      	cmp	r1, #0
 800404a:	d03c      	beq.n	80040c6 <PWM_Set_Duty_Cycle+0x9e>
 800404c:	2901      	cmp	r1, #1
 800404e:	f104 040a 	add.w	r4, r4, #10
 8004052:	bf08      	it	eq
 8004054:	2305      	moveq	r3, #5
 8004056:	d136      	bne.n	80040c6 <PWM_Set_Duty_Cycle+0x9e>

	if (duty2 < 0)
 8004058:	2d00      	cmp	r5, #0
// }

void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
	int duty3 = pin3Power * 10 + (pin3Power != 0) * 10 + (pin3Power == 1) * 5;
 800405a:	441c      	add	r4, r3

	if (duty2 < 0)
		duty2 = 0;
 800405c:	bfb8      	it	lt
 800405e:	2500      	movlt	r5, #0
void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
	int duty3 = pin3Power * 10 + (pin3Power != 0) * 10 + (pin3Power == 1) * 5;

	if (duty2 < 0)
 8004060:	db02      	blt.n	8004068 <PWM_Set_Duty_Cycle+0x40>
		duty2 = 0;
	if (duty2 > 100)
		duty2 = 100;
 8004062:	2d64      	cmp	r5, #100	; 0x64
 8004064:	bfa8      	it	ge
 8004066:	2564      	movge	r5, #100	; 0x64
	if (duty3 < 0)
 8004068:	2c00      	cmp	r4, #0
		duty3 = 0;
 800406a:	bfb8      	it	lt
 800406c:	2400      	movlt	r4, #0

	if (duty2 < 0)
		duty2 = 0;
	if (duty2 > 100)
		duty2 = 100;
	if (duty3 < 0)
 800406e:	db02      	blt.n	8004076 <PWM_Set_Duty_Cycle+0x4e>
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
 8004070:	2c64      	cmp	r4, #100	; 0x64
 8004072:	bfa8      	it	ge
 8004074:	2464      	movge	r4, #100	; 0x64
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
 8004076:	f64a 2038 	movw	r0, #43576	; 0xaa38
 800407a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800407e:	4629      	mov	r1, r5
 8004080:	4622      	mov	r2, r4
 8004082:	f000 f8c1 	bl	8004208 <Uart1_Printf>
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 8004086:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800408a:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 800408c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
	if (duty3 < 0)
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 800408e:	b289      	uxth	r1, r1
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 8004090:	b292      	uxth	r2, r2
 8004092:	fb02 4404 	mla	r4, r2, r4, r4
	if (duty3 < 0)
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 8004096:	fb01 5505 	mla	r5, r1, r5, r5
 800409a:	f248 521f 	movw	r2, #34079	; 0x851f
 800409e:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
 80040a2:	fb82 0105 	smull	r0, r1, r2, r5
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 80040a6:	fb82 0204 	smull	r0, r2, r2, r4
	if (duty3 < 0)
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 80040aa:	17ed      	asrs	r5, r5, #31
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 80040ac:	17e4      	asrs	r4, r4, #31
	if (duty3 < 0)
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 80040ae:	ebc5 1561 	rsb	r5, r5, r1, asr #5
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 80040b2:	ebc4 1462 	rsb	r4, r4, r2, asr #5
	if (duty3 < 0)
		duty3 = 0;
	if (duty3 > 100)
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
 80040b6:	b2ad      	uxth	r5, r5
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;
 80040b8:	b2a4      	uxth	r4, r4

	TIM2->CCR3 = compare2; // Set compare value for pin 3
	TIM2->CCR4 = compare3; // Set compare value for pin 4
	TIM2->EGR = TIM_EGR_UG; // Update event
 80040ba:	2101      	movs	r1, #1
		duty3 = 100;
	Uart1_Printf("Duty: %d for pin 2, %d for pin 3\n", duty2, duty3);
	uint16_t compare2 = (duty2 * (TIM2->ARR + 1)) / 100;
	uint16_t compare3 = (duty3 * (TIM2->ARR + 1)) / 100;

	TIM2->CCR3 = compare2; // Set compare value for pin 3
 80040bc:	879d      	strh	r5, [r3, #60]	; 0x3c
	TIM2->CCR4 = compare3; // Set compare value for pin 4
 80040be:	f8a3 4040 	strh.w	r4, [r3, #64]	; 0x40
	TIM2->EGR = TIM_EGR_UG; // Update event
 80040c2:	8299      	strh	r1, [r3, #20]
 80040c4:	bd38      	pop	{r3, r4, r5, pc}
// }

void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
	int duty3 = pin3Power * 10 + (pin3Power != 0) * 10 + (pin3Power == 1) * 5;
 80040c6:	2300      	movs	r3, #0
 80040c8:	e7c6      	b.n	8004058 <PWM_Set_Duty_Cycle+0x30>
// 	TIM2->EGR = TIM_EGR_UG; // Update event
// }

void PWM_Set_Duty_Cycle(int pin2Power, int pin3Power)
{
	int duty2 = pin2Power * 10 + (pin2Power != 0) * 10 + (pin2Power == 1) * 5;
 80040ca:	2300      	movs	r3, #0
 80040cc:	e7b8      	b.n	8004040 <PWM_Set_Duty_Cycle+0x18>
 80040ce:	bf00      	nop

080040d0 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 80040d0:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 80040d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80040da:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80040dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 80040e0:	f041 0104 	orr.w	r1, r1, #4
 80040e4:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 80040e6:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80040e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 80040ec:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80040f0:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 80040f8:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 80040fc:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 80040fe:	68da      	ldr	r2, [r3, #12]
 8004100:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004104:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8004106:	f005 faaf 	bl	8009668 <__aeabi_i2d>
 800410a:	2300      	movs	r3, #0
 800410c:	2200      	movs	r2, #0
 800410e:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8004112:	f005 fb0f 	bl	8009734 <__aeabi_dmul>
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	a119      	add	r1, pc, #100	; (adr r1, 8004180 <Uart1_Init+0xb0>)
 800411c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004120:	f005 fc32 	bl	8009988 <__aeabi_ddiv>
 8004124:	460d      	mov	r5, r1
 8004126:	4604      	mov	r4, r0
	mant = (int)div;
 8004128:	f005 fd9e 	bl	8009c68 <__aeabi_d2iz>
 800412c:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 800412e:	f005 fa8b 	bl	8009648 <__aeabi_ui2d>
 8004132:	4602      	mov	r2, r0
 8004134:	460b      	mov	r3, r1
 8004136:	4620      	mov	r0, r4
 8004138:	4629      	mov	r1, r5
 800413a:	f005 f947 	bl	80093cc <__aeabi_dsub>
 800413e:	2300      	movs	r3, #0
 8004140:	2200      	movs	r2, #0
 8004142:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8004146:	f005 faf5 	bl	8009734 <__aeabi_dmul>
 800414a:	2300      	movs	r3, #0
 800414c:	2200      	movs	r2, #0
 800414e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8004152:	f005 f93d 	bl	80093d0 <__adddf3>
 8004156:	f005 fd87 	bl	8009c68 <__aeabi_d2iz>
	mant += frac >> 4;
 800415a:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 800415e:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8004162:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8004166:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800416a:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 800416e:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8004170:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8004172:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8004176:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8004178:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 800417a:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 800417c:	829a      	strh	r2, [r3, #20]
 800417e:	bd70      	pop	{r4, r5, r6, pc}
 8004180:	00000000 	andeq	r0, r0, r0
 8004184:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08004188 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004188:	280a      	cmp	r0, #10
 800418a:	d00c      	beq.n	80041a6 <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800418c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004190:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004194:	880a      	ldrh	r2, [r1, #0]
 8004196:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800419a:	0612      	lsls	r2, r2, #24
 800419c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041a0:	d5f8      	bpl.n	8004194 <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 80041a2:	8098      	strh	r0, [r3, #4]
 80041a4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041a6:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80041aa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041ae:	880a      	ldrh	r2, [r1, #0]
 80041b0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041b4:	0612      	lsls	r2, r2, #24
 80041b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041ba:	d5f8      	bpl.n	80041ae <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 80041bc:	220d      	movs	r2, #13
 80041be:	809a      	strh	r2, [r3, #4]
 80041c0:	e7e4      	b.n	800418c <Uart1_Send_Byte+0x4>
 80041c2:	bf00      	nop

080041c4 <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 80041c4:	b430      	push	{r4, r5}
	while(*pt!=0)
 80041c6:	7804      	ldrb	r4, [r0, #0]
 80041c8:	b194      	cbz	r4, 80041f0 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041ca:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80041ce:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 80041d2:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 80041d4:	2c0a      	cmp	r4, #10
 80041d6:	d00d      	beq.n	80041f4 <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041d8:	880a      	ldrh	r2, [r1, #0]
 80041da:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041de:	0612      	lsls	r2, r2, #24
 80041e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041e4:	d5f8      	bpl.n	80041d8 <Uart1_Send_String+0x14>
	USART1->DR = data;
 80041e6:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 80041e8:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80041ec:	2c00      	cmp	r4, #0
 80041ee:	d1f1      	bne.n	80041d4 <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 80041f0:	bc30      	pop	{r4, r5}
 80041f2:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041f4:	880a      	ldrh	r2, [r1, #0]
 80041f6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041fa:	0612      	lsls	r2, r2, #24
 80041fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004200:	d5f8      	bpl.n	80041f4 <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8004202:	809d      	strh	r5, [r3, #4]
 8004204:	e7e8      	b.n	80041d8 <Uart1_Send_String+0x14>
 8004206:	bf00      	nop

08004208 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8004208:	b40f      	push	{r0, r1, r2, r3}
 800420a:	b530      	push	{r4, r5, lr}
 800420c:	b0c3      	sub	sp, #268	; 0x10c
 800420e:	ab46      	add	r3, sp, #280	; 0x118
 8004210:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8004214:	a802      	add	r0, sp, #8
 8004216:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8004218:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 800421a:	f000 f87b 	bl	8004314 <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 800421e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004222:	b198      	cbz	r0, 800424c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004224:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004228:	ac02      	add	r4, sp, #8
 800422a:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 800422e:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004230:	280a      	cmp	r0, #10
 8004232:	d010      	beq.n	8004256 <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004234:	880a      	ldrh	r2, [r1, #0]
 8004236:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800423a:	0612      	lsls	r2, r2, #24
 800423c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004240:	d5f8      	bpl.n	8004234 <Uart1_Printf+0x2c>
	USART1->DR = data;
 8004242:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8004244:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004248:	2800      	cmp	r0, #0
 800424a:	d1f1      	bne.n	8004230 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 800424c:	b043      	add	sp, #268	; 0x10c
 800424e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004252:	b004      	add	sp, #16
 8004254:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004256:	880a      	ldrh	r2, [r1, #0]
 8004258:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800425c:	0612      	lsls	r2, r2, #24
 800425e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004262:	d5f8      	bpl.n	8004256 <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8004264:	809d      	strh	r5, [r3, #4]
 8004266:	e7e5      	b.n	8004234 <Uart1_Printf+0x2c>

08004268 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004268:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800426c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004270:	8818      	ldrh	r0, [r3, #0]
 8004272:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8004276:	b108      	cbz	r0, 800427c <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8004278:	8898      	ldrh	r0, [r3, #4]
 800427a:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop

08004280 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004280:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004284:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004288:	8813      	ldrh	r3, [r2, #0]
 800428a:	0699      	lsls	r1, r3, #26
 800428c:	d5fc      	bpl.n	8004288 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 800428e:	8890      	ldrh	r0, [r2, #4]
 8004290:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 8004292:	2800      	cmp	r0, #0
 8004294:	d0f8      	beq.n	8004288 <Uart1_Get_Char+0x8>

	return rx;
}
 8004296:	4770      	bx	lr

08004298 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004298:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800429c:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return rx;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 80042a0:	b968      	cbnz	r0, 80042be <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ(37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 80042a2:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80042a4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80042a8:	f023 0320 	bic.w	r3, r3, #32
 80042ac:	041b      	lsls	r3, r3, #16
 80042ae:	0c1b      	lsrs	r3, r3, #16
 80042b0:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80042b4:	2020      	movs	r0, #32
 80042b6:	8193      	strh	r3, [r2, #12]
 80042b8:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 80042bc:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 80042be:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80042c0:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80042c4:	b280      	uxth	r0, r0
 80042c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042ca:	2120      	movs	r1, #32
 80042cc:	f040 0020 	orr.w	r0, r0, #32
 80042d0:	8190      	strh	r0, [r2, #12]
 80042d2:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80042d6:	6059      	str	r1, [r3, #4]
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	f3af 8000 	nop.w

080042e0 <_vsprintf_r>:
 80042e0:	b530      	push	{r4, r5, lr}
 80042e2:	b09b      	sub	sp, #108	; 0x6c
 80042e4:	460c      	mov	r4, r1
 80042e6:	4669      	mov	r1, sp
 80042e8:	9400      	str	r4, [sp, #0]
 80042ea:	f44f 7502 	mov.w	r5, #520	; 0x208
 80042ee:	9404      	str	r4, [sp, #16]
 80042f0:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80042f4:	f8ad 500c 	strh.w	r5, [sp, #12]
 80042f8:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80042fc:	9402      	str	r4, [sp, #8]
 80042fe:	9405      	str	r4, [sp, #20]
 8004300:	f8ad 500e 	strh.w	r5, [sp, #14]
 8004304:	f000 f814 	bl	8004330 <_svfprintf_r>
 8004308:	9b00      	ldr	r3, [sp, #0]
 800430a:	2200      	movs	r2, #0
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	b01b      	add	sp, #108	; 0x6c
 8004310:	bd30      	pop	{r4, r5, pc}
 8004312:	bf00      	nop

08004314 <vsprintf>:
 8004314:	b430      	push	{r4, r5}
 8004316:	f240 0408 	movw	r4, #8
 800431a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800431e:	460d      	mov	r5, r1
 8004320:	4613      	mov	r3, r2
 8004322:	4601      	mov	r1, r0
 8004324:	462a      	mov	r2, r5
 8004326:	6820      	ldr	r0, [r4, #0]
 8004328:	bc30      	pop	{r4, r5}
 800432a:	f7ff bfd9 	b.w	80042e0 <_vsprintf_r>
 800432e:	bf00      	nop

08004330 <_svfprintf_r>:
 8004330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004334:	b0c9      	sub	sp, #292	; 0x124
 8004336:	4691      	mov	r9, r2
 8004338:	9314      	str	r3, [sp, #80]	; 0x50
 800433a:	910b      	str	r1, [sp, #44]	; 0x2c
 800433c:	900e      	str	r0, [sp, #56]	; 0x38
 800433e:	f002 fafb 	bl	8006938 <_localeconv_r>
 8004342:	6800      	ldr	r0, [r0, #0]
 8004344:	901a      	str	r0, [sp, #104]	; 0x68
 8004346:	f003 fc67 	bl	8007c18 <strlen>
 800434a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800434c:	89a3      	ldrh	r3, [r4, #12]
 800434e:	901d      	str	r0, [sp, #116]	; 0x74
 8004350:	0618      	lsls	r0, r3, #24
 8004352:	d503      	bpl.n	800435c <_svfprintf_r+0x2c>
 8004354:	6923      	ldr	r3, [r4, #16]
 8004356:	2b00      	cmp	r3, #0
 8004358:	f001 8079 	beq.w	800544e <_svfprintf_r+0x111e>
 800435c:	f24a 4508 	movw	r5, #41992	; 0xa408
 8004360:	ac38      	add	r4, sp, #224	; 0xe0
 8004362:	f6c0 0500 	movt	r5, #2048	; 0x800
 8004366:	9515      	str	r5, [sp, #84]	; 0x54
 8004368:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 800436c:	9508      	str	r5, [sp, #32]
 800436e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004370:	af38      	add	r7, sp, #224	; 0xe0
 8004372:	9409      	str	r4, [sp, #36]	; 0x24
 8004374:	f64a 24a0 	movw	r4, #43680	; 0xaaa0
 8004378:	f105 0610 	add.w	r6, r5, #16
 800437c:	9d08      	ldr	r5, [sp, #32]
 800437e:	2300      	movs	r3, #0
 8004380:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004384:	9311      	str	r3, [sp, #68]	; 0x44
 8004386:	9417      	str	r4, [sp, #92]	; 0x5c
 8004388:	1b7c      	subs	r4, r7, r5
 800438a:	931b      	str	r3, [sp, #108]	; 0x6c
 800438c:	931c      	str	r3, [sp, #112]	; 0x70
 800438e:	9319      	str	r3, [sp, #100]	; 0x64
 8004390:	931e      	str	r3, [sp, #120]	; 0x78
 8004392:	9312      	str	r3, [sp, #72]	; 0x48
 8004394:	9421      	str	r4, [sp, #132]	; 0x84
 8004396:	932d      	str	r3, [sp, #180]	; 0xb4
 8004398:	932c      	str	r3, [sp, #176]	; 0xb0
 800439a:	972b      	str	r7, [sp, #172]	; 0xac
 800439c:	f899 3000 	ldrb.w	r3, [r9]
 80043a0:	2b25      	cmp	r3, #37	; 0x25
 80043a2:	bf18      	it	ne
 80043a4:	2b00      	cmpne	r3, #0
 80043a6:	f000 80b3 	beq.w	8004510 <_svfprintf_r+0x1e0>
 80043aa:	f109 0201 	add.w	r2, r9, #1
 80043ae:	4614      	mov	r4, r2
 80043b0:	3201      	adds	r2, #1
 80043b2:	7823      	ldrb	r3, [r4, #0]
 80043b4:	2b25      	cmp	r3, #37	; 0x25
 80043b6:	bf18      	it	ne
 80043b8:	2b00      	cmpne	r3, #0
 80043ba:	d1f8      	bne.n	80043ae <_svfprintf_r+0x7e>
 80043bc:	ebb4 0509 	subs.w	r5, r4, r9
 80043c0:	d00f      	beq.n	80043e2 <_svfprintf_r+0xb2>
 80043c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043c4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80043c6:	3301      	adds	r3, #1
 80043c8:	f8c7 9000 	str.w	r9, [r7]
 80043cc:	2b07      	cmp	r3, #7
 80043ce:	607d      	str	r5, [r7, #4]
 80043d0:	442a      	add	r2, r5
 80043d2:	932c      	str	r3, [sp, #176]	; 0xb0
 80043d4:	922d      	str	r2, [sp, #180]	; 0xb4
 80043d6:	bfd8      	it	le
 80043d8:	3708      	addle	r7, #8
 80043da:	dc7f      	bgt.n	80044dc <_svfprintf_r+0x1ac>
 80043dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80043de:	4428      	add	r0, r5
 80043e0:	9012      	str	r0, [sp, #72]	; 0x48
 80043e2:	7823      	ldrb	r3, [r4, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8081 	beq.w	80044ec <_svfprintf_r+0x1bc>
 80043ea:	2300      	movs	r3, #0
 80043ec:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80043f0:	461a      	mov	r2, r3
 80043f2:	9313      	str	r3, [sp, #76]	; 0x4c
 80043f4:	930a      	str	r3, [sp, #40]	; 0x28
 80043f6:	f104 0901 	add.w	r9, r4, #1
 80043fa:	7863      	ldrb	r3, [r4, #1]
 80043fc:	f04f 34ff 	mov.w	r4, #4294967295
 8004400:	940c      	str	r4, [sp, #48]	; 0x30
 8004402:	f109 0901 	add.w	r9, r9, #1
 8004406:	f1a3 0120 	sub.w	r1, r3, #32
 800440a:	2958      	cmp	r1, #88	; 0x58
 800440c:	f200 840a 	bhi.w	8004c24 <_svfprintf_r+0x8f4>
 8004410:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004414:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8004418:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 800441c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004420:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004424:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004428:	0348039c 	movteq	r0, #33692	; 0x839c
 800442c:	005d0408 	subseq	r0, sp, r8, lsl #8
 8004430:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8004434:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8004438:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 800443c:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004440:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004444:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004448:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800444c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004450:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004454:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004458:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800445c:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 8004460:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 8004464:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004468:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800446c:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 8004470:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 8004474:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004478:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800447c:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 8004480:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004484:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8004488:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800448c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004490:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004494:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004498:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 800449c:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 80044a0:	02900290 	addseq	r0, r0, #144, 4
 80044a4:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 80044a8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044ac:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 80044b0:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 80044b4:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 80044b8:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 80044bc:	00800408 	addeq	r0, r0, r8, lsl #8
 80044c0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044c4:	9c130320 	ldcls	3, cr0, [r3], {32}
 80044c8:	9314      	str	r3, [sp, #80]	; 0x50
 80044ca:	4264      	negs	r4, r4
 80044cc:	9413      	str	r4, [sp, #76]	; 0x4c
 80044ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044d0:	f045 0504 	orr.w	r5, r5, #4
 80044d4:	950a      	str	r5, [sp, #40]	; 0x28
 80044d6:	f899 3000 	ldrb.w	r3, [r9]
 80044da:	e792      	b.n	8004402 <_svfprintf_r+0xd2>
 80044dc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80044de:	aa2b      	add	r2, sp, #172	; 0xac
 80044e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044e2:	f003 fbc9 	bl	8007c78 <__ssprint_r>
 80044e6:	b940      	cbnz	r0, 80044fa <_svfprintf_r+0x1ca>
 80044e8:	af38      	add	r7, sp, #224	; 0xe0
 80044ea:	e777      	b.n	80043dc <_svfprintf_r+0xac>
 80044ec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80044ee:	b123      	cbz	r3, 80044fa <_svfprintf_r+0x1ca>
 80044f0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80044f2:	aa2b      	add	r2, sp, #172	; 0xac
 80044f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044f6:	f003 fbbf 	bl	8007c78 <__ssprint_r>
 80044fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80044fc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80044fe:	89a3      	ldrh	r3, [r4, #12]
 8004500:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004504:	bf18      	it	ne
 8004506:	f04f 30ff 	movne.w	r0, #4294967295
 800450a:	b049      	add	sp, #292	; 0x124
 800450c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004510:	464c      	mov	r4, r9
 8004512:	e766      	b.n	80043e2 <_svfprintf_r+0xb2>
 8004514:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004516:	9316      	str	r3, [sp, #88]	; 0x58
 8004518:	06a3      	lsls	r3, r4, #26
 800451a:	f140 81d9 	bpl.w	80048d0 <_svfprintf_r+0x5a0>
 800451e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004520:	2301      	movs	r3, #1
 8004522:	1dea      	adds	r2, r5, #7
 8004524:	f022 0207 	bic.w	r2, r2, #7
 8004528:	f102 0408 	add.w	r4, r2, #8
 800452c:	9414      	str	r4, [sp, #80]	; 0x50
 800452e:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004532:	f04f 0a00 	mov.w	sl, #0
 8004536:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800453a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800453c:	2800      	cmp	r0, #0
 800453e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004540:	bfa2      	ittt	ge
 8004542:	990a      	ldrge	r1, [sp, #40]	; 0x28
 8004544:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 8004548:	910a      	strge	r1, [sp, #40]	; 0x28
 800454a:	ea54 0205 	orrs.w	r2, r4, r5
 800454e:	bf0c      	ite	eq
 8004550:	2200      	moveq	r2, #0
 8004552:	2201      	movne	r2, #1
 8004554:	2800      	cmp	r0, #0
 8004556:	bf18      	it	ne
 8004558:	f042 0201 	orrne.w	r2, r2, #1
 800455c:	2a00      	cmp	r2, #0
 800455e:	f000 83e5 	beq.w	8004d2c <_svfprintf_r+0x9fc>
 8004562:	2b01      	cmp	r3, #1
 8004564:	f000 8509 	beq.w	8004f7a <_svfprintf_r+0xc4a>
 8004568:	2b02      	cmp	r3, #2
 800456a:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 800456e:	f040 8159 	bne.w	8004824 <_svfprintf_r+0x4f4>
 8004572:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 8004576:	f004 010f 	and.w	r1, r4, #15
 800457a:	0923      	lsrs	r3, r4, #4
 800457c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8004580:	0928      	lsrs	r0, r5, #4
 8004582:	f81c 1001 	ldrb.w	r1, [ip, r1]
 8004586:	461c      	mov	r4, r3
 8004588:	4605      	mov	r5, r0
 800458a:	4690      	mov	r8, r2
 800458c:	ea54 0005 	orrs.w	r0, r4, r5
 8004590:	f102 32ff 	add.w	r2, r2, #4294967295
 8004594:	f888 1000 	strb.w	r1, [r8]
 8004598:	d1ed      	bne.n	8004576 <_svfprintf_r+0x246>
 800459a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800459c:	ebc8 0303 	rsb	r3, r8, r3
 80045a0:	9310      	str	r3, [sp, #64]	; 0x40
 80045a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80045a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80045a6:	42a5      	cmp	r5, r4
 80045a8:	bfb8      	it	lt
 80045aa:	4625      	movlt	r5, r4
 80045ac:	2400      	movs	r4, #0
 80045ae:	950d      	str	r5, [sp, #52]	; 0x34
 80045b0:	9418      	str	r4, [sp, #96]	; 0x60
 80045b2:	f1ba 0f00 	cmp.w	sl, #0
 80045b6:	d002      	beq.n	80045be <_svfprintf_r+0x28e>
 80045b8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80045ba:	3501      	adds	r5, #1
 80045bc:	950d      	str	r5, [sp, #52]	; 0x34
 80045be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045c0:	f013 0302 	ands.w	r3, r3, #2
 80045c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80045c6:	bf1e      	ittt	ne
 80045c8:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 80045ca:	3402      	addne	r4, #2
 80045cc:	940d      	strne	r4, [sp, #52]	; 0x34
 80045ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80045d0:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 80045d4:	f040 8346 	bne.w	8004c64 <_svfprintf_r+0x934>
 80045d8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80045da:	980d      	ldr	r0, [sp, #52]	; 0x34
 80045dc:	ebc0 0b04 	rsb	fp, r0, r4
 80045e0:	f1bb 0f00 	cmp.w	fp, #0
 80045e4:	f340 833e 	ble.w	8004c64 <_svfprintf_r+0x934>
 80045e8:	f1bb 0f10 	cmp.w	fp, #16
 80045ec:	f24a 4a08 	movw	sl, #41992	; 0xa408
 80045f0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80045f2:	bfdc      	itt	le
 80045f4:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 80045f8:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 80045fa:	dd32      	ble.n	8004662 <_svfprintf_r+0x332>
 80045fc:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004600:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 8004604:	9520      	str	r5, [sp, #128]	; 0x80
 8004606:	46d8      	mov	r8, fp
 8004608:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800460a:	46d3      	mov	fp, sl
 800460c:	2410      	movs	r4, #16
 800460e:	46ca      	mov	sl, r9
 8004610:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004612:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004616:	e004      	b.n	8004622 <_svfprintf_r+0x2f2>
 8004618:	f1a8 0810 	sub.w	r8, r8, #16
 800461c:	f1b8 0f10 	cmp.w	r8, #16
 8004620:	dd19      	ble.n	8004656 <_svfprintf_r+0x326>
 8004622:	3201      	adds	r2, #1
 8004624:	3110      	adds	r1, #16
 8004626:	2a07      	cmp	r2, #7
 8004628:	603d      	str	r5, [r7, #0]
 800462a:	607c      	str	r4, [r7, #4]
 800462c:	f107 0708 	add.w	r7, r7, #8
 8004630:	922c      	str	r2, [sp, #176]	; 0xb0
 8004632:	912d      	str	r1, [sp, #180]	; 0xb4
 8004634:	ddf0      	ble.n	8004618 <_svfprintf_r+0x2e8>
 8004636:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004638:	4649      	mov	r1, r9
 800463a:	aa2b      	add	r2, sp, #172	; 0xac
 800463c:	af38      	add	r7, sp, #224	; 0xe0
 800463e:	f003 fb1b 	bl	8007c78 <__ssprint_r>
 8004642:	2800      	cmp	r0, #0
 8004644:	f47f af59 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004648:	f1a8 0810 	sub.w	r8, r8, #16
 800464c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800464e:	f1b8 0f10 	cmp.w	r8, #16
 8004652:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004654:	dce5      	bgt.n	8004622 <_svfprintf_r+0x2f2>
 8004656:	46d1      	mov	r9, sl
 8004658:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800465a:	46da      	mov	sl, fp
 800465c:	46c3      	mov	fp, r8
 800465e:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8004662:	3201      	adds	r2, #1
 8004664:	eb0b 0401 	add.w	r4, fp, r1
 8004668:	2a07      	cmp	r2, #7
 800466a:	922c      	str	r2, [sp, #176]	; 0xb0
 800466c:	942d      	str	r4, [sp, #180]	; 0xb4
 800466e:	e887 0c00 	stmia.w	r7, {sl, fp}
 8004672:	f300 82ec 	bgt.w	8004c4e <_svfprintf_r+0x91e>
 8004676:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800467a:	3708      	adds	r7, #8
 800467c:	f1ba 0f00 	cmp.w	sl, #0
 8004680:	d00e      	beq.n	80046a0 <_svfprintf_r+0x370>
 8004682:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004684:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8004688:	3401      	adds	r4, #1
 800468a:	603a      	str	r2, [r7, #0]
 800468c:	3301      	adds	r3, #1
 800468e:	2201      	movs	r2, #1
 8004690:	2b07      	cmp	r3, #7
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	942d      	str	r4, [sp, #180]	; 0xb4
 8004696:	bfd8      	it	le
 8004698:	3708      	addle	r7, #8
 800469a:	932c      	str	r3, [sp, #176]	; 0xb0
 800469c:	f300 8402 	bgt.w	8004ea4 <_svfprintf_r+0xb74>
 80046a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046a2:	b16b      	cbz	r3, 80046c0 <_svfprintf_r+0x390>
 80046a4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046a6:	aa24      	add	r2, sp, #144	; 0x90
 80046a8:	3402      	adds	r4, #2
 80046aa:	603a      	str	r2, [r7, #0]
 80046ac:	3301      	adds	r3, #1
 80046ae:	2202      	movs	r2, #2
 80046b0:	2b07      	cmp	r3, #7
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	942d      	str	r4, [sp, #180]	; 0xb4
 80046b6:	bfd8      	it	le
 80046b8:	3708      	addle	r7, #8
 80046ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80046bc:	f300 83fe 	bgt.w	8004ebc <_svfprintf_r+0xb8c>
 80046c0:	2d80      	cmp	r5, #128	; 0x80
 80046c2:	f000 8346 	beq.w	8004d52 <_svfprintf_r+0xa22>
 80046c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80046ca:	ebc3 0a05 	rsb	sl, r3, r5
 80046ce:	f1ba 0f00 	cmp.w	sl, #0
 80046d2:	dd43      	ble.n	800475c <_svfprintf_r+0x42c>
 80046d4:	f1ba 0f10 	cmp.w	sl, #16
 80046d8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046da:	bfdc      	itt	le
 80046dc:	4d94      	ldrle	r5, [pc, #592]	; (8004930 <_svfprintf_r+0x600>)
 80046de:	950f      	strle	r5, [sp, #60]	; 0x3c
 80046e0:	dd27      	ble.n	8004732 <_svfprintf_r+0x402>
 80046e2:	4893      	ldr	r0, [pc, #588]	; (8004930 <_svfprintf_r+0x600>)
 80046e4:	4622      	mov	r2, r4
 80046e6:	2510      	movs	r5, #16
 80046e8:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80046ec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80046ee:	900f      	str	r0, [sp, #60]	; 0x3c
 80046f0:	e004      	b.n	80046fc <_svfprintf_r+0x3cc>
 80046f2:	f1aa 0a10 	sub.w	sl, sl, #16
 80046f6:	f1ba 0f10 	cmp.w	sl, #16
 80046fa:	dd19      	ble.n	8004730 <_svfprintf_r+0x400>
 80046fc:	3301      	adds	r3, #1
 80046fe:	3210      	adds	r2, #16
 8004700:	2b07      	cmp	r3, #7
 8004702:	603e      	str	r6, [r7, #0]
 8004704:	607d      	str	r5, [r7, #4]
 8004706:	f107 0708 	add.w	r7, r7, #8
 800470a:	932c      	str	r3, [sp, #176]	; 0xb0
 800470c:	922d      	str	r2, [sp, #180]	; 0xb4
 800470e:	ddf0      	ble.n	80046f2 <_svfprintf_r+0x3c2>
 8004710:	4658      	mov	r0, fp
 8004712:	4621      	mov	r1, r4
 8004714:	aa2b      	add	r2, sp, #172	; 0xac
 8004716:	af38      	add	r7, sp, #224	; 0xe0
 8004718:	f003 faae 	bl	8007c78 <__ssprint_r>
 800471c:	2800      	cmp	r0, #0
 800471e:	f47f aeec 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004722:	f1aa 0a10 	sub.w	sl, sl, #16
 8004726:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004728:	f1ba 0f10 	cmp.w	sl, #16
 800472c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800472e:	dce5      	bgt.n	80046fc <_svfprintf_r+0x3cc>
 8004730:	4614      	mov	r4, r2
 8004732:	3301      	adds	r3, #1
 8004734:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004736:	2b07      	cmp	r3, #7
 8004738:	4454      	add	r4, sl
 800473a:	932c      	str	r3, [sp, #176]	; 0xb0
 800473c:	e887 0420 	stmia.w	r7, {r5, sl}
 8004740:	bfd8      	it	le
 8004742:	3708      	addle	r7, #8
 8004744:	942d      	str	r4, [sp, #180]	; 0xb4
 8004746:	dd09      	ble.n	800475c <_svfprintf_r+0x42c>
 8004748:	980e      	ldr	r0, [sp, #56]	; 0x38
 800474a:	aa2b      	add	r2, sp, #172	; 0xac
 800474c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800474e:	f003 fa93 	bl	8007c78 <__ssprint_r>
 8004752:	2800      	cmp	r0, #0
 8004754:	f47f aed1 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004758:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800475a:	af38      	add	r7, sp, #224	; 0xe0
 800475c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800475e:	05eb      	lsls	r3, r5, #23
 8004760:	f100 8282 	bmi.w	8004c68 <_svfprintf_r+0x938>
 8004764:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004766:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004768:	3301      	adds	r3, #1
 800476a:	f8c7 8000 	str.w	r8, [r7]
 800476e:	2b07      	cmp	r3, #7
 8004770:	442c      	add	r4, r5
 8004772:	607d      	str	r5, [r7, #4]
 8004774:	942d      	str	r4, [sp, #180]	; 0xb4
 8004776:	932c      	str	r3, [sp, #176]	; 0xb0
 8004778:	f300 837a 	bgt.w	8004e70 <_svfprintf_r+0xb40>
 800477c:	3708      	adds	r7, #8
 800477e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004780:	076b      	lsls	r3, r5, #29
 8004782:	d540      	bpl.n	8004806 <_svfprintf_r+0x4d6>
 8004784:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004786:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004788:	1a45      	subs	r5, r0, r1
 800478a:	2d00      	cmp	r5, #0
 800478c:	dd3b      	ble.n	8004806 <_svfprintf_r+0x4d6>
 800478e:	2d10      	cmp	r5, #16
 8004790:	f24a 4a08 	movw	sl, #41992	; 0xa408
 8004794:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004796:	f6c0 0a00 	movt	sl, #2048	; 0x800
 800479a:	dd22      	ble.n	80047e2 <_svfprintf_r+0x4b2>
 800479c:	4622      	mov	r2, r4
 800479e:	f04f 0810 	mov.w	r8, #16
 80047a2:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80047a6:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80047a8:	e002      	b.n	80047b0 <_svfprintf_r+0x480>
 80047aa:	3d10      	subs	r5, #16
 80047ac:	2d10      	cmp	r5, #16
 80047ae:	dd17      	ble.n	80047e0 <_svfprintf_r+0x4b0>
 80047b0:	3301      	adds	r3, #1
 80047b2:	3210      	adds	r2, #16
 80047b4:	2b07      	cmp	r3, #7
 80047b6:	e887 0110 	stmia.w	r7, {r4, r8}
 80047ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80047bc:	f107 0708 	add.w	r7, r7, #8
 80047c0:	922d      	str	r2, [sp, #180]	; 0xb4
 80047c2:	ddf2      	ble.n	80047aa <_svfprintf_r+0x47a>
 80047c4:	4658      	mov	r0, fp
 80047c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047c8:	aa2b      	add	r2, sp, #172	; 0xac
 80047ca:	af38      	add	r7, sp, #224	; 0xe0
 80047cc:	f003 fa54 	bl	8007c78 <__ssprint_r>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	f47f ae92 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80047d6:	3d10      	subs	r5, #16
 80047d8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80047da:	2d10      	cmp	r5, #16
 80047dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80047de:	dce7      	bgt.n	80047b0 <_svfprintf_r+0x480>
 80047e0:	4614      	mov	r4, r2
 80047e2:	3301      	adds	r3, #1
 80047e4:	442c      	add	r4, r5
 80047e6:	2b07      	cmp	r3, #7
 80047e8:	932c      	str	r3, [sp, #176]	; 0xb0
 80047ea:	942d      	str	r4, [sp, #180]	; 0xb4
 80047ec:	f8c7 a000 	str.w	sl, [r7]
 80047f0:	607d      	str	r5, [r7, #4]
 80047f2:	dd08      	ble.n	8004806 <_svfprintf_r+0x4d6>
 80047f4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80047f6:	aa2b      	add	r2, sp, #172	; 0xac
 80047f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047fa:	f003 fa3d 	bl	8007c78 <__ssprint_r>
 80047fe:	2800      	cmp	r0, #0
 8004800:	f47f ae7b 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004804:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004806:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004808:	990d      	ldr	r1, [sp, #52]	; 0x34
 800480a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800480c:	4281      	cmp	r1, r0
 800480e:	bfac      	ite	ge
 8004810:	186d      	addge	r5, r5, r1
 8004812:	182d      	addlt	r5, r5, r0
 8004814:	9512      	str	r5, [sp, #72]	; 0x48
 8004816:	2c00      	cmp	r4, #0
 8004818:	f040 8335 	bne.w	8004e86 <_svfprintf_r+0xb56>
 800481c:	2300      	movs	r3, #0
 800481e:	af38      	add	r7, sp, #224	; 0xe0
 8004820:	932c      	str	r3, [sp, #176]	; 0xb0
 8004822:	e5bb      	b.n	800439c <_svfprintf_r+0x6c>
 8004824:	08e3      	lsrs	r3, r4, #3
 8004826:	08e9      	lsrs	r1, r5, #3
 8004828:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800482c:	4690      	mov	r8, r2
 800482e:	460d      	mov	r5, r1
 8004830:	f004 0207 	and.w	r2, r4, #7
 8004834:	461c      	mov	r4, r3
 8004836:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800483a:	ea54 0105 	orrs.w	r1, r4, r5
 800483e:	f108 32ff 	add.w	r2, r8, #4294967295
 8004842:	f888 3000 	strb.w	r3, [r8]
 8004846:	d1ed      	bne.n	8004824 <_svfprintf_r+0x4f4>
 8004848:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800484a:	4641      	mov	r1, r8
 800484c:	07e0      	lsls	r0, r4, #31
 800484e:	f100 84f5 	bmi.w	800523c <_svfprintf_r+0xf0c>
 8004852:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004854:	ebc8 0505 	rsb	r5, r8, r5
 8004858:	9510      	str	r5, [sp, #64]	; 0x40
 800485a:	e6a2      	b.n	80045a2 <_svfprintf_r+0x272>
 800485c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800485e:	9316      	str	r3, [sp, #88]	; 0x58
 8004860:	f015 0320 	ands.w	r3, r5, #32
 8004864:	f000 80b4 	beq.w	80049d0 <_svfprintf_r+0x6a0>
 8004868:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800486a:	2300      	movs	r3, #0
 800486c:	1de2      	adds	r2, r4, #7
 800486e:	f022 0207 	bic.w	r2, r2, #7
 8004872:	f102 0508 	add.w	r5, r2, #8
 8004876:	9514      	str	r5, [sp, #80]	; 0x50
 8004878:	e9d2 4500 	ldrd	r4, r5, [r2]
 800487c:	e659      	b.n	8004532 <_svfprintf_r+0x202>
 800487e:	f899 3000 	ldrb.w	r3, [r9]
 8004882:	f109 0401 	add.w	r4, r9, #1
 8004886:	2b2a      	cmp	r3, #42	; 0x2a
 8004888:	f000 8791 	beq.w	80057ae <_svfprintf_r+0x147e>
 800488c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004890:	2909      	cmp	r1, #9
 8004892:	bf82      	ittt	hi
 8004894:	46a1      	movhi	r9, r4
 8004896:	2400      	movhi	r4, #0
 8004898:	940c      	strhi	r4, [sp, #48]	; 0x30
 800489a:	f63f adb4 	bhi.w	8004406 <_svfprintf_r+0xd6>
 800489e:	2000      	movs	r0, #0
 80048a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80048a8:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 80048ac:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80048b0:	2909      	cmp	r1, #9
 80048b2:	d9f5      	bls.n	80048a0 <_svfprintf_r+0x570>
 80048b4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 80048b8:	46a1      	mov	r9, r4
 80048ba:	900c      	str	r0, [sp, #48]	; 0x30
 80048bc:	e5a3      	b.n	8004406 <_svfprintf_r+0xd6>
 80048be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048c0:	9316      	str	r3, [sp, #88]	; 0x58
 80048c2:	f045 0510 	orr.w	r5, r5, #16
 80048c6:	950a      	str	r5, [sp, #40]	; 0x28
 80048c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048ca:	06a3      	lsls	r3, r4, #26
 80048cc:	f53f ae27 	bmi.w	800451e <_svfprintf_r+0x1ee>
 80048d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048d2:	06ed      	lsls	r5, r5, #27
 80048d4:	f100 83c4 	bmi.w	8005060 <_svfprintf_r+0xd30>
 80048d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048da:	0664      	lsls	r4, r4, #25
 80048dc:	f140 83c0 	bpl.w	8005060 <_svfprintf_r+0xd30>
 80048e0:	9814      	ldr	r0, [sp, #80]	; 0x50
 80048e2:	2500      	movs	r5, #0
 80048e4:	2301      	movs	r3, #1
 80048e6:	3004      	adds	r0, #4
 80048e8:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80048ec:	9014      	str	r0, [sp, #80]	; 0x50
 80048ee:	e620      	b.n	8004532 <_svfprintf_r+0x202>
 80048f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048f2:	9316      	str	r3, [sp, #88]	; 0x58
 80048f4:	f044 0410 	orr.w	r4, r4, #16
 80048f8:	940a      	str	r4, [sp, #40]	; 0x28
 80048fa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048fc:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004900:	06a9      	lsls	r1, r5, #26
 8004902:	f140 8165 	bpl.w	8004bd0 <_svfprintf_r+0x8a0>
 8004906:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004908:	1de3      	adds	r3, r4, #7
 800490a:	f023 0307 	bic.w	r3, r3, #7
 800490e:	f103 0508 	add.w	r5, r3, #8
 8004912:	9514      	str	r5, [sp, #80]	; 0x50
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	4614      	mov	r4, r2
 800491a:	461d      	mov	r5, r3
 800491c:	2a00      	cmp	r2, #0
 800491e:	f173 0000 	sbcs.w	r0, r3, #0
 8004922:	f2c0 83bb 	blt.w	800509c <_svfprintf_r+0xd6c>
 8004926:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800492a:	2301      	movs	r3, #1
 800492c:	e605      	b.n	800453a <_svfprintf_r+0x20a>
 800492e:	bf00      	nop
 8004930:	0800a418 	stmdaeq	r0, {r3, r4, sl, sp, pc}
 8004934:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004936:	9316      	str	r3, [sp, #88]	; 0x58
 8004938:	0725      	lsls	r5, r4, #28
 800493a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800493e:	f140 84ab 	bpl.w	8005298 <_svfprintf_r+0xf68>
 8004942:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004944:	1deb      	adds	r3, r5, #7
 8004946:	f023 0307 	bic.w	r3, r3, #7
 800494a:	f103 0408 	add.w	r4, r3, #8
 800494e:	9414      	str	r4, [sp, #80]	; 0x50
 8004950:	681d      	ldr	r5, [r3, #0]
 8004952:	951b      	str	r5, [sp, #108]	; 0x6c
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	931c      	str	r3, [sp, #112]	; 0x70
 8004958:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800495a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800495c:	f003 f802 	bl	8007964 <__fpclassifyd>
 8004960:	2801      	cmp	r0, #1
 8004962:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004964:	f040 8478 	bne.w	8005258 <_svfprintf_r+0xf28>
 8004968:	2200      	movs	r2, #0
 800496a:	2300      	movs	r3, #0
 800496c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800496e:	f005 f953 	bl	8009c18 <__aeabi_dcmplt>
 8004972:	2800      	cmp	r0, #0
 8004974:	f040 864a 	bne.w	800560c <_svfprintf_r+0x12dc>
 8004978:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800497c:	2503      	movs	r5, #3
 800497e:	2400      	movs	r4, #0
 8004980:	f64a 2864 	movw	r8, #43620	; 0xaa64
 8004984:	f64a 2360 	movw	r3, #43616	; 0xaa60
 8004988:	950d      	str	r5, [sp, #52]	; 0x34
 800498a:	f6c0 0800 	movt	r8, #2048	; 0x800
 800498e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004990:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004994:	940c      	str	r4, [sp, #48]	; 0x30
 8004996:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004998:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800499c:	950a      	str	r5, [sp, #40]	; 0x28
 800499e:	2503      	movs	r5, #3
 80049a0:	2c47      	cmp	r4, #71	; 0x47
 80049a2:	bfd8      	it	le
 80049a4:	4698      	movle	r8, r3
 80049a6:	9510      	str	r5, [sp, #64]	; 0x40
 80049a8:	2400      	movs	r4, #0
 80049aa:	9418      	str	r4, [sp, #96]	; 0x60
 80049ac:	e601      	b.n	80045b2 <_svfprintf_r+0x282>
 80049ae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049b0:	f045 0508 	orr.w	r5, r5, #8
 80049b4:	950a      	str	r5, [sp, #40]	; 0x28
 80049b6:	f899 3000 	ldrb.w	r3, [r9]
 80049ba:	e522      	b.n	8004402 <_svfprintf_r+0xd2>
 80049bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80049be:	9316      	str	r3, [sp, #88]	; 0x58
 80049c0:	f044 0410 	orr.w	r4, r4, #16
 80049c4:	940a      	str	r4, [sp, #40]	; 0x28
 80049c6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049c8:	f015 0320 	ands.w	r3, r5, #32
 80049cc:	f47f af4c 	bne.w	8004868 <_svfprintf_r+0x538>
 80049d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80049d2:	f014 0210 	ands.w	r2, r4, #16
 80049d6:	f040 834c 	bne.w	8005072 <_svfprintf_r+0xd42>
 80049da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80049dc:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 80049e0:	f000 8347 	beq.w	8005072 <_svfprintf_r+0xd42>
 80049e4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80049e6:	4613      	mov	r3, r2
 80049e8:	2500      	movs	r5, #0
 80049ea:	3004      	adds	r0, #4
 80049ec:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80049f0:	9014      	str	r0, [sp, #80]	; 0x50
 80049f2:	e59e      	b.n	8004532 <_svfprintf_r+0x202>
 80049f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049f6:	f045 0520 	orr.w	r5, r5, #32
 80049fa:	950a      	str	r5, [sp, #40]	; 0x28
 80049fc:	f899 3000 	ldrb.w	r3, [r9]
 8004a00:	e4ff      	b.n	8004402 <_svfprintf_r+0xd2>
 8004a02:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a04:	2500      	movs	r5, #0
 8004a06:	9316      	str	r3, [sp, #88]	; 0x58
 8004a08:	3404      	adds	r4, #4
 8004a0a:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8004a0e:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8004a12:	f1b8 0f00 	cmp.w	r8, #0
 8004a16:	f000 85d9 	beq.w	80055cc <_svfprintf_r+0x129c>
 8004a1a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	4640      	mov	r0, r8
 8004a20:	f2c0 85ab 	blt.w	800557a <_svfprintf_r+0x124a>
 8004a24:	4629      	mov	r1, r5
 8004a26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a28:	f002 fa60 	bl	8006eec <memchr>
 8004a2c:	2800      	cmp	r0, #0
 8004a2e:	f000 85ff 	beq.w	8005630 <_svfprintf_r+0x1300>
 8004a32:	9414      	str	r4, [sp, #80]	; 0x50
 8004a34:	ebc8 0000 	rsb	r0, r8, r0
 8004a38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004a3a:	950c      	str	r5, [sp, #48]	; 0x30
 8004a3c:	42a0      	cmp	r0, r4
 8004a3e:	bfb8      	it	lt
 8004a40:	4604      	movlt	r4, r0
 8004a42:	9410      	str	r4, [sp, #64]	; 0x40
 8004a44:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8004a48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004a4a:	950d      	str	r5, [sp, #52]	; 0x34
 8004a4c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004a50:	9418      	str	r4, [sp, #96]	; 0x60
 8004a52:	e5ae      	b.n	80045b2 <_svfprintf_r+0x282>
 8004a54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a56:	f64a 2484 	movw	r4, #43652	; 0xaa84
 8004a5a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004a5e:	9316      	str	r3, [sp, #88]	; 0x58
 8004a60:	06a8      	lsls	r0, r5, #26
 8004a62:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004a66:	9419      	str	r4, [sp, #100]	; 0x64
 8004a68:	f140 809c 	bpl.w	8004ba4 <_svfprintf_r+0x874>
 8004a6c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a6e:	1de3      	adds	r3, r4, #7
 8004a70:	f023 0307 	bic.w	r3, r3, #7
 8004a74:	f103 0508 	add.w	r5, r3, #8
 8004a78:	9514      	str	r5, [sp, #80]	; 0x50
 8004a7a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004a7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a80:	07c3      	lsls	r3, r0, #31
 8004a82:	f140 8227 	bpl.w	8004ed4 <_svfprintf_r+0xba4>
 8004a86:	ea54 0105 	orrs.w	r1, r4, r5
 8004a8a:	f000 8223 	beq.w	8004ed4 <_svfprintf_r+0xba4>
 8004a8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004a90:	2330      	movs	r3, #48	; 0x30
 8004a92:	f040 0002 	orr.w	r0, r0, #2
 8004a96:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004a9a:	900a      	str	r0, [sp, #40]	; 0x28
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004aa2:	e546      	b.n	8004532 <_svfprintf_r+0x202>
 8004aa4:	f899 3000 	ldrb.w	r3, [r9]
 8004aa8:	222b      	movs	r2, #43	; 0x2b
 8004aaa:	e4aa      	b.n	8004402 <_svfprintf_r+0xd2>
 8004aac:	f899 3000 	ldrb.w	r3, [r9]
 8004ab0:	4649      	mov	r1, r9
 8004ab2:	2b6c      	cmp	r3, #108	; 0x6c
 8004ab4:	bf05      	ittet	eq
 8004ab6:	f109 0901 	addeq.w	r9, r9, #1
 8004aba:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004abc:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004abe:	f045 0520 	orreq.w	r5, r5, #32
 8004ac2:	bf0b      	itete	eq
 8004ac4:	784b      	ldrbeq	r3, [r1, #1]
 8004ac6:	f044 0410 	orrne.w	r4, r4, #16
 8004aca:	950a      	streq	r5, [sp, #40]	; 0x28
 8004acc:	940a      	strne	r4, [sp, #40]	; 0x28
 8004ace:	e498      	b.n	8004402 <_svfprintf_r+0xd2>
 8004ad0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004ad2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004ad6:	06a9      	lsls	r1, r5, #26
 8004ad8:	f140 83eb 	bpl.w	80052b2 <_svfprintf_r+0xf82>
 8004adc:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004ade:	6821      	ldr	r1, [r4, #0]
 8004ae0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004ae2:	4622      	mov	r2, r4
 8004ae4:	17e5      	asrs	r5, r4, #31
 8004ae6:	462b      	mov	r3, r5
 8004ae8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004aea:	e9c1 2300 	strd	r2, r3, [r1]
 8004aee:	3504      	adds	r5, #4
 8004af0:	9514      	str	r5, [sp, #80]	; 0x50
 8004af2:	e453      	b.n	800439c <_svfprintf_r+0x6c>
 8004af4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004af6:	f64a 2084 	movw	r0, #43652	; 0xaa84
 8004afa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004afc:	2378      	movs	r3, #120	; 0x78
 8004afe:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004b02:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004b06:	f045 0502 	orr.w	r5, r5, #2
 8004b0a:	9316      	str	r3, [sp, #88]	; 0x58
 8004b0c:	950a      	str	r5, [sp, #40]	; 0x28
 8004b0e:	2330      	movs	r3, #48	; 0x30
 8004b10:	1d15      	adds	r5, r2, #4
 8004b12:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004b16:	9514      	str	r5, [sp, #80]	; 0x50
 8004b18:	2302      	movs	r3, #2
 8004b1a:	6814      	ldr	r4, [r2, #0]
 8004b1c:	2500      	movs	r5, #0
 8004b1e:	9019      	str	r0, [sp, #100]	; 0x64
 8004b20:	e507      	b.n	8004532 <_svfprintf_r+0x202>
 8004b22:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b24:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004b28:	940a      	str	r4, [sp, #40]	; 0x28
 8004b2a:	f899 3000 	ldrb.w	r3, [r9]
 8004b2e:	e468      	b.n	8004402 <_svfprintf_r+0xd2>
 8004b30:	f899 3000 	ldrb.w	r3, [r9]
 8004b34:	2a00      	cmp	r2, #0
 8004b36:	f47f ac64 	bne.w	8004402 <_svfprintf_r+0xd2>
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	e461      	b.n	8004402 <_svfprintf_r+0xd2>
 8004b3e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b40:	f045 0501 	orr.w	r5, r5, #1
 8004b44:	950a      	str	r5, [sp, #40]	; 0x28
 8004b46:	f899 3000 	ldrb.w	r3, [r9]
 8004b4a:	e45a      	b.n	8004402 <_svfprintf_r+0xd2>
 8004b4c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004b4e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004b50:	6824      	ldr	r4, [r4, #0]
 8004b52:	1d2b      	adds	r3, r5, #4
 8004b54:	2c00      	cmp	r4, #0
 8004b56:	9413      	str	r4, [sp, #76]	; 0x4c
 8004b58:	f6ff acb5 	blt.w	80044c6 <_svfprintf_r+0x196>
 8004b5c:	9314      	str	r3, [sp, #80]	; 0x50
 8004b5e:	f899 3000 	ldrb.w	r3, [r9]
 8004b62:	e44e      	b.n	8004402 <_svfprintf_r+0xd2>
 8004b64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b66:	2401      	movs	r4, #1
 8004b68:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004b6a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004b6e:	9316      	str	r3, [sp, #88]	; 0x58
 8004b70:	2300      	movs	r3, #0
 8004b72:	6812      	ldr	r2, [r2, #0]
 8004b74:	3504      	adds	r5, #4
 8004b76:	469a      	mov	sl, r3
 8004b78:	940d      	str	r4, [sp, #52]	; 0x34
 8004b7a:	9514      	str	r5, [sp, #80]	; 0x50
 8004b7c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004b80:	930c      	str	r3, [sp, #48]	; 0x30
 8004b82:	9318      	str	r3, [sp, #96]	; 0x60
 8004b84:	9410      	str	r4, [sp, #64]	; 0x40
 8004b86:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8004b8a:	e518      	b.n	80045be <_svfprintf_r+0x28e>
 8004b8c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b8e:	f64a 2470 	movw	r4, #43632	; 0xaa70
 8004b92:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004b96:	9316      	str	r3, [sp, #88]	; 0x58
 8004b98:	06a8      	lsls	r0, r5, #26
 8004b9a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004b9e:	9419      	str	r4, [sp, #100]	; 0x64
 8004ba0:	f53f af64 	bmi.w	8004a6c <_svfprintf_r+0x73c>
 8004ba4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ba6:	06e1      	lsls	r1, r4, #27
 8004ba8:	f100 8253 	bmi.w	8005052 <_svfprintf_r+0xd22>
 8004bac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004bae:	0662      	lsls	r2, r4, #25
 8004bb0:	f140 824f 	bpl.w	8005052 <_svfprintf_r+0xd22>
 8004bb4:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004bb6:	2500      	movs	r5, #0
 8004bb8:	3004      	adds	r0, #4
 8004bba:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004bbe:	9014      	str	r0, [sp, #80]	; 0x50
 8004bc0:	e75d      	b.n	8004a7e <_svfprintf_r+0x74e>
 8004bc2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004bc4:	9316      	str	r3, [sp, #88]	; 0x58
 8004bc6:	06a9      	lsls	r1, r5, #26
 8004bc8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004bcc:	f53f ae9b 	bmi.w	8004906 <_svfprintf_r+0x5d6>
 8004bd0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004bd2:	06e2      	lsls	r2, r4, #27
 8004bd4:	f100 8255 	bmi.w	8005082 <_svfprintf_r+0xd52>
 8004bd8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004bda:	0663      	lsls	r3, r4, #25
 8004bdc:	f140 8251 	bpl.w	8005082 <_svfprintf_r+0xd52>
 8004be0:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004be2:	3004      	adds	r0, #4
 8004be4:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004be8:	9014      	str	r0, [sp, #80]	; 0x50
 8004bea:	4622      	mov	r2, r4
 8004bec:	17e5      	asrs	r5, r4, #31
 8004bee:	462b      	mov	r3, r5
 8004bf0:	e694      	b.n	800491c <_svfprintf_r+0x5ec>
 8004bf2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004bf4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004bf8:	950a      	str	r5, [sp, #40]	; 0x28
 8004bfa:	f899 3000 	ldrb.w	r3, [r9]
 8004bfe:	e400      	b.n	8004402 <_svfprintf_r+0xd2>
 8004c00:	2400      	movs	r4, #0
 8004c02:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004c06:	4620      	mov	r0, r4
 8004c08:	9413      	str	r4, [sp, #76]	; 0x4c
 8004c0a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004c0e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004c12:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004c16:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004c1a:	2909      	cmp	r1, #9
 8004c1c:	d9f5      	bls.n	8004c0a <_svfprintf_r+0x8da>
 8004c1e:	9013      	str	r0, [sp, #76]	; 0x4c
 8004c20:	f7ff bbf1 	b.w	8004406 <_svfprintf_r+0xd6>
 8004c24:	9316      	str	r3, [sp, #88]	; 0x58
 8004c26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f43f ac5e 	beq.w	80044ec <_svfprintf_r+0x1bc>
 8004c30:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004c32:	2300      	movs	r3, #0
 8004c34:	2501      	movs	r5, #1
 8004c36:	469a      	mov	sl, r3
 8004c38:	950d      	str	r5, [sp, #52]	; 0x34
 8004c3a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004c3e:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8004c42:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004c46:	930c      	str	r3, [sp, #48]	; 0x30
 8004c48:	9318      	str	r3, [sp, #96]	; 0x60
 8004c4a:	9510      	str	r5, [sp, #64]	; 0x40
 8004c4c:	e4b7      	b.n	80045be <_svfprintf_r+0x28e>
 8004c4e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c50:	aa2b      	add	r2, sp, #172	; 0xac
 8004c52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c54:	f003 f810 	bl	8007c78 <__ssprint_r>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	f47f ac4e 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004c5e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004c62:	af38      	add	r7, sp, #224	; 0xe0
 8004c64:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004c66:	e509      	b.n	800467c <_svfprintf_r+0x34c>
 8004c68:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004c6a:	2d65      	cmp	r5, #101	; 0x65
 8004c6c:	f340 80b9 	ble.w	8004de2 <_svfprintf_r+0xab2>
 8004c70:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004c72:	2200      	movs	r2, #0
 8004c74:	2300      	movs	r3, #0
 8004c76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c78:	f004 ffc4 	bl	8009c04 <__aeabi_dcmpeq>
 8004c7c:	2800      	cmp	r0, #0
 8004c7e:	f000 812c 	beq.w	8004eda <_svfprintf_r+0xbaa>
 8004c82:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c84:	2201      	movs	r2, #1
 8004c86:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004c88:	3401      	adds	r4, #1
 8004c8a:	4413      	add	r3, r2
 8004c8c:	607a      	str	r2, [r7, #4]
 8004c8e:	2b07      	cmp	r3, #7
 8004c90:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c92:	603d      	str	r5, [r7, #0]
 8004c94:	bfd8      	it	le
 8004c96:	3708      	addle	r7, #8
 8004c98:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c9a:	f300 8316 	bgt.w	80052ca <_svfprintf_r+0xf9a>
 8004c9e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004ca0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004ca2:	42ab      	cmp	r3, r5
 8004ca4:	db03      	blt.n	8004cae <_svfprintf_r+0x97e>
 8004ca6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004ca8:	07ed      	lsls	r5, r5, #31
 8004caa:	f57f ad68 	bpl.w	800477e <_svfprintf_r+0x44e>
 8004cae:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004cb0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cb2:	442c      	add	r4, r5
 8004cb4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	942d      	str	r4, [sp, #180]	; 0xb4
 8004cba:	2b07      	cmp	r3, #7
 8004cbc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004cbe:	603d      	str	r5, [r7, #0]
 8004cc0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004cc2:	607d      	str	r5, [r7, #4]
 8004cc4:	bfd8      	it	le
 8004cc6:	3708      	addle	r7, #8
 8004cc8:	f300 835e 	bgt.w	8005388 <_svfprintf_r+0x1058>
 8004ccc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004cce:	f105 38ff 	add.w	r8, r5, #4294967295
 8004cd2:	f1b8 0f00 	cmp.w	r8, #0
 8004cd6:	f77f ad52 	ble.w	800477e <_svfprintf_r+0x44e>
 8004cda:	f1b8 0f10 	cmp.w	r8, #16
 8004cde:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ce0:	f340 81aa 	ble.w	8005038 <_svfprintf_r+0xd08>
 8004ce4:	4dac      	ldr	r5, [pc, #688]	; (8004f98 <_svfprintf_r+0xc68>)
 8004ce6:	f04f 0a10 	mov.w	sl, #16
 8004cea:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004cee:	950f      	str	r5, [sp, #60]	; 0x3c
 8004cf0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004cf2:	e005      	b.n	8004d00 <_svfprintf_r+0x9d0>
 8004cf4:	f1a8 0810 	sub.w	r8, r8, #16
 8004cf8:	f1b8 0f10 	cmp.w	r8, #16
 8004cfc:	f340 819e 	ble.w	800503c <_svfprintf_r+0xd0c>
 8004d00:	3301      	adds	r3, #1
 8004d02:	3410      	adds	r4, #16
 8004d04:	2b07      	cmp	r3, #7
 8004d06:	e887 0440 	stmia.w	r7, {r6, sl}
 8004d0a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d0c:	f107 0708 	add.w	r7, r7, #8
 8004d10:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d12:	ddef      	ble.n	8004cf4 <_svfprintf_r+0x9c4>
 8004d14:	4628      	mov	r0, r5
 8004d16:	4659      	mov	r1, fp
 8004d18:	aa2b      	add	r2, sp, #172	; 0xac
 8004d1a:	af38      	add	r7, sp, #224	; 0xe0
 8004d1c:	f002 ffac 	bl	8007c78 <__ssprint_r>
 8004d20:	2800      	cmp	r0, #0
 8004d22:	f47f abea 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004d26:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004d28:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d2a:	e7e3      	b.n	8004cf4 <_svfprintf_r+0x9c4>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f040 80b4 	bne.w	8004e9a <_svfprintf_r+0xb6a>
 8004d32:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d34:	07e2      	lsls	r2, r4, #31
 8004d36:	bf5c      	itt	pl
 8004d38:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004d3a:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004d3e:	f57f ac30 	bpl.w	80045a2 <_svfprintf_r+0x272>
 8004d42:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004d44:	2330      	movs	r3, #48	; 0x30
 8004d46:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004d4a:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004d4e:	9510      	str	r5, [sp, #64]	; 0x40
 8004d50:	e427      	b.n	80045a2 <_svfprintf_r+0x272>
 8004d52:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004d54:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004d56:	1a45      	subs	r5, r0, r1
 8004d58:	2d00      	cmp	r5, #0
 8004d5a:	f77f acb4 	ble.w	80046c6 <_svfprintf_r+0x396>
 8004d5e:	2d10      	cmp	r5, #16
 8004d60:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d62:	bfdc      	itt	le
 8004d64:	4a8c      	ldrle	r2, [pc, #560]	; (8004f98 <_svfprintf_r+0xc68>)
 8004d66:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004d68:	dd24      	ble.n	8004db4 <_svfprintf_r+0xa84>
 8004d6a:	488b      	ldr	r0, [pc, #556]	; (8004f98 <_svfprintf_r+0xc68>)
 8004d6c:	4622      	mov	r2, r4
 8004d6e:	f04f 0b10 	mov.w	fp, #16
 8004d72:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004d76:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004d78:	900f      	str	r0, [sp, #60]	; 0x3c
 8004d7a:	e002      	b.n	8004d82 <_svfprintf_r+0xa52>
 8004d7c:	3d10      	subs	r5, #16
 8004d7e:	2d10      	cmp	r5, #16
 8004d80:	dd17      	ble.n	8004db2 <_svfprintf_r+0xa82>
 8004d82:	3301      	adds	r3, #1
 8004d84:	3210      	adds	r2, #16
 8004d86:	2b07      	cmp	r3, #7
 8004d88:	e887 0840 	stmia.w	r7, {r6, fp}
 8004d8c:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d8e:	f107 0708 	add.w	r7, r7, #8
 8004d92:	922d      	str	r2, [sp, #180]	; 0xb4
 8004d94:	ddf2      	ble.n	8004d7c <_svfprintf_r+0xa4c>
 8004d96:	4650      	mov	r0, sl
 8004d98:	4621      	mov	r1, r4
 8004d9a:	aa2b      	add	r2, sp, #172	; 0xac
 8004d9c:	af38      	add	r7, sp, #224	; 0xe0
 8004d9e:	f002 ff6b 	bl	8007c78 <__ssprint_r>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	f47f aba9 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004da8:	3d10      	subs	r5, #16
 8004daa:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004dac:	2d10      	cmp	r5, #16
 8004dae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004db0:	dce7      	bgt.n	8004d82 <_svfprintf_r+0xa52>
 8004db2:	4614      	mov	r4, r2
 8004db4:	3301      	adds	r3, #1
 8004db6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004db8:	2b07      	cmp	r3, #7
 8004dba:	442c      	add	r4, r5
 8004dbc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dbe:	e887 0022 	stmia.w	r7, {r1, r5}
 8004dc2:	bfd8      	it	le
 8004dc4:	3708      	addle	r7, #8
 8004dc6:	942d      	str	r4, [sp, #180]	; 0xb4
 8004dc8:	f77f ac7d 	ble.w	80046c6 <_svfprintf_r+0x396>
 8004dcc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004dce:	aa2b      	add	r2, sp, #172	; 0xac
 8004dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dd2:	f002 ff51 	bl	8007c78 <__ssprint_r>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f47f ab8f 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004ddc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004dde:	af38      	add	r7, sp, #224	; 0xe0
 8004de0:	e471      	b.n	80046c6 <_svfprintf_r+0x396>
 8004de2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004de4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004de6:	2d01      	cmp	r5, #1
 8004de8:	f340 81e2 	ble.w	80051b0 <_svfprintf_r+0xe80>
 8004dec:	2101      	movs	r1, #1
 8004dee:	1c62      	adds	r2, r4, #1
 8004df0:	440b      	add	r3, r1
 8004df2:	f8c7 8000 	str.w	r8, [r7]
 8004df6:	2b07      	cmp	r3, #7
 8004df8:	6079      	str	r1, [r7, #4]
 8004dfa:	922d      	str	r2, [sp, #180]	; 0xb4
 8004dfc:	bfd8      	it	le
 8004dfe:	3708      	addle	r7, #8
 8004e00:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e02:	f300 81f4 	bgt.w	80051ee <_svfprintf_r+0xebe>
 8004e06:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004e08:	1c5c      	adds	r4, r3, #1
 8004e0a:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004e0e:	2c07      	cmp	r4, #7
 8004e10:	942c      	str	r4, [sp, #176]	; 0xb0
 8004e12:	603d      	str	r5, [r7, #0]
 8004e14:	4492      	add	sl, r2
 8004e16:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e18:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004e1c:	607d      	str	r5, [r7, #4]
 8004e1e:	bfd8      	it	le
 8004e20:	3708      	addle	r7, #8
 8004e22:	f300 81d7 	bgt.w	80051d4 <_svfprintf_r+0xea4>
 8004e26:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e2e:	f004 fee9 	bl	8009c04 <__aeabi_dcmpeq>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	f040 80b2 	bne.w	8004f9c <_svfprintf_r+0xc6c>
 8004e38:	3401      	adds	r4, #1
 8004e3a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e3c:	2c07      	cmp	r4, #7
 8004e3e:	f108 0201 	add.w	r2, r8, #1
 8004e42:	f105 33ff 	add.w	r3, r5, #4294967295
 8004e46:	942c      	str	r4, [sp, #176]	; 0xb0
 8004e48:	449a      	add	sl, r3
 8004e4a:	603a      	str	r2, [r7, #0]
 8004e4c:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004e50:	607b      	str	r3, [r7, #4]
 8004e52:	f300 80e4 	bgt.w	800501e <_svfprintf_r+0xcee>
 8004e56:	3708      	adds	r7, #8
 8004e58:	1c63      	adds	r3, r4, #1
 8004e5a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004e5c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004e5e:	2b07      	cmp	r3, #7
 8004e60:	aa27      	add	r2, sp, #156	; 0x9c
 8004e62:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e64:	4454      	add	r4, sl
 8004e66:	e887 0024 	stmia.w	r7, {r2, r5}
 8004e6a:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e6c:	f77f ac86 	ble.w	800477c <_svfprintf_r+0x44c>
 8004e70:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e72:	aa2b      	add	r2, sp, #172	; 0xac
 8004e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e76:	f002 feff 	bl	8007c78 <__ssprint_r>
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	f47f ab3d 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004e80:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e82:	af38      	add	r7, sp, #224	; 0xe0
 8004e84:	e47b      	b.n	800477e <_svfprintf_r+0x44e>
 8004e86:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e88:	aa2b      	add	r2, sp, #172	; 0xac
 8004e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e8c:	f002 fef4 	bl	8007c78 <__ssprint_r>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	f43f acc3 	beq.w	800481c <_svfprintf_r+0x4ec>
 8004e96:	f7ff bb30 	b.w	80044fa <_svfprintf_r+0x1ca>
 8004e9a:	9210      	str	r2, [sp, #64]	; 0x40
 8004e9c:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004ea0:	f7ff bb7f 	b.w	80045a2 <_svfprintf_r+0x272>
 8004ea4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ea6:	aa2b      	add	r2, sp, #172	; 0xac
 8004ea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004eaa:	f002 fee5 	bl	8007c78 <__ssprint_r>
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	f47f ab23 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004eb4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004eb6:	af38      	add	r7, sp, #224	; 0xe0
 8004eb8:	f7ff bbf2 	b.w	80046a0 <_svfprintf_r+0x370>
 8004ebc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ebe:	aa2b      	add	r2, sp, #172	; 0xac
 8004ec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ec2:	f002 fed9 	bl	8007c78 <__ssprint_r>
 8004ec6:	2800      	cmp	r0, #0
 8004ec8:	f47f ab17 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004ecc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ece:	af38      	add	r7, sp, #224	; 0xe0
 8004ed0:	f7ff bbf6 	b.w	80046c0 <_svfprintf_r+0x390>
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	f7ff bb2c 	b.w	8004532 <_svfprintf_r+0x202>
 8004eda:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f340 81ff 	ble.w	80052e0 <_svfprintf_r+0xfb0>
 8004ee2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004ee4:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004ee6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004ee8:	4285      	cmp	r5, r0
 8004eea:	bfa8      	it	ge
 8004eec:	4605      	movge	r5, r0
 8004eee:	2d00      	cmp	r5, #0
 8004ef0:	4441      	add	r1, r8
 8004ef2:	910c      	str	r1, [sp, #48]	; 0x30
 8004ef4:	dd0c      	ble.n	8004f10 <_svfprintf_r+0xbe0>
 8004ef6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ef8:	442c      	add	r4, r5
 8004efa:	f8c7 8000 	str.w	r8, [r7]
 8004efe:	3301      	adds	r3, #1
 8004f00:	607d      	str	r5, [r7, #4]
 8004f02:	2b07      	cmp	r3, #7
 8004f04:	942d      	str	r4, [sp, #180]	; 0xb4
 8004f06:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f08:	bfd8      	it	le
 8004f0a:	3708      	addle	r7, #8
 8004f0c:	f300 8343 	bgt.w	8005596 <_svfprintf_r+0x1266>
 8004f10:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004f12:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004f16:	ebc5 0a02 	rsb	sl, r5, r2
 8004f1a:	f1ba 0f00 	cmp.w	sl, #0
 8004f1e:	f340 80dd 	ble.w	80050dc <_svfprintf_r+0xdac>
 8004f22:	f1ba 0f10 	cmp.w	sl, #16
 8004f26:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f28:	bfdc      	itt	le
 8004f2a:	4d1b      	ldrle	r5, [pc, #108]	; (8004f98 <_svfprintf_r+0xc68>)
 8004f2c:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004f2e:	f340 80c0 	ble.w	80050b2 <_svfprintf_r+0xd82>
 8004f32:	4d19      	ldr	r5, [pc, #100]	; (8004f98 <_svfprintf_r+0xc68>)
 8004f34:	4622      	mov	r2, r4
 8004f36:	f04f 0b10 	mov.w	fp, #16
 8004f3a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004f3c:	950f      	str	r5, [sp, #60]	; 0x3c
 8004f3e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004f40:	e005      	b.n	8004f4e <_svfprintf_r+0xc1e>
 8004f42:	f1aa 0a10 	sub.w	sl, sl, #16
 8004f46:	f1ba 0f10 	cmp.w	sl, #16
 8004f4a:	f340 80b1 	ble.w	80050b0 <_svfprintf_r+0xd80>
 8004f4e:	3301      	adds	r3, #1
 8004f50:	3210      	adds	r2, #16
 8004f52:	2b07      	cmp	r3, #7
 8004f54:	e887 0840 	stmia.w	r7, {r6, fp}
 8004f58:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f5a:	f107 0708 	add.w	r7, r7, #8
 8004f5e:	922d      	str	r2, [sp, #180]	; 0xb4
 8004f60:	ddef      	ble.n	8004f42 <_svfprintf_r+0xc12>
 8004f62:	4628      	mov	r0, r5
 8004f64:	4621      	mov	r1, r4
 8004f66:	aa2b      	add	r2, sp, #172	; 0xac
 8004f68:	af38      	add	r7, sp, #224	; 0xe0
 8004f6a:	f002 fe85 	bl	8007c78 <__ssprint_r>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	f47f aac3 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004f74:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004f76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f78:	e7e3      	b.n	8004f42 <_svfprintf_r+0xc12>
 8004f7a:	2d00      	cmp	r5, #0
 8004f7c:	bf08      	it	eq
 8004f7e:	2c0a      	cmpeq	r4, #10
 8004f80:	f080 8141 	bcs.w	8005206 <_svfprintf_r+0xed6>
 8004f84:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004f86:	3430      	adds	r4, #48	; 0x30
 8004f88:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004f8c:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004f90:	9510      	str	r5, [sp, #64]	; 0x40
 8004f92:	f7ff bb06 	b.w	80045a2 <_svfprintf_r+0x272>
 8004f96:	bf00      	nop
 8004f98:	0800a418 	stmdaeq	r0, {r3, r4, sl, sp, pc}
 8004f9c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004f9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8004fa2:	f1b8 0f00 	cmp.w	r8, #0
 8004fa6:	f77f af57 	ble.w	8004e58 <_svfprintf_r+0xb28>
 8004faa:	f1b8 0f10 	cmp.w	r8, #16
 8004fae:	bfdc      	itt	le
 8004fb0:	4ba8      	ldrle	r3, [pc, #672]	; (8005254 <_svfprintf_r+0xf24>)
 8004fb2:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004fb4:	dd28      	ble.n	8005008 <_svfprintf_r+0xcd8>
 8004fb6:	4da7      	ldr	r5, [pc, #668]	; (8005254 <_svfprintf_r+0xf24>)
 8004fb8:	4653      	mov	r3, sl
 8004fba:	f04f 0b10 	mov.w	fp, #16
 8004fbe:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004fc2:	950f      	str	r5, [sp, #60]	; 0x3c
 8004fc4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004fc6:	e004      	b.n	8004fd2 <_svfprintf_r+0xca2>
 8004fc8:	f1a8 0810 	sub.w	r8, r8, #16
 8004fcc:	f1b8 0f10 	cmp.w	r8, #16
 8004fd0:	dd19      	ble.n	8005006 <_svfprintf_r+0xcd6>
 8004fd2:	3401      	adds	r4, #1
 8004fd4:	3310      	adds	r3, #16
 8004fd6:	2c07      	cmp	r4, #7
 8004fd8:	e887 0840 	stmia.w	r7, {r6, fp}
 8004fdc:	942c      	str	r4, [sp, #176]	; 0xb0
 8004fde:	f107 0708 	add.w	r7, r7, #8
 8004fe2:	932d      	str	r3, [sp, #180]	; 0xb4
 8004fe4:	ddf0      	ble.n	8004fc8 <_svfprintf_r+0xc98>
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	4651      	mov	r1, sl
 8004fea:	aa2b      	add	r2, sp, #172	; 0xac
 8004fec:	af38      	add	r7, sp, #224	; 0xe0
 8004fee:	f002 fe43 	bl	8007c78 <__ssprint_r>
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	f47f aa81 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8004ff8:	f1a8 0810 	sub.w	r8, r8, #16
 8004ffc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004ffe:	f1b8 0f10 	cmp.w	r8, #16
 8005002:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005004:	dce5      	bgt.n	8004fd2 <_svfprintf_r+0xca2>
 8005006:	469a      	mov	sl, r3
 8005008:	3401      	adds	r4, #1
 800500a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800500c:	2c07      	cmp	r4, #7
 800500e:	44c2      	add	sl, r8
 8005010:	942c      	str	r4, [sp, #176]	; 0xb0
 8005012:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8005016:	e887 0108 	stmia.w	r7, {r3, r8}
 800501a:	f77f af1c 	ble.w	8004e56 <_svfprintf_r+0xb26>
 800501e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005020:	aa2b      	add	r2, sp, #172	; 0xac
 8005022:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005024:	f002 fe28 	bl	8007c78 <__ssprint_r>
 8005028:	2800      	cmp	r0, #0
 800502a:	f47f aa66 	bne.w	80044fa <_svfprintf_r+0x1ca>
 800502e:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8005032:	af38      	add	r7, sp, #224	; 0xe0
 8005034:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005036:	e70f      	b.n	8004e58 <_svfprintf_r+0xb28>
 8005038:	4d86      	ldr	r5, [pc, #536]	; (8005254 <_svfprintf_r+0xf24>)
 800503a:	950f      	str	r5, [sp, #60]	; 0x3c
 800503c:	3301      	adds	r3, #1
 800503e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005040:	2b07      	cmp	r3, #7
 8005042:	4444      	add	r4, r8
 8005044:	932c      	str	r3, [sp, #176]	; 0xb0
 8005046:	942d      	str	r4, [sp, #180]	; 0xb4
 8005048:	e887 0120 	stmia.w	r7, {r5, r8}
 800504c:	f77f ab96 	ble.w	800477c <_svfprintf_r+0x44c>
 8005050:	e70e      	b.n	8004e70 <_svfprintf_r+0xb40>
 8005052:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005054:	3504      	adds	r5, #4
 8005056:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800505a:	9514      	str	r5, [sp, #80]	; 0x50
 800505c:	2500      	movs	r5, #0
 800505e:	e50e      	b.n	8004a7e <_svfprintf_r+0x74e>
 8005060:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005062:	2301      	movs	r3, #1
 8005064:	3504      	adds	r5, #4
 8005066:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800506a:	9514      	str	r5, [sp, #80]	; 0x50
 800506c:	2500      	movs	r5, #0
 800506e:	f7ff ba60 	b.w	8004532 <_svfprintf_r+0x202>
 8005072:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005074:	3504      	adds	r5, #4
 8005076:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800507a:	9514      	str	r5, [sp, #80]	; 0x50
 800507c:	2500      	movs	r5, #0
 800507e:	f7ff ba58 	b.w	8004532 <_svfprintf_r+0x202>
 8005082:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005084:	3504      	adds	r5, #4
 8005086:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800508a:	9514      	str	r5, [sp, #80]	; 0x50
 800508c:	4622      	mov	r2, r4
 800508e:	17e5      	asrs	r5, r4, #31
 8005090:	462b      	mov	r3, r5
 8005092:	2a00      	cmp	r2, #0
 8005094:	f173 0000 	sbcs.w	r0, r3, #0
 8005098:	f6bf ac45 	bge.w	8004926 <_svfprintf_r+0x5f6>
 800509c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80050a0:	4264      	negs	r4, r4
 80050a2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80050a6:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80050aa:	2301      	movs	r3, #1
 80050ac:	f7ff ba45 	b.w	800453a <_svfprintf_r+0x20a>
 80050b0:	4614      	mov	r4, r2
 80050b2:	3301      	adds	r3, #1
 80050b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80050b6:	2b07      	cmp	r3, #7
 80050b8:	4454      	add	r4, sl
 80050ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80050bc:	e887 0420 	stmia.w	r7, {r5, sl}
 80050c0:	bfd8      	it	le
 80050c2:	3708      	addle	r7, #8
 80050c4:	942d      	str	r4, [sp, #180]	; 0xb4
 80050c6:	dd09      	ble.n	80050dc <_svfprintf_r+0xdac>
 80050c8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80050ca:	aa2b      	add	r2, sp, #172	; 0xac
 80050cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050ce:	f002 fdd3 	bl	8007c78 <__ssprint_r>
 80050d2:	2800      	cmp	r0, #0
 80050d4:	f47f aa11 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80050d8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80050da:	af38      	add	r7, sp, #224	; 0xe0
 80050dc:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80050de:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80050e0:	44a8      	add	r8, r5
 80050e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80050e4:	42ab      	cmp	r3, r5
 80050e6:	db49      	blt.n	800517c <_svfprintf_r+0xe4c>
 80050e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80050ea:	07e9      	lsls	r1, r5, #31
 80050ec:	d446      	bmi.n	800517c <_svfprintf_r+0xe4c>
 80050ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 80050f0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80050f2:	ebc8 0500 	rsb	r5, r8, r0
 80050f6:	1acb      	subs	r3, r1, r3
 80050f8:	42ab      	cmp	r3, r5
 80050fa:	bfb8      	it	lt
 80050fc:	461d      	movlt	r5, r3
 80050fe:	2d00      	cmp	r5, #0
 8005100:	dd0c      	ble.n	800511c <_svfprintf_r+0xdec>
 8005102:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005104:	442c      	add	r4, r5
 8005106:	f8c7 8000 	str.w	r8, [r7]
 800510a:	3201      	adds	r2, #1
 800510c:	607d      	str	r5, [r7, #4]
 800510e:	2a07      	cmp	r2, #7
 8005110:	942d      	str	r4, [sp, #180]	; 0xb4
 8005112:	922c      	str	r2, [sp, #176]	; 0xb0
 8005114:	bfd8      	it	le
 8005116:	3708      	addle	r7, #8
 8005118:	f300 824a 	bgt.w	80055b0 <_svfprintf_r+0x1280>
 800511c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005120:	ebc5 0803 	rsb	r8, r5, r3
 8005124:	f1b8 0f00 	cmp.w	r8, #0
 8005128:	f77f ab29 	ble.w	800477e <_svfprintf_r+0x44e>
 800512c:	f1b8 0f10 	cmp.w	r8, #16
 8005130:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005132:	dd81      	ble.n	8005038 <_svfprintf_r+0xd08>
 8005134:	4d47      	ldr	r5, [pc, #284]	; (8005254 <_svfprintf_r+0xf24>)
 8005136:	f04f 0a10 	mov.w	sl, #16
 800513a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800513e:	950f      	str	r5, [sp, #60]	; 0x3c
 8005140:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005142:	e005      	b.n	8005150 <_svfprintf_r+0xe20>
 8005144:	f1a8 0810 	sub.w	r8, r8, #16
 8005148:	f1b8 0f10 	cmp.w	r8, #16
 800514c:	f77f af76 	ble.w	800503c <_svfprintf_r+0xd0c>
 8005150:	3301      	adds	r3, #1
 8005152:	3410      	adds	r4, #16
 8005154:	2b07      	cmp	r3, #7
 8005156:	e887 0440 	stmia.w	r7, {r6, sl}
 800515a:	932c      	str	r3, [sp, #176]	; 0xb0
 800515c:	f107 0708 	add.w	r7, r7, #8
 8005160:	942d      	str	r4, [sp, #180]	; 0xb4
 8005162:	ddef      	ble.n	8005144 <_svfprintf_r+0xe14>
 8005164:	4628      	mov	r0, r5
 8005166:	4659      	mov	r1, fp
 8005168:	aa2b      	add	r2, sp, #172	; 0xac
 800516a:	af38      	add	r7, sp, #224	; 0xe0
 800516c:	f002 fd84 	bl	8007c78 <__ssprint_r>
 8005170:	2800      	cmp	r0, #0
 8005172:	f47f a9c2 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8005176:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005178:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800517a:	e7e3      	b.n	8005144 <_svfprintf_r+0xe14>
 800517c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800517e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005180:	442c      	add	r4, r5
 8005182:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005184:	3201      	adds	r2, #1
 8005186:	942d      	str	r4, [sp, #180]	; 0xb4
 8005188:	2a07      	cmp	r2, #7
 800518a:	922c      	str	r2, [sp, #176]	; 0xb0
 800518c:	603d      	str	r5, [r7, #0]
 800518e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005190:	607d      	str	r5, [r7, #4]
 8005192:	bfd8      	it	le
 8005194:	3708      	addle	r7, #8
 8005196:	ddaa      	ble.n	80050ee <_svfprintf_r+0xdbe>
 8005198:	980e      	ldr	r0, [sp, #56]	; 0x38
 800519a:	aa2b      	add	r2, sp, #172	; 0xac
 800519c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800519e:	f002 fd6b 	bl	8007c78 <__ssprint_r>
 80051a2:	2800      	cmp	r0, #0
 80051a4:	f47f a9a9 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80051a8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80051aa:	af38      	add	r7, sp, #224	; 0xe0
 80051ac:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80051ae:	e79e      	b.n	80050ee <_svfprintf_r+0xdbe>
 80051b0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80051b2:	07ea      	lsls	r2, r5, #31
 80051b4:	f53f ae1a 	bmi.w	8004dec <_svfprintf_r+0xabc>
 80051b8:	2201      	movs	r2, #1
 80051ba:	f104 0a01 	add.w	sl, r4, #1
 80051be:	189c      	adds	r4, r3, r2
 80051c0:	f8c7 8000 	str.w	r8, [r7]
 80051c4:	2c07      	cmp	r4, #7
 80051c6:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 80051ca:	942c      	str	r4, [sp, #176]	; 0xb0
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	f77f ae42 	ble.w	8004e56 <_svfprintf_r+0xb26>
 80051d2:	e724      	b.n	800501e <_svfprintf_r+0xcee>
 80051d4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051d6:	aa2b      	add	r2, sp, #172	; 0xac
 80051d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051da:	f002 fd4d 	bl	8007c78 <__ssprint_r>
 80051de:	2800      	cmp	r0, #0
 80051e0:	f47f a98b 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80051e4:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 80051e8:	af38      	add	r7, sp, #224	; 0xe0
 80051ea:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80051ec:	e61b      	b.n	8004e26 <_svfprintf_r+0xaf6>
 80051ee:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051f0:	aa2b      	add	r2, sp, #172	; 0xac
 80051f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051f4:	f002 fd40 	bl	8007c78 <__ssprint_r>
 80051f8:	2800      	cmp	r0, #0
 80051fa:	f47f a97e 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80051fe:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005200:	af38      	add	r7, sp, #224	; 0xe0
 8005202:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005204:	e5ff      	b.n	8004e06 <_svfprintf_r+0xad6>
 8005206:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 800520a:	4620      	mov	r0, r4
 800520c:	4629      	mov	r1, r5
 800520e:	220a      	movs	r2, #10
 8005210:	2300      	movs	r3, #0
 8005212:	f004 fd71 	bl	8009cf8 <__aeabi_uldivmod>
 8005216:	46d8      	mov	r8, fp
 8005218:	4620      	mov	r0, r4
 800521a:	4629      	mov	r1, r5
 800521c:	2300      	movs	r3, #0
 800521e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005222:	3230      	adds	r2, #48	; 0x30
 8005224:	f888 2000 	strb.w	r2, [r8]
 8005228:	220a      	movs	r2, #10
 800522a:	f004 fd65 	bl	8009cf8 <__aeabi_uldivmod>
 800522e:	4604      	mov	r4, r0
 8005230:	460d      	mov	r5, r1
 8005232:	ea54 0005 	orrs.w	r0, r4, r5
 8005236:	d1e8      	bne.n	800520a <_svfprintf_r+0xeda>
 8005238:	f7ff b9af 	b.w	800459a <_svfprintf_r+0x26a>
 800523c:	2b30      	cmp	r3, #48	; 0x30
 800523e:	f43f a9ac 	beq.w	800459a <_svfprintf_r+0x26a>
 8005242:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005244:	2330      	movs	r3, #48	; 0x30
 8005246:	4690      	mov	r8, r2
 8005248:	f801 3c01 	strb.w	r3, [r1, #-1]
 800524c:	1aa4      	subs	r4, r4, r2
 800524e:	9410      	str	r4, [sp, #64]	; 0x40
 8005250:	f7ff b9a7 	b.w	80045a2 <_svfprintf_r+0x272>
 8005254:	0800a418 	stmdaeq	r0, {r3, r4, sl, sp, pc}
 8005258:	991c      	ldr	r1, [sp, #112]	; 0x70
 800525a:	f002 fb83 	bl	8007964 <__fpclassifyd>
 800525e:	2800      	cmp	r0, #0
 8005260:	f040 80ab 	bne.w	80053ba <_svfprintf_r+0x108a>
 8005264:	2503      	movs	r5, #3
 8005266:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005268:	f64a 286c 	movw	r8, #43628	; 0xaa6c
 800526c:	f64a 2368 	movw	r3, #43624	; 0xaa68
 8005270:	950d      	str	r5, [sp, #52]	; 0x34
 8005272:	f6c0 0800 	movt	r8, #2048	; 0x800
 8005276:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005278:	f6c0 0300 	movt	r3, #2048	; 0x800
 800527c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005280:	900c      	str	r0, [sp, #48]	; 0x30
 8005282:	940a      	str	r4, [sp, #40]	; 0x28
 8005284:	2d47      	cmp	r5, #71	; 0x47
 8005286:	bfd8      	it	le
 8005288:	4698      	movle	r8, r3
 800528a:	2403      	movs	r4, #3
 800528c:	9018      	str	r0, [sp, #96]	; 0x60
 800528e:	9410      	str	r4, [sp, #64]	; 0x40
 8005290:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005294:	f7ff b98d 	b.w	80045b2 <_svfprintf_r+0x282>
 8005298:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800529a:	1de3      	adds	r3, r4, #7
 800529c:	f023 0307 	bic.w	r3, r3, #7
 80052a0:	f103 0508 	add.w	r5, r3, #8
 80052a4:	9514      	str	r5, [sp, #80]	; 0x50
 80052a6:	681c      	ldr	r4, [r3, #0]
 80052a8:	941b      	str	r4, [sp, #108]	; 0x6c
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	931c      	str	r3, [sp, #112]	; 0x70
 80052ae:	f7ff bb53 	b.w	8004958 <_svfprintf_r+0x628>
 80052b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052b4:	06e2      	lsls	r2, r4, #27
 80052b6:	d572      	bpl.n	800539e <_svfprintf_r+0x106e>
 80052b8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80052ba:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80052bc:	3504      	adds	r5, #4
 80052be:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80052c2:	9514      	str	r5, [sp, #80]	; 0x50
 80052c4:	601c      	str	r4, [r3, #0]
 80052c6:	f7ff b869 	b.w	800439c <_svfprintf_r+0x6c>
 80052ca:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052cc:	aa2b      	add	r2, sp, #172	; 0xac
 80052ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052d0:	f002 fcd2 	bl	8007c78 <__ssprint_r>
 80052d4:	2800      	cmp	r0, #0
 80052d6:	f47f a910 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80052da:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80052dc:	af38      	add	r7, sp, #224	; 0xe0
 80052de:	e4de      	b.n	8004c9e <_svfprintf_r+0x96e>
 80052e0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80052e2:	2101      	movs	r1, #1
 80052e4:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80052e6:	3401      	adds	r4, #1
 80052e8:	440a      	add	r2, r1
 80052ea:	942d      	str	r4, [sp, #180]	; 0xb4
 80052ec:	2a07      	cmp	r2, #7
 80052ee:	922c      	str	r2, [sp, #176]	; 0xb0
 80052f0:	603d      	str	r5, [r7, #0]
 80052f2:	6079      	str	r1, [r7, #4]
 80052f4:	f300 8112 	bgt.w	800551c <_svfprintf_r+0x11ec>
 80052f8:	3708      	adds	r7, #8
 80052fa:	4619      	mov	r1, r3
 80052fc:	b929      	cbnz	r1, 800530a <_svfprintf_r+0xfda>
 80052fe:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005300:	b91d      	cbnz	r5, 800530a <_svfprintf_r+0xfda>
 8005302:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005304:	07e8      	lsls	r0, r5, #31
 8005306:	f57f aa3a 	bpl.w	800477e <_svfprintf_r+0x44e>
 800530a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800530c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800530e:	3301      	adds	r3, #1
 8005310:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005312:	4422      	add	r2, r4
 8005314:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8005316:	2b07      	cmp	r3, #7
 8005318:	922d      	str	r2, [sp, #180]	; 0xb4
 800531a:	607d      	str	r5, [r7, #4]
 800531c:	603c      	str	r4, [r7, #0]
 800531e:	bfd8      	it	le
 8005320:	3708      	addle	r7, #8
 8005322:	932c      	str	r3, [sp, #176]	; 0xb0
 8005324:	f300 81ba 	bgt.w	800569c <_svfprintf_r+0x136c>
 8005328:	f1c1 0a00 	rsb	sl, r1, #0
 800532c:	f1ba 0f00 	cmp.w	sl, #0
 8005330:	f340 8116 	ble.w	8005560 <_svfprintf_r+0x1230>
 8005334:	f1ba 0f10 	cmp.w	sl, #16
 8005338:	bfdc      	itt	le
 800533a:	4c9c      	ldrle	r4, [pc, #624]	; (80055ac <_svfprintf_r+0x127c>)
 800533c:	940f      	strle	r4, [sp, #60]	; 0x3c
 800533e:	f340 80f9 	ble.w	8005534 <_svfprintf_r+0x1204>
 8005342:	4d9a      	ldr	r5, [pc, #616]	; (80055ac <_svfprintf_r+0x127c>)
 8005344:	2410      	movs	r4, #16
 8005346:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800534a:	950f      	str	r5, [sp, #60]	; 0x3c
 800534c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800534e:	e005      	b.n	800535c <_svfprintf_r+0x102c>
 8005350:	f1aa 0a10 	sub.w	sl, sl, #16
 8005354:	f1ba 0f10 	cmp.w	sl, #16
 8005358:	f340 80ec 	ble.w	8005534 <_svfprintf_r+0x1204>
 800535c:	3301      	adds	r3, #1
 800535e:	3210      	adds	r2, #16
 8005360:	2b07      	cmp	r3, #7
 8005362:	603e      	str	r6, [r7, #0]
 8005364:	607c      	str	r4, [r7, #4]
 8005366:	f107 0708 	add.w	r7, r7, #8
 800536a:	932c      	str	r3, [sp, #176]	; 0xb0
 800536c:	922d      	str	r2, [sp, #180]	; 0xb4
 800536e:	ddef      	ble.n	8005350 <_svfprintf_r+0x1020>
 8005370:	4628      	mov	r0, r5
 8005372:	4659      	mov	r1, fp
 8005374:	aa2b      	add	r2, sp, #172	; 0xac
 8005376:	af38      	add	r7, sp, #224	; 0xe0
 8005378:	f002 fc7e 	bl	8007c78 <__ssprint_r>
 800537c:	2800      	cmp	r0, #0
 800537e:	f47f a8bc 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8005382:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005384:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005386:	e7e3      	b.n	8005350 <_svfprintf_r+0x1020>
 8005388:	980e      	ldr	r0, [sp, #56]	; 0x38
 800538a:	aa2b      	add	r2, sp, #172	; 0xac
 800538c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800538e:	f002 fc73 	bl	8007c78 <__ssprint_r>
 8005392:	2800      	cmp	r0, #0
 8005394:	f47f a8b1 	bne.w	80044fa <_svfprintf_r+0x1ca>
 8005398:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800539a:	af38      	add	r7, sp, #224	; 0xe0
 800539c:	e496      	b.n	8004ccc <_svfprintf_r+0x99c>
 800539e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80053a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80053a2:	3404      	adds	r4, #4
 80053a4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80053a8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80053ac:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80053ae:	9414      	str	r4, [sp, #80]	; 0x50
 80053b0:	bf14      	ite	ne
 80053b2:	801d      	strhne	r5, [r3, #0]
 80053b4:	601d      	streq	r5, [r3, #0]
 80053b6:	f7fe bff1 	b.w	800439c <_svfprintf_r+0x6c>
 80053ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053bc:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80053be:	3501      	adds	r5, #1
 80053c0:	f024 0520 	bic.w	r5, r4, #32
 80053c4:	bf04      	itt	eq
 80053c6:	2406      	moveq	r4, #6
 80053c8:	940c      	streq	r4, [sp, #48]	; 0x30
 80053ca:	d006      	beq.n	80053da <_svfprintf_r+0x10aa>
 80053cc:	2d47      	cmp	r5, #71	; 0x47
 80053ce:	d104      	bne.n	80053da <_svfprintf_r+0x10aa>
 80053d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80053d2:	2c00      	cmp	r4, #0
 80053d4:	bf08      	it	eq
 80053d6:	2401      	moveq	r4, #1
 80053d8:	940c      	str	r4, [sp, #48]	; 0x30
 80053da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80053dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80053e4:	940f      	str	r4, [sp, #60]	; 0x3c
 80053e6:	bfbd      	ittte	lt
 80053e8:	461c      	movlt	r4, r3
 80053ea:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 80053ee:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 80053f2:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 80053f6:	bfa8      	it	ge
 80053f8:	f04f 0b00 	movge.w	fp, #0
 80053fc:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005400:	4261      	negs	r1, r4
 8005402:	4161      	adcs	r1, r4
 8005404:	2900      	cmp	r1, #0
 8005406:	d030      	beq.n	800546a <_svfprintf_r+0x113a>
 8005408:	2003      	movs	r0, #3
 800540a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800540c:	4653      	mov	r3, sl
 800540e:	9000      	str	r0, [sp, #0]
 8005410:	a825      	add	r0, sp, #148	; 0x94
 8005412:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005414:	9002      	str	r0, [sp, #8]
 8005416:	a826      	add	r0, sp, #152	; 0x98
 8005418:	9401      	str	r4, [sp, #4]
 800541a:	9003      	str	r0, [sp, #12]
 800541c:	a829      	add	r0, sp, #164	; 0xa4
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005422:	9107      	str	r1, [sp, #28]
 8005424:	f000 fa86 	bl	8005934 <_dtoa_r>
 8005428:	2d47      	cmp	r5, #71	; 0x47
 800542a:	9907      	ldr	r1, [sp, #28]
 800542c:	4680      	mov	r8, r0
 800542e:	d103      	bne.n	8005438 <_svfprintf_r+0x1108>
 8005430:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005432:	07e0      	lsls	r0, r4, #31
 8005434:	f140 80f0 	bpl.w	8005618 <_svfprintf_r+0x12e8>
 8005438:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800543a:	4444      	add	r4, r8
 800543c:	b351      	cbz	r1, 8005494 <_svfprintf_r+0x1164>
 800543e:	f898 3000 	ldrb.w	r3, [r8]
 8005442:	2b30      	cmp	r3, #48	; 0x30
 8005444:	f000 8184 	beq.w	8005750 <_svfprintf_r+0x1420>
 8005448:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800544a:	441c      	add	r4, r3
 800544c:	e022      	b.n	8005494 <_svfprintf_r+0x1164>
 800544e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005450:	2140      	movs	r1, #64	; 0x40
 8005452:	f001 fa93 	bl	800697c <_malloc_r>
 8005456:	6020      	str	r0, [r4, #0]
 8005458:	6120      	str	r0, [r4, #16]
 800545a:	2800      	cmp	r0, #0
 800545c:	f000 81b6 	beq.w	80057cc <_svfprintf_r+0x149c>
 8005460:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005462:	2340      	movs	r3, #64	; 0x40
 8005464:	6163      	str	r3, [r4, #20]
 8005466:	f7fe bf79 	b.w	800435c <_svfprintf_r+0x2c>
 800546a:	2d45      	cmp	r5, #69	; 0x45
 800546c:	f040 8131 	bne.w	80056d2 <_svfprintf_r+0x13a2>
 8005470:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005472:	2102      	movs	r1, #2
 8005474:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005476:	4653      	mov	r3, sl
 8005478:	1c44      	adds	r4, r0, #1
 800547a:	9100      	str	r1, [sp, #0]
 800547c:	9401      	str	r4, [sp, #4]
 800547e:	a925      	add	r1, sp, #148	; 0x94
 8005480:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005482:	9102      	str	r1, [sp, #8]
 8005484:	a926      	add	r1, sp, #152	; 0x98
 8005486:	9103      	str	r1, [sp, #12]
 8005488:	a929      	add	r1, sp, #164	; 0xa4
 800548a:	9104      	str	r1, [sp, #16]
 800548c:	f000 fa52 	bl	8005934 <_dtoa_r>
 8005490:	4680      	mov	r8, r0
 8005492:	4404      	add	r4, r0
 8005494:	2300      	movs	r3, #0
 8005496:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005498:	2200      	movs	r2, #0
 800549a:	4651      	mov	r1, sl
 800549c:	f004 fbb2 	bl	8009c04 <__aeabi_dcmpeq>
 80054a0:	4623      	mov	r3, r4
 80054a2:	b948      	cbnz	r0, 80054b8 <_svfprintf_r+0x1188>
 80054a4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054a6:	429c      	cmp	r4, r3
 80054a8:	d906      	bls.n	80054b8 <_svfprintf_r+0x1188>
 80054aa:	2130      	movs	r1, #48	; 0x30
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	9229      	str	r2, [sp, #164]	; 0xa4
 80054b0:	7019      	strb	r1, [r3, #0]
 80054b2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054b4:	429c      	cmp	r4, r3
 80054b6:	d8f9      	bhi.n	80054ac <_svfprintf_r+0x117c>
 80054b8:	2d47      	cmp	r5, #71	; 0x47
 80054ba:	ebc8 0303 	rsb	r3, r8, r3
 80054be:	9311      	str	r3, [sp, #68]	; 0x44
 80054c0:	f000 80ae 	beq.w	8005620 <_svfprintf_r+0x12f0>
 80054c4:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80054c6:	2c65      	cmp	r4, #101	; 0x65
 80054c8:	f340 818a 	ble.w	80057e0 <_svfprintf_r+0x14b0>
 80054cc:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80054ce:	2d66      	cmp	r5, #102	; 0x66
 80054d0:	f000 8101 	beq.w	80056d6 <_svfprintf_r+0x13a6>
 80054d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80054d6:	9418      	str	r4, [sp, #96]	; 0x60
 80054d8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80054da:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80054dc:	42ac      	cmp	r4, r5
 80054de:	f2c0 80ea 	blt.w	80056b6 <_svfprintf_r+0x1386>
 80054e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80054e4:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80054e6:	07e0      	lsls	r0, r4, #31
 80054e8:	bf4b      	itete	mi
 80054ea:	3501      	addmi	r5, #1
 80054ec:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 80054f0:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 80054f4:	2467      	movpl	r4, #103	; 0x67
 80054f6:	bf4d      	iteet	mi
 80054f8:	2467      	movmi	r4, #103	; 0x67
 80054fa:	9510      	strpl	r5, [sp, #64]	; 0x40
 80054fc:	9416      	strpl	r4, [sp, #88]	; 0x58
 80054fe:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005500:	bf48      	it	mi
 8005502:	9416      	strmi	r4, [sp, #88]	; 0x58
 8005504:	f1bb 0f00 	cmp.w	fp, #0
 8005508:	d175      	bne.n	80055f6 <_svfprintf_r+0x12c6>
 800550a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800550c:	930d      	str	r3, [sp, #52]	; 0x34
 800550e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005512:	940a      	str	r4, [sp, #40]	; 0x28
 8005514:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005518:	f7ff b84b 	b.w	80045b2 <_svfprintf_r+0x282>
 800551c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800551e:	aa2b      	add	r2, sp, #172	; 0xac
 8005520:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005522:	f002 fba9 	bl	8007c78 <__ssprint_r>
 8005526:	2800      	cmp	r0, #0
 8005528:	f47e afe7 	bne.w	80044fa <_svfprintf_r+0x1ca>
 800552c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800552e:	af38      	add	r7, sp, #224	; 0xe0
 8005530:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005532:	e6e3      	b.n	80052fc <_svfprintf_r+0xfcc>
 8005534:	3301      	adds	r3, #1
 8005536:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005538:	2b07      	cmp	r3, #7
 800553a:	4452      	add	r2, sl
 800553c:	932c      	str	r3, [sp, #176]	; 0xb0
 800553e:	e887 0410 	stmia.w	r7, {r4, sl}
 8005542:	bfd8      	it	le
 8005544:	3708      	addle	r7, #8
 8005546:	922d      	str	r2, [sp, #180]	; 0xb4
 8005548:	dd0a      	ble.n	8005560 <_svfprintf_r+0x1230>
 800554a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800554c:	aa2b      	add	r2, sp, #172	; 0xac
 800554e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005550:	f002 fb92 	bl	8007c78 <__ssprint_r>
 8005554:	2800      	cmp	r0, #0
 8005556:	f47e afd0 	bne.w	80044fa <_svfprintf_r+0x1ca>
 800555a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800555c:	af38      	add	r7, sp, #224	; 0xe0
 800555e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005560:	3301      	adds	r3, #1
 8005562:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005564:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005566:	2b07      	cmp	r3, #7
 8005568:	932c      	str	r3, [sp, #176]	; 0xb0
 800556a:	4414      	add	r4, r2
 800556c:	f8c7 8000 	str.w	r8, [r7]
 8005570:	942d      	str	r4, [sp, #180]	; 0xb4
 8005572:	607d      	str	r5, [r7, #4]
 8005574:	f77f a902 	ble.w	800477c <_svfprintf_r+0x44c>
 8005578:	e47a      	b.n	8004e70 <_svfprintf_r+0xb40>
 800557a:	950c      	str	r5, [sp, #48]	; 0x30
 800557c:	f002 fb4c 	bl	8007c18 <strlen>
 8005580:	9414      	str	r4, [sp, #80]	; 0x50
 8005582:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005584:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005588:	9418      	str	r4, [sp, #96]	; 0x60
 800558a:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 800558e:	9010      	str	r0, [sp, #64]	; 0x40
 8005590:	950d      	str	r5, [sp, #52]	; 0x34
 8005592:	f7ff b80e 	b.w	80045b2 <_svfprintf_r+0x282>
 8005596:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005598:	aa2b      	add	r2, sp, #172	; 0xac
 800559a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800559c:	f002 fb6c 	bl	8007c78 <__ssprint_r>
 80055a0:	2800      	cmp	r0, #0
 80055a2:	f47e afaa 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80055a6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80055a8:	af38      	add	r7, sp, #224	; 0xe0
 80055aa:	e4b1      	b.n	8004f10 <_svfprintf_r+0xbe0>
 80055ac:	0800a418 	stmdaeq	r0, {r3, r4, sl, sp, pc}
 80055b0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80055b2:	aa2b      	add	r2, sp, #172	; 0xac
 80055b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055b6:	f002 fb5f 	bl	8007c78 <__ssprint_r>
 80055ba:	2800      	cmp	r0, #0
 80055bc:	f47e af9d 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80055c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80055c2:	af38      	add	r7, sp, #224	; 0xe0
 80055c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055c6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	e5a7      	b.n	800511c <_svfprintf_r+0xdec>
 80055cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055ce:	46c2      	mov	sl, r8
 80055d0:	f64a 2898 	movw	r8, #43672	; 0xaa98
 80055d4:	9414      	str	r4, [sp, #80]	; 0x50
 80055d6:	2d06      	cmp	r5, #6
 80055d8:	bf28      	it	cs
 80055da:	2506      	movcs	r5, #6
 80055dc:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80055e0:	9510      	str	r5, [sp, #64]	; 0x40
 80055e2:	4654      	mov	r4, sl
 80055e4:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80055e8:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 80055ec:	950d      	str	r5, [sp, #52]	; 0x34
 80055ee:	f6c0 0800 	movt	r8, #2048	; 0x800
 80055f2:	f7fe bfde 	b.w	80045b2 <_svfprintf_r+0x282>
 80055f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80055f8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80055fc:	2400      	movs	r4, #0
 80055fe:	930d      	str	r3, [sp, #52]	; 0x34
 8005600:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005604:	950a      	str	r5, [sp, #40]	; 0x28
 8005606:	940c      	str	r4, [sp, #48]	; 0x30
 8005608:	f7fe bfd6 	b.w	80045b8 <_svfprintf_r+0x288>
 800560c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005610:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005614:	f7ff b9b2 	b.w	800497c <_svfprintf_r+0x64c>
 8005618:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800561a:	ebc8 0303 	rsb	r3, r8, r3
 800561e:	9311      	str	r3, [sp, #68]	; 0x44
 8005620:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005622:	1cda      	adds	r2, r3, #3
 8005624:	db11      	blt.n	800564a <_svfprintf_r+0x131a>
 8005626:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005628:	429c      	cmp	r4, r3
 800562a:	db0e      	blt.n	800564a <_svfprintf_r+0x131a>
 800562c:	9318      	str	r3, [sp, #96]	; 0x60
 800562e:	e753      	b.n	80054d8 <_svfprintf_r+0x11a8>
 8005630:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005632:	9414      	str	r4, [sp, #80]	; 0x50
 8005634:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005638:	950d      	str	r5, [sp, #52]	; 0x34
 800563a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800563c:	9018      	str	r0, [sp, #96]	; 0x60
 800563e:	900c      	str	r0, [sp, #48]	; 0x30
 8005640:	9510      	str	r5, [sp, #64]	; 0x40
 8005642:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005646:	f7fe bfb4 	b.w	80045b2 <_svfprintf_r+0x282>
 800564a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800564c:	3d02      	subs	r5, #2
 800564e:	9516      	str	r5, [sp, #88]	; 0x58
 8005650:	3b01      	subs	r3, #1
 8005652:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005654:	2b00      	cmp	r3, #0
 8005656:	9325      	str	r3, [sp, #148]	; 0x94
 8005658:	bfba      	itte	lt
 800565a:	425b      	neglt	r3, r3
 800565c:	222d      	movlt	r2, #45	; 0x2d
 800565e:	222b      	movge	r2, #43	; 0x2b
 8005660:	2b09      	cmp	r3, #9
 8005662:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 8005666:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 800566a:	dc43      	bgt.n	80056f4 <_svfprintf_r+0x13c4>
 800566c:	3330      	adds	r3, #48	; 0x30
 800566e:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 8005672:	2330      	movs	r3, #48	; 0x30
 8005674:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 8005678:	ab28      	add	r3, sp, #160	; 0xa0
 800567a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800567c:	aa27      	add	r2, sp, #156	; 0x9c
 800567e:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005680:	1a9a      	subs	r2, r3, r2
 8005682:	2d01      	cmp	r5, #1
 8005684:	921e      	str	r2, [sp, #120]	; 0x78
 8005686:	4414      	add	r4, r2
 8005688:	9410      	str	r4, [sp, #64]	; 0x40
 800568a:	dd78      	ble.n	800577e <_svfprintf_r+0x144e>
 800568c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800568e:	2400      	movs	r4, #0
 8005690:	9418      	str	r4, [sp, #96]	; 0x60
 8005692:	3301      	adds	r3, #1
 8005694:	9310      	str	r3, [sp, #64]	; 0x40
 8005696:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800569a:	e733      	b.n	8005504 <_svfprintf_r+0x11d4>
 800569c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800569e:	aa2b      	add	r2, sp, #172	; 0xac
 80056a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056a2:	f002 fae9 	bl	8007c78 <__ssprint_r>
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f47e af27 	bne.w	80044fa <_svfprintf_r+0x1ca>
 80056ac:	9925      	ldr	r1, [sp, #148]	; 0x94
 80056ae:	af38      	add	r7, sp, #224	; 0xe0
 80056b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80056b2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80056b4:	e638      	b.n	8005328 <_svfprintf_r+0xff8>
 80056b6:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80056b8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80056ba:	2d00      	cmp	r5, #0
 80056bc:	bfd4      	ite	le
 80056be:	f1c5 0302 	rsble	r3, r5, #2
 80056c2:	2301      	movgt	r3, #1
 80056c4:	441c      	add	r4, r3
 80056c6:	2567      	movs	r5, #103	; 0x67
 80056c8:	9410      	str	r4, [sp, #64]	; 0x40
 80056ca:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80056ce:	9516      	str	r5, [sp, #88]	; 0x58
 80056d0:	e718      	b.n	8005504 <_svfprintf_r+0x11d4>
 80056d2:	2002      	movs	r0, #2
 80056d4:	e699      	b.n	800540a <_svfprintf_r+0x10da>
 80056d6:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80056d8:	2d00      	cmp	r5, #0
 80056da:	9518      	str	r5, [sp, #96]	; 0x60
 80056dc:	dd58      	ble.n	8005790 <_svfprintf_r+0x1460>
 80056de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80056e0:	2c00      	cmp	r4, #0
 80056e2:	d144      	bne.n	800576e <_svfprintf_r+0x143e>
 80056e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80056e6:	07ed      	lsls	r5, r5, #31
 80056e8:	d441      	bmi.n	800576e <_svfprintf_r+0x143e>
 80056ea:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80056ec:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80056f0:	9410      	str	r4, [sp, #64]	; 0x40
 80056f2:	e707      	b.n	8005504 <_svfprintf_r+0x11d4>
 80056f4:	f246 6167 	movw	r1, #26215	; 0x6667
 80056f8:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 80056fc:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005700:	fb81 2003 	smull	r2, r0, r1, r3
 8005704:	17da      	asrs	r2, r3, #31
 8005706:	462c      	mov	r4, r5
 8005708:	3d01      	subs	r5, #1
 800570a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 800570e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8005712:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 8005716:	4613      	mov	r3, r2
 8005718:	2b09      	cmp	r3, #9
 800571a:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800571e:	7022      	strb	r2, [r4, #0]
 8005720:	dcee      	bgt.n	8005700 <_svfprintf_r+0x13d0>
 8005722:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 8005726:	3330      	adds	r3, #48	; 0x30
 8005728:	42a8      	cmp	r0, r5
 800572a:	b2da      	uxtb	r2, r3
 800572c:	f804 2c01 	strb.w	r2, [r4, #-1]
 8005730:	d953      	bls.n	80057da <_svfprintf_r+0x14aa>
 8005732:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 8005736:	4623      	mov	r3, r4
 8005738:	e001      	b.n	800573e <_svfprintf_r+0x140e>
 800573a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800573e:	4283      	cmp	r3, r0
 8005740:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005744:	d1f9      	bne.n	800573a <_svfprintf_r+0x140a>
 8005746:	ad48      	add	r5, sp, #288	; 0x120
 8005748:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 800574c:	3bf6      	subs	r3, #246	; 0xf6
 800574e:	e794      	b.n	800567a <_svfprintf_r+0x134a>
 8005750:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005752:	2200      	movs	r2, #0
 8005754:	2300      	movs	r3, #0
 8005756:	4651      	mov	r1, sl
 8005758:	f004 fa54 	bl	8009c04 <__aeabi_dcmpeq>
 800575c:	2800      	cmp	r0, #0
 800575e:	f47f ae73 	bne.w	8005448 <_svfprintf_r+0x1118>
 8005762:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005764:	f1c0 0301 	rsb	r3, r0, #1
 8005768:	9325      	str	r3, [sp, #148]	; 0x94
 800576a:	441c      	add	r4, r3
 800576c:	e692      	b.n	8005494 <_svfprintf_r+0x1164>
 800576e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005770:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005772:	1c6b      	adds	r3, r5, #1
 8005774:	441c      	add	r4, r3
 8005776:	9410      	str	r4, [sp, #64]	; 0x40
 8005778:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800577c:	e6c2      	b.n	8005504 <_svfprintf_r+0x11d4>
 800577e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005780:	f014 0301 	ands.w	r3, r4, #1
 8005784:	d182      	bne.n	800568c <_svfprintf_r+0x135c>
 8005786:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005788:	9318      	str	r3, [sp, #96]	; 0x60
 800578a:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800578e:	e6b9      	b.n	8005504 <_svfprintf_r+0x11d4>
 8005790:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005792:	b935      	cbnz	r5, 80057a2 <_svfprintf_r+0x1472>
 8005794:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005796:	07e4      	lsls	r4, r4, #31
 8005798:	bf5c      	itt	pl
 800579a:	2301      	movpl	r3, #1
 800579c:	9310      	strpl	r3, [sp, #64]	; 0x40
 800579e:	f57f aeb1 	bpl.w	8005504 <_svfprintf_r+0x11d4>
 80057a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057a4:	3502      	adds	r5, #2
 80057a6:	9510      	str	r5, [sp, #64]	; 0x40
 80057a8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80057ac:	e6aa      	b.n	8005504 <_svfprintf_r+0x11d4>
 80057ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80057b0:	f899 3001 	ldrb.w	r3, [r9, #1]
 80057b4:	46a1      	mov	r9, r4
 80057b6:	682d      	ldr	r5, [r5, #0]
 80057b8:	950c      	str	r5, [sp, #48]	; 0x30
 80057ba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80057bc:	1d29      	adds	r1, r5, #4
 80057be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057c0:	9114      	str	r1, [sp, #80]	; 0x50
 80057c2:	2d00      	cmp	r5, #0
 80057c4:	f6be ae1d 	bge.w	8004402 <_svfprintf_r+0xd2>
 80057c8:	f7fe be18 	b.w	80043fc <_svfprintf_r+0xcc>
 80057cc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80057ce:	230c      	movs	r3, #12
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295
 80057d4:	602b      	str	r3, [r5, #0]
 80057d6:	f7fe be98 	b.w	800450a <_svfprintf_r+0x1da>
 80057da:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 80057de:	e74c      	b.n	800567a <_svfprintf_r+0x134a>
 80057e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80057e2:	e735      	b.n	8005650 <_svfprintf_r+0x1320>
 80057e4:	0000      	movs	r0, r0
	...

080057e8 <quorem>:
 80057e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ec:	468c      	mov	ip, r1
 80057ee:	6903      	ldr	r3, [r0, #16]
 80057f0:	4683      	mov	fp, r0
 80057f2:	690d      	ldr	r5, [r1, #16]
 80057f4:	b085      	sub	sp, #20
 80057f6:	429d      	cmp	r5, r3
 80057f8:	bfc8      	it	gt
 80057fa:	2000      	movgt	r0, #0
 80057fc:	f300 8096 	bgt.w	800592c <quorem+0x144>
 8005800:	3d01      	subs	r5, #1
 8005802:	f101 0414 	add.w	r4, r1, #20
 8005806:	f10b 0a14 	add.w	sl, fp, #20
 800580a:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800580e:	00aa      	lsls	r2, r5, #2
 8005810:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005814:	4691      	mov	r9, r2
 8005816:	3101      	adds	r1, #1
 8005818:	9202      	str	r2, [sp, #8]
 800581a:	f8cd c004 	str.w	ip, [sp, #4]
 800581e:	4452      	add	r2, sl
 8005820:	9203      	str	r2, [sp, #12]
 8005822:	f003 fc91 	bl	8009148 <__aeabi_uidiv>
 8005826:	44a1      	add	r9, r4
 8005828:	f8dd c004 	ldr.w	ip, [sp, #4]
 800582c:	4680      	mov	r8, r0
 800582e:	2800      	cmp	r0, #0
 8005830:	d041      	beq.n	80058b6 <quorem+0xce>
 8005832:	2100      	movs	r1, #0
 8005834:	4622      	mov	r2, r4
 8005836:	4608      	mov	r0, r1
 8005838:	4653      	mov	r3, sl
 800583a:	460f      	mov	r7, r1
 800583c:	f852 1b04 	ldr.w	r1, [r2], #4
 8005840:	681e      	ldr	r6, [r3, #0]
 8005842:	4591      	cmp	r9, r2
 8005844:	fa1f fe81 	uxth.w	lr, r1
 8005848:	ea4f 4111 	mov.w	r1, r1, lsr #16
 800584c:	fb0e 7708 	mla	r7, lr, r8, r7
 8005850:	fa1f fe86 	uxth.w	lr, r6
 8005854:	fb01 f108 	mul.w	r1, r1, r8
 8005858:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800585c:	b2bf      	uxth	r7, r7
 800585e:	ebc7 0000 	rsb	r0, r7, r0
 8005862:	4486      	add	lr, r0
 8005864:	b288      	uxth	r0, r1
 8005866:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 800586a:	ea4f 4711 	mov.w	r7, r1, lsr #16
 800586e:	eb00 402e 	add.w	r0, r0, lr, asr #16
 8005872:	fa1f fe8e 	uxth.w	lr, lr
 8005876:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 800587a:	ea4f 4020 	mov.w	r0, r0, asr #16
 800587e:	f843 1b04 	str.w	r1, [r3], #4
 8005882:	d2db      	bcs.n	800583c <quorem+0x54>
 8005884:	9a02      	ldr	r2, [sp, #8]
 8005886:	f85a 3002 	ldr.w	r3, [sl, r2]
 800588a:	b9a3      	cbnz	r3, 80058b6 <quorem+0xce>
 800588c:	9a03      	ldr	r2, [sp, #12]
 800588e:	1f13      	subs	r3, r2, #4
 8005890:	459a      	cmp	sl, r3
 8005892:	d20e      	bcs.n	80058b2 <quorem+0xca>
 8005894:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8005898:	b95b      	cbnz	r3, 80058b2 <quorem+0xca>
 800589a:	f1a2 0308 	sub.w	r3, r2, #8
 800589e:	e001      	b.n	80058a4 <quorem+0xbc>
 80058a0:	6812      	ldr	r2, [r2, #0]
 80058a2:	b932      	cbnz	r2, 80058b2 <quorem+0xca>
 80058a4:	459a      	cmp	sl, r3
 80058a6:	461a      	mov	r2, r3
 80058a8:	f105 35ff 	add.w	r5, r5, #4294967295
 80058ac:	f1a3 0304 	sub.w	r3, r3, #4
 80058b0:	d3f6      	bcc.n	80058a0 <quorem+0xb8>
 80058b2:	f8cb 5010 	str.w	r5, [fp, #16]
 80058b6:	4661      	mov	r1, ip
 80058b8:	4658      	mov	r0, fp
 80058ba:	f001 fe47 	bl	800754c <__mcmp>
 80058be:	2800      	cmp	r0, #0
 80058c0:	db33      	blt.n	800592a <quorem+0x142>
 80058c2:	f108 0801 	add.w	r8, r8, #1
 80058c6:	4653      	mov	r3, sl
 80058c8:	2200      	movs	r2, #0
 80058ca:	f854 6b04 	ldr.w	r6, [r4], #4
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	45a1      	cmp	r9, r4
 80058d2:	b2b1      	uxth	r1, r6
 80058d4:	ea4f 4616 	mov.w	r6, r6, lsr #16
 80058d8:	ebc1 0202 	rsb	r2, r1, r2
 80058dc:	b287      	uxth	r7, r0
 80058de:	eb02 0107 	add.w	r1, r2, r7
 80058e2:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 80058e6:	eb02 4221 	add.w	r2, r2, r1, asr #16
 80058ea:	b289      	uxth	r1, r1
 80058ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80058f0:	ea4f 4222 	mov.w	r2, r2, asr #16
 80058f4:	f843 1b04 	str.w	r1, [r3], #4
 80058f8:	d2e7      	bcs.n	80058ca <quorem+0xe2>
 80058fa:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 80058fe:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8005902:	b992      	cbnz	r2, 800592a <quorem+0x142>
 8005904:	1f1a      	subs	r2, r3, #4
 8005906:	4592      	cmp	sl, r2
 8005908:	d20d      	bcs.n	8005926 <quorem+0x13e>
 800590a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800590e:	b952      	cbnz	r2, 8005926 <quorem+0x13e>
 8005910:	3b08      	subs	r3, #8
 8005912:	e001      	b.n	8005918 <quorem+0x130>
 8005914:	6812      	ldr	r2, [r2, #0]
 8005916:	b932      	cbnz	r2, 8005926 <quorem+0x13e>
 8005918:	459a      	cmp	sl, r3
 800591a:	461a      	mov	r2, r3
 800591c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005920:	f1a3 0304 	sub.w	r3, r3, #4
 8005924:	d3f6      	bcc.n	8005914 <quorem+0x12c>
 8005926:	f8cb 5010 	str.w	r5, [fp, #16]
 800592a:	4640      	mov	r0, r8
 800592c:	b005      	add	sp, #20
 800592e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005932:	bf00      	nop

08005934 <_dtoa_r>:
 8005934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005938:	b09b      	sub	sp, #108	; 0x6c
 800593a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800593c:	4604      	mov	r4, r0
 800593e:	4692      	mov	sl, r2
 8005940:	469b      	mov	fp, r3
 8005942:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005944:	2e00      	cmp	r6, #0
 8005946:	f000 82bb 	beq.w	8005ec0 <_dtoa_r+0x58c>
 800594a:	6833      	ldr	r3, [r6, #0]
 800594c:	b153      	cbz	r3, 8005964 <_dtoa_r+0x30>
 800594e:	6872      	ldr	r2, [r6, #4]
 8005950:	2601      	movs	r6, #1
 8005952:	4619      	mov	r1, r3
 8005954:	4096      	lsls	r6, r2
 8005956:	609e      	str	r6, [r3, #8]
 8005958:	605a      	str	r2, [r3, #4]
 800595a:	f001 fb9d 	bl	8007098 <_Bfree>
 800595e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	f1bb 0f00 	cmp.w	fp, #0
 8005968:	bfb4      	ite	lt
 800596a:	2301      	movlt	r3, #1
 800596c:	2300      	movge	r3, #0
 800596e:	602b      	str	r3, [r5, #0]
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	bfb4      	ite	lt
 8005976:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 800597a:	46d9      	movge	r9, fp
 800597c:	461a      	mov	r2, r3
 800597e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8005982:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8005986:	ea09 0303 	and.w	r3, r9, r3
 800598a:	bfb8      	it	lt
 800598c:	46cb      	movlt	fp, r9
 800598e:	4293      	cmp	r3, r2
 8005990:	d014      	beq.n	80059bc <_dtoa_r+0x88>
 8005992:	2200      	movs	r2, #0
 8005994:	2300      	movs	r3, #0
 8005996:	4650      	mov	r0, sl
 8005998:	4659      	mov	r1, fp
 800599a:	f004 f933 	bl	8009c04 <__aeabi_dcmpeq>
 800599e:	4680      	mov	r8, r0
 80059a0:	b328      	cbz	r0, 80059ee <_dtoa_r+0xba>
 80059a2:	9e26      	ldr	r6, [sp, #152]	; 0x98
 80059a4:	2301      	movs	r3, #1
 80059a6:	6033      	str	r3, [r6, #0]
 80059a8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80059aa:	2e00      	cmp	r6, #0
 80059ac:	f000 80dc 	beq.w	8005b68 <_dtoa_r+0x234>
 80059b0:	4baf      	ldr	r3, [pc, #700]	; (8005c70 <_dtoa_r+0x33c>)
 80059b2:	1e58      	subs	r0, r3, #1
 80059b4:	6033      	str	r3, [r6, #0]
 80059b6:	b01b      	add	sp, #108	; 0x6c
 80059b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059bc:	9e26      	ldr	r6, [sp, #152]	; 0x98
 80059be:	f64a 20b0 	movw	r0, #43696	; 0xaab0
 80059c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80059c6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80059ca:	6033      	str	r3, [r6, #0]
 80059cc:	f1ba 0f00 	cmp.w	sl, #0
 80059d0:	f000 80aa 	beq.w	8005b28 <_dtoa_r+0x1f4>
 80059d4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80059d6:	2e00      	cmp	r6, #0
 80059d8:	d0ed      	beq.n	80059b6 <_dtoa_r+0x82>
 80059da:	78c3      	ldrb	r3, [r0, #3]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f040 80b2 	bne.w	8005b46 <_dtoa_r+0x212>
 80059e2:	1cc3      	adds	r3, r0, #3
 80059e4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80059e6:	6033      	str	r3, [r6, #0]
 80059e8:	b01b      	add	sp, #108	; 0x6c
 80059ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ee:	aa19      	add	r2, sp, #100	; 0x64
 80059f0:	ab18      	add	r3, sp, #96	; 0x60
 80059f2:	9200      	str	r2, [sp, #0]
 80059f4:	4620      	mov	r0, r4
 80059f6:	9301      	str	r3, [sp, #4]
 80059f8:	4652      	mov	r2, sl
 80059fa:	465b      	mov	r3, fp
 80059fc:	f001 feb6 	bl	800776c <__d2b>
 8005a00:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8005a04:	900b      	str	r0, [sp, #44]	; 0x2c
 8005a06:	f040 80a1 	bne.w	8005b4c <_dtoa_r+0x218>
 8005a0a:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8005a0c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005a10:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005a12:	443d      	add	r5, r7
 8005a14:	429d      	cmp	r5, r3
 8005a16:	f2c0 8278 	blt.w	8005f0a <_dtoa_r+0x5d6>
 8005a1a:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8005a1e:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8005a22:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8005a26:	fa2a f202 	lsr.w	r2, sl, r2
 8005a2a:	1b5b      	subs	r3, r3, r5
 8005a2c:	fa09 f003 	lsl.w	r0, r9, r3
 8005a30:	4310      	orrs	r0, r2
 8005a32:	f003 fe09 	bl	8009648 <__aeabi_ui2d>
 8005a36:	3d01      	subs	r5, #1
 8005a38:	46b8      	mov	r8, r7
 8005a3a:	2601      	movs	r6, #1
 8005a3c:	9615      	str	r6, [sp, #84]	; 0x54
 8005a3e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005a42:	2300      	movs	r3, #0
 8005a44:	2200      	movs	r2, #0
 8005a46:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8005a4a:	f003 fcbf 	bl	80093cc <__aeabi_dsub>
 8005a4e:	a382      	add	r3, pc, #520	; (adr r3, 8005c58 <_dtoa_r+0x324>)
 8005a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a54:	f003 fe6e 	bl	8009734 <__aeabi_dmul>
 8005a58:	a381      	add	r3, pc, #516	; (adr r3, 8005c60 <_dtoa_r+0x32c>)
 8005a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5e:	f003 fcb7 	bl	80093d0 <__adddf3>
 8005a62:	4606      	mov	r6, r0
 8005a64:	4628      	mov	r0, r5
 8005a66:	460f      	mov	r7, r1
 8005a68:	f003 fdfe 	bl	8009668 <__aeabi_i2d>
 8005a6c:	a37e      	add	r3, pc, #504	; (adr r3, 8005c68 <_dtoa_r+0x334>)
 8005a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a72:	f003 fe5f 	bl	8009734 <__aeabi_dmul>
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	4639      	mov	r1, r7
 8005a7e:	f003 fca7 	bl	80093d0 <__adddf3>
 8005a82:	4606      	mov	r6, r0
 8005a84:	460f      	mov	r7, r1
 8005a86:	f004 f8ef 	bl	8009c68 <__aeabi_d2iz>
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	2300      	movs	r3, #0
 8005a90:	9004      	str	r0, [sp, #16]
 8005a92:	4630      	mov	r0, r6
 8005a94:	f004 f8c0 	bl	8009c18 <__aeabi_dcmplt>
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	f040 8226 	bne.w	8005eea <_dtoa_r+0x5b6>
 8005a9e:	9e04      	ldr	r6, [sp, #16]
 8005aa0:	2e16      	cmp	r6, #22
 8005aa2:	bf84      	itt	hi
 8005aa4:	2601      	movhi	r6, #1
 8005aa6:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005aa8:	d812      	bhi.n	8005ad0 <_dtoa_r+0x19c>
 8005aaa:	f24a 4138 	movw	r1, #42040	; 0xa438
 8005aae:	4652      	mov	r2, sl
 8005ab0:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005ab4:	465b      	mov	r3, fp
 8005ab6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005aba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005abe:	f004 f8c9 	bl	8009c54 <__aeabi_dcmpgt>
 8005ac2:	2800      	cmp	r0, #0
 8005ac4:	f000 821f 	beq.w	8005f06 <_dtoa_r+0x5d2>
 8005ac8:	3e01      	subs	r6, #1
 8005aca:	9604      	str	r6, [sp, #16]
 8005acc:	2600      	movs	r6, #0
 8005ace:	960f      	str	r6, [sp, #60]	; 0x3c
 8005ad0:	ebc5 0508 	rsb	r5, r5, r8
 8005ad4:	3d01      	subs	r5, #1
 8005ad6:	9506      	str	r5, [sp, #24]
 8005ad8:	bf49      	itett	mi
 8005ada:	426e      	negmi	r6, r5
 8005adc:	2600      	movpl	r6, #0
 8005ade:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005ae0:	2600      	movmi	r6, #0
 8005ae2:	bf54      	ite	pl
 8005ae4:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005ae6:	9606      	strmi	r6, [sp, #24]
 8005ae8:	9e04      	ldr	r6, [sp, #16]
 8005aea:	2e00      	cmp	r6, #0
 8005aec:	f2c0 81f1 	blt.w	8005ed2 <_dtoa_r+0x59e>
 8005af0:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005af4:	960e      	str	r6, [sp, #56]	; 0x38
 8005af6:	44b6      	add	lr, r6
 8005af8:	2600      	movs	r6, #0
 8005afa:	f8cd e018 	str.w	lr, [sp, #24]
 8005afe:	960c      	str	r6, [sp, #48]	; 0x30
 8005b00:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005b02:	2e09      	cmp	r6, #9
 8005b04:	d835      	bhi.n	8005b72 <_dtoa_r+0x23e>
 8005b06:	2e05      	cmp	r6, #5
 8005b08:	bfc4      	itt	gt
 8005b0a:	3e04      	subgt	r6, #4
 8005b0c:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005b0e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005b10:	bfcc      	ite	gt
 8005b12:	2500      	movgt	r5, #0
 8005b14:	2501      	movle	r5, #1
 8005b16:	1eb3      	subs	r3, r6, #2
 8005b18:	2b03      	cmp	r3, #3
 8005b1a:	d82c      	bhi.n	8005b76 <_dtoa_r+0x242>
 8005b1c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005b20:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005b24:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005b28:	f64a 22a4 	movw	r2, #43684	; 0xaaa4
 8005b2c:	f64a 23b0 	movw	r3, #43696	; 0xaab0
 8005b30:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005b34:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005b38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	bf0c      	ite	eq
 8005b40:	4610      	moveq	r0, r2
 8005b42:	4618      	movne	r0, r3
 8005b44:	e746      	b.n	80059d4 <_dtoa_r+0xa0>
 8005b46:	f100 0308 	add.w	r3, r0, #8
 8005b4a:	e74b      	b.n	80059e4 <_dtoa_r+0xb0>
 8005b4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b50:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8005b54:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005b58:	4650      	mov	r0, sl
 8005b5a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b5e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b62:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 8005b66:	e76c      	b.n	8005a42 <_dtoa_r+0x10e>
 8005b68:	f64a 20a0 	movw	r0, #43680	; 0xaaa0
 8005b6c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005b70:	e721      	b.n	80059b6 <_dtoa_r+0x82>
 8005b72:	2600      	movs	r6, #0
 8005b74:	9624      	str	r6, [sp, #144]	; 0x90
 8005b76:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005b78:	2300      	movs	r3, #0
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f04f 36ff 	mov.w	r6, #4294967295
 8005b82:	9325      	str	r3, [sp, #148]	; 0x94
 8005b84:	606b      	str	r3, [r5, #4]
 8005b86:	9609      	str	r6, [sp, #36]	; 0x24
 8005b88:	9614      	str	r6, [sp, #80]	; 0x50
 8005b8a:	f001 fa4f 	bl	800702c <_Balloc>
 8005b8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b90:	2601      	movs	r6, #1
 8005b92:	960d      	str	r6, [sp, #52]	; 0x34
 8005b94:	6028      	str	r0, [r5, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	9308      	str	r3, [sp, #32]
 8005b9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f2c0 80c7 	blt.w	8005d30 <_dtoa_r+0x3fc>
 8005ba2:	9e04      	ldr	r6, [sp, #16]
 8005ba4:	2e0e      	cmp	r6, #14
 8005ba6:	f300 80c3 	bgt.w	8005d30 <_dtoa_r+0x3fc>
 8005baa:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005bae:	f24a 4338 	movw	r3, #42040	; 0xa438
 8005bb2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005bb4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bb8:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005bbc:	2e00      	cmp	r6, #0
 8005bbe:	bfcc      	ite	gt
 8005bc0:	2200      	movgt	r2, #0
 8005bc2:	f002 0201 	andle.w	r2, r2, #1
 8005bc6:	9e04      	ldr	r6, [sp, #16]
 8005bc8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005bcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bd0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005bd4:	2a00      	cmp	r2, #0
 8005bd6:	f040 846e 	bne.w	80064b6 <_dtoa_r+0xb82>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4650      	mov	r0, sl
 8005be0:	4659      	mov	r1, fp
 8005be2:	f003 fed1 	bl	8009988 <__aeabi_ddiv>
 8005be6:	9e08      	ldr	r6, [sp, #32]
 8005be8:	f004 f83e 	bl	8009c68 <__aeabi_d2iz>
 8005bec:	1c75      	adds	r5, r6, #1
 8005bee:	4680      	mov	r8, r0
 8005bf0:	f003 fd3a 	bl	8009668 <__aeabi_i2d>
 8005bf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bf8:	f003 fd9c 	bl	8009734 <__aeabi_dmul>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4650      	mov	r0, sl
 8005c02:	4659      	mov	r1, fp
 8005c04:	f003 fbe2 	bl	80093cc <__aeabi_dsub>
 8005c08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c0a:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005c0e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005c12:	2a01      	cmp	r2, #1
 8005c14:	f88e 3000 	strb.w	r3, [lr]
 8005c18:	4606      	mov	r6, r0
 8005c1a:	460f      	mov	r7, r1
 8005c1c:	d05b      	beq.n	8005cd6 <_dtoa_r+0x3a2>
 8005c1e:	2300      	movs	r3, #0
 8005c20:	2200      	movs	r2, #0
 8005c22:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005c26:	f003 fd85 	bl	8009734 <__aeabi_dmul>
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	4606      	mov	r6, r0
 8005c30:	460f      	mov	r7, r1
 8005c32:	f003 ffe7 	bl	8009c04 <__aeabi_dcmpeq>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	f040 8519 	bne.w	800666e <_dtoa_r+0xd3a>
 8005c3c:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c42:	9908      	ldr	r1, [sp, #32]
 8005c44:	4482      	add	sl, r0
 8005c46:	f8cd a00c 	str.w	sl, [sp, #12]
 8005c4a:	f101 0902 	add.w	r9, r1, #2
 8005c4e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005c52:	e01a      	b.n	8005c8a <_dtoa_r+0x356>
 8005c54:	f3af 8000 	nop.w
 8005c58:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 8005c5c:	3fd287a7 	svccc	0x00d287a7
 8005c60:	8b60c8b3 	blhi	9837f34 <__RW_LOAD_ADDR__+0x182d474>
 8005c64:	3fc68a28 	svccc	0x00c68a28
 8005c68:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 8005c6c:	3fd34413 	svccc	0x00d34413
 8005c70:	0800aaa1 	stmdaeq	r0, {r0, r5, r7, r9, fp, sp, pc}
 8005c74:	f003 fd5e 	bl	8009734 <__aeabi_dmul>
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	460f      	mov	r7, r1
 8005c80:	f003 ffc0 	bl	8009c04 <__aeabi_dcmpeq>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	f040 84f2 	bne.w	800666e <_dtoa_r+0xd3a>
 8005c8a:	4652      	mov	r2, sl
 8005c8c:	465b      	mov	r3, fp
 8005c8e:	4630      	mov	r0, r6
 8005c90:	4639      	mov	r1, r7
 8005c92:	f003 fe79 	bl	8009988 <__aeabi_ddiv>
 8005c96:	464d      	mov	r5, r9
 8005c98:	f003 ffe6 	bl	8009c68 <__aeabi_d2iz>
 8005c9c:	4680      	mov	r8, r0
 8005c9e:	f003 fce3 	bl	8009668 <__aeabi_i2d>
 8005ca2:	4652      	mov	r2, sl
 8005ca4:	465b      	mov	r3, fp
 8005ca6:	f003 fd45 	bl	8009734 <__aeabi_dmul>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	4630      	mov	r0, r6
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	f003 fb8b 	bl	80093cc <__aeabi_dsub>
 8005cb6:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005cba:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005cca:	45f1      	cmp	r9, lr
 8005ccc:	f109 0901 	add.w	r9, r9, #1
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	460f      	mov	r7, r1
 8005cd4:	d1ce      	bne.n	8005c74 <_dtoa_r+0x340>
 8005cd6:	4632      	mov	r2, r6
 8005cd8:	463b      	mov	r3, r7
 8005cda:	4630      	mov	r0, r6
 8005cdc:	4639      	mov	r1, r7
 8005cde:	f003 fb77 	bl	80093d0 <__adddf3>
 8005ce2:	4606      	mov	r6, r0
 8005ce4:	460f      	mov	r7, r1
 8005ce6:	4632      	mov	r2, r6
 8005ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cec:	463b      	mov	r3, r7
 8005cee:	f003 ff93 	bl	8009c18 <__aeabi_dcmplt>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	f000 8570 	beq.w	80067d8 <_dtoa_r+0xea4>
 8005cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cfc:	9e04      	ldr	r6, [sp, #16]
 8005cfe:	462a      	mov	r2, r5
 8005d00:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005d04:	9508      	str	r5, [sp, #32]
 8005d06:	9616      	str	r6, [sp, #88]	; 0x58
 8005d08:	e005      	b.n	8005d16 <_dtoa_r+0x3e2>
 8005d0a:	454b      	cmp	r3, r9
 8005d0c:	f000 84b8 	beq.w	8006680 <_dtoa_r+0xd4c>
 8005d10:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005d14:	461a      	mov	r2, r3
 8005d16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d1a:	f102 33ff 	add.w	r3, r2, #4294967295
 8005d1e:	d0f4      	beq.n	8005d0a <_dtoa_r+0x3d6>
 8005d20:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005d22:	9208      	str	r2, [sp, #32]
 8005d24:	f108 0201 	add.w	r2, r8, #1
 8005d28:	9604      	str	r6, [sp, #16]
 8005d2a:	b2d2      	uxtb	r2, r2
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	e0b1      	b.n	8005e94 <_dtoa_r+0x560>
 8005d30:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005d32:	2e00      	cmp	r6, #0
 8005d34:	f040 80f1 	bne.w	8005f1a <_dtoa_r+0x5e6>
 8005d38:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005d3a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005d3c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005d40:	9806      	ldr	r0, [sp, #24]
 8005d42:	2800      	cmp	r0, #0
 8005d44:	bfc8      	it	gt
 8005d46:	2d00      	cmpgt	r5, #0
 8005d48:	dd09      	ble.n	8005d5e <_dtoa_r+0x42a>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d4e:	42ab      	cmp	r3, r5
 8005d50:	bfa8      	it	ge
 8005d52:	462b      	movge	r3, r5
 8005d54:	1aed      	subs	r5, r5, r3
 8005d56:	1ac9      	subs	r1, r1, r3
 8005d58:	1ac0      	subs	r0, r0, r3
 8005d5a:	910a      	str	r1, [sp, #40]	; 0x28
 8005d5c:	9006      	str	r0, [sp, #24]
 8005d5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d60:	2a00      	cmp	r2, #0
 8005d62:	dd1c      	ble.n	8005d9e <_dtoa_r+0x46a>
 8005d64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 8479 	beq.w	800665e <_dtoa_r+0xd2a>
 8005d6c:	2e00      	cmp	r6, #0
 8005d6e:	dd10      	ble.n	8005d92 <_dtoa_r+0x45e>
 8005d70:	4641      	mov	r1, r8
 8005d72:	4632      	mov	r2, r6
 8005d74:	4620      	mov	r0, r4
 8005d76:	f001 fb31 	bl	80073dc <__pow5mult>
 8005d7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d7c:	4680      	mov	r8, r0
 8005d7e:	4620      	mov	r0, r4
 8005d80:	4641      	mov	r1, r8
 8005d82:	f001 fa8b 	bl	800729c <__multiply>
 8005d86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d88:	4607      	mov	r7, r0
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	f001 f984 	bl	8007098 <_Bfree>
 8005d90:	970b      	str	r7, [sp, #44]	; 0x2c
 8005d92:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005d96:	ebbe 0206 	subs.w	r2, lr, r6
 8005d9a:	f040 84a7 	bne.w	80066ec <_dtoa_r+0xdb8>
 8005d9e:	4620      	mov	r0, r4
 8005da0:	2101      	movs	r1, #1
 8005da2:	f001 fa71 	bl	8007288 <__i2b>
 8005da6:	4606      	mov	r6, r0
 8005da8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005daa:	2800      	cmp	r0, #0
 8005dac:	dd05      	ble.n	8005dba <_dtoa_r+0x486>
 8005dae:	4631      	mov	r1, r6
 8005db0:	4620      	mov	r0, r4
 8005db2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005db4:	f001 fb12 	bl	80073dc <__pow5mult>
 8005db8:	4606      	mov	r6, r0
 8005dba:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005dbc:	2901      	cmp	r1, #1
 8005dbe:	f340 8390 	ble.w	80064e2 <_dtoa_r+0xbae>
 8005dc2:	2700      	movs	r7, #0
 8005dc4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f040 836c 	bne.w	80064a4 <_dtoa_r+0xb70>
 8005dcc:	2001      	movs	r0, #1
 8005dce:	9b06      	ldr	r3, [sp, #24]
 8005dd0:	4403      	add	r3, r0
 8005dd2:	f013 031f 	ands.w	r3, r3, #31
 8005dd6:	f000 8293 	beq.w	8006300 <_dtoa_r+0x9cc>
 8005dda:	f1c3 0220 	rsb	r2, r3, #32
 8005dde:	2a04      	cmp	r2, #4
 8005de0:	f340 8568 	ble.w	80068b4 <_dtoa_r+0xf80>
 8005de4:	f1c3 031c 	rsb	r3, r3, #28
 8005de8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005dea:	9a06      	ldr	r2, [sp, #24]
 8005dec:	441d      	add	r5, r3
 8005dee:	4419      	add	r1, r3
 8005df0:	910a      	str	r1, [sp, #40]	; 0x28
 8005df2:	441a      	add	r2, r3
 8005df4:	9206      	str	r2, [sp, #24]
 8005df6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005df8:	2900      	cmp	r1, #0
 8005dfa:	dd05      	ble.n	8005e08 <_dtoa_r+0x4d4>
 8005dfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dfe:	4620      	mov	r0, r4
 8005e00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e02:	f001 fb47 	bl	8007494 <__lshift>
 8005e06:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e08:	9a06      	ldr	r2, [sp, #24]
 8005e0a:	2a00      	cmp	r2, #0
 8005e0c:	dd04      	ble.n	8005e18 <_dtoa_r+0x4e4>
 8005e0e:	4631      	mov	r1, r6
 8005e10:	4620      	mov	r0, r4
 8005e12:	f001 fb3f 	bl	8007494 <__lshift>
 8005e16:	4606      	mov	r6, r0
 8005e18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f040 8321 	bne.w	8006462 <_dtoa_r+0xb2e>
 8005e20:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005e22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e24:	2802      	cmp	r0, #2
 8005e26:	bfd4      	ite	le
 8005e28:	2300      	movle	r3, #0
 8005e2a:	2301      	movgt	r3, #1
 8005e2c:	2900      	cmp	r1, #0
 8005e2e:	bfc8      	it	gt
 8005e30:	2300      	movgt	r3, #0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 821a 	beq.w	800626c <_dtoa_r+0x938>
 8005e38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	f040 820f 	bne.w	800625e <_dtoa_r+0x92a>
 8005e40:	4631      	mov	r1, r6
 8005e42:	4603      	mov	r3, r0
 8005e44:	2205      	movs	r2, #5
 8005e46:	4620      	mov	r0, r4
 8005e48:	f001 f942 	bl	80070d0 <__multadd>
 8005e4c:	4606      	mov	r6, r0
 8005e4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005e50:	4631      	mov	r1, r6
 8005e52:	f001 fb7b 	bl	800754c <__mcmp>
 8005e56:	2800      	cmp	r0, #0
 8005e58:	f340 8201 	ble.w	800625e <_dtoa_r+0x92a>
 8005e5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e60:	2500      	movs	r5, #0
 8005e62:	9a04      	ldr	r2, [sp, #16]
 8005e64:	2331      	movs	r3, #49	; 0x31
 8005e66:	3201      	adds	r2, #1
 8005e68:	f889 3000 	strb.w	r3, [r9]
 8005e6c:	9204      	str	r2, [sp, #16]
 8005e6e:	f109 0301 	add.w	r3, r9, #1
 8005e72:	9308      	str	r3, [sp, #32]
 8005e74:	4631      	mov	r1, r6
 8005e76:	4620      	mov	r0, r4
 8005e78:	f001 f90e 	bl	8007098 <_Bfree>
 8005e7c:	f1b8 0f00 	cmp.w	r8, #0
 8005e80:	d008      	beq.n	8005e94 <_dtoa_r+0x560>
 8005e82:	4545      	cmp	r5, r8
 8005e84:	bf18      	it	ne
 8005e86:	2d00      	cmpne	r5, #0
 8005e88:	f040 824a 	bne.w	8006320 <_dtoa_r+0x9ec>
 8005e8c:	4641      	mov	r1, r8
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f001 f902 	bl	8007098 <_Bfree>
 8005e94:	4620      	mov	r0, r4
 8005e96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e98:	f001 f8fe 	bl	8007098 <_Bfree>
 8005e9c:	9e04      	ldr	r6, [sp, #16]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	4648      	mov	r0, r9
 8005ea2:	1c73      	adds	r3, r6, #1
 8005ea4:	9e08      	ldr	r6, [sp, #32]
 8005ea6:	7032      	strb	r2, [r6, #0]
 8005ea8:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005eaa:	6033      	str	r3, [r6, #0]
 8005eac:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005eae:	2e00      	cmp	r6, #0
 8005eb0:	f43f ad81 	beq.w	80059b6 <_dtoa_r+0x82>
 8005eb4:	9808      	ldr	r0, [sp, #32]
 8005eb6:	6030      	str	r0, [r6, #0]
 8005eb8:	4648      	mov	r0, r9
 8005eba:	b01b      	add	sp, #108	; 0x6c
 8005ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec0:	2010      	movs	r0, #16
 8005ec2:	f000 fd4b 	bl	800695c <malloc>
 8005ec6:	6260      	str	r0, [r4, #36]	; 0x24
 8005ec8:	6046      	str	r6, [r0, #4]
 8005eca:	6086      	str	r6, [r0, #8]
 8005ecc:	6006      	str	r6, [r0, #0]
 8005ece:	60c6      	str	r6, [r0, #12]
 8005ed0:	e548      	b.n	8005964 <_dtoa_r+0x30>
 8005ed2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005ed4:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005ed8:	ebce 0606 	rsb	r6, lr, r6
 8005edc:	960a      	str	r6, [sp, #40]	; 0x28
 8005ede:	f1ce 0600 	rsb	r6, lr, #0
 8005ee2:	960c      	str	r6, [sp, #48]	; 0x30
 8005ee4:	2600      	movs	r6, #0
 8005ee6:	960e      	str	r6, [sp, #56]	; 0x38
 8005ee8:	e60a      	b.n	8005b00 <_dtoa_r+0x1cc>
 8005eea:	9804      	ldr	r0, [sp, #16]
 8005eec:	f003 fbbc 	bl	8009668 <__aeabi_i2d>
 8005ef0:	4632      	mov	r2, r6
 8005ef2:	463b      	mov	r3, r7
 8005ef4:	f003 fe86 	bl	8009c04 <__aeabi_dcmpeq>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	f47f add0 	bne.w	8005a9e <_dtoa_r+0x16a>
 8005efe:	9e04      	ldr	r6, [sp, #16]
 8005f00:	3e01      	subs	r6, #1
 8005f02:	9604      	str	r6, [sp, #16]
 8005f04:	e5cb      	b.n	8005a9e <_dtoa_r+0x16a>
 8005f06:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f08:	e5e2      	b.n	8005ad0 <_dtoa_r+0x19c>
 8005f0a:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005f0e:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005f12:	1b40      	subs	r0, r0, r5
 8005f14:	fa0a f000 	lsl.w	r0, sl, r0
 8005f18:	e58b      	b.n	8005a32 <_dtoa_r+0xfe>
 8005f1a:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005f1c:	2e01      	cmp	r6, #1
 8005f1e:	f340 8415 	ble.w	800674c <_dtoa_r+0xe18>
 8005f22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f26:	1e46      	subs	r6, r0, #1
 8005f28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f2a:	42b1      	cmp	r1, r6
 8005f2c:	bfaf      	iteee	ge
 8005f2e:	ebc6 0601 	rsbge	r6, r6, r1
 8005f32:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005f34:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005f36:	ebc2 0306 	rsblt	r3, r2, r6
 8005f3a:	bfbf      	itttt	lt
 8005f3c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005f3e:	18f6      	addlt	r6, r6, r3
 8005f40:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005f42:	2600      	movlt	r6, #0
 8005f44:	2800      	cmp	r0, #0
 8005f46:	bfb9      	ittee	lt
 8005f48:	2300      	movlt	r3, #0
 8005f4a:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005f4c:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005f4e:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005f50:	bfb8      	it	lt
 8005f52:	ebc0 0501 	rsblt	r5, r0, r1
 8005f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f58:	4620      	mov	r0, r4
 8005f5a:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005f5e:	2101      	movs	r1, #1
 8005f60:	441a      	add	r2, r3
 8005f62:	920a      	str	r2, [sp, #40]	; 0x28
 8005f64:	449e      	add	lr, r3
 8005f66:	f8cd e018 	str.w	lr, [sp, #24]
 8005f6a:	f001 f98d 	bl	8007288 <__i2b>
 8005f6e:	4680      	mov	r8, r0
 8005f70:	e6e6      	b.n	8005d40 <_dtoa_r+0x40c>
 8005f72:	2600      	movs	r6, #0
 8005f74:	960d      	str	r6, [sp, #52]	; 0x34
 8005f76:	9e04      	ldr	r6, [sp, #16]
 8005f78:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005f7c:	44b6      	add	lr, r6
 8005f7e:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005f82:	f10e 0601 	add.w	r6, lr, #1
 8005f86:	9609      	str	r6, [sp, #36]	; 0x24
 8005f88:	2e00      	cmp	r6, #0
 8005f8a:	f340 8359 	ble.w	8006640 <_dtoa_r+0xd0c>
 8005f8e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f90:	2e0e      	cmp	r6, #14
 8005f92:	bf8c      	ite	hi
 8005f94:	2500      	movhi	r5, #0
 8005f96:	f005 0501 	andls.w	r5, r5, #1
 8005f9a:	4637      	mov	r7, r6
 8005f9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005f9e:	2f17      	cmp	r7, #23
 8005fa0:	f04f 0100 	mov.w	r1, #0
 8005fa4:	6071      	str	r1, [r6, #4]
 8005fa6:	d909      	bls.n	8005fbc <_dtoa_r+0x688>
 8005fa8:	2201      	movs	r2, #1
 8005faa:	2304      	movs	r3, #4
 8005fac:	005b      	lsls	r3, r3, #1
 8005fae:	4611      	mov	r1, r2
 8005fb0:	f103 0014 	add.w	r0, r3, #20
 8005fb4:	3201      	adds	r2, #1
 8005fb6:	42b8      	cmp	r0, r7
 8005fb8:	d9f8      	bls.n	8005fac <_dtoa_r+0x678>
 8005fba:	6071      	str	r1, [r6, #4]
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	f001 f835 	bl	800702c <_Balloc>
 8005fc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fc4:	6030      	str	r0, [r6, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	9308      	str	r3, [sp, #32]
 8005fca:	2d00      	cmp	r5, #0
 8005fcc:	f43f ade5 	beq.w	8005b9a <_dtoa_r+0x266>
 8005fd0:	9e04      	ldr	r6, [sp, #16]
 8005fd2:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005fd6:	2e00      	cmp	r6, #0
 8005fd8:	f340 81ab 	ble.w	8006332 <_dtoa_r+0x9fe>
 8005fdc:	f006 020f 	and.w	r2, r6, #15
 8005fe0:	f24a 4338 	movw	r3, #42040	; 0xa438
 8005fe4:	1135      	asrs	r5, r6, #4
 8005fe6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fee:	06e9      	lsls	r1, r5, #27
 8005ff0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005ff4:	f140 818f 	bpl.w	8006316 <_dtoa_r+0x9e2>
 8005ff8:	f24a 5328 	movw	r3, #42280	; 0xa528
 8005ffc:	4650      	mov	r0, sl
 8005ffe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006002:	4659      	mov	r1, fp
 8006004:	f005 050f 	and.w	r5, r5, #15
 8006008:	f04f 0803 	mov.w	r8, #3
 800600c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006010:	f003 fcba 	bl	8009988 <__aeabi_ddiv>
 8006014:	4682      	mov	sl, r0
 8006016:	468b      	mov	fp, r1
 8006018:	b19d      	cbz	r5, 8006042 <_dtoa_r+0x70e>
 800601a:	f24a 5928 	movw	r9, #42280	; 0xa528
 800601e:	f6c0 0900 	movt	r9, #2048	; 0x800
 8006022:	07ea      	lsls	r2, r5, #31
 8006024:	4630      	mov	r0, r6
 8006026:	4639      	mov	r1, r7
 8006028:	d507      	bpl.n	800603a <_dtoa_r+0x706>
 800602a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800602e:	f108 0801 	add.w	r8, r8, #1
 8006032:	f003 fb7f 	bl	8009734 <__aeabi_dmul>
 8006036:	4606      	mov	r6, r0
 8006038:	460f      	mov	r7, r1
 800603a:	106d      	asrs	r5, r5, #1
 800603c:	f109 0908 	add.w	r9, r9, #8
 8006040:	d1ef      	bne.n	8006022 <_dtoa_r+0x6ee>
 8006042:	4632      	mov	r2, r6
 8006044:	463b      	mov	r3, r7
 8006046:	4650      	mov	r0, sl
 8006048:	4659      	mov	r1, fp
 800604a:	f003 fc9d 	bl	8009988 <__aeabi_ddiv>
 800604e:	4606      	mov	r6, r0
 8006050:	460f      	mov	r7, r1
 8006052:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006054:	b150      	cbz	r0, 800606c <_dtoa_r+0x738>
 8006056:	2300      	movs	r3, #0
 8006058:	4630      	mov	r0, r6
 800605a:	4639      	mov	r1, r7
 800605c:	2200      	movs	r2, #0
 800605e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8006062:	f003 fdd9 	bl	8009c18 <__aeabi_dcmplt>
 8006066:	2800      	cmp	r0, #0
 8006068:	f040 8315 	bne.w	8006696 <_dtoa_r+0xd62>
 800606c:	4640      	mov	r0, r8
 800606e:	f003 fafb 	bl	8009668 <__aeabi_i2d>
 8006072:	4632      	mov	r2, r6
 8006074:	463b      	mov	r3, r7
 8006076:	f003 fb5d 	bl	8009734 <__aeabi_dmul>
 800607a:	2300      	movs	r3, #0
 800607c:	2200      	movs	r2, #0
 800607e:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8006082:	f003 f9a5 	bl	80093d0 <__adddf3>
 8006086:	4680      	mov	r8, r0
 8006088:	9809      	ldr	r0, [sp, #36]	; 0x24
 800608a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800608e:	2800      	cmp	r0, #0
 8006090:	f000 80c9 	beq.w	8006226 <_dtoa_r+0x8f2>
 8006094:	9904      	ldr	r1, [sp, #16]
 8006096:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800609a:	9116      	str	r1, [sp, #88]	; 0x58
 800609c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800609e:	2a00      	cmp	r2, #0
 80060a0:	f000 8179 	beq.w	8006396 <_dtoa_r+0xa62>
 80060a4:	f24a 4338 	movw	r3, #42040	; 0xa438
 80060a8:	9a08      	ldr	r2, [sp, #32]
 80060aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80060ae:	2100      	movs	r1, #0
 80060b0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80060b4:	2000      	movs	r0, #0
 80060b6:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80060ba:	1c55      	adds	r5, r2, #1
 80060bc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060c0:	f8cd c008 	str.w	ip, [sp, #8]
 80060c4:	f003 fc60 	bl	8009988 <__aeabi_ddiv>
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	f003 f97e 	bl	80093cc <__aeabi_dsub>
 80060d0:	4682      	mov	sl, r0
 80060d2:	468b      	mov	fp, r1
 80060d4:	4630      	mov	r0, r6
 80060d6:	4639      	mov	r1, r7
 80060d8:	f003 fdc6 	bl	8009c68 <__aeabi_d2iz>
 80060dc:	4680      	mov	r8, r0
 80060de:	f003 fac3 	bl	8009668 <__aeabi_i2d>
 80060e2:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80060e6:	fa5f f888 	uxtb.w	r8, r8
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4630      	mov	r0, r6
 80060f0:	4639      	mov	r1, r7
 80060f2:	f003 f96b 	bl	80093cc <__aeabi_dsub>
 80060f6:	f8dd e020 	ldr.w	lr, [sp, #32]
 80060fa:	f88e 8000 	strb.w	r8, [lr]
 80060fe:	4606      	mov	r6, r0
 8006100:	460f      	mov	r7, r1
 8006102:	4650      	mov	r0, sl
 8006104:	4659      	mov	r1, fp
 8006106:	4632      	mov	r2, r6
 8006108:	463b      	mov	r3, r7
 800610a:	f003 fda3 	bl	8009c54 <__aeabi_dcmpgt>
 800610e:	2800      	cmp	r0, #0
 8006110:	f040 83c2 	bne.w	8006898 <_dtoa_r+0xf64>
 8006114:	2100      	movs	r1, #0
 8006116:	4632      	mov	r2, r6
 8006118:	463b      	mov	r3, r7
 800611a:	2000      	movs	r0, #0
 800611c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8006120:	f003 f954 	bl	80093cc <__aeabi_dsub>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4650      	mov	r0, sl
 800612a:	4659      	mov	r1, fp
 800612c:	f003 fd92 	bl	8009c54 <__aeabi_dcmpgt>
 8006130:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006134:	2800      	cmp	r0, #0
 8006136:	f040 8314 	bne.w	8006762 <_dtoa_r+0xe2e>
 800613a:	f1bc 0f01 	cmp.w	ip, #1
 800613e:	f340 80f5 	ble.w	800632c <_dtoa_r+0x9f8>
 8006142:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006146:	9417      	str	r4, [sp, #92]	; 0x5c
 8006148:	44e1      	add	r9, ip
 800614a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800614e:	46a9      	mov	r9, r5
 8006150:	e010      	b.n	8006174 <_dtoa_r+0x840>
 8006152:	2100      	movs	r1, #0
 8006154:	2000      	movs	r0, #0
 8006156:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800615a:	f003 f937 	bl	80093cc <__aeabi_dsub>
 800615e:	4652      	mov	r2, sl
 8006160:	465b      	mov	r3, fp
 8006162:	f003 fd59 	bl	8009c18 <__aeabi_dcmplt>
 8006166:	2800      	cmp	r0, #0
 8006168:	f040 82f9 	bne.w	800675e <_dtoa_r+0xe2a>
 800616c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800616e:	4581      	cmp	r9, r0
 8006170:	f000 80db 	beq.w	800632a <_dtoa_r+0x9f6>
 8006174:	2300      	movs	r3, #0
 8006176:	4650      	mov	r0, sl
 8006178:	4659      	mov	r1, fp
 800617a:	2200      	movs	r2, #0
 800617c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006180:	f003 fad8 	bl	8009734 <__aeabi_dmul>
 8006184:	2300      	movs	r3, #0
 8006186:	2200      	movs	r2, #0
 8006188:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800618c:	4682      	mov	sl, r0
 800618e:	468b      	mov	fp, r1
 8006190:	4630      	mov	r0, r6
 8006192:	4639      	mov	r1, r7
 8006194:	f003 face 	bl	8009734 <__aeabi_dmul>
 8006198:	460d      	mov	r5, r1
 800619a:	4604      	mov	r4, r0
 800619c:	f003 fd64 	bl	8009c68 <__aeabi_d2iz>
 80061a0:	4680      	mov	r8, r0
 80061a2:	f003 fa61 	bl	8009668 <__aeabi_i2d>
 80061a6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80061aa:	fa5f f888 	uxtb.w	r8, r8
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4620      	mov	r0, r4
 80061b4:	4629      	mov	r1, r5
 80061b6:	f003 f909 	bl	80093cc <__aeabi_dsub>
 80061ba:	4652      	mov	r2, sl
 80061bc:	465b      	mov	r3, fp
 80061be:	f809 8b01 	strb.w	r8, [r9], #1
 80061c2:	4606      	mov	r6, r0
 80061c4:	460f      	mov	r7, r1
 80061c6:	f003 fd27 	bl	8009c18 <__aeabi_dcmplt>
 80061ca:	4632      	mov	r2, r6
 80061cc:	463b      	mov	r3, r7
 80061ce:	2800      	cmp	r0, #0
 80061d0:	d0bf      	beq.n	8006152 <_dtoa_r+0x81e>
 80061d2:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80061d4:	464d      	mov	r5, r9
 80061d6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80061d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061dc:	9604      	str	r6, [sp, #16]
 80061de:	9508      	str	r5, [sp, #32]
 80061e0:	e658      	b.n	8005e94 <_dtoa_r+0x560>
 80061e2:	2600      	movs	r6, #0
 80061e4:	960d      	str	r6, [sp, #52]	; 0x34
 80061e6:	9825      	ldr	r0, [sp, #148]	; 0x94
 80061e8:	2800      	cmp	r0, #0
 80061ea:	f340 8233 	ble.w	8006654 <_dtoa_r+0xd20>
 80061ee:	280e      	cmp	r0, #14
 80061f0:	bf8c      	ite	hi
 80061f2:	2500      	movhi	r5, #0
 80061f4:	f005 0501 	andls.w	r5, r5, #1
 80061f8:	4607      	mov	r7, r0
 80061fa:	9014      	str	r0, [sp, #80]	; 0x50
 80061fc:	9009      	str	r0, [sp, #36]	; 0x24
 80061fe:	e6cd      	b.n	8005f9c <_dtoa_r+0x668>
 8006200:	2601      	movs	r6, #1
 8006202:	960d      	str	r6, [sp, #52]	; 0x34
 8006204:	e7ef      	b.n	80061e6 <_dtoa_r+0x8b2>
 8006206:	4640      	mov	r0, r8
 8006208:	f003 fa2e 	bl	8009668 <__aeabi_i2d>
 800620c:	4632      	mov	r2, r6
 800620e:	463b      	mov	r3, r7
 8006210:	f003 fa90 	bl	8009734 <__aeabi_dmul>
 8006214:	2300      	movs	r3, #0
 8006216:	2200      	movs	r2, #0
 8006218:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800621c:	f003 f8d8 	bl	80093d0 <__adddf3>
 8006220:	4680      	mov	r8, r0
 8006222:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006226:	2300      	movs	r3, #0
 8006228:	4630      	mov	r0, r6
 800622a:	2200      	movs	r2, #0
 800622c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8006230:	4639      	mov	r1, r7
 8006232:	f003 f8cb 	bl	80093cc <__aeabi_dsub>
 8006236:	4642      	mov	r2, r8
 8006238:	464b      	mov	r3, r9
 800623a:	4682      	mov	sl, r0
 800623c:	468b      	mov	fp, r1
 800623e:	f003 fd09 	bl	8009c54 <__aeabi_dcmpgt>
 8006242:	4606      	mov	r6, r0
 8006244:	2800      	cmp	r0, #0
 8006246:	f040 80a3 	bne.w	8006390 <_dtoa_r+0xa5c>
 800624a:	4642      	mov	r2, r8
 800624c:	4650      	mov	r0, sl
 800624e:	4659      	mov	r1, fp
 8006250:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006254:	f003 fce0 	bl	8009c18 <__aeabi_dcmplt>
 8006258:	2800      	cmp	r0, #0
 800625a:	d067      	beq.n	800632c <_dtoa_r+0x9f8>
 800625c:	46b0      	mov	r8, r6
 800625e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8006260:	2500      	movs	r5, #0
 8006262:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006266:	43c9      	mvns	r1, r1
 8006268:	9104      	str	r1, [sp, #16]
 800626a:	e603      	b.n	8005e74 <_dtoa_r+0x540>
 800626c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800626e:	2800      	cmp	r0, #0
 8006270:	f040 8164 	bne.w	800653c <_dtoa_r+0xc08>
 8006274:	2500      	movs	r5, #0
 8006276:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800627a:	f8dd b020 	ldr.w	fp, [sp, #32]
 800627e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8006282:	e002      	b.n	800628a <_dtoa_r+0x956>
 8006284:	f000 ff24 	bl	80070d0 <__multadd>
 8006288:	4681      	mov	r9, r0
 800628a:	4631      	mov	r1, r6
 800628c:	4648      	mov	r0, r9
 800628e:	f7ff faab 	bl	80057e8 <quorem>
 8006292:	4649      	mov	r1, r9
 8006294:	220a      	movs	r2, #10
 8006296:	2300      	movs	r3, #0
 8006298:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800629c:	f80b 7005 	strb.w	r7, [fp, r5]
 80062a0:	3501      	adds	r5, #1
 80062a2:	4620      	mov	r0, r4
 80062a4:	4555      	cmp	r5, sl
 80062a6:	dbed      	blt.n	8006284 <_dtoa_r+0x950>
 80062a8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80062ac:	461d      	mov	r5, r3
 80062ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062b0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 80062b4:	2801      	cmp	r0, #1
 80062b6:	bfac      	ite	ge
 80062b8:	4483      	addge	fp, r0
 80062ba:	f10b 0b01 	addlt.w	fp, fp, #1
 80062be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062c0:	2201      	movs	r2, #1
 80062c2:	4620      	mov	r0, r4
 80062c4:	f001 f8e6 	bl	8007494 <__lshift>
 80062c8:	4631      	mov	r1, r6
 80062ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80062cc:	f001 f93e 	bl	800754c <__mcmp>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	f340 826f 	ble.w	80067b4 <_dtoa_r+0xe80>
 80062d6:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 80062da:	9908      	ldr	r1, [sp, #32]
 80062dc:	e005      	b.n	80062ea <_dtoa_r+0x9b6>
 80062de:	428b      	cmp	r3, r1
 80062e0:	f000 8228 	beq.w	8006734 <_dtoa_r+0xe00>
 80062e4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80062e8:	469b      	mov	fp, r3
 80062ea:	2a39      	cmp	r2, #57	; 0x39
 80062ec:	f10b 33ff 	add.w	r3, fp, #4294967295
 80062f0:	d0f5      	beq.n	80062de <_dtoa_r+0x9aa>
 80062f2:	3201      	adds	r2, #1
 80062f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062f8:	701a      	strb	r2, [r3, #0]
 80062fa:	f8cd b020 	str.w	fp, [sp, #32]
 80062fe:	e5b9      	b.n	8005e74 <_dtoa_r+0x540>
 8006300:	231c      	movs	r3, #28
 8006302:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8006306:	441d      	add	r5, r3
 8006308:	9806      	ldr	r0, [sp, #24]
 800630a:	449e      	add	lr, r3
 800630c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8006310:	4418      	add	r0, r3
 8006312:	9006      	str	r0, [sp, #24]
 8006314:	e56f      	b.n	8005df6 <_dtoa_r+0x4c2>
 8006316:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800631a:	f04f 0802 	mov.w	r8, #2
 800631e:	e67b      	b.n	8006018 <_dtoa_r+0x6e4>
 8006320:	4629      	mov	r1, r5
 8006322:	4620      	mov	r0, r4
 8006324:	f000 feb8 	bl	8007098 <_Bfree>
 8006328:	e5b0      	b.n	8005e8c <_dtoa_r+0x558>
 800632a:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800632c:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8006330:	e433      	b.n	8005b9a <_dtoa_r+0x266>
 8006332:	9e04      	ldr	r6, [sp, #16]
 8006334:	4275      	negs	r5, r6
 8006336:	2d00      	cmp	r5, #0
 8006338:	f000 819d 	beq.w	8006676 <_dtoa_r+0xd42>
 800633c:	f005 020f 	and.w	r2, r5, #15
 8006340:	f24a 4338 	movw	r3, #42040	; 0xa438
 8006344:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006348:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800634c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006354:	f003 f9ee 	bl	8009734 <__aeabi_dmul>
 8006358:	112d      	asrs	r5, r5, #4
 800635a:	4606      	mov	r6, r0
 800635c:	460f      	mov	r7, r1
 800635e:	f000 8297 	beq.w	8006890 <_dtoa_r+0xf5c>
 8006362:	f24a 5928 	movw	r9, #42280	; 0xa528
 8006366:	f04f 0802 	mov.w	r8, #2
 800636a:	f6c0 0900 	movt	r9, #2048	; 0x800
 800636e:	07eb      	lsls	r3, r5, #31
 8006370:	4630      	mov	r0, r6
 8006372:	4639      	mov	r1, r7
 8006374:	d507      	bpl.n	8006386 <_dtoa_r+0xa52>
 8006376:	e9d9 2300 	ldrd	r2, r3, [r9]
 800637a:	f108 0801 	add.w	r8, r8, #1
 800637e:	f003 f9d9 	bl	8009734 <__aeabi_dmul>
 8006382:	4606      	mov	r6, r0
 8006384:	460f      	mov	r7, r1
 8006386:	106d      	asrs	r5, r5, #1
 8006388:	f109 0908 	add.w	r9, r9, #8
 800638c:	d1ef      	bne.n	800636e <_dtoa_r+0xa3a>
 800638e:	e660      	b.n	8006052 <_dtoa_r+0x71e>
 8006390:	2600      	movs	r6, #0
 8006392:	46b0      	mov	r8, r6
 8006394:	e562      	b.n	8005e5c <_dtoa_r+0x528>
 8006396:	f10c 3bff 	add.w	fp, ip, #4294967295
 800639a:	f24a 4138 	movw	r1, #42040	; 0xa438
 800639e:	f6c0 0100 	movt	r1, #2048	; 0x800
 80063a2:	9808      	ldr	r0, [sp, #32]
 80063a4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80063a8:	4642      	mov	r2, r8
 80063aa:	464b      	mov	r3, r9
 80063ac:	f100 0a01 	add.w	sl, r0, #1
 80063b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063b4:	f8cd c008 	str.w	ip, [sp, #8]
 80063b8:	f003 f9bc 	bl	8009734 <__aeabi_dmul>
 80063bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063c0:	4639      	mov	r1, r7
 80063c2:	4630      	mov	r0, r6
 80063c4:	f003 fc50 	bl	8009c68 <__aeabi_d2iz>
 80063c8:	4605      	mov	r5, r0
 80063ca:	f003 f94d 	bl	8009668 <__aeabi_i2d>
 80063ce:	3530      	adds	r5, #48	; 0x30
 80063d0:	4602      	mov	r2, r0
 80063d2:	460b      	mov	r3, r1
 80063d4:	4630      	mov	r0, r6
 80063d6:	4639      	mov	r1, r7
 80063d8:	f002 fff8 	bl	80093cc <__aeabi_dsub>
 80063dc:	460f      	mov	r7, r1
 80063de:	9908      	ldr	r1, [sp, #32]
 80063e0:	4606      	mov	r6, r0
 80063e2:	700d      	strb	r5, [r1, #0]
 80063e4:	f8dd c008 	ldr.w	ip, [sp, #8]
 80063e8:	f1bc 0f01 	cmp.w	ip, #1
 80063ec:	d022      	beq.n	8006434 <_dtoa_r+0xb00>
 80063ee:	9a08      	ldr	r2, [sp, #32]
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f102 39ff 	add.w	r9, r2, #4294967295
 80063f8:	4615      	mov	r5, r2
 80063fa:	44e1      	add	r9, ip
 80063fc:	2300      	movs	r3, #0
 80063fe:	2200      	movs	r2, #0
 8006400:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006404:	f003 f996 	bl	8009734 <__aeabi_dmul>
 8006408:	460f      	mov	r7, r1
 800640a:	4606      	mov	r6, r0
 800640c:	f003 fc2c 	bl	8009c68 <__aeabi_d2iz>
 8006410:	4680      	mov	r8, r0
 8006412:	f003 f929 	bl	8009668 <__aeabi_i2d>
 8006416:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	4630      	mov	r0, r6
 8006420:	4639      	mov	r1, r7
 8006422:	f002 ffd3 	bl	80093cc <__aeabi_dsub>
 8006426:	f805 8f01 	strb.w	r8, [r5, #1]!
 800642a:	454d      	cmp	r5, r9
 800642c:	d1e6      	bne.n	80063fc <_dtoa_r+0xac8>
 800642e:	4606      	mov	r6, r0
 8006430:	460f      	mov	r7, r1
 8006432:	44da      	add	sl, fp
 8006434:	2300      	movs	r3, #0
 8006436:	2200      	movs	r2, #0
 8006438:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800643c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006440:	f002 ffc6 	bl	80093d0 <__adddf3>
 8006444:	4632      	mov	r2, r6
 8006446:	463b      	mov	r3, r7
 8006448:	f003 fbe6 	bl	8009c18 <__aeabi_dcmplt>
 800644c:	2800      	cmp	r0, #0
 800644e:	f000 8154 	beq.w	80066fa <_dtoa_r+0xdc6>
 8006452:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006456:	4652      	mov	r2, sl
 8006458:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 800645c:	f8cd a020 	str.w	sl, [sp, #32]
 8006460:	e459      	b.n	8005d16 <_dtoa_r+0x3e2>
 8006462:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006464:	4631      	mov	r1, r6
 8006466:	f001 f871 	bl	800754c <__mcmp>
 800646a:	2800      	cmp	r0, #0
 800646c:	f6bf acd8 	bge.w	8005e20 <_dtoa_r+0x4ec>
 8006470:	f8dd e010 	ldr.w	lr, [sp, #16]
 8006474:	4620      	mov	r0, r4
 8006476:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006478:	220a      	movs	r2, #10
 800647a:	2300      	movs	r3, #0
 800647c:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006480:	f8cd e010 	str.w	lr, [sp, #16]
 8006484:	f000 fe24 	bl	80070d0 <__multadd>
 8006488:	900b      	str	r0, [sp, #44]	; 0x2c
 800648a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800648c:	2800      	cmp	r0, #0
 800648e:	d141      	bne.n	8006514 <_dtoa_r+0xbe0>
 8006490:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006492:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006494:	2900      	cmp	r1, #0
 8006496:	dc03      	bgt.n	80064a0 <_dtoa_r+0xb6c>
 8006498:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800649a:	2a02      	cmp	r2, #2
 800649c:	f300 8207 	bgt.w	80068ae <_dtoa_r+0xf7a>
 80064a0:	9309      	str	r3, [sp, #36]	; 0x24
 80064a2:	e6e7      	b.n	8006274 <_dtoa_r+0x940>
 80064a4:	6933      	ldr	r3, [r6, #16]
 80064a6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80064aa:	6918      	ldr	r0, [r3, #16]
 80064ac:	f000 fea2 	bl	80071f4 <__hi0bits>
 80064b0:	f1c0 0020 	rsb	r0, r0, #32
 80064b4:	e48b      	b.n	8005dce <_dtoa_r+0x49a>
 80064b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80064b8:	2e00      	cmp	r6, #0
 80064ba:	f040 818b 	bne.w	80067d4 <_dtoa_r+0xea0>
 80064be:	2300      	movs	r3, #0
 80064c0:	2200      	movs	r2, #0
 80064c2:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80064c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064ca:	f003 f933 	bl	8009734 <__aeabi_dmul>
 80064ce:	4652      	mov	r2, sl
 80064d0:	465b      	mov	r3, fp
 80064d2:	f003 fbb5 	bl	8009c40 <__aeabi_dcmpge>
 80064d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80064d8:	46b0      	mov	r8, r6
 80064da:	2800      	cmp	r0, #0
 80064dc:	f47f aebf 	bne.w	800625e <_dtoa_r+0x92a>
 80064e0:	e4bc      	b.n	8005e5c <_dtoa_r+0x528>
 80064e2:	f1ba 0f00 	cmp.w	sl, #0
 80064e6:	f47f ac6c 	bne.w	8005dc2 <_dtoa_r+0x48e>
 80064ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064ee:	4657      	mov	r7, sl
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f47f ac67 	bne.w	8005dc4 <_dtoa_r+0x490>
 80064f6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80064fa:	0d3f      	lsrs	r7, r7, #20
 80064fc:	053f      	lsls	r7, r7, #20
 80064fe:	2f00      	cmp	r7, #0
 8006500:	f43f ac60 	beq.w	8005dc4 <_dtoa_r+0x490>
 8006504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006506:	2701      	movs	r7, #1
 8006508:	9b06      	ldr	r3, [sp, #24]
 800650a:	3201      	adds	r2, #1
 800650c:	920a      	str	r2, [sp, #40]	; 0x28
 800650e:	3301      	adds	r3, #1
 8006510:	9306      	str	r3, [sp, #24]
 8006512:	e457      	b.n	8005dc4 <_dtoa_r+0x490>
 8006514:	2300      	movs	r3, #0
 8006516:	4641      	mov	r1, r8
 8006518:	220a      	movs	r2, #10
 800651a:	4620      	mov	r0, r4
 800651c:	f000 fdd8 	bl	80070d0 <__multadd>
 8006520:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006522:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006524:	2a00      	cmp	r2, #0
 8006526:	bfcc      	ite	gt
 8006528:	2300      	movgt	r3, #0
 800652a:	2301      	movle	r3, #1
 800652c:	2902      	cmp	r1, #2
 800652e:	bfd8      	it	le
 8006530:	2300      	movle	r3, #0
 8006532:	4680      	mov	r8, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	f040 81b6 	bne.w	80068a6 <_dtoa_r+0xf72>
 800653a:	9209      	str	r2, [sp, #36]	; 0x24
 800653c:	2d00      	cmp	r5, #0
 800653e:	dd05      	ble.n	800654c <_dtoa_r+0xc18>
 8006540:	4641      	mov	r1, r8
 8006542:	462a      	mov	r2, r5
 8006544:	4620      	mov	r0, r4
 8006546:	f000 ffa5 	bl	8007494 <__lshift>
 800654a:	4680      	mov	r8, r0
 800654c:	46c4      	mov	ip, r8
 800654e:	2f00      	cmp	r7, #0
 8006550:	f040 8153 	bne.w	80067fa <_dtoa_r+0xec6>
 8006554:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006556:	f00a 0301 	and.w	r3, sl, #1
 800655a:	9a08      	ldr	r2, [sp, #32]
 800655c:	4637      	mov	r7, r6
 800655e:	9808      	ldr	r0, [sp, #32]
 8006560:	46e1      	mov	r9, ip
 8006562:	440a      	add	r2, r1
 8006564:	9309      	str	r3, [sp, #36]	; 0x24
 8006566:	920a      	str	r2, [sp, #40]	; 0x28
 8006568:	1c45      	adds	r5, r0, #1
 800656a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800656c:	e00a      	b.n	8006584 <_dtoa_r+0xc50>
 800656e:	f000 fdaf 	bl	80070d0 <__multadd>
 8006572:	4649      	mov	r1, r9
 8006574:	220a      	movs	r2, #10
 8006576:	2300      	movs	r3, #0
 8006578:	4680      	mov	r8, r0
 800657a:	4620      	mov	r0, r4
 800657c:	f000 fda8 	bl	80070d0 <__multadd>
 8006580:	4681      	mov	r9, r0
 8006582:	3501      	adds	r5, #1
 8006584:	4639      	mov	r1, r7
 8006586:	4630      	mov	r0, r6
 8006588:	f7ff f92e 	bl	80057e8 <quorem>
 800658c:	4641      	mov	r1, r8
 800658e:	4682      	mov	sl, r0
 8006590:	4630      	mov	r0, r6
 8006592:	f000 ffdb 	bl	800754c <__mcmp>
 8006596:	464a      	mov	r2, r9
 8006598:	4639      	mov	r1, r7
 800659a:	4683      	mov	fp, r0
 800659c:	4620      	mov	r0, r4
 800659e:	f000 fff7 	bl	8007590 <__mdiff>
 80065a2:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 80065a6:	9205      	str	r2, [sp, #20]
 80065a8:	f105 3eff 	add.w	lr, r5, #4294967295
 80065ac:	f8cd e018 	str.w	lr, [sp, #24]
 80065b0:	68c2      	ldr	r2, [r0, #12]
 80065b2:	4603      	mov	r3, r0
 80065b4:	2a00      	cmp	r2, #0
 80065b6:	d13e      	bne.n	8006636 <_dtoa_r+0xd02>
 80065b8:	4619      	mov	r1, r3
 80065ba:	4630      	mov	r0, r6
 80065bc:	9302      	str	r3, [sp, #8]
 80065be:	f000 ffc5 	bl	800754c <__mcmp>
 80065c2:	9b02      	ldr	r3, [sp, #8]
 80065c4:	4602      	mov	r2, r0
 80065c6:	4620      	mov	r0, r4
 80065c8:	4619      	mov	r1, r3
 80065ca:	9202      	str	r2, [sp, #8]
 80065cc:	f000 fd64 	bl	8007098 <_Bfree>
 80065d0:	9a02      	ldr	r2, [sp, #8]
 80065d2:	9824      	ldr	r0, [sp, #144]	; 0x90
 80065d4:	4310      	orrs	r0, r2
 80065d6:	d103      	bne.n	80065e0 <_dtoa_r+0xcac>
 80065d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065da:	2900      	cmp	r1, #0
 80065dc:	f000 814a 	beq.w	8006874 <_dtoa_r+0xf40>
 80065e0:	f1bb 0f00 	cmp.w	fp, #0
 80065e4:	f2c0 80c3 	blt.w	800676e <_dtoa_r+0xe3a>
 80065e8:	9924      	ldr	r1, [sp, #144]	; 0x90
 80065ea:	ea5b 0101 	orrs.w	r1, fp, r1
 80065ee:	d103      	bne.n	80065f8 <_dtoa_r+0xcc4>
 80065f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 80bb 	beq.w	800676e <_dtoa_r+0xe3a>
 80065f8:	2a00      	cmp	r2, #0
 80065fa:	f300 811b 	bgt.w	8006834 <_dtoa_r+0xf00>
 80065fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006600:	46ab      	mov	fp, r5
 8006602:	9a05      	ldr	r2, [sp, #20]
 8006604:	429d      	cmp	r5, r3
 8006606:	f805 2c01 	strb.w	r2, [r5, #-1]
 800660a:	f000 8124 	beq.w	8006856 <_dtoa_r+0xf22>
 800660e:	4631      	mov	r1, r6
 8006610:	220a      	movs	r2, #10
 8006612:	2300      	movs	r3, #0
 8006614:	4620      	mov	r0, r4
 8006616:	f000 fd5b 	bl	80070d0 <__multadd>
 800661a:	45c8      	cmp	r8, r9
 800661c:	4641      	mov	r1, r8
 800661e:	f04f 020a 	mov.w	r2, #10
 8006622:	f04f 0300 	mov.w	r3, #0
 8006626:	4606      	mov	r6, r0
 8006628:	4620      	mov	r0, r4
 800662a:	d1a0      	bne.n	800656e <_dtoa_r+0xc3a>
 800662c:	f000 fd50 	bl	80070d0 <__multadd>
 8006630:	4680      	mov	r8, r0
 8006632:	4681      	mov	r9, r0
 8006634:	e7a5      	b.n	8006582 <_dtoa_r+0xc4e>
 8006636:	2201      	movs	r2, #1
 8006638:	e7c5      	b.n	80065c6 <_dtoa_r+0xc92>
 800663a:	2601      	movs	r6, #1
 800663c:	960d      	str	r6, [sp, #52]	; 0x34
 800663e:	e49a      	b.n	8005f76 <_dtoa_r+0x642>
 8006640:	2e0e      	cmp	r6, #14
 8006642:	bf8c      	ite	hi
 8006644:	2200      	movhi	r2, #0
 8006646:	2201      	movls	r2, #1
 8006648:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800664a:	2300      	movs	r3, #0
 800664c:	4015      	ands	r5, r2
 800664e:	4619      	mov	r1, r3
 8006650:	6073      	str	r3, [r6, #4]
 8006652:	e4b3      	b.n	8005fbc <_dtoa_r+0x688>
 8006654:	2201      	movs	r2, #1
 8006656:	9225      	str	r2, [sp, #148]	; 0x94
 8006658:	9214      	str	r2, [sp, #80]	; 0x50
 800665a:	9209      	str	r2, [sp, #36]	; 0x24
 800665c:	e7f4      	b.n	8006648 <_dtoa_r+0xd14>
 800665e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006660:	4620      	mov	r0, r4
 8006662:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006664:	f000 feba 	bl	80073dc <__pow5mult>
 8006668:	900b      	str	r0, [sp, #44]	; 0x2c
 800666a:	f7ff bb98 	b.w	8005d9e <_dtoa_r+0x46a>
 800666e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006672:	9508      	str	r5, [sp, #32]
 8006674:	e40e      	b.n	8005e94 <_dtoa_r+0x560>
 8006676:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800667a:	f04f 0802 	mov.w	r8, #2
 800667e:	e4e8      	b.n	8006052 <_dtoa_r+0x71e>
 8006680:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006682:	2130      	movs	r1, #48	; 0x30
 8006684:	9208      	str	r2, [sp, #32]
 8006686:	2231      	movs	r2, #49	; 0x31
 8006688:	3601      	adds	r6, #1
 800668a:	f889 1000 	strb.w	r1, [r9]
 800668e:	9604      	str	r6, [sp, #16]
 8006690:	701a      	strb	r2, [r3, #0]
 8006692:	f7ff bbff 	b.w	8005e94 <_dtoa_r+0x560>
 8006696:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006698:	2900      	cmp	r1, #0
 800669a:	f43f adb4 	beq.w	8006206 <_dtoa_r+0x8d2>
 800669e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80066a0:	2a00      	cmp	r2, #0
 80066a2:	f77f ae43 	ble.w	800632c <_dtoa_r+0x9f8>
 80066a6:	2300      	movs	r3, #0
 80066a8:	2200      	movs	r2, #0
 80066aa:	4630      	mov	r0, r6
 80066ac:	4639      	mov	r1, r7
 80066ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80066b2:	f003 f83f 	bl	8009734 <__aeabi_dmul>
 80066b6:	9b04      	ldr	r3, [sp, #16]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	9316      	str	r3, [sp, #88]	; 0x58
 80066bc:	4606      	mov	r6, r0
 80066be:	f108 0001 	add.w	r0, r8, #1
 80066c2:	460f      	mov	r7, r1
 80066c4:	f002 ffd0 	bl	8009668 <__aeabi_i2d>
 80066c8:	4602      	mov	r2, r0
 80066ca:	460b      	mov	r3, r1
 80066cc:	4630      	mov	r0, r6
 80066ce:	4639      	mov	r1, r7
 80066d0:	f003 f830 	bl	8009734 <__aeabi_dmul>
 80066d4:	2300      	movs	r3, #0
 80066d6:	2200      	movs	r2, #0
 80066d8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80066dc:	f002 fe78 	bl	80093d0 <__adddf3>
 80066e0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 80066e4:	4680      	mov	r8, r0
 80066e6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80066ea:	e4d7      	b.n	800609c <_dtoa_r+0x768>
 80066ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066ee:	4620      	mov	r0, r4
 80066f0:	f000 fe74 	bl	80073dc <__pow5mult>
 80066f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80066f6:	f7ff bb52 	b.w	8005d9e <_dtoa_r+0x46a>
 80066fa:	2100      	movs	r1, #0
 80066fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006700:	2000      	movs	r0, #0
 8006702:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006706:	f002 fe61 	bl	80093cc <__aeabi_dsub>
 800670a:	4632      	mov	r2, r6
 800670c:	463b      	mov	r3, r7
 800670e:	f003 faa1 	bl	8009c54 <__aeabi_dcmpgt>
 8006712:	2800      	cmp	r0, #0
 8006714:	f43f ae0a 	beq.w	800632c <_dtoa_r+0x9f8>
 8006718:	4653      	mov	r3, sl
 800671a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800671e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006722:	2a30      	cmp	r2, #48	; 0x30
 8006724:	d0f8      	beq.n	8006718 <_dtoa_r+0xde4>
 8006726:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800672c:	9308      	str	r3, [sp, #32]
 800672e:	9604      	str	r6, [sp, #16]
 8006730:	f7ff bbb0 	b.w	8005e94 <_dtoa_r+0x560>
 8006734:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006738:	2331      	movs	r3, #49	; 0x31
 800673a:	9904      	ldr	r1, [sp, #16]
 800673c:	f8cd b020 	str.w	fp, [sp, #32]
 8006740:	3101      	adds	r1, #1
 8006742:	f889 3000 	strb.w	r3, [r9]
 8006746:	9104      	str	r1, [sp, #16]
 8006748:	f7ff bb94 	b.w	8005e74 <_dtoa_r+0x540>
 800674c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800674e:	2e00      	cmp	r6, #0
 8006750:	d069      	beq.n	8006826 <_dtoa_r+0xef2>
 8006752:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006756:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006758:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800675a:	f7ff bbfc 	b.w	8005f56 <_dtoa_r+0x622>
 800675e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8006760:	464d      	mov	r5, r9
 8006762:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006766:	462a      	mov	r2, r5
 8006768:	9508      	str	r5, [sp, #32]
 800676a:	f7ff bad4 	b.w	8005d16 <_dtoa_r+0x3e2>
 800676e:	2a00      	cmp	r2, #0
 8006770:	960b      	str	r6, [sp, #44]	; 0x2c
 8006772:	46cc      	mov	ip, r9
 8006774:	463e      	mov	r6, r7
 8006776:	9f05      	ldr	r7, [sp, #20]
 8006778:	dd12      	ble.n	80067a0 <_dtoa_r+0xe6c>
 800677a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800677c:	2201      	movs	r2, #1
 800677e:	4620      	mov	r0, r4
 8006780:	f8cd 9008 	str.w	r9, [sp, #8]
 8006784:	f000 fe86 	bl	8007494 <__lshift>
 8006788:	4631      	mov	r1, r6
 800678a:	900b      	str	r0, [sp, #44]	; 0x2c
 800678c:	f000 fede 	bl	800754c <__mcmp>
 8006790:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006794:	2800      	cmp	r0, #0
 8006796:	dd77      	ble.n	8006888 <_dtoa_r+0xf54>
 8006798:	2f39      	cmp	r7, #57	; 0x39
 800679a:	d062      	beq.n	8006862 <_dtoa_r+0xf2e>
 800679c:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 80067a0:	9b06      	ldr	r3, [sp, #24]
 80067a2:	4645      	mov	r5, r8
 80067a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067a8:	46e0      	mov	r8, ip
 80067aa:	1c58      	adds	r0, r3, #1
 80067ac:	701f      	strb	r7, [r3, #0]
 80067ae:	9008      	str	r0, [sp, #32]
 80067b0:	f7ff bb60 	b.w	8005e74 <_dtoa_r+0x540>
 80067b4:	d102      	bne.n	80067bc <_dtoa_r+0xe88>
 80067b6:	07fb      	lsls	r3, r7, #31
 80067b8:	f53f ad8d 	bmi.w	80062d6 <_dtoa_r+0x9a2>
 80067bc:	465b      	mov	r3, fp
 80067be:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067c2:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80067c6:	2a30      	cmp	r2, #48	; 0x30
 80067c8:	d0f8      	beq.n	80067bc <_dtoa_r+0xe88>
 80067ca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067ce:	9308      	str	r3, [sp, #32]
 80067d0:	f7ff bb50 	b.w	8005e74 <_dtoa_r+0x540>
 80067d4:	2600      	movs	r6, #0
 80067d6:	e541      	b.n	800625c <_dtoa_r+0x928>
 80067d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067dc:	4632      	mov	r2, r6
 80067de:	463b      	mov	r3, r7
 80067e0:	f003 fa10 	bl	8009c04 <__aeabi_dcmpeq>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	f43f af42 	beq.w	800666e <_dtoa_r+0xd3a>
 80067ea:	f018 0f01 	tst.w	r8, #1
 80067ee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067f2:	f43f af3e 	beq.w	8006672 <_dtoa_r+0xd3e>
 80067f6:	f7ff ba81 	b.w	8005cfc <_dtoa_r+0x3c8>
 80067fa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 fc14 	bl	800702c <_Balloc>
 8006804:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006808:	f108 010c 	add.w	r1, r8, #12
 800680c:	1c9a      	adds	r2, r3, #2
 800680e:	0092      	lsls	r2, r2, #2
 8006810:	4605      	mov	r5, r0
 8006812:	300c      	adds	r0, #12
 8006814:	f000 fbb2 	bl	8006f7c <memcpy>
 8006818:	4620      	mov	r0, r4
 800681a:	4629      	mov	r1, r5
 800681c:	2201      	movs	r2, #1
 800681e:	f000 fe39 	bl	8007494 <__lshift>
 8006822:	4684      	mov	ip, r0
 8006824:	e696      	b.n	8006554 <_dtoa_r+0xc20>
 8006826:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006828:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800682a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800682c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006830:	f7ff bb91 	b.w	8005f56 <_dtoa_r+0x622>
 8006834:	960b      	str	r6, [sp, #44]	; 0x2c
 8006836:	463e      	mov	r6, r7
 8006838:	9f05      	ldr	r7, [sp, #20]
 800683a:	46cc      	mov	ip, r9
 800683c:	2f39      	cmp	r7, #57	; 0x39
 800683e:	d010      	beq.n	8006862 <_dtoa_r+0xf2e>
 8006840:	9b06      	ldr	r3, [sp, #24]
 8006842:	3701      	adds	r7, #1
 8006844:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006848:	4645      	mov	r5, r8
 800684a:	1c58      	adds	r0, r3, #1
 800684c:	46e0      	mov	r8, ip
 800684e:	701f      	strb	r7, [r3, #0]
 8006850:	9008      	str	r0, [sp, #32]
 8006852:	f7ff bb0f 	b.w	8005e74 <_dtoa_r+0x540>
 8006856:	960b      	str	r6, [sp, #44]	; 0x2c
 8006858:	4645      	mov	r5, r8
 800685a:	463e      	mov	r6, r7
 800685c:	46c8      	mov	r8, r9
 800685e:	9f05      	ldr	r7, [sp, #20]
 8006860:	e52d      	b.n	80062be <_dtoa_r+0x98a>
 8006862:	9b06      	ldr	r3, [sp, #24]
 8006864:	2239      	movs	r2, #57	; 0x39
 8006866:	4645      	mov	r5, r8
 8006868:	9908      	ldr	r1, [sp, #32]
 800686a:	46e0      	mov	r8, ip
 800686c:	f103 0b01 	add.w	fp, r3, #1
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	e53a      	b.n	80062ea <_dtoa_r+0x9b6>
 8006874:	960b      	str	r6, [sp, #44]	; 0x2c
 8006876:	463e      	mov	r6, r7
 8006878:	9f05      	ldr	r7, [sp, #20]
 800687a:	46cc      	mov	ip, r9
 800687c:	2f39      	cmp	r7, #57	; 0x39
 800687e:	d0f0      	beq.n	8006862 <_dtoa_r+0xf2e>
 8006880:	f1bb 0f00 	cmp.w	fp, #0
 8006884:	dc8a      	bgt.n	800679c <_dtoa_r+0xe68>
 8006886:	e78b      	b.n	80067a0 <_dtoa_r+0xe6c>
 8006888:	d18a      	bne.n	80067a0 <_dtoa_r+0xe6c>
 800688a:	07fa      	lsls	r2, r7, #31
 800688c:	d588      	bpl.n	80067a0 <_dtoa_r+0xe6c>
 800688e:	e783      	b.n	8006798 <_dtoa_r+0xe64>
 8006890:	f04f 0802 	mov.w	r8, #2
 8006894:	f7ff bbdd 	b.w	8006052 <_dtoa_r+0x71e>
 8006898:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800689a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800689e:	9508      	str	r5, [sp, #32]
 80068a0:	9604      	str	r6, [sp, #16]
 80068a2:	f7ff baf7 	b.w	8005e94 <_dtoa_r+0x560>
 80068a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80068a8:	9209      	str	r2, [sp, #36]	; 0x24
 80068aa:	f7ff bac5 	b.w	8005e38 <_dtoa_r+0x504>
 80068ae:	9309      	str	r3, [sp, #36]	; 0x24
 80068b0:	f7ff bac2 	b.w	8005e38 <_dtoa_r+0x504>
 80068b4:	f43f aa9f 	beq.w	8005df6 <_dtoa_r+0x4c2>
 80068b8:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80068bc:	e521      	b.n	8006302 <_dtoa_r+0x9ce>
 80068be:	bf00      	nop

080068c0 <_setlocale_r>:
 80068c0:	b510      	push	{r4, lr}
 80068c2:	4614      	mov	r4, r2
 80068c4:	b13a      	cbz	r2, 80068d6 <_setlocale_r+0x16>
 80068c6:	f64a 21b4 	movw	r1, #43700	; 0xaab4
 80068ca:	4610      	mov	r0, r2
 80068cc:	f6c0 0100 	movt	r1, #2048	; 0x800
 80068d0:	f001 f884 	bl	80079dc <strcmp>
 80068d4:	b920      	cbnz	r0, 80068e0 <_setlocale_r+0x20>
 80068d6:	f64a 205c 	movw	r0, #43612	; 0xaa5c
 80068da:	f6c0 0000 	movt	r0, #2048	; 0x800
 80068de:	bd10      	pop	{r4, pc}
 80068e0:	f64a 215c 	movw	r1, #43612	; 0xaa5c
 80068e4:	4620      	mov	r0, r4
 80068e6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80068ea:	f001 f877 	bl	80079dc <strcmp>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	d0f1      	beq.n	80068d6 <_setlocale_r+0x16>
 80068f2:	f64a 0130 	movw	r1, #43056	; 0xa830
 80068f6:	4620      	mov	r0, r4
 80068f8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80068fc:	f001 f86e 	bl	80079dc <strcmp>
 8006900:	f64a 235c 	movw	r3, #43612	; 0xaa5c
 8006904:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006908:	2800      	cmp	r0, #0
 800690a:	bf0c      	ite	eq
 800690c:	4618      	moveq	r0, r3
 800690e:	2000      	movne	r0, #0
 8006910:	bd10      	pop	{r4, pc}
 8006912:	bf00      	nop

08006914 <__locale_charset>:
 8006914:	f240 00fc 	movw	r0, #252	; 0xfc
 8006918:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop

08006920 <__locale_mb_cur_max>:
 8006920:	f240 03fc 	movw	r3, #252	; 0xfc
 8006924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006928:	6a18      	ldr	r0, [r3, #32]
 800692a:	4770      	bx	lr

0800692c <__locale_msgcharset>:
 800692c:	4800      	ldr	r0, [pc, #0]	; (8006930 <__locale_msgcharset+0x4>)
 800692e:	4770      	bx	lr
 8006930:	20000120 	andcs	r0, r0, r0, lsr #2

08006934 <__locale_cjk_lang>:
 8006934:	2000      	movs	r0, #0
 8006936:	4770      	bx	lr

08006938 <_localeconv_r>:
 8006938:	4800      	ldr	r0, [pc, #0]	; (800693c <_localeconv_r+0x4>)
 800693a:	4770      	bx	lr
 800693c:	20000140 	andcs	r0, r0, r0, asr #2

08006940 <setlocale>:
 8006940:	f240 0308 	movw	r3, #8
 8006944:	460a      	mov	r2, r1
 8006946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800694a:	4601      	mov	r1, r0
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	f7ff bfb7 	b.w	80068c0 <_setlocale_r>
 8006952:	bf00      	nop

08006954 <localeconv>:
 8006954:	4800      	ldr	r0, [pc, #0]	; (8006958 <localeconv+0x4>)
 8006956:	4770      	bx	lr
 8006958:	20000140 	andcs	r0, r0, r0, asr #2

0800695c <malloc>:
 800695c:	f240 0308 	movw	r3, #8
 8006960:	4601      	mov	r1, r0
 8006962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006966:	6818      	ldr	r0, [r3, #0]
 8006968:	f000 b808 	b.w	800697c <_malloc_r>

0800696c <free>:
 800696c:	f240 0308 	movw	r3, #8
 8006970:	4601      	mov	r1, r0
 8006972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	f001 bff2 	b.w	8008960 <_free_r>

0800697c <_malloc_r>:
 800697c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006980:	f101 040b 	add.w	r4, r1, #11
 8006984:	2c16      	cmp	r4, #22
 8006986:	b083      	sub	sp, #12
 8006988:	bf8e      	itee	hi
 800698a:	f024 0407 	bichi.w	r4, r4, #7
 800698e:	2300      	movls	r3, #0
 8006990:	2410      	movls	r4, #16
 8006992:	4607      	mov	r7, r0
 8006994:	bf88      	it	hi
 8006996:	0fe3      	lsrhi	r3, r4, #31
 8006998:	428c      	cmp	r4, r1
 800699a:	bf2c      	ite	cs
 800699c:	4619      	movcs	r1, r3
 800699e:	f043 0101 	orrcc.w	r1, r3, #1
 80069a2:	2900      	cmp	r1, #0
 80069a4:	f040 80ba 	bne.w	8006b1c <_malloc_r+0x1a0>
 80069a8:	f000 fb3c 	bl	8007024 <__malloc_lock>
 80069ac:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80069b0:	d220      	bcs.n	80069f4 <_malloc_r+0x78>
 80069b2:	f240 1678 	movw	r6, #376	; 0x178
 80069b6:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80069ba:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80069be:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 80069c2:	68d3      	ldr	r3, [r2, #12]
 80069c4:	4293      	cmp	r3, r2
 80069c6:	f000 81f7 	beq.w	8006db8 <_malloc_r+0x43c>
 80069ca:	6859      	ldr	r1, [r3, #4]
 80069cc:	f103 0808 	add.w	r8, r3, #8
 80069d0:	68da      	ldr	r2, [r3, #12]
 80069d2:	4638      	mov	r0, r7
 80069d4:	f021 0403 	bic.w	r4, r1, #3
 80069d8:	6899      	ldr	r1, [r3, #8]
 80069da:	4423      	add	r3, r4
 80069dc:	685c      	ldr	r4, [r3, #4]
 80069de:	60ca      	str	r2, [r1, #12]
 80069e0:	f044 0401 	orr.w	r4, r4, #1
 80069e4:	6091      	str	r1, [r2, #8]
 80069e6:	605c      	str	r4, [r3, #4]
 80069e8:	f000 fb1e 	bl	8007028 <__malloc_unlock>
 80069ec:	4640      	mov	r0, r8
 80069ee:	b003      	add	sp, #12
 80069f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f4:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 80069f8:	bf04      	itt	eq
 80069fa:	257e      	moveq	r5, #126	; 0x7e
 80069fc:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006a00:	f040 8094 	bne.w	8006b2c <_malloc_r+0x1b0>
 8006a04:	f240 1678 	movw	r6, #376	; 0x178
 8006a08:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006a0c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006a10:	68eb      	ldr	r3, [r5, #12]
 8006a12:	429d      	cmp	r5, r3
 8006a14:	d106      	bne.n	8006a24 <_malloc_r+0xa8>
 8006a16:	e00d      	b.n	8006a34 <_malloc_r+0xb8>
 8006a18:	2a00      	cmp	r2, #0
 8006a1a:	f280 8164 	bge.w	8006ce6 <_malloc_r+0x36a>
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	429d      	cmp	r5, r3
 8006a22:	d007      	beq.n	8006a34 <_malloc_r+0xb8>
 8006a24:	6859      	ldr	r1, [r3, #4]
 8006a26:	f021 0103 	bic.w	r1, r1, #3
 8006a2a:	1b0a      	subs	r2, r1, r4
 8006a2c:	2a0f      	cmp	r2, #15
 8006a2e:	ddf3      	ble.n	8006a18 <_malloc_r+0x9c>
 8006a30:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a34:	f10c 0c01 	add.w	ip, ip, #1
 8006a38:	f240 1278 	movw	r2, #376	; 0x178
 8006a3c:	6933      	ldr	r3, [r6, #16]
 8006a3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006a42:	f102 0e08 	add.w	lr, r2, #8
 8006a46:	4573      	cmp	r3, lr
 8006a48:	bf08      	it	eq
 8006a4a:	6851      	ldreq	r1, [r2, #4]
 8006a4c:	d023      	beq.n	8006a96 <_malloc_r+0x11a>
 8006a4e:	6858      	ldr	r0, [r3, #4]
 8006a50:	f020 0003 	bic.w	r0, r0, #3
 8006a54:	1b01      	subs	r1, r0, r4
 8006a56:	290f      	cmp	r1, #15
 8006a58:	f300 8192 	bgt.w	8006d80 <_malloc_r+0x404>
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	f8c2 e014 	str.w	lr, [r2, #20]
 8006a62:	f8c2 e010 	str.w	lr, [r2, #16]
 8006a66:	da6c      	bge.n	8006b42 <_malloc_r+0x1c6>
 8006a68:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006a6c:	f080 8161 	bcs.w	8006d32 <_malloc_r+0x3b6>
 8006a70:	08c0      	lsrs	r0, r0, #3
 8006a72:	f04f 0801 	mov.w	r8, #1
 8006a76:	6851      	ldr	r1, [r2, #4]
 8006a78:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 8006a7c:	1080      	asrs	r0, r0, #2
 8006a7e:	fa08 f800 	lsl.w	r8, r8, r0
 8006a82:	ea48 0801 	orr.w	r8, r8, r1
 8006a86:	68a8      	ldr	r0, [r5, #8]
 8006a88:	4641      	mov	r1, r8
 8006a8a:	60dd      	str	r5, [r3, #12]
 8006a8c:	f8c2 8004 	str.w	r8, [r2, #4]
 8006a90:	6098      	str	r0, [r3, #8]
 8006a92:	60ab      	str	r3, [r5, #8]
 8006a94:	60c3      	str	r3, [r0, #12]
 8006a96:	2201      	movs	r2, #1
 8006a98:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	428b      	cmp	r3, r1
 8006aa2:	d85c      	bhi.n	8006b5e <_malloc_r+0x1e2>
 8006aa4:	4219      	tst	r1, r3
 8006aa6:	d10b      	bne.n	8006ac0 <_malloc_r+0x144>
 8006aa8:	4093      	lsls	r3, r2
 8006aaa:	f02c 0c03 	bic.w	ip, ip, #3
 8006aae:	4219      	tst	r1, r3
 8006ab0:	f10c 0c04 	add.w	ip, ip, #4
 8006ab4:	d104      	bne.n	8006ac0 <_malloc_r+0x144>
 8006ab6:	005b      	lsls	r3, r3, #1
 8006ab8:	f10c 0c04 	add.w	ip, ip, #4
 8006abc:	4219      	tst	r1, r3
 8006abe:	d0fa      	beq.n	8006ab6 <_malloc_r+0x13a>
 8006ac0:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006ac4:	46e1      	mov	r9, ip
 8006ac6:	4640      	mov	r0, r8
 8006ac8:	68c2      	ldr	r2, [r0, #12]
 8006aca:	4290      	cmp	r0, r2
 8006acc:	d107      	bne.n	8006ade <_malloc_r+0x162>
 8006ace:	e16b      	b.n	8006da8 <_malloc_r+0x42c>
 8006ad0:	2900      	cmp	r1, #0
 8006ad2:	f280 817b 	bge.w	8006dcc <_malloc_r+0x450>
 8006ad6:	68d2      	ldr	r2, [r2, #12]
 8006ad8:	4290      	cmp	r0, r2
 8006ada:	f000 8165 	beq.w	8006da8 <_malloc_r+0x42c>
 8006ade:	6855      	ldr	r5, [r2, #4]
 8006ae0:	f025 0503 	bic.w	r5, r5, #3
 8006ae4:	1b29      	subs	r1, r5, r4
 8006ae6:	290f      	cmp	r1, #15
 8006ae8:	ddf2      	ble.n	8006ad0 <_malloc_r+0x154>
 8006aea:	4690      	mov	r8, r2
 8006aec:	68d5      	ldr	r5, [r2, #12]
 8006aee:	4638      	mov	r0, r7
 8006af0:	1913      	adds	r3, r2, r4
 8006af2:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006af6:	f044 0c01 	orr.w	ip, r4, #1
 8006afa:	f041 0401 	orr.w	r4, r1, #1
 8006afe:	f8c2 c004 	str.w	ip, [r2, #4]
 8006b02:	60fd      	str	r5, [r7, #12]
 8006b04:	60af      	str	r7, [r5, #8]
 8006b06:	6173      	str	r3, [r6, #20]
 8006b08:	6133      	str	r3, [r6, #16]
 8006b0a:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006b0e:	f8c3 e008 	str.w	lr, [r3, #8]
 8006b12:	605c      	str	r4, [r3, #4]
 8006b14:	5059      	str	r1, [r3, r1]
 8006b16:	f000 fa87 	bl	8007028 <__malloc_unlock>
 8006b1a:	e767      	b.n	80069ec <_malloc_r+0x70>
 8006b1c:	f04f 0800 	mov.w	r8, #0
 8006b20:	230c      	movs	r3, #12
 8006b22:	6003      	str	r3, [r0, #0]
 8006b24:	4640      	mov	r0, r8
 8006b26:	b003      	add	sp, #12
 8006b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b2c:	f1bc 0f04 	cmp.w	ip, #4
 8006b30:	f200 80eb 	bhi.w	8006d0a <_malloc_r+0x38e>
 8006b34:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006b38:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006b3c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006b40:	e760      	b.n	8006a04 <_malloc_r+0x88>
 8006b42:	181a      	adds	r2, r3, r0
 8006b44:	f103 0808 	add.w	r8, r3, #8
 8006b48:	4638      	mov	r0, r7
 8006b4a:	6853      	ldr	r3, [r2, #4]
 8006b4c:	f043 0301 	orr.w	r3, r3, #1
 8006b50:	6053      	str	r3, [r2, #4]
 8006b52:	f000 fa69 	bl	8007028 <__malloc_unlock>
 8006b56:	4640      	mov	r0, r8
 8006b58:	b003      	add	sp, #12
 8006b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	68b5      	ldr	r5, [r6, #8]
 8006b60:	686b      	ldr	r3, [r5, #4]
 8006b62:	f023 0a03 	bic.w	sl, r3, #3
 8006b66:	4554      	cmp	r4, sl
 8006b68:	d804      	bhi.n	8006b74 <_malloc_r+0x1f8>
 8006b6a:	ebc4 030a 	rsb	r3, r4, sl
 8006b6e:	2b0f      	cmp	r3, #15
 8006b70:	f300 80a8 	bgt.w	8006cc4 <_malloc_r+0x348>
 8006b74:	f240 59b8 	movw	r9, #1464	; 0x5b8
 8006b78:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006b7c:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8006b80:	4638      	mov	r0, r7
 8006b82:	3101      	adds	r1, #1
 8006b84:	eb05 020a 	add.w	r2, r5, sl
 8006b88:	f8d9 3000 	ldr.w	r3, [r9]
 8006b8c:	9201      	str	r2, [sp, #4]
 8006b8e:	4423      	add	r3, r4
 8006b90:	bf17      	itett	ne
 8006b92:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006b96:	f103 0b10 	addeq.w	fp, r3, #16
 8006b9a:	330f      	addne	r3, #15
 8006b9c:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006ba0:	bf18      	it	ne
 8006ba2:	f023 0b0f 	bicne.w	fp, r3, #15
 8006ba6:	4659      	mov	r1, fp
 8006ba8:	f000 ff04 	bl	80079b4 <_sbrk_r>
 8006bac:	9a01      	ldr	r2, [sp, #4]
 8006bae:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	f000 8120 	beq.w	8006df8 <_malloc_r+0x47c>
 8006bb8:	4282      	cmp	r2, r0
 8006bba:	f200 811a 	bhi.w	8006df2 <_malloc_r+0x476>
 8006bbe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006bc2:	4542      	cmp	r2, r8
 8006bc4:	445b      	add	r3, fp
 8006bc6:	f8c9 3004 	str.w	r3, [r9, #4]
 8006bca:	f000 8165 	beq.w	8006e98 <_malloc_r+0x51c>
 8006bce:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006bd2:	f240 1078 	movw	r0, #376	; 0x178
 8006bd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006bda:	3101      	adds	r1, #1
 8006bdc:	bf17      	itett	ne
 8006bde:	ebc2 0208 	rsbne	r2, r2, r8
 8006be2:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006be6:	189b      	addne	r3, r3, r2
 8006be8:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006bec:	f018 0307 	ands.w	r3, r8, #7
 8006bf0:	4638      	mov	r0, r7
 8006bf2:	bf1f      	itttt	ne
 8006bf4:	f1c3 0208 	rsbne	r2, r3, #8
 8006bf8:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006bfc:	4490      	addne	r8, r2
 8006bfe:	f103 0208 	addne.w	r2, r3, #8
 8006c02:	eb08 030b 	add.w	r3, r8, fp
 8006c06:	bf08      	it	eq
 8006c08:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c10:	ebc3 0b02 	rsb	fp, r3, r2
 8006c14:	4659      	mov	r1, fp
 8006c16:	f000 fecd 	bl	80079b4 <_sbrk_r>
 8006c1a:	f240 52b8 	movw	r2, #1464	; 0x5b8
 8006c1e:	f8c6 8008 	str.w	r8, [r6, #8]
 8006c22:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c2c:	bf15      	itete	ne
 8006c2e:	ebc8 0100 	rsbne	r1, r8, r0
 8006c32:	2101      	moveq	r1, #1
 8006c34:	4459      	addne	r1, fp
 8006c36:	f04f 0b00 	moveq.w	fp, #0
 8006c3a:	bf18      	it	ne
 8006c3c:	f041 0101 	orrne.w	r1, r1, #1
 8006c40:	42b5      	cmp	r5, r6
 8006c42:	445b      	add	r3, fp
 8006c44:	f8c8 1004 	str.w	r1, [r8, #4]
 8006c48:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c4c:	d018      	beq.n	8006c80 <_malloc_r+0x304>
 8006c4e:	f1ba 0f0f 	cmp.w	sl, #15
 8006c52:	f240 8100 	bls.w	8006e56 <_malloc_r+0x4da>
 8006c56:	f1aa 000c 	sub.w	r0, sl, #12
 8006c5a:	6869      	ldr	r1, [r5, #4]
 8006c5c:	f020 0007 	bic.w	r0, r0, #7
 8006c60:	f04f 0c05 	mov.w	ip, #5
 8006c64:	eb05 0e00 	add.w	lr, r5, r0
 8006c68:	280f      	cmp	r0, #15
 8006c6a:	f001 0101 	and.w	r1, r1, #1
 8006c6e:	ea40 0101 	orr.w	r1, r0, r1
 8006c72:	6069      	str	r1, [r5, #4]
 8006c74:	f8ce c004 	str.w	ip, [lr, #4]
 8006c78:	f8ce c008 	str.w	ip, [lr, #8]
 8006c7c:	f200 8118 	bhi.w	8006eb0 <_malloc_r+0x534>
 8006c80:	f240 52b8 	movw	r2, #1464	; 0x5b8
 8006c84:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8006c88:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c8c:	68b5      	ldr	r5, [r6, #8]
 8006c8e:	428b      	cmp	r3, r1
 8006c90:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8006c94:	bf88      	it	hi
 8006c96:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006c98:	f240 52b8 	movw	r2, #1464	; 0x5b8
 8006c9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006ca0:	428b      	cmp	r3, r1
 8006ca2:	bf88      	it	hi
 8006ca4:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006ca6:	686a      	ldr	r2, [r5, #4]
 8006ca8:	f022 0203 	bic.w	r2, r2, #3
 8006cac:	4294      	cmp	r4, r2
 8006cae:	ebc4 0302 	rsb	r3, r4, r2
 8006cb2:	d801      	bhi.n	8006cb8 <_malloc_r+0x33c>
 8006cb4:	2b0f      	cmp	r3, #15
 8006cb6:	dc05      	bgt.n	8006cc4 <_malloc_r+0x348>
 8006cb8:	4638      	mov	r0, r7
 8006cba:	f04f 0800 	mov.w	r8, #0
 8006cbe:	f000 f9b3 	bl	8007028 <__malloc_unlock>
 8006cc2:	e693      	b.n	80069ec <_malloc_r+0x70>
 8006cc4:	192a      	adds	r2, r5, r4
 8006cc6:	f043 0301 	orr.w	r3, r3, #1
 8006cca:	4638      	mov	r0, r7
 8006ccc:	f044 0401 	orr.w	r4, r4, #1
 8006cd0:	606c      	str	r4, [r5, #4]
 8006cd2:	f105 0808 	add.w	r8, r5, #8
 8006cd6:	60b2      	str	r2, [r6, #8]
 8006cd8:	6053      	str	r3, [r2, #4]
 8006cda:	f000 f9a5 	bl	8007028 <__malloc_unlock>
 8006cde:	4640      	mov	r0, r8
 8006ce0:	b003      	add	sp, #12
 8006ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce6:	4419      	add	r1, r3
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	689c      	ldr	r4, [r3, #8]
 8006cec:	4638      	mov	r0, r7
 8006cee:	684d      	ldr	r5, [r1, #4]
 8006cf0:	f103 0808 	add.w	r8, r3, #8
 8006cf4:	60e2      	str	r2, [r4, #12]
 8006cf6:	f045 0501 	orr.w	r5, r5, #1
 8006cfa:	6094      	str	r4, [r2, #8]
 8006cfc:	604d      	str	r5, [r1, #4]
 8006cfe:	f000 f993 	bl	8007028 <__malloc_unlock>
 8006d02:	4640      	mov	r0, r8
 8006d04:	b003      	add	sp, #12
 8006d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d0a:	f1bc 0f14 	cmp.w	ip, #20
 8006d0e:	bf9c      	itt	ls
 8006d10:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006d14:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006d18:	f67f ae74 	bls.w	8006a04 <_malloc_r+0x88>
 8006d1c:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006d20:	f200 808f 	bhi.w	8006e42 <_malloc_r+0x4c6>
 8006d24:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006d28:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006d2c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006d30:	e668      	b.n	8006a04 <_malloc_r+0x88>
 8006d32:	0a42      	lsrs	r2, r0, #9
 8006d34:	2a04      	cmp	r2, #4
 8006d36:	d958      	bls.n	8006dea <_malloc_r+0x46e>
 8006d38:	2a14      	cmp	r2, #20
 8006d3a:	bf9c      	itt	ls
 8006d3c:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006d40:	004d      	lslls	r5, r1, #1
 8006d42:	d905      	bls.n	8006d50 <_malloc_r+0x3d4>
 8006d44:	2a54      	cmp	r2, #84	; 0x54
 8006d46:	f200 80bc 	bhi.w	8006ec2 <_malloc_r+0x546>
 8006d4a:	0b01      	lsrs	r1, r0, #12
 8006d4c:	316e      	adds	r1, #110	; 0x6e
 8006d4e:	004d      	lsls	r5, r1, #1
 8006d50:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006d54:	f240 1878 	movw	r8, #376	; 0x178
 8006d58:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006d5c:	68aa      	ldr	r2, [r5, #8]
 8006d5e:	42aa      	cmp	r2, r5
 8006d60:	d07f      	beq.n	8006e62 <_malloc_r+0x4e6>
 8006d62:	6851      	ldr	r1, [r2, #4]
 8006d64:	f021 0103 	bic.w	r1, r1, #3
 8006d68:	4288      	cmp	r0, r1
 8006d6a:	d202      	bcs.n	8006d72 <_malloc_r+0x3f6>
 8006d6c:	6892      	ldr	r2, [r2, #8]
 8006d6e:	4295      	cmp	r5, r2
 8006d70:	d1f7      	bne.n	8006d62 <_malloc_r+0x3e6>
 8006d72:	68d0      	ldr	r0, [r2, #12]
 8006d74:	6871      	ldr	r1, [r6, #4]
 8006d76:	60d8      	str	r0, [r3, #12]
 8006d78:	609a      	str	r2, [r3, #8]
 8006d7a:	6083      	str	r3, [r0, #8]
 8006d7c:	60d3      	str	r3, [r2, #12]
 8006d7e:	e68a      	b.n	8006a96 <_malloc_r+0x11a>
 8006d80:	191d      	adds	r5, r3, r4
 8006d82:	f041 0601 	orr.w	r6, r1, #1
 8006d86:	f044 0401 	orr.w	r4, r4, #1
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	605c      	str	r4, [r3, #4]
 8006d8e:	f103 0808 	add.w	r8, r3, #8
 8006d92:	6155      	str	r5, [r2, #20]
 8006d94:	6115      	str	r5, [r2, #16]
 8006d96:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006d9a:	f8c5 e008 	str.w	lr, [r5, #8]
 8006d9e:	606e      	str	r6, [r5, #4]
 8006da0:	5069      	str	r1, [r5, r1]
 8006da2:	f000 f941 	bl	8007028 <__malloc_unlock>
 8006da6:	e621      	b.n	80069ec <_malloc_r+0x70>
 8006da8:	f109 0901 	add.w	r9, r9, #1
 8006dac:	3008      	adds	r0, #8
 8006dae:	f019 0f03 	tst.w	r9, #3
 8006db2:	f47f ae89 	bne.w	8006ac8 <_malloc_r+0x14c>
 8006db6:	e028      	b.n	8006e0a <_malloc_r+0x48e>
 8006db8:	f103 0208 	add.w	r2, r3, #8
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	bf08      	it	eq
 8006dc2:	f10c 0c02 	addeq.w	ip, ip, #2
 8006dc6:	f43f ae37 	beq.w	8006a38 <_malloc_r+0xbc>
 8006dca:	e5fe      	b.n	80069ca <_malloc_r+0x4e>
 8006dcc:	4690      	mov	r8, r2
 8006dce:	4415      	add	r5, r2
 8006dd0:	68d3      	ldr	r3, [r2, #12]
 8006dd2:	4638      	mov	r0, r7
 8006dd4:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006dd8:	6869      	ldr	r1, [r5, #4]
 8006dda:	f041 0101 	orr.w	r1, r1, #1
 8006dde:	6069      	str	r1, [r5, #4]
 8006de0:	60d3      	str	r3, [r2, #12]
 8006de2:	609a      	str	r2, [r3, #8]
 8006de4:	f000 f920 	bl	8007028 <__malloc_unlock>
 8006de8:	e600      	b.n	80069ec <_malloc_r+0x70>
 8006dea:	0981      	lsrs	r1, r0, #6
 8006dec:	3138      	adds	r1, #56	; 0x38
 8006dee:	004d      	lsls	r5, r1, #1
 8006df0:	e7ae      	b.n	8006d50 <_malloc_r+0x3d4>
 8006df2:	42b5      	cmp	r5, r6
 8006df4:	f43f aee3 	beq.w	8006bbe <_malloc_r+0x242>
 8006df8:	68b5      	ldr	r5, [r6, #8]
 8006dfa:	686a      	ldr	r2, [r5, #4]
 8006dfc:	f022 0203 	bic.w	r2, r2, #3
 8006e00:	e754      	b.n	8006cac <_malloc_r+0x330>
 8006e02:	f8d8 8000 	ldr.w	r8, [r8]
 8006e06:	4590      	cmp	r8, r2
 8006e08:	d16d      	bne.n	8006ee6 <_malloc_r+0x56a>
 8006e0a:	f01c 0f03 	tst.w	ip, #3
 8006e0e:	f1a8 0208 	sub.w	r2, r8, #8
 8006e12:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006e16:	d1f4      	bne.n	8006e02 <_malloc_r+0x486>
 8006e18:	6872      	ldr	r2, [r6, #4]
 8006e1a:	ea22 0203 	bic.w	r2, r2, r3
 8006e1e:	6072      	str	r2, [r6, #4]
 8006e20:	005b      	lsls	r3, r3, #1
 8006e22:	4293      	cmp	r3, r2
 8006e24:	f63f ae9b 	bhi.w	8006b5e <_malloc_r+0x1e2>
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f43f ae98 	beq.w	8006b5e <_malloc_r+0x1e2>
 8006e2e:	421a      	tst	r2, r3
 8006e30:	46cc      	mov	ip, r9
 8006e32:	f47f ae45 	bne.w	8006ac0 <_malloc_r+0x144>
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	f10c 0c04 	add.w	ip, ip, #4
 8006e3c:	421a      	tst	r2, r3
 8006e3e:	d0fa      	beq.n	8006e36 <_malloc_r+0x4ba>
 8006e40:	e63e      	b.n	8006ac0 <_malloc_r+0x144>
 8006e42:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006e46:	d818      	bhi.n	8006e7a <_malloc_r+0x4fe>
 8006e48:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006e4c:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006e50:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006e54:	e5d6      	b.n	8006a04 <_malloc_r+0x88>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4645      	mov	r5, r8
 8006e5a:	f8c8 3004 	str.w	r3, [r8, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	e724      	b.n	8006cac <_malloc_r+0x330>
 8006e62:	f04f 0901 	mov.w	r9, #1
 8006e66:	108d      	asrs	r5, r1, #2
 8006e68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e6c:	4610      	mov	r0, r2
 8006e6e:	fa09 f505 	lsl.w	r5, r9, r5
 8006e72:	4329      	orrs	r1, r5
 8006e74:	f8c8 1004 	str.w	r1, [r8, #4]
 8006e78:	e77d      	b.n	8006d76 <_malloc_r+0x3fa>
 8006e7a:	f240 5354 	movw	r3, #1364	; 0x554
 8006e7e:	459c      	cmp	ip, r3
 8006e80:	bf95      	itete	ls
 8006e82:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006e86:	25fc      	movhi	r5, #252	; 0xfc
 8006e88:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006e8c:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006e90:	bf98      	it	ls
 8006e92:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006e96:	e5b5      	b.n	8006a04 <_malloc_r+0x88>
 8006e98:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006e9c:	2900      	cmp	r1, #0
 8006e9e:	f47f ae96 	bne.w	8006bce <_malloc_r+0x252>
 8006ea2:	68b2      	ldr	r2, [r6, #8]
 8006ea4:	eb0b 010a 	add.w	r1, fp, sl
 8006ea8:	f041 0101 	orr.w	r1, r1, #1
 8006eac:	6051      	str	r1, [r2, #4]
 8006eae:	e6e7      	b.n	8006c80 <_malloc_r+0x304>
 8006eb0:	f105 0108 	add.w	r1, r5, #8
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	9201      	str	r2, [sp, #4]
 8006eb8:	f001 fd52 	bl	8008960 <_free_r>
 8006ebc:	9a01      	ldr	r2, [sp, #4]
 8006ebe:	6853      	ldr	r3, [r2, #4]
 8006ec0:	e6de      	b.n	8006c80 <_malloc_r+0x304>
 8006ec2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006ec6:	d803      	bhi.n	8006ed0 <_malloc_r+0x554>
 8006ec8:	0bc1      	lsrs	r1, r0, #15
 8006eca:	3177      	adds	r1, #119	; 0x77
 8006ecc:	004d      	lsls	r5, r1, #1
 8006ece:	e73f      	b.n	8006d50 <_malloc_r+0x3d4>
 8006ed0:	f240 5154 	movw	r1, #1364	; 0x554
 8006ed4:	428a      	cmp	r2, r1
 8006ed6:	bf95      	itete	ls
 8006ed8:	0c81      	lsrls	r1, r0, #18
 8006eda:	25fc      	movhi	r5, #252	; 0xfc
 8006edc:	317c      	addls	r1, #124	; 0x7c
 8006ede:	217e      	movhi	r1, #126	; 0x7e
 8006ee0:	bf98      	it	ls
 8006ee2:	004d      	lslls	r5, r1, #1
 8006ee4:	e734      	b.n	8006d50 <_malloc_r+0x3d4>
 8006ee6:	6872      	ldr	r2, [r6, #4]
 8006ee8:	e79a      	b.n	8006e20 <_malloc_r+0x4a4>
 8006eea:	bf00      	nop

08006eec <memchr>:
 8006eec:	0783      	lsls	r3, r0, #30
 8006eee:	b2c9      	uxtb	r1, r1
 8006ef0:	b470      	push	{r4, r5, r6}
 8006ef2:	d03f      	beq.n	8006f74 <memchr+0x88>
 8006ef4:	1e54      	subs	r4, r2, #1
 8006ef6:	b32a      	cbz	r2, 8006f44 <memchr+0x58>
 8006ef8:	7803      	ldrb	r3, [r0, #0]
 8006efa:	428b      	cmp	r3, r1
 8006efc:	d023      	beq.n	8006f46 <memchr+0x5a>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	e004      	b.n	8006f0c <memchr+0x20>
 8006f02:	b1fc      	cbz	r4, 8006f44 <memchr+0x58>
 8006f04:	7805      	ldrb	r5, [r0, #0]
 8006f06:	4614      	mov	r4, r2
 8006f08:	428d      	cmp	r5, r1
 8006f0a:	d01c      	beq.n	8006f46 <memchr+0x5a>
 8006f0c:	f013 0f03 	tst.w	r3, #3
 8006f10:	4618      	mov	r0, r3
 8006f12:	f104 32ff 	add.w	r2, r4, #4294967295
 8006f16:	f103 0301 	add.w	r3, r3, #1
 8006f1a:	d1f2      	bne.n	8006f02 <memchr+0x16>
 8006f1c:	2c03      	cmp	r4, #3
 8006f1e:	d814      	bhi.n	8006f4a <memchr+0x5e>
 8006f20:	1e65      	subs	r5, r4, #1
 8006f22:	b34c      	cbz	r4, 8006f78 <memchr+0x8c>
 8006f24:	7803      	ldrb	r3, [r0, #0]
 8006f26:	428b      	cmp	r3, r1
 8006f28:	d00d      	beq.n	8006f46 <memchr+0x5a>
 8006f2a:	1c42      	adds	r2, r0, #1
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e002      	b.n	8006f36 <memchr+0x4a>
 8006f30:	7804      	ldrb	r4, [r0, #0]
 8006f32:	428c      	cmp	r4, r1
 8006f34:	d007      	beq.n	8006f46 <memchr+0x5a>
 8006f36:	42ab      	cmp	r3, r5
 8006f38:	4610      	mov	r0, r2
 8006f3a:	f103 0301 	add.w	r3, r3, #1
 8006f3e:	f102 0201 	add.w	r2, r2, #1
 8006f42:	d1f5      	bne.n	8006f30 <memchr+0x44>
 8006f44:	2000      	movs	r0, #0
 8006f46:	bc70      	pop	{r4, r5, r6}
 8006f48:	4770      	bx	lr
 8006f4a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006f4e:	4603      	mov	r3, r0
 8006f50:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006f54:	4618      	mov	r0, r3
 8006f56:	3304      	adds	r3, #4
 8006f58:	6802      	ldr	r2, [r0, #0]
 8006f5a:	4072      	eors	r2, r6
 8006f5c:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006f60:	ea25 0202 	bic.w	r2, r5, r2
 8006f64:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006f68:	d1da      	bne.n	8006f20 <memchr+0x34>
 8006f6a:	3c04      	subs	r4, #4
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	2c03      	cmp	r4, #3
 8006f70:	d8f0      	bhi.n	8006f54 <memchr+0x68>
 8006f72:	e7d5      	b.n	8006f20 <memchr+0x34>
 8006f74:	4614      	mov	r4, r2
 8006f76:	e7d1      	b.n	8006f1c <memchr+0x30>
 8006f78:	4620      	mov	r0, r4
 8006f7a:	e7e4      	b.n	8006f46 <memchr+0x5a>

08006f7c <memcpy>:
 8006f7c:	2a0f      	cmp	r2, #15
 8006f7e:	b4f0      	push	{r4, r5, r6, r7}
 8006f80:	d945      	bls.n	800700e <memcpy+0x92>
 8006f82:	ea40 0301 	orr.w	r3, r0, r1
 8006f86:	079b      	lsls	r3, r3, #30
 8006f88:	d145      	bne.n	8007016 <memcpy+0x9a>
 8006f8a:	f1a2 0710 	sub.w	r7, r2, #16
 8006f8e:	460c      	mov	r4, r1
 8006f90:	4603      	mov	r3, r0
 8006f92:	093f      	lsrs	r7, r7, #4
 8006f94:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006f98:	3610      	adds	r6, #16
 8006f9a:	6825      	ldr	r5, [r4, #0]
 8006f9c:	3310      	adds	r3, #16
 8006f9e:	3410      	adds	r4, #16
 8006fa0:	f843 5c10 	str.w	r5, [r3, #-16]
 8006fa4:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006fa8:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006fac:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006fb0:	f843 5c08 	str.w	r5, [r3, #-8]
 8006fb4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006fb8:	f843 5c04 	str.w	r5, [r3, #-4]
 8006fbc:	42b3      	cmp	r3, r6
 8006fbe:	d1ec      	bne.n	8006f9a <memcpy+0x1e>
 8006fc0:	1c7b      	adds	r3, r7, #1
 8006fc2:	f002 0c0f 	and.w	ip, r2, #15
 8006fc6:	f1bc 0f03 	cmp.w	ip, #3
 8006fca:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006fce:	4419      	add	r1, r3
 8006fd0:	4403      	add	r3, r0
 8006fd2:	d922      	bls.n	800701a <memcpy+0x9e>
 8006fd4:	460e      	mov	r6, r1
 8006fd6:	461d      	mov	r5, r3
 8006fd8:	4664      	mov	r4, ip
 8006fda:	f856 7b04 	ldr.w	r7, [r6], #4
 8006fde:	3c04      	subs	r4, #4
 8006fe0:	2c03      	cmp	r4, #3
 8006fe2:	f845 7b04 	str.w	r7, [r5], #4
 8006fe6:	d8f8      	bhi.n	8006fda <memcpy+0x5e>
 8006fe8:	f1ac 0404 	sub.w	r4, ip, #4
 8006fec:	f002 0203 	and.w	r2, r2, #3
 8006ff0:	f024 0403 	bic.w	r4, r4, #3
 8006ff4:	3404      	adds	r4, #4
 8006ff6:	4423      	add	r3, r4
 8006ff8:	4421      	add	r1, r4
 8006ffa:	b132      	cbz	r2, 800700a <memcpy+0x8e>
 8006ffc:	440a      	add	r2, r1
 8006ffe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007002:	4291      	cmp	r1, r2
 8007004:	f803 4b01 	strb.w	r4, [r3], #1
 8007008:	d1f9      	bne.n	8006ffe <memcpy+0x82>
 800700a:	bcf0      	pop	{r4, r5, r6, r7}
 800700c:	4770      	bx	lr
 800700e:	4603      	mov	r3, r0
 8007010:	2a00      	cmp	r2, #0
 8007012:	d1f3      	bne.n	8006ffc <memcpy+0x80>
 8007014:	e7f9      	b.n	800700a <memcpy+0x8e>
 8007016:	4603      	mov	r3, r0
 8007018:	e7f0      	b.n	8006ffc <memcpy+0x80>
 800701a:	4662      	mov	r2, ip
 800701c:	2a00      	cmp	r2, #0
 800701e:	d1ed      	bne.n	8006ffc <memcpy+0x80>
 8007020:	e7f3      	b.n	800700a <memcpy+0x8e>
 8007022:	bf00      	nop

08007024 <__malloc_lock>:
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop

08007028 <__malloc_unlock>:
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <_Balloc>:
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	4606      	mov	r6, r0
 8007030:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007032:	460d      	mov	r5, r1
 8007034:	b164      	cbz	r4, 8007050 <_Balloc+0x24>
 8007036:	68e2      	ldr	r2, [r4, #12]
 8007038:	b19a      	cbz	r2, 8007062 <_Balloc+0x36>
 800703a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800703e:	b1e3      	cbz	r3, 800707a <_Balloc+0x4e>
 8007040:	6819      	ldr	r1, [r3, #0]
 8007042:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8007046:	2200      	movs	r2, #0
 8007048:	4618      	mov	r0, r3
 800704a:	611a      	str	r2, [r3, #16]
 800704c:	60da      	str	r2, [r3, #12]
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	2010      	movs	r0, #16
 8007052:	f7ff fc83 	bl	800695c <malloc>
 8007056:	6270      	str	r0, [r6, #36]	; 0x24
 8007058:	6044      	str	r4, [r0, #4]
 800705a:	6084      	str	r4, [r0, #8]
 800705c:	6004      	str	r4, [r0, #0]
 800705e:	60c4      	str	r4, [r0, #12]
 8007060:	4604      	mov	r4, r0
 8007062:	2221      	movs	r2, #33	; 0x21
 8007064:	4630      	mov	r0, r6
 8007066:	2104      	movs	r1, #4
 8007068:	f001 fbf6 	bl	8008858 <_calloc_r>
 800706c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800706e:	60e0      	str	r0, [r4, #12]
 8007070:	68da      	ldr	r2, [r3, #12]
 8007072:	2a00      	cmp	r2, #0
 8007074:	d1e1      	bne.n	800703a <_Balloc+0xe>
 8007076:	2000      	movs	r0, #0
 8007078:	bd70      	pop	{r4, r5, r6, pc}
 800707a:	2301      	movs	r3, #1
 800707c:	4630      	mov	r0, r6
 800707e:	4619      	mov	r1, r3
 8007080:	fa03 f405 	lsl.w	r4, r3, r5
 8007084:	1d62      	adds	r2, r4, #5
 8007086:	0092      	lsls	r2, r2, #2
 8007088:	f001 fbe6 	bl	8008858 <_calloc_r>
 800708c:	4603      	mov	r3, r0
 800708e:	2800      	cmp	r0, #0
 8007090:	d0f1      	beq.n	8007076 <_Balloc+0x4a>
 8007092:	6045      	str	r5, [r0, #4]
 8007094:	6084      	str	r4, [r0, #8]
 8007096:	e7d6      	b.n	8007046 <_Balloc+0x1a>

08007098 <_Bfree>:
 8007098:	b530      	push	{r4, r5, lr}
 800709a:	4604      	mov	r4, r0
 800709c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800709e:	b083      	sub	sp, #12
 80070a0:	b155      	cbz	r5, 80070b8 <_Bfree+0x20>
 80070a2:	b139      	cbz	r1, 80070b4 <_Bfree+0x1c>
 80070a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070a6:	684a      	ldr	r2, [r1, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80070ae:	6008      	str	r0, [r1, #0]
 80070b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80070b4:	b003      	add	sp, #12
 80070b6:	bd30      	pop	{r4, r5, pc}
 80070b8:	2010      	movs	r0, #16
 80070ba:	9101      	str	r1, [sp, #4]
 80070bc:	f7ff fc4e 	bl	800695c <malloc>
 80070c0:	9901      	ldr	r1, [sp, #4]
 80070c2:	6260      	str	r0, [r4, #36]	; 0x24
 80070c4:	6045      	str	r5, [r0, #4]
 80070c6:	6085      	str	r5, [r0, #8]
 80070c8:	6005      	str	r5, [r0, #0]
 80070ca:	60c5      	str	r5, [r0, #12]
 80070cc:	e7e9      	b.n	80070a2 <_Bfree+0xa>
 80070ce:	bf00      	nop

080070d0 <__multadd>:
 80070d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d4:	4688      	mov	r8, r1
 80070d6:	f8d1 a010 	ldr.w	sl, [r1, #16]
 80070da:	b082      	sub	sp, #8
 80070dc:	4681      	mov	r9, r0
 80070de:	f101 0514 	add.w	r5, r1, #20
 80070e2:	2400      	movs	r4, #0
 80070e4:	682f      	ldr	r7, [r5, #0]
 80070e6:	3401      	adds	r4, #1
 80070e8:	45a2      	cmp	sl, r4
 80070ea:	b2be      	uxth	r6, r7
 80070ec:	ea4f 4717 	mov.w	r7, r7, lsr #16
 80070f0:	fb02 3606 	mla	r6, r2, r6, r3
 80070f4:	fb02 f307 	mul.w	r3, r2, r7
 80070f8:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 80070fc:	b2b6      	uxth	r6, r6
 80070fe:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8007102:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007106:	f845 6b04 	str.w	r6, [r5], #4
 800710a:	dceb      	bgt.n	80070e4 <__multadd+0x14>
 800710c:	b153      	cbz	r3, 8007124 <__multadd+0x54>
 800710e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007112:	4592      	cmp	sl, r2
 8007114:	da0a      	bge.n	800712c <__multadd+0x5c>
 8007116:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 800711a:	f10a 0201 	add.w	r2, sl, #1
 800711e:	614b      	str	r3, [r1, #20]
 8007120:	f8c8 2010 	str.w	r2, [r8, #16]
 8007124:	4640      	mov	r0, r8
 8007126:	b002      	add	sp, #8
 8007128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007130:	4648      	mov	r0, r9
 8007132:	9301      	str	r3, [sp, #4]
 8007134:	3101      	adds	r1, #1
 8007136:	f7ff ff79 	bl	800702c <_Balloc>
 800713a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800713e:	f108 010c 	add.w	r1, r8, #12
 8007142:	3202      	adds	r2, #2
 8007144:	0092      	lsls	r2, r2, #2
 8007146:	4604      	mov	r4, r0
 8007148:	300c      	adds	r0, #12
 800714a:	f7ff ff17 	bl	8006f7c <memcpy>
 800714e:	4641      	mov	r1, r8
 8007150:	4648      	mov	r0, r9
 8007152:	46a0      	mov	r8, r4
 8007154:	f7ff ffa0 	bl	8007098 <_Bfree>
 8007158:	9b01      	ldr	r3, [sp, #4]
 800715a:	e7dc      	b.n	8007116 <__multadd+0x46>

0800715c <__s2b>:
 800715c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007160:	4699      	mov	r9, r3
 8007162:	f648 6339 	movw	r3, #36409	; 0x8e39
 8007166:	f109 0508 	add.w	r5, r9, #8
 800716a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 800716e:	460c      	mov	r4, r1
 8007170:	4607      	mov	r7, r0
 8007172:	4690      	mov	r8, r2
 8007174:	fb83 1305 	smull	r1, r3, r3, r5
 8007178:	17ed      	asrs	r5, r5, #31
 800717a:	9e08      	ldr	r6, [sp, #32]
 800717c:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8007180:	2b01      	cmp	r3, #1
 8007182:	dd35      	ble.n	80071f0 <__s2b+0x94>
 8007184:	2501      	movs	r5, #1
 8007186:	2100      	movs	r1, #0
 8007188:	006d      	lsls	r5, r5, #1
 800718a:	3101      	adds	r1, #1
 800718c:	42ab      	cmp	r3, r5
 800718e:	dcfb      	bgt.n	8007188 <__s2b+0x2c>
 8007190:	4638      	mov	r0, r7
 8007192:	f7ff ff4b 	bl	800702c <_Balloc>
 8007196:	f1b8 0f09 	cmp.w	r8, #9
 800719a:	f04f 0301 	mov.w	r3, #1
 800719e:	bfdc      	itt	le
 80071a0:	340a      	addle	r4, #10
 80071a2:	f04f 0809 	movle.w	r8, #9
 80071a6:	6146      	str	r6, [r0, #20]
 80071a8:	6103      	str	r3, [r0, #16]
 80071aa:	dd10      	ble.n	80071ce <__s2b+0x72>
 80071ac:	f104 0609 	add.w	r6, r4, #9
 80071b0:	4444      	add	r4, r8
 80071b2:	4635      	mov	r5, r6
 80071b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80071b8:	4601      	mov	r1, r0
 80071ba:	220a      	movs	r2, #10
 80071bc:	4638      	mov	r0, r7
 80071be:	3b30      	subs	r3, #48	; 0x30
 80071c0:	f7ff ff86 	bl	80070d0 <__multadd>
 80071c4:	42a5      	cmp	r5, r4
 80071c6:	d1f5      	bne.n	80071b4 <__s2b+0x58>
 80071c8:	eb06 0408 	add.w	r4, r6, r8
 80071cc:	3c08      	subs	r4, #8
 80071ce:	45c1      	cmp	r9, r8
 80071d0:	dd0c      	ble.n	80071ec <__s2b+0x90>
 80071d2:	ebc8 0809 	rsb	r8, r8, r9
 80071d6:	44a0      	add	r8, r4
 80071d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80071dc:	4601      	mov	r1, r0
 80071de:	220a      	movs	r2, #10
 80071e0:	4638      	mov	r0, r7
 80071e2:	3b30      	subs	r3, #48	; 0x30
 80071e4:	f7ff ff74 	bl	80070d0 <__multadd>
 80071e8:	4544      	cmp	r4, r8
 80071ea:	d1f5      	bne.n	80071d8 <__s2b+0x7c>
 80071ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071f0:	2100      	movs	r1, #0
 80071f2:	e7cd      	b.n	8007190 <__s2b+0x34>

080071f4 <__hi0bits>:
 80071f4:	0c03      	lsrs	r3, r0, #16
 80071f6:	bf06      	itte	eq
 80071f8:	0400      	lsleq	r0, r0, #16
 80071fa:	2310      	moveq	r3, #16
 80071fc:	2300      	movne	r3, #0
 80071fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007202:	bf04      	itt	eq
 8007204:	0200      	lsleq	r0, r0, #8
 8007206:	3308      	addeq	r3, #8
 8007208:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800720c:	bf04      	itt	eq
 800720e:	0100      	lsleq	r0, r0, #4
 8007210:	3304      	addeq	r3, #4
 8007212:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007216:	bf04      	itt	eq
 8007218:	0080      	lsleq	r0, r0, #2
 800721a:	3302      	addeq	r3, #2
 800721c:	2800      	cmp	r0, #0
 800721e:	db05      	blt.n	800722c <__hi0bits+0x38>
 8007220:	0042      	lsls	r2, r0, #1
 8007222:	d401      	bmi.n	8007228 <__hi0bits+0x34>
 8007224:	2020      	movs	r0, #32
 8007226:	4770      	bx	lr
 8007228:	1c58      	adds	r0, r3, #1
 800722a:	4770      	bx	lr
 800722c:	4618      	mov	r0, r3
 800722e:	4770      	bx	lr

08007230 <__lo0bits>:
 8007230:	6803      	ldr	r3, [r0, #0]
 8007232:	4602      	mov	r2, r0
 8007234:	f013 0007 	ands.w	r0, r3, #7
 8007238:	d009      	beq.n	800724e <__lo0bits+0x1e>
 800723a:	07d9      	lsls	r1, r3, #31
 800723c:	d421      	bmi.n	8007282 <__lo0bits+0x52>
 800723e:	0798      	lsls	r0, r3, #30
 8007240:	bf4b      	itete	mi
 8007242:	085b      	lsrmi	r3, r3, #1
 8007244:	089b      	lsrpl	r3, r3, #2
 8007246:	2001      	movmi	r0, #1
 8007248:	2002      	movpl	r0, #2
 800724a:	6013      	str	r3, [r2, #0]
 800724c:	4770      	bx	lr
 800724e:	b299      	uxth	r1, r3
 8007250:	b909      	cbnz	r1, 8007256 <__lo0bits+0x26>
 8007252:	0c1b      	lsrs	r3, r3, #16
 8007254:	2010      	movs	r0, #16
 8007256:	f013 0fff 	tst.w	r3, #255	; 0xff
 800725a:	bf04      	itt	eq
 800725c:	0a1b      	lsreq	r3, r3, #8
 800725e:	3008      	addeq	r0, #8
 8007260:	0719      	lsls	r1, r3, #28
 8007262:	bf04      	itt	eq
 8007264:	091b      	lsreq	r3, r3, #4
 8007266:	3004      	addeq	r0, #4
 8007268:	0799      	lsls	r1, r3, #30
 800726a:	bf04      	itt	eq
 800726c:	089b      	lsreq	r3, r3, #2
 800726e:	3002      	addeq	r0, #2
 8007270:	07d9      	lsls	r1, r3, #31
 8007272:	d404      	bmi.n	800727e <__lo0bits+0x4e>
 8007274:	085b      	lsrs	r3, r3, #1
 8007276:	d101      	bne.n	800727c <__lo0bits+0x4c>
 8007278:	2020      	movs	r0, #32
 800727a:	4770      	bx	lr
 800727c:	3001      	adds	r0, #1
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	4770      	bx	lr
 8007282:	2000      	movs	r0, #0
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop

08007288 <__i2b>:
 8007288:	b510      	push	{r4, lr}
 800728a:	460c      	mov	r4, r1
 800728c:	2101      	movs	r1, #1
 800728e:	f7ff fecd 	bl	800702c <_Balloc>
 8007292:	2201      	movs	r2, #1
 8007294:	6144      	str	r4, [r0, #20]
 8007296:	6102      	str	r2, [r0, #16]
 8007298:	bd10      	pop	{r4, pc}
 800729a:	bf00      	nop

0800729c <__multiply>:
 800729c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a0:	460c      	mov	r4, r1
 80072a2:	690e      	ldr	r6, [r1, #16]
 80072a4:	b085      	sub	sp, #20
 80072a6:	6915      	ldr	r5, [r2, #16]
 80072a8:	4693      	mov	fp, r2
 80072aa:	42ae      	cmp	r6, r5
 80072ac:	da04      	bge.n	80072b8 <__multiply+0x1c>
 80072ae:	4632      	mov	r2, r6
 80072b0:	465c      	mov	r4, fp
 80072b2:	462e      	mov	r6, r5
 80072b4:	468b      	mov	fp, r1
 80072b6:	4615      	mov	r5, r2
 80072b8:	68a3      	ldr	r3, [r4, #8]
 80072ba:	eb06 0905 	add.w	r9, r6, r5
 80072be:	6861      	ldr	r1, [r4, #4]
 80072c0:	4599      	cmp	r9, r3
 80072c2:	bfc8      	it	gt
 80072c4:	3101      	addgt	r1, #1
 80072c6:	f7ff feb1 	bl	800702c <_Balloc>
 80072ca:	f100 0a14 	add.w	sl, r0, #20
 80072ce:	9002      	str	r0, [sp, #8]
 80072d0:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 80072d4:	9101      	str	r1, [sp, #4]
 80072d6:	458a      	cmp	sl, r1
 80072d8:	d206      	bcs.n	80072e8 <__multiply+0x4c>
 80072da:	9a01      	ldr	r2, [sp, #4]
 80072dc:	4653      	mov	r3, sl
 80072de:	2000      	movs	r0, #0
 80072e0:	f843 0b04 	str.w	r0, [r3], #4
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d8fb      	bhi.n	80072e0 <__multiply+0x44>
 80072e8:	f10b 0b14 	add.w	fp, fp, #20
 80072ec:	3414      	adds	r4, #20
 80072ee:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 80072f2:	9400      	str	r4, [sp, #0]
 80072f4:	45ab      	cmp	fp, r5
 80072f6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80072fa:	bf3c      	itt	cc
 80072fc:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007300:	46a9      	movcc	r9, r5
 8007302:	d254      	bcs.n	80073ae <__multiply+0x112>
 8007304:	f85b 3b04 	ldr.w	r3, [fp], #4
 8007308:	b29c      	uxth	r4, r3
 800730a:	2c00      	cmp	r4, #0
 800730c:	d064      	beq.n	80073d8 <__multiply+0x13c>
 800730e:	9900      	ldr	r1, [sp, #0]
 8007310:	4652      	mov	r2, sl
 8007312:	2500      	movs	r5, #0
 8007314:	46a4      	mov	ip, r4
 8007316:	e000      	b.n	800731a <__multiply+0x7e>
 8007318:	461a      	mov	r2, r3
 800731a:	f851 4b04 	ldr.w	r4, [r1], #4
 800731e:	4613      	mov	r3, r2
 8007320:	6817      	ldr	r7, [r2, #0]
 8007322:	428e      	cmp	r6, r1
 8007324:	fa1f f884 	uxth.w	r8, r4
 8007328:	ea4f 4414 	mov.w	r4, r4, lsr #16
 800732c:	b2b8      	uxth	r0, r7
 800732e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007332:	fb0c 0808 	mla	r8, ip, r8, r0
 8007336:	fb0c 7004 	mla	r0, ip, r4, r7
 800733a:	4445      	add	r5, r8
 800733c:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 8007340:	b2ad      	uxth	r5, r5
 8007342:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 8007346:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800734a:	f843 4b04 	str.w	r4, [r3], #4
 800734e:	d8e3      	bhi.n	8007318 <__multiply+0x7c>
 8007350:	6055      	str	r5, [r2, #4]
 8007352:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 8007356:	0c24      	lsrs	r4, r4, #16
 8007358:	d023      	beq.n	80073a2 <__multiply+0x106>
 800735a:	f8da 1000 	ldr.w	r1, [sl]
 800735e:	4650      	mov	r0, sl
 8007360:	9b00      	ldr	r3, [sp, #0]
 8007362:	2700      	movs	r7, #0
 8007364:	460d      	mov	r5, r1
 8007366:	e000      	b.n	800736a <__multiply+0xce>
 8007368:	4610      	mov	r0, r2
 800736a:	f8b3 c000 	ldrh.w	ip, [r3]
 800736e:	0c2d      	lsrs	r5, r5, #16
 8007370:	4602      	mov	r2, r0
 8007372:	b289      	uxth	r1, r1
 8007374:	fb04 550c 	mla	r5, r4, ip, r5
 8007378:	442f      	add	r7, r5
 800737a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800737e:	f842 1b04 	str.w	r1, [r2], #4
 8007382:	6841      	ldr	r1, [r0, #4]
 8007384:	f853 cb04 	ldr.w	ip, [r3], #4
 8007388:	460d      	mov	r5, r1
 800738a:	b289      	uxth	r1, r1
 800738c:	429e      	cmp	r6, r3
 800738e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007392:	fb04 110c 	mla	r1, r4, ip, r1
 8007396:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800739a:	ea4f 4711 	mov.w	r7, r1, lsr #16
 800739e:	d8e3      	bhi.n	8007368 <__multiply+0xcc>
 80073a0:	6041      	str	r1, [r0, #4]
 80073a2:	45d9      	cmp	r9, fp
 80073a4:	f10a 0a04 	add.w	sl, sl, #4
 80073a8:	d8ac      	bhi.n	8007304 <__multiply+0x68>
 80073aa:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073ae:	f1b9 0f00 	cmp.w	r9, #0
 80073b2:	dd0a      	ble.n	80073ca <__multiply+0x12e>
 80073b4:	9b01      	ldr	r3, [sp, #4]
 80073b6:	3b04      	subs	r3, #4
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	b11a      	cbz	r2, 80073c4 <__multiply+0x128>
 80073bc:	e005      	b.n	80073ca <__multiply+0x12e>
 80073be:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80073c2:	b912      	cbnz	r2, 80073ca <__multiply+0x12e>
 80073c4:	f1b9 0901 	subs.w	r9, r9, #1
 80073c8:	d1f9      	bne.n	80073be <__multiply+0x122>
 80073ca:	9902      	ldr	r1, [sp, #8]
 80073cc:	4608      	mov	r0, r1
 80073ce:	f8c1 9010 	str.w	r9, [r1, #16]
 80073d2:	b005      	add	sp, #20
 80073d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d8:	461c      	mov	r4, r3
 80073da:	e7bc      	b.n	8007356 <__multiply+0xba>

080073dc <__pow5mult>:
 80073dc:	f012 0303 	ands.w	r3, r2, #3
 80073e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073e4:	4614      	mov	r4, r2
 80073e6:	b083      	sub	sp, #12
 80073e8:	4607      	mov	r7, r0
 80073ea:	460e      	mov	r6, r1
 80073ec:	d12b      	bne.n	8007446 <__pow5mult+0x6a>
 80073ee:	10a4      	asrs	r4, r4, #2
 80073f0:	d01c      	beq.n	800742c <__pow5mult+0x50>
 80073f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d032      	beq.n	800745e <__pow5mult+0x82>
 80073f8:	689d      	ldr	r5, [r3, #8]
 80073fa:	2d00      	cmp	r5, #0
 80073fc:	d03a      	beq.n	8007474 <__pow5mult+0x98>
 80073fe:	f04f 0900 	mov.w	r9, #0
 8007402:	e004      	b.n	800740e <__pow5mult+0x32>
 8007404:	1064      	asrs	r4, r4, #1
 8007406:	d011      	beq.n	800742c <__pow5mult+0x50>
 8007408:	6828      	ldr	r0, [r5, #0]
 800740a:	b198      	cbz	r0, 8007434 <__pow5mult+0x58>
 800740c:	4605      	mov	r5, r0
 800740e:	07e0      	lsls	r0, r4, #31
 8007410:	d5f8      	bpl.n	8007404 <__pow5mult+0x28>
 8007412:	4631      	mov	r1, r6
 8007414:	462a      	mov	r2, r5
 8007416:	4638      	mov	r0, r7
 8007418:	f7ff ff40 	bl	800729c <__multiply>
 800741c:	4631      	mov	r1, r6
 800741e:	4680      	mov	r8, r0
 8007420:	4638      	mov	r0, r7
 8007422:	f7ff fe39 	bl	8007098 <_Bfree>
 8007426:	1064      	asrs	r4, r4, #1
 8007428:	4646      	mov	r6, r8
 800742a:	d1ed      	bne.n	8007408 <__pow5mult+0x2c>
 800742c:	4630      	mov	r0, r6
 800742e:	b003      	add	sp, #12
 8007430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007434:	4638      	mov	r0, r7
 8007436:	4629      	mov	r1, r5
 8007438:	462a      	mov	r2, r5
 800743a:	f7ff ff2f 	bl	800729c <__multiply>
 800743e:	6028      	str	r0, [r5, #0]
 8007440:	f8c0 9000 	str.w	r9, [r0]
 8007444:	e7e2      	b.n	800740c <__pow5mult+0x30>
 8007446:	f24a 4228 	movw	r2, #42024	; 0xa428
 800744a:	1e5d      	subs	r5, r3, #1
 800744c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007450:	2300      	movs	r3, #0
 8007452:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8007456:	f7ff fe3b 	bl	80070d0 <__multadd>
 800745a:	4606      	mov	r6, r0
 800745c:	e7c7      	b.n	80073ee <__pow5mult+0x12>
 800745e:	2010      	movs	r0, #16
 8007460:	9301      	str	r3, [sp, #4]
 8007462:	f7ff fa7b 	bl	800695c <malloc>
 8007466:	9b01      	ldr	r3, [sp, #4]
 8007468:	6278      	str	r0, [r7, #36]	; 0x24
 800746a:	6043      	str	r3, [r0, #4]
 800746c:	6083      	str	r3, [r0, #8]
 800746e:	6003      	str	r3, [r0, #0]
 8007470:	60c3      	str	r3, [r0, #12]
 8007472:	4603      	mov	r3, r0
 8007474:	2101      	movs	r1, #1
 8007476:	4638      	mov	r0, r7
 8007478:	9301      	str	r3, [sp, #4]
 800747a:	f7ff fdd7 	bl	800702c <_Balloc>
 800747e:	9b01      	ldr	r3, [sp, #4]
 8007480:	f240 2271 	movw	r2, #625	; 0x271
 8007484:	2101      	movs	r1, #1
 8007486:	6142      	str	r2, [r0, #20]
 8007488:	4605      	mov	r5, r0
 800748a:	2200      	movs	r2, #0
 800748c:	6101      	str	r1, [r0, #16]
 800748e:	6098      	str	r0, [r3, #8]
 8007490:	6002      	str	r2, [r0, #0]
 8007492:	e7b4      	b.n	80073fe <__pow5mult+0x22>

08007494 <__lshift>:
 8007494:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	4693      	mov	fp, r2
 800749a:	690a      	ldr	r2, [r1, #16]
 800749c:	460f      	mov	r7, r1
 800749e:	ea4f 156b 	mov.w	r5, fp, asr #5
 80074a2:	688b      	ldr	r3, [r1, #8]
 80074a4:	eb05 0902 	add.w	r9, r5, r2
 80074a8:	4680      	mov	r8, r0
 80074aa:	f109 0601 	add.w	r6, r9, #1
 80074ae:	6849      	ldr	r1, [r1, #4]
 80074b0:	429e      	cmp	r6, r3
 80074b2:	dd03      	ble.n	80074bc <__lshift+0x28>
 80074b4:	005b      	lsls	r3, r3, #1
 80074b6:	3101      	adds	r1, #1
 80074b8:	429e      	cmp	r6, r3
 80074ba:	dcfb      	bgt.n	80074b4 <__lshift+0x20>
 80074bc:	4640      	mov	r0, r8
 80074be:	f7ff fdb5 	bl	800702c <_Balloc>
 80074c2:	2d00      	cmp	r5, #0
 80074c4:	4682      	mov	sl, r0
 80074c6:	f100 0414 	add.w	r4, r0, #20
 80074ca:	dd09      	ble.n	80074e0 <__lshift+0x4c>
 80074cc:	2300      	movs	r3, #0
 80074ce:	4622      	mov	r2, r4
 80074d0:	4619      	mov	r1, r3
 80074d2:	3301      	adds	r3, #1
 80074d4:	f842 1b04 	str.w	r1, [r2], #4
 80074d8:	42ab      	cmp	r3, r5
 80074da:	d1fa      	bne.n	80074d2 <__lshift+0x3e>
 80074dc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	f01b 0b1f 	ands.w	fp, fp, #31
 80074e6:	f107 0314 	add.w	r3, r7, #20
 80074ea:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80074ee:	d01f      	beq.n	8007530 <__lshift+0x9c>
 80074f0:	f1cb 0e20 	rsb	lr, fp, #32
 80074f4:	2000      	movs	r0, #0
 80074f6:	e000      	b.n	80074fa <__lshift+0x66>
 80074f8:	462c      	mov	r4, r5
 80074fa:	6819      	ldr	r1, [r3, #0]
 80074fc:	4625      	mov	r5, r4
 80074fe:	fa01 f10b 	lsl.w	r1, r1, fp
 8007502:	4308      	orrs	r0, r1
 8007504:	f845 0b04 	str.w	r0, [r5], #4
 8007508:	f853 0b04 	ldr.w	r0, [r3], #4
 800750c:	4293      	cmp	r3, r2
 800750e:	fa20 f00e 	lsr.w	r0, r0, lr
 8007512:	d3f1      	bcc.n	80074f8 <__lshift+0x64>
 8007514:	6060      	str	r0, [r4, #4]
 8007516:	b108      	cbz	r0, 800751c <__lshift+0x88>
 8007518:	f109 0602 	add.w	r6, r9, #2
 800751c:	4640      	mov	r0, r8
 800751e:	3e01      	subs	r6, #1
 8007520:	4639      	mov	r1, r7
 8007522:	f8ca 6010 	str.w	r6, [sl, #16]
 8007526:	f7ff fdb7 	bl	8007098 <_Bfree>
 800752a:	4650      	mov	r0, sl
 800752c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007530:	f853 1b04 	ldr.w	r1, [r3], #4
 8007534:	429a      	cmp	r2, r3
 8007536:	f844 1b04 	str.w	r1, [r4], #4
 800753a:	d9ef      	bls.n	800751c <__lshift+0x88>
 800753c:	f853 1b04 	ldr.w	r1, [r3], #4
 8007540:	429a      	cmp	r2, r3
 8007542:	f844 1b04 	str.w	r1, [r4], #4
 8007546:	d8f3      	bhi.n	8007530 <__lshift+0x9c>
 8007548:	e7e8      	b.n	800751c <__lshift+0x88>
 800754a:	bf00      	nop

0800754c <__mcmp>:
 800754c:	6902      	ldr	r2, [r0, #16]
 800754e:	690b      	ldr	r3, [r1, #16]
 8007550:	b410      	push	{r4}
 8007552:	1ad2      	subs	r2, r2, r3
 8007554:	bf18      	it	ne
 8007556:	4610      	movne	r0, r2
 8007558:	d112      	bne.n	8007580 <__mcmp+0x34>
 800755a:	009a      	lsls	r2, r3, #2
 800755c:	3014      	adds	r0, #20
 800755e:	3114      	adds	r1, #20
 8007560:	1883      	adds	r3, r0, r2
 8007562:	4411      	add	r1, r2
 8007564:	e001      	b.n	800756a <__mcmp+0x1e>
 8007566:	4298      	cmp	r0, r3
 8007568:	d20d      	bcs.n	8007586 <__mcmp+0x3a>
 800756a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800756e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007572:	42a2      	cmp	r2, r4
 8007574:	d0f7      	beq.n	8007566 <__mcmp+0x1a>
 8007576:	4294      	cmp	r4, r2
 8007578:	bf94      	ite	ls
 800757a:	2001      	movls	r0, #1
 800757c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	2000      	movs	r0, #0
 8007588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop

08007590 <__mdiff>:
 8007590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007594:	4688      	mov	r8, r1
 8007596:	4605      	mov	r5, r0
 8007598:	4611      	mov	r1, r2
 800759a:	4640      	mov	r0, r8
 800759c:	4614      	mov	r4, r2
 800759e:	f7ff ffd5 	bl	800754c <__mcmp>
 80075a2:	1e06      	subs	r6, r0, #0
 80075a4:	d05f      	beq.n	8007666 <__mdiff+0xd6>
 80075a6:	bfbc      	itt	lt
 80075a8:	4643      	movlt	r3, r8
 80075aa:	46a0      	movlt	r8, r4
 80075ac:	4628      	mov	r0, r5
 80075ae:	bfb8      	it	lt
 80075b0:	461c      	movlt	r4, r3
 80075b2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80075b6:	bfac      	ite	ge
 80075b8:	2600      	movge	r6, #0
 80075ba:	2601      	movlt	r6, #1
 80075bc:	f7ff fd36 	bl	800702c <_Balloc>
 80075c0:	f8d8 c010 	ldr.w	ip, [r8, #16]
 80075c4:	f104 0914 	add.w	r9, r4, #20
 80075c8:	6922      	ldr	r2, [r4, #16]
 80075ca:	f108 0814 	add.w	r8, r8, #20
 80075ce:	4644      	mov	r4, r8
 80075d0:	464d      	mov	r5, r9
 80075d2:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 80075d6:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 80075da:	2200      	movs	r2, #0
 80075dc:	4682      	mov	sl, r0
 80075de:	f100 0314 	add.w	r3, r0, #20
 80075e2:	60c6      	str	r6, [r0, #12]
 80075e4:	f854 7b04 	ldr.w	r7, [r4], #4
 80075e8:	f855 0b04 	ldr.w	r0, [r5], #4
 80075ec:	4621      	mov	r1, r4
 80075ee:	b2be      	uxth	r6, r7
 80075f0:	45a9      	cmp	r9, r5
 80075f2:	4432      	add	r2, r6
 80075f4:	fa1f fb80 	uxth.w	fp, r0
 80075f8:	ebcb 0602 	rsb	r6, fp, r2
 80075fc:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007600:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 8007604:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007608:	b2b6      	uxth	r6, r6
 800760a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800760e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8007612:	f843 6b04 	str.w	r6, [r3], #4
 8007616:	d8e5      	bhi.n	80075e4 <__mdiff+0x54>
 8007618:	45a0      	cmp	r8, r4
 800761a:	461d      	mov	r5, r3
 800761c:	d916      	bls.n	800764c <__mdiff+0xbc>
 800761e:	f851 0b04 	ldr.w	r0, [r1], #4
 8007622:	4588      	cmp	r8, r1
 8007624:	b286      	uxth	r6, r0
 8007626:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800762a:	4432      	add	r2, r6
 800762c:	eb00 4022 	add.w	r0, r0, r2, asr #16
 8007630:	b292      	uxth	r2, r2
 8007632:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 8007636:	ea4f 4220 	mov.w	r2, r0, asr #16
 800763a:	f843 6b04 	str.w	r6, [r3], #4
 800763e:	d8ee      	bhi.n	800761e <__mdiff+0x8e>
 8007640:	43e3      	mvns	r3, r4
 8007642:	4443      	add	r3, r8
 8007644:	f023 0303 	bic.w	r3, r3, #3
 8007648:	3304      	adds	r3, #4
 800764a:	442b      	add	r3, r5
 800764c:	3b04      	subs	r3, #4
 800764e:	b92e      	cbnz	r6, 800765c <__mdiff+0xcc>
 8007650:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007654:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007658:	2a00      	cmp	r2, #0
 800765a:	d0f9      	beq.n	8007650 <__mdiff+0xc0>
 800765c:	4650      	mov	r0, sl
 800765e:	f8ca c010 	str.w	ip, [sl, #16]
 8007662:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007666:	4628      	mov	r0, r5
 8007668:	4631      	mov	r1, r6
 800766a:	f7ff fcdf 	bl	800702c <_Balloc>
 800766e:	2201      	movs	r2, #1
 8007670:	4603      	mov	r3, r0
 8007672:	615e      	str	r6, [r3, #20]
 8007674:	611a      	str	r2, [r3, #16]
 8007676:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767a:	bf00      	nop

0800767c <__ulp>:
 800767c:	2300      	movs	r3, #0
 800767e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8007682:	400b      	ands	r3, r1
 8007684:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007688:	2b00      	cmp	r3, #0
 800768a:	dd02      	ble.n	8007692 <__ulp+0x16>
 800768c:	4619      	mov	r1, r3
 800768e:	2000      	movs	r0, #0
 8007690:	4770      	bx	lr
 8007692:	425b      	negs	r3, r3
 8007694:	151b      	asrs	r3, r3, #20
 8007696:	2b13      	cmp	r3, #19
 8007698:	dd0b      	ble.n	80076b2 <__ulp+0x36>
 800769a:	2b32      	cmp	r3, #50	; 0x32
 800769c:	f04f 0100 	mov.w	r1, #0
 80076a0:	bfdb      	ittet	le
 80076a2:	2201      	movle	r2, #1
 80076a4:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 80076a8:	2301      	movgt	r3, #1
 80076aa:	fa02 f303 	lslle.w	r3, r2, r3
 80076ae:	4618      	mov	r0, r3
 80076b0:	4770      	bx	lr
 80076b2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80076b6:	2000      	movs	r0, #0
 80076b8:	fa42 f103 	asr.w	r1, r2, r3
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop

080076c0 <__b2d>:
 80076c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c2:	f100 0614 	add.w	r6, r0, #20
 80076c6:	6904      	ldr	r4, [r0, #16]
 80076c8:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80076cc:	1f27      	subs	r7, r4, #4
 80076ce:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80076d2:	4628      	mov	r0, r5
 80076d4:	f7ff fd8e 	bl	80071f4 <__hi0bits>
 80076d8:	280a      	cmp	r0, #10
 80076da:	f1c0 0320 	rsb	r3, r0, #32
 80076de:	600b      	str	r3, [r1, #0]
 80076e0:	dc18      	bgt.n	8007714 <__b2d+0x54>
 80076e2:	42be      	cmp	r6, r7
 80076e4:	f1c0 010b 	rsb	r1, r0, #11
 80076e8:	fa25 fc01 	lsr.w	ip, r5, r1
 80076ec:	f100 0015 	add.w	r0, r0, #21
 80076f0:	bf34      	ite	cc
 80076f2:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 80076f6:	2100      	movcs	r1, #0
 80076f8:	fa05 f500 	lsl.w	r5, r5, r0
 80076fc:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007700:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 8007704:	bf38      	it	cc
 8007706:	fa24 f101 	lsrcc.w	r1, r4, r1
 800770a:	ea41 0205 	orr.w	r2, r1, r5
 800770e:	4619      	mov	r1, r3
 8007710:	4610      	mov	r0, r2
 8007712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007714:	42be      	cmp	r6, r7
 8007716:	bf36      	itet	cc
 8007718:	f1a4 0708 	subcc.w	r7, r4, #8
 800771c:	2100      	movcs	r1, #0
 800771e:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 8007722:	f1b0 040b 	subs.w	r4, r0, #11
 8007726:	d019      	beq.n	800775c <__b2d+0x9c>
 8007728:	40a5      	lsls	r5, r4
 800772a:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800772e:	42b7      	cmp	r7, r6
 8007730:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8007734:	fa21 fc00 	lsr.w	ip, r1, r0
 8007738:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800773c:	ea45 030c 	orr.w	r3, r5, ip
 8007740:	bf8c      	ite	hi
 8007742:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 8007746:	2000      	movls	r0, #0
 8007748:	fa01 f104 	lsl.w	r1, r1, r4
 800774c:	bf88      	it	hi
 800774e:	fa25 f000 	lsrhi.w	r0, r5, r0
 8007752:	ea40 0201 	orr.w	r2, r0, r1
 8007756:	4619      	mov	r1, r3
 8007758:	4610      	mov	r0, r2
 800775a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800775c:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8007760:	460a      	mov	r2, r1
 8007762:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 8007766:	4610      	mov	r0, r2
 8007768:	4619      	mov	r1, r3
 800776a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800776c <__d2b>:
 800776c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007770:	b082      	sub	sp, #8
 8007772:	2101      	movs	r1, #1
 8007774:	461d      	mov	r5, r3
 8007776:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800777a:	4614      	mov	r4, r2
 800777c:	9f08      	ldr	r7, [sp, #32]
 800777e:	f7ff fc55 	bl	800702c <_Balloc>
 8007782:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007786:	4684      	mov	ip, r0
 8007788:	b10e      	cbz	r6, 800778e <__d2b+0x22>
 800778a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800778e:	9301      	str	r3, [sp, #4]
 8007790:	b324      	cbz	r4, 80077dc <__d2b+0x70>
 8007792:	a802      	add	r0, sp, #8
 8007794:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007798:	4668      	mov	r0, sp
 800779a:	f7ff fd49 	bl	8007230 <__lo0bits>
 800779e:	2800      	cmp	r0, #0
 80077a0:	d134      	bne.n	800780c <__d2b+0xa0>
 80077a2:	9b00      	ldr	r3, [sp, #0]
 80077a4:	9901      	ldr	r1, [sp, #4]
 80077a6:	f8cc 3014 	str.w	r3, [ip, #20]
 80077aa:	f8cc 1018 	str.w	r1, [ip, #24]
 80077ae:	2900      	cmp	r1, #0
 80077b0:	bf0c      	ite	eq
 80077b2:	2101      	moveq	r1, #1
 80077b4:	2102      	movne	r1, #2
 80077b6:	f8cc 1010 	str.w	r1, [ip, #16]
 80077ba:	b9de      	cbnz	r6, 80077f4 <__d2b+0x88>
 80077bc:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 80077c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077c4:	6038      	str	r0, [r7, #0]
 80077c6:	6918      	ldr	r0, [r3, #16]
 80077c8:	f7ff fd14 	bl	80071f4 <__hi0bits>
 80077cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ce:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80077d2:	6018      	str	r0, [r3, #0]
 80077d4:	4660      	mov	r0, ip
 80077d6:	b002      	add	sp, #8
 80077d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077dc:	a801      	add	r0, sp, #4
 80077de:	f7ff fd27 	bl	8007230 <__lo0bits>
 80077e2:	9b01      	ldr	r3, [sp, #4]
 80077e4:	2101      	movs	r1, #1
 80077e6:	f8cc 3014 	str.w	r3, [ip, #20]
 80077ea:	3020      	adds	r0, #32
 80077ec:	f8cc 1010 	str.w	r1, [ip, #16]
 80077f0:	2e00      	cmp	r6, #0
 80077f2:	d0e3      	beq.n	80077bc <__d2b+0x50>
 80077f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077f6:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 80077fa:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 80077fe:	4440      	add	r0, r8
 8007800:	6038      	str	r0, [r7, #0]
 8007802:	4660      	mov	r0, ip
 8007804:	6013      	str	r3, [r2, #0]
 8007806:	b002      	add	sp, #8
 8007808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800780c:	9b01      	ldr	r3, [sp, #4]
 800780e:	f1c0 0420 	rsb	r4, r0, #32
 8007812:	9a00      	ldr	r2, [sp, #0]
 8007814:	fa03 f404 	lsl.w	r4, r3, r4
 8007818:	40c3      	lsrs	r3, r0
 800781a:	4322      	orrs	r2, r4
 800781c:	4619      	mov	r1, r3
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	f8cc 2014 	str.w	r2, [ip, #20]
 8007824:	e7c1      	b.n	80077aa <__d2b+0x3e>
 8007826:	bf00      	nop

08007828 <__ratio>:
 8007828:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800782c:	b083      	sub	sp, #12
 800782e:	4688      	mov	r8, r1
 8007830:	4669      	mov	r1, sp
 8007832:	4606      	mov	r6, r0
 8007834:	f7ff ff44 	bl	80076c0 <__b2d>
 8007838:	460d      	mov	r5, r1
 800783a:	4604      	mov	r4, r0
 800783c:	a901      	add	r1, sp, #4
 800783e:	4640      	mov	r0, r8
 8007840:	f7ff ff3e 	bl	80076c0 <__b2d>
 8007844:	f8d8 e010 	ldr.w	lr, [r8, #16]
 8007848:	462f      	mov	r7, r5
 800784a:	4602      	mov	r2, r0
 800784c:	6930      	ldr	r0, [r6, #16]
 800784e:	460b      	mov	r3, r1
 8007850:	4689      	mov	r9, r1
 8007852:	ebce 0e00 	rsb	lr, lr, r0
 8007856:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800785a:	ebc1 0c00 	rsb	ip, r1, r0
 800785e:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 8007862:	2900      	cmp	r1, #0
 8007864:	bfc9      	itett	gt
 8007866:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 800786a:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 800786e:	4624      	movgt	r4, r4
 8007870:	463d      	movgt	r5, r7
 8007872:	bfdc      	itt	le
 8007874:	4612      	movle	r2, r2
 8007876:	464b      	movle	r3, r9
 8007878:	4620      	mov	r0, r4
 800787a:	4629      	mov	r1, r5
 800787c:	f002 f884 	bl	8009988 <__aeabi_ddiv>
 8007880:	b003      	add	sp, #12
 8007882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007886:	bf00      	nop

08007888 <_mprec_log10>:
 8007888:	2817      	cmp	r0, #23
 800788a:	b510      	push	{r4, lr}
 800788c:	4604      	mov	r4, r0
 800788e:	dd0c      	ble.n	80078aa <_mprec_log10+0x22>
 8007890:	2100      	movs	r1, #0
 8007892:	2000      	movs	r0, #0
 8007894:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007898:	2300      	movs	r3, #0
 800789a:	2200      	movs	r2, #0
 800789c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80078a0:	f001 ff48 	bl	8009734 <__aeabi_dmul>
 80078a4:	3c01      	subs	r4, #1
 80078a6:	d1f7      	bne.n	8007898 <_mprec_log10+0x10>
 80078a8:	bd10      	pop	{r4, pc}
 80078aa:	f24a 4328 	movw	r3, #42024	; 0xa428
 80078ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80078b2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80078b6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80078ba:	bd10      	pop	{r4, pc}

080078bc <__copybits>:
 80078bc:	b470      	push	{r4, r5, r6}
 80078be:	3901      	subs	r1, #1
 80078c0:	6915      	ldr	r5, [r2, #16]
 80078c2:	f102 0314 	add.w	r3, r2, #20
 80078c6:	114e      	asrs	r6, r1, #5
 80078c8:	3601      	adds	r6, #1
 80078ca:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80078ce:	42ab      	cmp	r3, r5
 80078d0:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80078d4:	d20c      	bcs.n	80078f0 <__copybits+0x34>
 80078d6:	4601      	mov	r1, r0
 80078d8:	f853 4b04 	ldr.w	r4, [r3], #4
 80078dc:	429d      	cmp	r5, r3
 80078de:	f841 4b04 	str.w	r4, [r1], #4
 80078e2:	d8f9      	bhi.n	80078d8 <__copybits+0x1c>
 80078e4:	1aab      	subs	r3, r5, r2
 80078e6:	3b15      	subs	r3, #21
 80078e8:	f023 0303 	bic.w	r3, r3, #3
 80078ec:	3304      	adds	r3, #4
 80078ee:	4418      	add	r0, r3
 80078f0:	4286      	cmp	r6, r0
 80078f2:	d904      	bls.n	80078fe <__copybits+0x42>
 80078f4:	2300      	movs	r3, #0
 80078f6:	f840 3b04 	str.w	r3, [r0], #4
 80078fa:	4286      	cmp	r6, r0
 80078fc:	d8fb      	bhi.n	80078f6 <__copybits+0x3a>
 80078fe:	bc70      	pop	{r4, r5, r6}
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop

08007904 <__any_on>:
 8007904:	6903      	ldr	r3, [r0, #16]
 8007906:	114a      	asrs	r2, r1, #5
 8007908:	b410      	push	{r4}
 800790a:	4293      	cmp	r3, r2
 800790c:	f100 0414 	add.w	r4, r0, #20
 8007910:	bfb8      	it	lt
 8007912:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 8007916:	db13      	blt.n	8007940 <__any_on+0x3c>
 8007918:	dd10      	ble.n	800793c <__any_on+0x38>
 800791a:	f011 011f 	ands.w	r1, r1, #31
 800791e:	d00d      	beq.n	800793c <__any_on+0x38>
 8007920:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 8007924:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007928:	fa20 f201 	lsr.w	r2, r0, r1
 800792c:	fa02 f101 	lsl.w	r1, r2, r1
 8007930:	4281      	cmp	r1, r0
 8007932:	d005      	beq.n	8007940 <__any_on+0x3c>
 8007934:	2001      	movs	r0, #1
 8007936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007940:	429c      	cmp	r4, r3
 8007942:	d20a      	bcs.n	800795a <__any_on+0x56>
 8007944:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007948:	3b04      	subs	r3, #4
 800794a:	b122      	cbz	r2, 8007956 <__any_on+0x52>
 800794c:	e7f2      	b.n	8007934 <__any_on+0x30>
 800794e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007952:	2a00      	cmp	r2, #0
 8007954:	d1ee      	bne.n	8007934 <__any_on+0x30>
 8007956:	429c      	cmp	r4, r3
 8007958:	d3f9      	bcc.n	800794e <__any_on+0x4a>
 800795a:	2000      	movs	r0, #0
 800795c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop

08007964 <__fpclassifyd>:
 8007964:	ea50 0301 	orrs.w	r3, r0, r1
 8007968:	d101      	bne.n	800796e <__fpclassifyd+0xa>
 800796a:	2002      	movs	r0, #2
 800796c:	4770      	bx	lr
 800796e:	f1d0 0301 	rsbs	r3, r0, #1
 8007972:	bf38      	it	cc
 8007974:	2300      	movcc	r3, #0
 8007976:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800797a:	bf08      	it	eq
 800797c:	2800      	cmpeq	r0, #0
 800797e:	d0f4      	beq.n	800796a <__fpclassifyd+0x6>
 8007980:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007984:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007988:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 800798c:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8007990:	4290      	cmp	r0, r2
 8007992:	d801      	bhi.n	8007998 <__fpclassifyd+0x34>
 8007994:	2004      	movs	r0, #4
 8007996:	4770      	bx	lr
 8007998:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800799c:	d201      	bcs.n	80079a2 <__fpclassifyd+0x3e>
 800799e:	2003      	movs	r0, #3
 80079a0:	4770      	bx	lr
 80079a2:	2000      	movs	r0, #0
 80079a4:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 80079a8:	4281      	cmp	r1, r0
 80079aa:	bf14      	ite	ne
 80079ac:	2000      	movne	r0, #0
 80079ae:	f003 0001 	andeq.w	r0, r3, #1
 80079b2:	4770      	bx	lr

080079b4 <_sbrk_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	f240 54ec 	movw	r4, #1516	; 0x5ec
 80079ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80079be:	4605      	mov	r5, r0
 80079c0:	4608      	mov	r0, r1
 80079c2:	2300      	movs	r3, #0
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	f7fc f829 	bl	8003a1c <_sbrk>
 80079ca:	1c43      	adds	r3, r0, #1
 80079cc:	d000      	beq.n	80079d0 <_sbrk_r+0x1c>
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d0fb      	beq.n	80079ce <_sbrk_r+0x1a>
 80079d6:	602b      	str	r3, [r5, #0]
 80079d8:	bd38      	pop	{r3, r4, r5, pc}
 80079da:	bf00      	nop

080079dc <strcmp>:
 80079dc:	ea40 0c01 	orr.w	ip, r0, r1
 80079e0:	f01c 0f07 	tst.w	ip, #7
 80079e4:	d127      	bne.n	8007a36 <strcmp+0x5a>
 80079e6:	f1bd 0d10 	subs.w	sp, sp, #16
 80079ea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80079ee:	e9cd 6700 	strd	r6, r7, [sp]
 80079f2:	f06f 0600 	mvn.w	r6, #0
 80079f6:	f04f 0700 	mov.w	r7, #0
 80079fa:	bf00      	nop
 80079fc:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007a00:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007a04:	42a2      	cmp	r2, r4
 8007a06:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007a0a:	ea2c 0c02 	bic.w	ip, ip, r2
 8007a0e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a12:	bf08      	it	eq
 8007a14:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a18:	f040 80e5 	bne.w	8007be6 <strcmp+0x20a>
 8007a1c:	42ab      	cmp	r3, r5
 8007a1e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007a22:	ea2c 0c03 	bic.w	ip, ip, r3
 8007a26:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a2a:	bf08      	it	eq
 8007a2c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a30:	f040 80d6 	bne.w	8007be0 <strcmp+0x204>
 8007a34:	e7e2      	b.n	80079fc <strcmp+0x20>
 8007a36:	f010 0c03 	ands.w	ip, r0, #3
 8007a3a:	d021      	beq.n	8007a80 <strcmp+0xa4>
 8007a3c:	f020 0003 	bic.w	r0, r0, #3
 8007a40:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a44:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 8007a48:	d008      	beq.n	8007a5c <strcmp+0x80>
 8007a4a:	d20f      	bcs.n	8007a6c <strcmp+0x90>
 8007a4c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007a50:	fa5f f392 	uxtb.w	r3, r2, ror #8
 8007a54:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007a58:	d110      	bne.n	8007a7c <strcmp+0xa0>
 8007a5a:	b17b      	cbz	r3, 8007a7c <strcmp+0xa0>
 8007a5c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007a60:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 8007a64:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007a68:	d108      	bne.n	8007a7c <strcmp+0xa0>
 8007a6a:	b13b      	cbz	r3, 8007a7c <strcmp+0xa0>
 8007a6c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007a70:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 8007a74:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007a78:	d100      	bne.n	8007a7c <strcmp+0xa0>
 8007a7a:	b90b      	cbnz	r3, 8007a80 <strcmp+0xa4>
 8007a7c:	4660      	mov	r0, ip
 8007a7e:	4770      	bx	lr
 8007a80:	f1bd 0d10 	subs.w	sp, sp, #16
 8007a84:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a88:	e9cd 6700 	strd	r6, r7, [sp]
 8007a8c:	f06f 0600 	mvn.w	r6, #0
 8007a90:	f04f 0700 	mov.w	r7, #0
 8007a94:	f011 0c03 	ands.w	ip, r1, #3
 8007a98:	d133      	bne.n	8007b02 <strcmp+0x126>
 8007a9a:	f010 0f04 	tst.w	r0, #4
 8007a9e:	d00f      	beq.n	8007ac0 <strcmp+0xe4>
 8007aa0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007aa4:	f851 4b04 	ldr.w	r4, [r1], #4
 8007aa8:	42a2      	cmp	r2, r4
 8007aaa:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007aae:	ea2c 0c02 	bic.w	ip, ip, r2
 8007ab2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007ab6:	bf08      	it	eq
 8007ab8:	f1bc 0f00 	cmpeq.w	ip, #0
 8007abc:	f040 8093 	bne.w	8007be6 <strcmp+0x20a>
 8007ac0:	f011 0f04 	tst.w	r1, #4
 8007ac4:	d099      	beq.n	80079fa <strcmp+0x1e>
 8007ac6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007aca:	bf00      	nop
 8007acc:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007ad0:	42aa      	cmp	r2, r5
 8007ad2:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007ad6:	ea2c 0c02 	bic.w	ip, ip, r2
 8007ada:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007ade:	bf08      	it	eq
 8007ae0:	f1bc 0f00 	cmpeq.w	ip, #0
 8007ae4:	d179      	bne.n	8007bda <strcmp+0x1fe>
 8007ae6:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007aea:	42a3      	cmp	r3, r4
 8007aec:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007af0:	ea2c 0c03 	bic.w	ip, ip, r3
 8007af4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007af8:	bf08      	it	eq
 8007afa:	f1bc 0f00 	cmpeq.w	ip, #0
 8007afe:	d169      	bne.n	8007bd4 <strcmp+0x1f8>
 8007b00:	e7e4      	b.n	8007acc <strcmp+0xf0>
 8007b02:	f021 0103 	bic.w	r1, r1, #3
 8007b06:	f1bc 0f02 	cmp.w	ip, #2
 8007b0a:	d020      	beq.n	8007b4e <strcmp+0x172>
 8007b0c:	da3f      	bge.n	8007b8e <strcmp+0x1b2>
 8007b0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b12:	bf00      	nop
 8007b14:	f850 3b04 	ldr.w	r3, [r0], #4
 8007b18:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007b1c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007b20:	ea2c 0c03 	bic.w	ip, ip, r3
 8007b24:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b28:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 8007b2c:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007b30:	bf08      	it	eq
 8007b32:	42aa      	cmpeq	r2, r5
 8007b34:	d151      	bne.n	8007bda <strcmp+0x1fe>
 8007b36:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b3a:	f1bc 0f00 	cmp.w	ip, #0
 8007b3e:	ea82 0303 	eor.w	r3, r2, r3
 8007b42:	ea4f 6205 	mov.w	r2, r5, lsl #24
 8007b46:	bf08      	it	eq
 8007b48:	4293      	cmpeq	r3, r2
 8007b4a:	d140      	bne.n	8007bce <strcmp+0x1f2>
 8007b4c:	e7e2      	b.n	8007b14 <strcmp+0x138>
 8007b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b52:	bf00      	nop
 8007b54:	f850 3b04 	ldr.w	r3, [r0], #4
 8007b58:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8007b5c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007b60:	ea2c 0c03 	bic.w	ip, ip, r3
 8007b64:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b68:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 8007b6c:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 8007b70:	bf08      	it	eq
 8007b72:	42aa      	cmpeq	r2, r5
 8007b74:	d131      	bne.n	8007bda <strcmp+0x1fe>
 8007b76:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b7a:	f1bc 0f00 	cmp.w	ip, #0
 8007b7e:	ea82 0303 	eor.w	r3, r2, r3
 8007b82:	ea4f 4205 	mov.w	r2, r5, lsl #16
 8007b86:	bf08      	it	eq
 8007b88:	4293      	cmpeq	r3, r2
 8007b8a:	d120      	bne.n	8007bce <strcmp+0x1f2>
 8007b8c:	e7e2      	b.n	8007b54 <strcmp+0x178>
 8007b8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b92:	bf00      	nop
 8007b94:	f850 3b04 	ldr.w	r3, [r0], #4
 8007b98:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007b9c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007ba0:	ea2c 0c03 	bic.w	ip, ip, r3
 8007ba4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007ba8:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007bac:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007bb0:	bf08      	it	eq
 8007bb2:	42aa      	cmpeq	r2, r5
 8007bb4:	d111      	bne.n	8007bda <strcmp+0x1fe>
 8007bb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bba:	f1bc 0f00 	cmp.w	ip, #0
 8007bbe:	ea82 0303 	eor.w	r3, r2, r3
 8007bc2:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007bc6:	bf08      	it	eq
 8007bc8:	4293      	cmpeq	r3, r2
 8007bca:	d100      	bne.n	8007bce <strcmp+0x1f2>
 8007bcc:	e7e2      	b.n	8007b94 <strcmp+0x1b8>
 8007bce:	ba19      	rev	r1, r3
 8007bd0:	ba12      	rev	r2, r2
 8007bd2:	e00a      	b.n	8007bea <strcmp+0x20e>
 8007bd4:	ba19      	rev	r1, r3
 8007bd6:	ba22      	rev	r2, r4
 8007bd8:	e007      	b.n	8007bea <strcmp+0x20e>
 8007bda:	ba11      	rev	r1, r2
 8007bdc:	ba2a      	rev	r2, r5
 8007bde:	e004      	b.n	8007bea <strcmp+0x20e>
 8007be0:	ba19      	rev	r1, r3
 8007be2:	ba2a      	rev	r2, r5
 8007be4:	e001      	b.n	8007bea <strcmp+0x20e>
 8007be6:	ba11      	rev	r1, r2
 8007be8:	ba22      	rev	r2, r4
 8007bea:	fa9c f08c 	rev.w	r0, ip
 8007bee:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007bf2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007bf6:	f11d 0d10 	adds.w	sp, sp, #16
 8007bfa:	b138      	cbz	r0, 8007c0c <strcmp+0x230>
 8007bfc:	fab0 f080 	clz	r0, r0
 8007c00:	f1c0 0018 	rsb	r0, r0, #24
 8007c04:	fa21 f100 	lsr.w	r1, r1, r0
 8007c08:	fa22 f200 	lsr.w	r2, r2, r0
 8007c0c:	2001      	movs	r0, #1
 8007c0e:	4291      	cmp	r1, r2
 8007c10:	bf98      	it	ls
 8007c12:	4180      	sbcls	r0, r0
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop

08007c18 <strlen>:
 8007c18:	f020 0103 	bic.w	r1, r0, #3
 8007c1c:	f010 0003 	ands.w	r0, r0, #3
 8007c20:	f1c0 0000 	rsb	r0, r0, #0
 8007c24:	f851 3b04 	ldr.w	r3, [r1], #4
 8007c28:	f100 0c04 	add.w	ip, r0, #4
 8007c2c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007c30:	f06f 0200 	mvn.w	r2, #0
 8007c34:	bf1c      	itt	ne
 8007c36:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007c3a:	4313      	orrne	r3, r2
 8007c3c:	f04f 0c01 	mov.w	ip, #1
 8007c40:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007c44:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007c48:	eba3 020c 	sub.w	r2, r3, ip
 8007c4c:	ea22 0203 	bic.w	r2, r2, r3
 8007c50:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007c54:	bf04      	itt	eq
 8007c56:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007c5a:	3004      	addeq	r0, #4
 8007c5c:	d0f4      	beq.n	8007c48 <strlen+0x30>
 8007c5e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c62:	bf1f      	itttt	ne
 8007c64:	3001      	addne	r0, #1
 8007c66:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007c6a:	3001      	addne	r0, #1
 8007c6c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007c70:	bf18      	it	ne
 8007c72:	3001      	addne	r0, #1
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop

08007c78 <__ssprint_r>:
 8007c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7c:	4692      	mov	sl, r2
 8007c7e:	6894      	ldr	r4, [r2, #8]
 8007c80:	b083      	sub	sp, #12
 8007c82:	4680      	mov	r8, r0
 8007c84:	460d      	mov	r5, r1
 8007c86:	6816      	ldr	r6, [r2, #0]
 8007c88:	2c00      	cmp	r4, #0
 8007c8a:	d071      	beq.n	8007d70 <__ssprint_r+0xf8>
 8007c8c:	f04f 0b00 	mov.w	fp, #0
 8007c90:	6808      	ldr	r0, [r1, #0]
 8007c92:	688b      	ldr	r3, [r1, #8]
 8007c94:	465c      	mov	r4, fp
 8007c96:	2c00      	cmp	r4, #0
 8007c98:	d045      	beq.n	8007d26 <__ssprint_r+0xae>
 8007c9a:	429c      	cmp	r4, r3
 8007c9c:	461f      	mov	r7, r3
 8007c9e:	d348      	bcc.n	8007d32 <__ssprint_r+0xba>
 8007ca0:	89ab      	ldrh	r3, [r5, #12]
 8007ca2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007ca6:	bf08      	it	eq
 8007ca8:	46b9      	moveq	r9, r7
 8007caa:	d02c      	beq.n	8007d06 <__ssprint_r+0x8e>
 8007cac:	696f      	ldr	r7, [r5, #20]
 8007cae:	1c62      	adds	r2, r4, #1
 8007cb0:	6929      	ldr	r1, [r5, #16]
 8007cb2:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007cb6:	1a47      	subs	r7, r0, r1
 8007cb8:	443a      	add	r2, r7
 8007cba:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007cbe:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007cc2:	4591      	cmp	r9, r2
 8007cc4:	bf34      	ite	cc
 8007cc6:	4691      	movcc	r9, r2
 8007cc8:	464a      	movcs	r2, r9
 8007cca:	055b      	lsls	r3, r3, #21
 8007ccc:	d534      	bpl.n	8007d38 <__ssprint_r+0xc0>
 8007cce:	4611      	mov	r1, r2
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	f7fe fe53 	bl	800697c <_malloc_r>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d038      	beq.n	8007d4c <__ssprint_r+0xd4>
 8007cda:	6929      	ldr	r1, [r5, #16]
 8007cdc:	463a      	mov	r2, r7
 8007cde:	9001      	str	r0, [sp, #4]
 8007ce0:	f7ff f94c 	bl	8006f7c <memcpy>
 8007ce4:	89aa      	ldrh	r2, [r5, #12]
 8007ce6:	9b01      	ldr	r3, [sp, #4]
 8007ce8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007cec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007cf0:	81aa      	strh	r2, [r5, #12]
 8007cf2:	19d8      	adds	r0, r3, r7
 8007cf4:	f8c5 9014 	str.w	r9, [r5, #20]
 8007cf8:	ebc7 0709 	rsb	r7, r7, r9
 8007cfc:	46a1      	mov	r9, r4
 8007cfe:	60af      	str	r7, [r5, #8]
 8007d00:	4627      	mov	r7, r4
 8007d02:	612b      	str	r3, [r5, #16]
 8007d04:	6028      	str	r0, [r5, #0]
 8007d06:	464a      	mov	r2, r9
 8007d08:	4659      	mov	r1, fp
 8007d0a:	f000 fef5 	bl	8008af8 <memmove>
 8007d0e:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007d12:	68ab      	ldr	r3, [r5, #8]
 8007d14:	6828      	ldr	r0, [r5, #0]
 8007d16:	1b14      	subs	r4, r2, r4
 8007d18:	1bdb      	subs	r3, r3, r7
 8007d1a:	60ab      	str	r3, [r5, #8]
 8007d1c:	4448      	add	r0, r9
 8007d1e:	6028      	str	r0, [r5, #0]
 8007d20:	f8ca 4008 	str.w	r4, [sl, #8]
 8007d24:	b324      	cbz	r4, 8007d70 <__ssprint_r+0xf8>
 8007d26:	f8d6 b000 	ldr.w	fp, [r6]
 8007d2a:	3608      	adds	r6, #8
 8007d2c:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007d30:	e7b1      	b.n	8007c96 <__ssprint_r+0x1e>
 8007d32:	4627      	mov	r7, r4
 8007d34:	46a1      	mov	r9, r4
 8007d36:	e7e6      	b.n	8007d06 <__ssprint_r+0x8e>
 8007d38:	4640      	mov	r0, r8
 8007d3a:	f000 ff95 	bl	8008c68 <_realloc_r>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2800      	cmp	r0, #0
 8007d42:	d1d6      	bne.n	8007cf2 <__ssprint_r+0x7a>
 8007d44:	4640      	mov	r0, r8
 8007d46:	6929      	ldr	r1, [r5, #16]
 8007d48:	f000 fe0a 	bl	8008960 <_free_r>
 8007d4c:	89aa      	ldrh	r2, [r5, #12]
 8007d4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007d52:	230c      	movs	r3, #12
 8007d54:	4620      	mov	r0, r4
 8007d56:	f8c8 3000 	str.w	r3, [r8]
 8007d5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d5e:	2300      	movs	r3, #0
 8007d60:	81aa      	strh	r2, [r5, #12]
 8007d62:	f8ca 3008 	str.w	r3, [sl, #8]
 8007d66:	f8ca 3004 	str.w	r3, [sl, #4]
 8007d6a:	b003      	add	sp, #12
 8007d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d70:	4620      	mov	r0, r4
 8007d72:	f8ca 4004 	str.w	r4, [sl, #4]
 8007d76:	b003      	add	sp, #12
 8007d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d7c <_svfiprintf_r>:
 8007d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	b0b3      	sub	sp, #204	; 0xcc
 8007d82:	4692      	mov	sl, r2
 8007d84:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d86:	898b      	ldrh	r3, [r1, #12]
 8007d88:	9108      	str	r1, [sp, #32]
 8007d8a:	061a      	lsls	r2, r3, #24
 8007d8c:	9005      	str	r0, [sp, #20]
 8007d8e:	d503      	bpl.n	8007d98 <_svfiprintf_r+0x1c>
 8007d90:	690b      	ldr	r3, [r1, #16]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 8522 	beq.w	80087dc <_svfiprintf_r+0xa60>
 8007d98:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007d9c:	f24a 5550 	movw	r5, #42320	; 0xa550
 8007da0:	4646      	mov	r6, r8
 8007da2:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007da6:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007daa:	2300      	movs	r3, #0
 8007dac:	950d      	str	r5, [sp, #52]	; 0x34
 8007dae:	f105 0710 	add.w	r7, r5, #16
 8007db2:	930e      	str	r3, [sp, #56]	; 0x38
 8007db4:	ebc4 0508 	rsb	r5, r4, r8
 8007db8:	9401      	str	r4, [sp, #4]
 8007dba:	930a      	str	r3, [sp, #40]	; 0x28
 8007dbc:	9511      	str	r5, [sp, #68]	; 0x44
 8007dbe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007dc0:	9316      	str	r3, [sp, #88]	; 0x58
 8007dc2:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	bf18      	it	ne
 8007dce:	2b25      	cmpne	r3, #37	; 0x25
 8007dd0:	f000 83ca 	beq.w	8008568 <_svfiprintf_r+0x7ec>
 8007dd4:	f10a 0201 	add.w	r2, sl, #1
 8007dd8:	4614      	mov	r4, r2
 8007dda:	3201      	adds	r2, #1
 8007ddc:	7823      	ldrb	r3, [r4, #0]
 8007dde:	2b25      	cmp	r3, #37	; 0x25
 8007de0:	bf18      	it	ne
 8007de2:	2b00      	cmpne	r3, #0
 8007de4:	d1f8      	bne.n	8007dd8 <_svfiprintf_r+0x5c>
 8007de6:	ebb4 050a 	subs.w	r5, r4, sl
 8007dea:	d010      	beq.n	8007e0e <_svfiprintf_r+0x92>
 8007dec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007dee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007df0:	3301      	adds	r3, #1
 8007df2:	f8c6 a000 	str.w	sl, [r6]
 8007df6:	2b07      	cmp	r3, #7
 8007df8:	6075      	str	r5, [r6, #4]
 8007dfa:	442a      	add	r2, r5
 8007dfc:	9316      	str	r3, [sp, #88]	; 0x58
 8007dfe:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e00:	bfd8      	it	le
 8007e02:	3608      	addle	r6, #8
 8007e04:	f300 8436 	bgt.w	8008674 <_svfiprintf_r+0x8f8>
 8007e08:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007e0a:	4428      	add	r0, r5
 8007e0c:	900a      	str	r0, [sp, #40]	; 0x28
 8007e0e:	7823      	ldrb	r3, [r4, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 83bc 	beq.w	800858e <_svfiprintf_r+0x812>
 8007e16:	2300      	movs	r3, #0
 8007e18:	f104 0a01 	add.w	sl, r4, #1
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007e22:	4608      	mov	r0, r1
 8007e24:	9304      	str	r3, [sp, #16]
 8007e26:	9302      	str	r3, [sp, #8]
 8007e28:	7863      	ldrb	r3, [r4, #1]
 8007e2a:	f04f 34ff 	mov.w	r4, #4294967295
 8007e2e:	9403      	str	r4, [sp, #12]
 8007e30:	f10a 0a01 	add.w	sl, sl, #1
 8007e34:	f1a3 0220 	sub.w	r2, r3, #32
 8007e38:	2a58      	cmp	r2, #88	; 0x58
 8007e3a:	f200 82b5 	bhi.w	80083a8 <_svfiprintf_r+0x62c>
 8007e3e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007e42:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007e46:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007e4a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e4e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e52:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e56:	02850059 	addeq	r0, r5, #89	; 0x59
 8007e5a:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007e5e:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007e62:	01f70205 	mvnseq	r0, r5, lsl #4
 8007e66:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e6a:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e6e:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e72:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e76:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e7a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e7e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e82:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e86:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e8a:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007e8e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e92:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e96:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e9a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e9e:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007ea2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ea6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eaa:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007eae:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eb2:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007eb6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eba:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ebe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ec2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ec6:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007eca:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007ece:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ed2:	01b001a9 	lsrseq	r0, r9, #3
 8007ed6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eda:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007ede:	01310185 	teqeq	r1, r5, lsl #3
 8007ee2:	017e0142 	cmneq	lr, r2, asr #2
 8007ee6:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007eea:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007eee:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ef2:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007ef6:	1d23      	adds	r3, r4, #4
 8007ef8:	6820      	ldr	r0, [r4, #0]
 8007efa:	2800      	cmp	r0, #0
 8007efc:	f280 8400 	bge.w	8008700 <_svfiprintf_r+0x984>
 8007f00:	4240      	negs	r0, r0
 8007f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f04:	9d02      	ldr	r5, [sp, #8]
 8007f06:	f045 0504 	orr.w	r5, r5, #4
 8007f0a:	9502      	str	r5, [sp, #8]
 8007f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f10:	e78e      	b.n	8007e30 <_svfiprintf_r+0xb4>
 8007f12:	9d02      	ldr	r5, [sp, #8]
 8007f14:	9004      	str	r0, [sp, #16]
 8007f16:	06aa      	lsls	r2, r5, #26
 8007f18:	f140 81c8 	bpl.w	80082ac <_svfiprintf_r+0x530>
 8007f1c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007f1e:	2301      	movs	r3, #1
 8007f20:	1de2      	adds	r2, r4, #7
 8007f22:	f022 0207 	bic.w	r2, r2, #7
 8007f26:	f102 0508 	add.w	r5, r2, #8
 8007f2a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f2c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007f30:	f04f 0c00 	mov.w	ip, #0
 8007f34:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007f38:	9a03      	ldr	r2, [sp, #12]
 8007f3a:	2a00      	cmp	r2, #0
 8007f3c:	bfa2      	ittt	ge
 8007f3e:	9802      	ldrge	r0, [sp, #8]
 8007f40:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007f44:	9002      	strge	r0, [sp, #8]
 8007f46:	ea54 0105 	orrs.w	r1, r4, r5
 8007f4a:	9803      	ldr	r0, [sp, #12]
 8007f4c:	bf0c      	ite	eq
 8007f4e:	2200      	moveq	r2, #0
 8007f50:	2201      	movne	r2, #1
 8007f52:	2800      	cmp	r0, #0
 8007f54:	bf18      	it	ne
 8007f56:	f042 0201 	orrne.w	r2, r2, #1
 8007f5a:	2a00      	cmp	r2, #0
 8007f5c:	f000 8306 	beq.w	800856c <_svfiprintf_r+0x7f0>
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	f000 83ab 	beq.w	80086bc <_svfiprintf_r+0x940>
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007f6c:	d179      	bne.n	8008062 <_svfiprintf_r+0x2e6>
 8007f6e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007f72:	f004 010f 	and.w	r1, r4, #15
 8007f76:	0923      	lsrs	r3, r4, #4
 8007f78:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007f7c:	0928      	lsrs	r0, r5, #4
 8007f7e:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007f82:	461c      	mov	r4, r3
 8007f84:	4605      	mov	r5, r0
 8007f86:	4691      	mov	r9, r2
 8007f88:	ea54 0005 	orrs.w	r0, r4, r5
 8007f8c:	f102 32ff 	add.w	r2, r2, #4294967295
 8007f90:	f889 1000 	strb.w	r1, [r9]
 8007f94:	d1ed      	bne.n	8007f72 <_svfiprintf_r+0x1f6>
 8007f96:	ebc9 0308 	rsb	r3, r9, r8
 8007f9a:	9306      	str	r3, [sp, #24]
 8007f9c:	9c06      	ldr	r4, [sp, #24]
 8007f9e:	9d03      	ldr	r5, [sp, #12]
 8007fa0:	42ac      	cmp	r4, r5
 8007fa2:	bfb8      	it	lt
 8007fa4:	462c      	movlt	r4, r5
 8007fa6:	f1bc 0f00 	cmp.w	ip, #0
 8007faa:	d000      	beq.n	8007fae <_svfiprintf_r+0x232>
 8007fac:	3401      	adds	r4, #1
 8007fae:	9b02      	ldr	r3, [sp, #8]
 8007fb0:	9d02      	ldr	r5, [sp, #8]
 8007fb2:	f013 0302 	ands.w	r3, r3, #2
 8007fb6:	9309      	str	r3, [sp, #36]	; 0x24
 8007fb8:	bf18      	it	ne
 8007fba:	3402      	addne	r4, #2
 8007fbc:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007fc0:	950c      	str	r5, [sp, #48]	; 0x30
 8007fc2:	f040 8201 	bne.w	80083c8 <_svfiprintf_r+0x64c>
 8007fc6:	9804      	ldr	r0, [sp, #16]
 8007fc8:	1b05      	subs	r5, r0, r4
 8007fca:	2d00      	cmp	r5, #0
 8007fcc:	f340 81fc 	ble.w	80083c8 <_svfiprintf_r+0x64c>
 8007fd0:	2d10      	cmp	r5, #16
 8007fd2:	f24a 5350 	movw	r3, #42320	; 0xa550
 8007fd6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007fd8:	f340 840d 	ble.w	80087f6 <_svfiprintf_r+0xa7a>
 8007fdc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007fe0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007fe4:	9410      	str	r4, [sp, #64]	; 0x40
 8007fe6:	f04f 0b10 	mov.w	fp, #16
 8007fea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007fec:	9307      	str	r3, [sp, #28]
 8007fee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ff2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007ff4:	e002      	b.n	8007ffc <_svfiprintf_r+0x280>
 8007ff6:	3d10      	subs	r5, #16
 8007ff8:	2d10      	cmp	r5, #16
 8007ffa:	dd17      	ble.n	800802c <_svfiprintf_r+0x2b0>
 8007ffc:	3201      	adds	r2, #1
 8007ffe:	3110      	adds	r1, #16
 8008000:	2a07      	cmp	r2, #7
 8008002:	e886 0810 	stmia.w	r6, {r4, fp}
 8008006:	9216      	str	r2, [sp, #88]	; 0x58
 8008008:	f106 0608 	add.w	r6, r6, #8
 800800c:	9117      	str	r1, [sp, #92]	; 0x5c
 800800e:	ddf2      	ble.n	8007ff6 <_svfiprintf_r+0x27a>
 8008010:	9805      	ldr	r0, [sp, #20]
 8008012:	4649      	mov	r1, r9
 8008014:	aa15      	add	r2, sp, #84	; 0x54
 8008016:	4646      	mov	r6, r8
 8008018:	f7ff fe2e 	bl	8007c78 <__ssprint_r>
 800801c:	2800      	cmp	r0, #0
 800801e:	f040 82bd 	bne.w	800859c <_svfiprintf_r+0x820>
 8008022:	3d10      	subs	r5, #16
 8008024:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008026:	2d10      	cmp	r5, #16
 8008028:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800802a:	dce7      	bgt.n	8007ffc <_svfiprintf_r+0x280>
 800802c:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8008030:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008032:	3201      	adds	r2, #1
 8008034:	9b07      	ldr	r3, [sp, #28]
 8008036:	2a07      	cmp	r2, #7
 8008038:	4429      	add	r1, r5
 800803a:	9216      	str	r2, [sp, #88]	; 0x58
 800803c:	e886 0028 	stmia.w	r6, {r3, r5}
 8008040:	bfd8      	it	le
 8008042:	3608      	addle	r6, #8
 8008044:	9117      	str	r1, [sp, #92]	; 0x5c
 8008046:	f340 81c1 	ble.w	80083cc <_svfiprintf_r+0x650>
 800804a:	9805      	ldr	r0, [sp, #20]
 800804c:	aa15      	add	r2, sp, #84	; 0x54
 800804e:	9908      	ldr	r1, [sp, #32]
 8008050:	f7ff fe12 	bl	8007c78 <__ssprint_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	f040 82a1 	bne.w	800859c <_svfiprintf_r+0x820>
 800805a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800805c:	4646      	mov	r6, r8
 800805e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008060:	e1b4      	b.n	80083cc <_svfiprintf_r+0x650>
 8008062:	08e3      	lsrs	r3, r4, #3
 8008064:	08e9      	lsrs	r1, r5, #3
 8008066:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800806a:	4691      	mov	r9, r2
 800806c:	460d      	mov	r5, r1
 800806e:	f004 0207 	and.w	r2, r4, #7
 8008072:	461c      	mov	r4, r3
 8008074:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8008078:	ea54 0105 	orrs.w	r1, r4, r5
 800807c:	f109 32ff 	add.w	r2, r9, #4294967295
 8008080:	f889 3000 	strb.w	r3, [r9]
 8008084:	d1ed      	bne.n	8008062 <_svfiprintf_r+0x2e6>
 8008086:	9c02      	ldr	r4, [sp, #8]
 8008088:	4649      	mov	r1, r9
 800808a:	07e0      	lsls	r0, r4, #31
 800808c:	f140 8347 	bpl.w	800871e <_svfiprintf_r+0x9a2>
 8008090:	2b30      	cmp	r3, #48	; 0x30
 8008092:	d080      	beq.n	8007f96 <_svfiprintf_r+0x21a>
 8008094:	2330      	movs	r3, #48	; 0x30
 8008096:	ebc2 0408 	rsb	r4, r2, r8
 800809a:	4691      	mov	r9, r2
 800809c:	9406      	str	r4, [sp, #24]
 800809e:	f801 3c01 	strb.w	r3, [r1, #-1]
 80080a2:	e77b      	b.n	8007f9c <_svfiprintf_r+0x220>
 80080a4:	9d02      	ldr	r5, [sp, #8]
 80080a6:	9004      	str	r0, [sp, #16]
 80080a8:	f015 0320 	ands.w	r3, r5, #32
 80080ac:	f000 813c 	beq.w	8008328 <_svfiprintf_r+0x5ac>
 80080b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80080b2:	2300      	movs	r3, #0
 80080b4:	1de2      	adds	r2, r4, #7
 80080b6:	f022 0207 	bic.w	r2, r2, #7
 80080ba:	f102 0508 	add.w	r5, r2, #8
 80080be:	950b      	str	r5, [sp, #44]	; 0x2c
 80080c0:	e9d2 4500 	ldrd	r4, r5, [r2]
 80080c4:	e734      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 80080c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080c8:	9d02      	ldr	r5, [sp, #8]
 80080ca:	9004      	str	r0, [sp, #16]
 80080cc:	f045 0502 	orr.w	r5, r5, #2
 80080d0:	9502      	str	r5, [sp, #8]
 80080d2:	1d1d      	adds	r5, r3, #4
 80080d4:	950b      	str	r5, [sp, #44]	; 0x2c
 80080d6:	f64a 2584 	movw	r5, #43652	; 0xaa84
 80080da:	681c      	ldr	r4, [r3, #0]
 80080dc:	f6c0 0500 	movt	r5, #2048	; 0x800
 80080e0:	2330      	movs	r3, #48	; 0x30
 80080e2:	950e      	str	r5, [sp, #56]	; 0x38
 80080e4:	2500      	movs	r5, #0
 80080e6:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 80080ea:	2378      	movs	r3, #120	; 0x78
 80080ec:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 80080f0:	2302      	movs	r3, #2
 80080f2:	e71d      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 80080f4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80080f6:	9004      	str	r0, [sp, #16]
 80080f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80080fa:	f8d4 9000 	ldr.w	r9, [r4]
 80080fe:	2400      	movs	r4, #0
 8008100:	1d05      	adds	r5, r0, #4
 8008102:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8008106:	f1b9 0f00 	cmp.w	r9, #0
 800810a:	f000 8379 	beq.w	8008800 <_svfiprintf_r+0xa84>
 800810e:	9803      	ldr	r0, [sp, #12]
 8008110:	2800      	cmp	r0, #0
 8008112:	4648      	mov	r0, r9
 8008114:	f2c0 834b 	blt.w	80087ae <_svfiprintf_r+0xa32>
 8008118:	4621      	mov	r1, r4
 800811a:	9a03      	ldr	r2, [sp, #12]
 800811c:	f7fe fee6 	bl	8006eec <memchr>
 8008120:	2800      	cmp	r0, #0
 8008122:	f000 837a 	beq.w	800881a <_svfiprintf_r+0xa9e>
 8008126:	950b      	str	r5, [sp, #44]	; 0x2c
 8008128:	ebc9 0000 	rsb	r0, r9, r0
 800812c:	9d03      	ldr	r5, [sp, #12]
 800812e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008132:	42a8      	cmp	r0, r5
 8008134:	bfb8      	it	lt
 8008136:	4605      	movlt	r5, r0
 8008138:	9403      	str	r4, [sp, #12]
 800813a:	9506      	str	r5, [sp, #24]
 800813c:	e72e      	b.n	8007f9c <_svfiprintf_r+0x220>
 800813e:	9c02      	ldr	r4, [sp, #8]
 8008140:	f044 0420 	orr.w	r4, r4, #32
 8008144:	9402      	str	r4, [sp, #8]
 8008146:	f89a 3000 	ldrb.w	r3, [sl]
 800814a:	e671      	b.n	8007e30 <_svfiprintf_r+0xb4>
 800814c:	9c02      	ldr	r4, [sp, #8]
 800814e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008152:	06a0      	lsls	r0, r4, #26
 8008154:	f100 831e 	bmi.w	8008794 <_svfiprintf_r+0xa18>
 8008158:	9c02      	ldr	r4, [sp, #8]
 800815a:	06e1      	lsls	r1, r4, #27
 800815c:	f140 8330 	bpl.w	80087c0 <_svfiprintf_r+0xa44>
 8008160:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008162:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008164:	3504      	adds	r5, #4
 8008166:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800816a:	950b      	str	r5, [sp, #44]	; 0x2c
 800816c:	601c      	str	r4, [r3, #0]
 800816e:	e62a      	b.n	8007dc6 <_svfiprintf_r+0x4a>
 8008170:	f89a 3000 	ldrb.w	r3, [sl]
 8008174:	4652      	mov	r2, sl
 8008176:	2b6c      	cmp	r3, #108	; 0x6c
 8008178:	bf05      	ittet	eq
 800817a:	f10a 0a01 	addeq.w	sl, sl, #1
 800817e:	9c02      	ldreq	r4, [sp, #8]
 8008180:	9d02      	ldrne	r5, [sp, #8]
 8008182:	f044 0420 	orreq.w	r4, r4, #32
 8008186:	bf0b      	itete	eq
 8008188:	7853      	ldrbeq	r3, [r2, #1]
 800818a:	f045 0510 	orrne.w	r5, r5, #16
 800818e:	9402      	streq	r4, [sp, #8]
 8008190:	9502      	strne	r5, [sp, #8]
 8008192:	e64d      	b.n	8007e30 <_svfiprintf_r+0xb4>
 8008194:	9d02      	ldr	r5, [sp, #8]
 8008196:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800819a:	9502      	str	r5, [sp, #8]
 800819c:	f89a 3000 	ldrb.w	r3, [sl]
 80081a0:	e646      	b.n	8007e30 <_svfiprintf_r+0xb4>
 80081a2:	9d02      	ldr	r5, [sp, #8]
 80081a4:	9004      	str	r0, [sp, #16]
 80081a6:	06ab      	lsls	r3, r5, #26
 80081a8:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80081ac:	d52f      	bpl.n	800820e <_svfiprintf_r+0x492>
 80081ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80081b0:	1de3      	adds	r3, r4, #7
 80081b2:	f023 0307 	bic.w	r3, r3, #7
 80081b6:	f103 0508 	add.w	r5, r3, #8
 80081ba:	950b      	str	r5, [sp, #44]	; 0x2c
 80081bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c0:	4614      	mov	r4, r2
 80081c2:	461d      	mov	r5, r3
 80081c4:	2a00      	cmp	r2, #0
 80081c6:	f173 0000 	sbcs.w	r0, r3, #0
 80081ca:	f2c0 82c8 	blt.w	800875e <_svfiprintf_r+0x9e2>
 80081ce:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80081d2:	2301      	movs	r3, #1
 80081d4:	e6b0      	b.n	8007f38 <_svfiprintf_r+0x1bc>
 80081d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081d8:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 80081dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80081de:	2401      	movs	r4, #1
 80081e0:	2200      	movs	r2, #0
 80081e2:	9004      	str	r0, [sp, #16]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	3504      	adds	r5, #4
 80081e8:	9406      	str	r4, [sp, #24]
 80081ea:	950b      	str	r5, [sp, #44]	; 0x2c
 80081ec:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 80081f0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80081f4:	2500      	movs	r5, #0
 80081f6:	9503      	str	r5, [sp, #12]
 80081f8:	e6d9      	b.n	8007fae <_svfiprintf_r+0x232>
 80081fa:	9c02      	ldr	r4, [sp, #8]
 80081fc:	9004      	str	r0, [sp, #16]
 80081fe:	f044 0410 	orr.w	r4, r4, #16
 8008202:	9402      	str	r4, [sp, #8]
 8008204:	9d02      	ldr	r5, [sp, #8]
 8008206:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800820a:	06ab      	lsls	r3, r5, #26
 800820c:	d4cf      	bmi.n	80081ae <_svfiprintf_r+0x432>
 800820e:	9c02      	ldr	r4, [sp, #8]
 8008210:	06e5      	lsls	r5, r4, #27
 8008212:	f100 8297 	bmi.w	8008744 <_svfiprintf_r+0x9c8>
 8008216:	9c02      	ldr	r4, [sp, #8]
 8008218:	0664      	lsls	r4, r4, #25
 800821a:	f140 8293 	bpl.w	8008744 <_svfiprintf_r+0x9c8>
 800821e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008220:	3004      	adds	r0, #4
 8008222:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8008226:	900b      	str	r0, [sp, #44]	; 0x2c
 8008228:	4622      	mov	r2, r4
 800822a:	17e5      	asrs	r5, r4, #31
 800822c:	462b      	mov	r3, r5
 800822e:	e7c9      	b.n	80081c4 <_svfiprintf_r+0x448>
 8008230:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008234:	2000      	movs	r0, #0
 8008236:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800823a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 800823e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8008242:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008246:	2a09      	cmp	r2, #9
 8008248:	d9f5      	bls.n	8008236 <_svfiprintf_r+0x4ba>
 800824a:	e5f3      	b.n	8007e34 <_svfiprintf_r+0xb8>
 800824c:	9c02      	ldr	r4, [sp, #8]
 800824e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8008252:	9402      	str	r4, [sp, #8]
 8008254:	f89a 3000 	ldrb.w	r3, [sl]
 8008258:	e5ea      	b.n	8007e30 <_svfiprintf_r+0xb4>
 800825a:	f89a 3000 	ldrb.w	r3, [sl]
 800825e:	f10a 0501 	add.w	r5, sl, #1
 8008262:	2b2a      	cmp	r3, #42	; 0x2a
 8008264:	f000 82e1 	beq.w	800882a <_svfiprintf_r+0xaae>
 8008268:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800826c:	2a09      	cmp	r2, #9
 800826e:	bf82      	ittt	hi
 8008270:	2400      	movhi	r4, #0
 8008272:	46aa      	movhi	sl, r5
 8008274:	9403      	strhi	r4, [sp, #12]
 8008276:	f63f addd 	bhi.w	8007e34 <_svfiprintf_r+0xb8>
 800827a:	2400      	movs	r4, #0
 800827c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008280:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008284:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8008288:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800828c:	2a09      	cmp	r2, #9
 800828e:	d9f5      	bls.n	800827c <_svfiprintf_r+0x500>
 8008290:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8008294:	46aa      	mov	sl, r5
 8008296:	9403      	str	r4, [sp, #12]
 8008298:	e5cc      	b.n	8007e34 <_svfiprintf_r+0xb8>
 800829a:	9c02      	ldr	r4, [sp, #8]
 800829c:	9004      	str	r0, [sp, #16]
 800829e:	f044 0410 	orr.w	r4, r4, #16
 80082a2:	9402      	str	r4, [sp, #8]
 80082a4:	9d02      	ldr	r5, [sp, #8]
 80082a6:	06aa      	lsls	r2, r5, #26
 80082a8:	f53f ae38 	bmi.w	8007f1c <_svfiprintf_r+0x1a0>
 80082ac:	9c02      	ldr	r4, [sp, #8]
 80082ae:	06e3      	lsls	r3, r4, #27
 80082b0:	f100 8267 	bmi.w	8008782 <_svfiprintf_r+0xa06>
 80082b4:	9c02      	ldr	r4, [sp, #8]
 80082b6:	0665      	lsls	r5, r4, #25
 80082b8:	f140 8263 	bpl.w	8008782 <_svfiprintf_r+0xa06>
 80082bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80082be:	2500      	movs	r5, #0
 80082c0:	2301      	movs	r3, #1
 80082c2:	3004      	adds	r0, #4
 80082c4:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80082c8:	900b      	str	r0, [sp, #44]	; 0x2c
 80082ca:	e631      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 80082cc:	9d02      	ldr	r5, [sp, #8]
 80082ce:	f64a 2470 	movw	r4, #43632	; 0xaa70
 80082d2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80082d6:	940e      	str	r4, [sp, #56]	; 0x38
 80082d8:	06ac      	lsls	r4, r5, #26
 80082da:	9004      	str	r0, [sp, #16]
 80082dc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80082e0:	d543      	bpl.n	800836a <_svfiprintf_r+0x5ee>
 80082e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80082e4:	1de2      	adds	r2, r4, #7
 80082e6:	f022 0207 	bic.w	r2, r2, #7
 80082ea:	f102 0508 	add.w	r5, r2, #8
 80082ee:	950b      	str	r5, [sp, #44]	; 0x2c
 80082f0:	e9d2 4500 	ldrd	r4, r5, [r2]
 80082f4:	9802      	ldr	r0, [sp, #8]
 80082f6:	07c2      	lsls	r2, r0, #31
 80082f8:	d554      	bpl.n	80083a4 <_svfiprintf_r+0x628>
 80082fa:	ea54 0105 	orrs.w	r1, r4, r5
 80082fe:	d051      	beq.n	80083a4 <_svfiprintf_r+0x628>
 8008300:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008304:	f040 0002 	orr.w	r0, r0, #2
 8008308:	2330      	movs	r3, #48	; 0x30
 800830a:	9002      	str	r0, [sp, #8]
 800830c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008310:	2302      	movs	r3, #2
 8008312:	e60d      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 8008314:	9c02      	ldr	r4, [sp, #8]
 8008316:	9004      	str	r0, [sp, #16]
 8008318:	f044 0410 	orr.w	r4, r4, #16
 800831c:	9402      	str	r4, [sp, #8]
 800831e:	9d02      	ldr	r5, [sp, #8]
 8008320:	f015 0320 	ands.w	r3, r5, #32
 8008324:	f47f aec4 	bne.w	80080b0 <_svfiprintf_r+0x334>
 8008328:	9c02      	ldr	r4, [sp, #8]
 800832a:	f014 0210 	ands.w	r2, r4, #16
 800832e:	f040 8220 	bne.w	8008772 <_svfiprintf_r+0x9f6>
 8008332:	9c02      	ldr	r4, [sp, #8]
 8008334:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8008338:	f000 821b 	beq.w	8008772 <_svfiprintf_r+0x9f6>
 800833c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800833e:	4613      	mov	r3, r2
 8008340:	2500      	movs	r5, #0
 8008342:	3004      	adds	r0, #4
 8008344:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008348:	900b      	str	r0, [sp, #44]	; 0x2c
 800834a:	e5f1      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 800834c:	f89a 3000 	ldrb.w	r3, [sl]
 8008350:	212b      	movs	r1, #43	; 0x2b
 8008352:	e56d      	b.n	8007e30 <_svfiprintf_r+0xb4>
 8008354:	9d02      	ldr	r5, [sp, #8]
 8008356:	f64a 2484 	movw	r4, #43652	; 0xaa84
 800835a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800835e:	940e      	str	r4, [sp, #56]	; 0x38
 8008360:	06ac      	lsls	r4, r5, #26
 8008362:	9004      	str	r0, [sp, #16]
 8008364:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008368:	d4bb      	bmi.n	80082e2 <_svfiprintf_r+0x566>
 800836a:	9c02      	ldr	r4, [sp, #8]
 800836c:	06e0      	lsls	r0, r4, #27
 800836e:	f100 81e2 	bmi.w	8008736 <_svfiprintf_r+0x9ba>
 8008372:	9c02      	ldr	r4, [sp, #8]
 8008374:	0661      	lsls	r1, r4, #25
 8008376:	f140 81de 	bpl.w	8008736 <_svfiprintf_r+0x9ba>
 800837a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800837c:	2500      	movs	r5, #0
 800837e:	3004      	adds	r0, #4
 8008380:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008384:	900b      	str	r0, [sp, #44]	; 0x2c
 8008386:	e7b5      	b.n	80082f4 <_svfiprintf_r+0x578>
 8008388:	f89a 3000 	ldrb.w	r3, [sl]
 800838c:	2900      	cmp	r1, #0
 800838e:	f47f ad4f 	bne.w	8007e30 <_svfiprintf_r+0xb4>
 8008392:	2120      	movs	r1, #32
 8008394:	e54c      	b.n	8007e30 <_svfiprintf_r+0xb4>
 8008396:	9d02      	ldr	r5, [sp, #8]
 8008398:	f045 0501 	orr.w	r5, r5, #1
 800839c:	9502      	str	r5, [sp, #8]
 800839e:	f89a 3000 	ldrb.w	r3, [sl]
 80083a2:	e545      	b.n	8007e30 <_svfiprintf_r+0xb4>
 80083a4:	2302      	movs	r3, #2
 80083a6:	e5c3      	b.n	8007f30 <_svfiprintf_r+0x1b4>
 80083a8:	9004      	str	r0, [sp, #16]
 80083aa:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 80ed 	beq.w	800858e <_svfiprintf_r+0x812>
 80083b4:	2401      	movs	r4, #1
 80083b6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80083ba:	9406      	str	r4, [sp, #24]
 80083bc:	2300      	movs	r3, #0
 80083be:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 80083c2:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 80083c6:	e715      	b.n	80081f4 <_svfiprintf_r+0x478>
 80083c8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80083ca:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80083cc:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 80083d0:	b173      	cbz	r3, 80083f0 <_svfiprintf_r+0x674>
 80083d2:	3201      	adds	r2, #1
 80083d4:	3101      	adds	r1, #1
 80083d6:	2a07      	cmp	r2, #7
 80083d8:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 80083dc:	f04f 0301 	mov.w	r3, #1
 80083e0:	9216      	str	r2, [sp, #88]	; 0x58
 80083e2:	e886 0009 	stmia.w	r6, {r0, r3}
 80083e6:	bfd8      	it	le
 80083e8:	3608      	addle	r6, #8
 80083ea:	9117      	str	r1, [sp, #92]	; 0x5c
 80083ec:	f300 8157 	bgt.w	800869e <_svfiprintf_r+0x922>
 80083f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80083f2:	b16d      	cbz	r5, 8008410 <_svfiprintf_r+0x694>
 80083f4:	3201      	adds	r2, #1
 80083f6:	3102      	adds	r1, #2
 80083f8:	2a07      	cmp	r2, #7
 80083fa:	a814      	add	r0, sp, #80	; 0x50
 80083fc:	f04f 0302 	mov.w	r3, #2
 8008400:	9216      	str	r2, [sp, #88]	; 0x58
 8008402:	e886 0009 	stmia.w	r6, {r0, r3}
 8008406:	bfd8      	it	le
 8008408:	3608      	addle	r6, #8
 800840a:	9117      	str	r1, [sp, #92]	; 0x5c
 800840c:	f300 813c 	bgt.w	8008688 <_svfiprintf_r+0x90c>
 8008410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008412:	2b80      	cmp	r3, #128	; 0x80
 8008414:	f000 80cd 	beq.w	80085b2 <_svfiprintf_r+0x836>
 8008418:	9803      	ldr	r0, [sp, #12]
 800841a:	9b06      	ldr	r3, [sp, #24]
 800841c:	1ac5      	subs	r5, r0, r3
 800841e:	2d00      	cmp	r5, #0
 8008420:	dd44      	ble.n	80084ac <_svfiprintf_r+0x730>
 8008422:	4ba5      	ldr	r3, [pc, #660]	; (80086b8 <_svfiprintf_r+0x93c>)
 8008424:	2d10      	cmp	r5, #16
 8008426:	9307      	str	r3, [sp, #28]
 8008428:	dd2b      	ble.n	8008482 <_svfiprintf_r+0x706>
 800842a:	f8cd 900c 	str.w	r9, [sp, #12]
 800842e:	f04f 0b10 	mov.w	fp, #16
 8008432:	9409      	str	r4, [sp, #36]	; 0x24
 8008434:	46a9      	mov	r9, r5
 8008436:	9c05      	ldr	r4, [sp, #20]
 8008438:	9d08      	ldr	r5, [sp, #32]
 800843a:	e004      	b.n	8008446 <_svfiprintf_r+0x6ca>
 800843c:	f1a9 0910 	sub.w	r9, r9, #16
 8008440:	f1b9 0f10 	cmp.w	r9, #16
 8008444:	dd19      	ble.n	800847a <_svfiprintf_r+0x6fe>
 8008446:	3201      	adds	r2, #1
 8008448:	3110      	adds	r1, #16
 800844a:	2a07      	cmp	r2, #7
 800844c:	e886 0880 	stmia.w	r6, {r7, fp}
 8008450:	9216      	str	r2, [sp, #88]	; 0x58
 8008452:	f106 0608 	add.w	r6, r6, #8
 8008456:	9117      	str	r1, [sp, #92]	; 0x5c
 8008458:	ddf0      	ble.n	800843c <_svfiprintf_r+0x6c0>
 800845a:	4620      	mov	r0, r4
 800845c:	4629      	mov	r1, r5
 800845e:	aa15      	add	r2, sp, #84	; 0x54
 8008460:	4646      	mov	r6, r8
 8008462:	f7ff fc09 	bl	8007c78 <__ssprint_r>
 8008466:	2800      	cmp	r0, #0
 8008468:	f040 8098 	bne.w	800859c <_svfiprintf_r+0x820>
 800846c:	f1a9 0910 	sub.w	r9, r9, #16
 8008470:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008472:	f1b9 0f10 	cmp.w	r9, #16
 8008476:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008478:	dce5      	bgt.n	8008446 <_svfiprintf_r+0x6ca>
 800847a:	464d      	mov	r5, r9
 800847c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800847e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008482:	3201      	adds	r2, #1
 8008484:	9b07      	ldr	r3, [sp, #28]
 8008486:	2a07      	cmp	r2, #7
 8008488:	4429      	add	r1, r5
 800848a:	9216      	str	r2, [sp, #88]	; 0x58
 800848c:	e886 0028 	stmia.w	r6, {r3, r5}
 8008490:	bfd8      	it	le
 8008492:	3608      	addle	r6, #8
 8008494:	9117      	str	r1, [sp, #92]	; 0x5c
 8008496:	dd09      	ble.n	80084ac <_svfiprintf_r+0x730>
 8008498:	9805      	ldr	r0, [sp, #20]
 800849a:	aa15      	add	r2, sp, #84	; 0x54
 800849c:	9908      	ldr	r1, [sp, #32]
 800849e:	f7ff fbeb 	bl	8007c78 <__ssprint_r>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d17a      	bne.n	800859c <_svfiprintf_r+0x820>
 80084a6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80084a8:	4646      	mov	r6, r8
 80084aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084ac:	3201      	adds	r2, #1
 80084ae:	9d06      	ldr	r5, [sp, #24]
 80084b0:	2a07      	cmp	r2, #7
 80084b2:	9216      	str	r2, [sp, #88]	; 0x58
 80084b4:	4429      	add	r1, r5
 80084b6:	f8c6 9000 	str.w	r9, [r6]
 80084ba:	9117      	str	r1, [sp, #92]	; 0x5c
 80084bc:	bfd8      	it	le
 80084be:	f106 0308 	addle.w	r3, r6, #8
 80084c2:	6075      	str	r5, [r6, #4]
 80084c4:	f300 80c0 	bgt.w	8008648 <_svfiprintf_r+0x8cc>
 80084c8:	9d02      	ldr	r5, [sp, #8]
 80084ca:	076a      	lsls	r2, r5, #29
 80084cc:	d538      	bpl.n	8008540 <_svfiprintf_r+0x7c4>
 80084ce:	9804      	ldr	r0, [sp, #16]
 80084d0:	1b05      	subs	r5, r0, r4
 80084d2:	2d00      	cmp	r5, #0
 80084d4:	dd34      	ble.n	8008540 <_svfiprintf_r+0x7c4>
 80084d6:	2d10      	cmp	r5, #16
 80084d8:	f24a 5050 	movw	r0, #42320	; 0xa550
 80084dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80084e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084e2:	9007      	str	r0, [sp, #28]
 80084e4:	dd22      	ble.n	800852c <_svfiprintf_r+0x7b0>
 80084e6:	9402      	str	r4, [sp, #8]
 80084e8:	2610      	movs	r6, #16
 80084ea:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80084ee:	f8dd b020 	ldr.w	fp, [sp, #32]
 80084f2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80084f4:	e002      	b.n	80084fc <_svfiprintf_r+0x780>
 80084f6:	3d10      	subs	r5, #16
 80084f8:	2d10      	cmp	r5, #16
 80084fa:	dd16      	ble.n	800852a <_svfiprintf_r+0x7ae>
 80084fc:	3201      	adds	r2, #1
 80084fe:	3110      	adds	r1, #16
 8008500:	2a07      	cmp	r2, #7
 8008502:	e883 0050 	stmia.w	r3, {r4, r6}
 8008506:	9216      	str	r2, [sp, #88]	; 0x58
 8008508:	f103 0308 	add.w	r3, r3, #8
 800850c:	9117      	str	r1, [sp, #92]	; 0x5c
 800850e:	ddf2      	ble.n	80084f6 <_svfiprintf_r+0x77a>
 8008510:	4648      	mov	r0, r9
 8008512:	4659      	mov	r1, fp
 8008514:	aa15      	add	r2, sp, #84	; 0x54
 8008516:	f7ff fbaf 	bl	8007c78 <__ssprint_r>
 800851a:	4643      	mov	r3, r8
 800851c:	2800      	cmp	r0, #0
 800851e:	d13d      	bne.n	800859c <_svfiprintf_r+0x820>
 8008520:	3d10      	subs	r5, #16
 8008522:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008524:	2d10      	cmp	r5, #16
 8008526:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008528:	dce8      	bgt.n	80084fc <_svfiprintf_r+0x780>
 800852a:	9c02      	ldr	r4, [sp, #8]
 800852c:	3201      	adds	r2, #1
 800852e:	9807      	ldr	r0, [sp, #28]
 8008530:	2a07      	cmp	r2, #7
 8008532:	4429      	add	r1, r5
 8008534:	9216      	str	r2, [sp, #88]	; 0x58
 8008536:	9117      	str	r1, [sp, #92]	; 0x5c
 8008538:	e883 0021 	stmia.w	r3, {r0, r5}
 800853c:	f300 80e5 	bgt.w	800870a <_svfiprintf_r+0x98e>
 8008540:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008542:	9804      	ldr	r0, [sp, #16]
 8008544:	4284      	cmp	r4, r0
 8008546:	bfac      	ite	ge
 8008548:	192d      	addge	r5, r5, r4
 800854a:	182d      	addlt	r5, r5, r0
 800854c:	950a      	str	r5, [sp, #40]	; 0x28
 800854e:	2900      	cmp	r1, #0
 8008550:	f040 8084 	bne.w	800865c <_svfiprintf_r+0x8e0>
 8008554:	2300      	movs	r3, #0
 8008556:	9316      	str	r3, [sp, #88]	; 0x58
 8008558:	f89a 3000 	ldrb.w	r3, [sl]
 800855c:	4646      	mov	r6, r8
 800855e:	2b00      	cmp	r3, #0
 8008560:	bf18      	it	ne
 8008562:	2b25      	cmpne	r3, #37	; 0x25
 8008564:	f47f ac36 	bne.w	8007dd4 <_svfiprintf_r+0x58>
 8008568:	4654      	mov	r4, sl
 800856a:	e450      	b.n	8007e0e <_svfiprintf_r+0x92>
 800856c:	2b00      	cmp	r3, #0
 800856e:	d17e      	bne.n	800866e <_svfiprintf_r+0x8f2>
 8008570:	9c02      	ldr	r4, [sp, #8]
 8008572:	07e1      	lsls	r1, r4, #31
 8008574:	bf5c      	itt	pl
 8008576:	9306      	strpl	r3, [sp, #24]
 8008578:	46c1      	movpl	r9, r8
 800857a:	f57f ad0f 	bpl.w	8007f9c <_svfiprintf_r+0x220>
 800857e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008580:	2330      	movs	r3, #48	; 0x30
 8008582:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 8008586:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800858a:	9506      	str	r5, [sp, #24]
 800858c:	e506      	b.n	8007f9c <_svfiprintf_r+0x220>
 800858e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008590:	b123      	cbz	r3, 800859c <_svfiprintf_r+0x820>
 8008592:	9805      	ldr	r0, [sp, #20]
 8008594:	aa15      	add	r2, sp, #84	; 0x54
 8008596:	9908      	ldr	r1, [sp, #32]
 8008598:	f7ff fb6e 	bl	8007c78 <__ssprint_r>
 800859c:	9c08      	ldr	r4, [sp, #32]
 800859e:	980a      	ldr	r0, [sp, #40]	; 0x28
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80085a6:	bf18      	it	ne
 80085a8:	f04f 30ff 	movne.w	r0, #4294967295
 80085ac:	b033      	add	sp, #204	; 0xcc
 80085ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b2:	9804      	ldr	r0, [sp, #16]
 80085b4:	1b05      	subs	r5, r0, r4
 80085b6:	2d00      	cmp	r5, #0
 80085b8:	f77f af2e 	ble.w	8008418 <_svfiprintf_r+0x69c>
 80085bc:	4b3e      	ldr	r3, [pc, #248]	; (80086b8 <_svfiprintf_r+0x93c>)
 80085be:	2d10      	cmp	r5, #16
 80085c0:	9307      	str	r3, [sp, #28]
 80085c2:	dd2a      	ble.n	800861a <_svfiprintf_r+0x89e>
 80085c4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80085c8:	f04f 0b10 	mov.w	fp, #16
 80085cc:	940c      	str	r4, [sp, #48]	; 0x30
 80085ce:	46a9      	mov	r9, r5
 80085d0:	9c05      	ldr	r4, [sp, #20]
 80085d2:	9d08      	ldr	r5, [sp, #32]
 80085d4:	e004      	b.n	80085e0 <_svfiprintf_r+0x864>
 80085d6:	f1a9 0910 	sub.w	r9, r9, #16
 80085da:	f1b9 0f10 	cmp.w	r9, #16
 80085de:	dd18      	ble.n	8008612 <_svfiprintf_r+0x896>
 80085e0:	3201      	adds	r2, #1
 80085e2:	3110      	adds	r1, #16
 80085e4:	2a07      	cmp	r2, #7
 80085e6:	e886 0880 	stmia.w	r6, {r7, fp}
 80085ea:	9216      	str	r2, [sp, #88]	; 0x58
 80085ec:	f106 0608 	add.w	r6, r6, #8
 80085f0:	9117      	str	r1, [sp, #92]	; 0x5c
 80085f2:	ddf0      	ble.n	80085d6 <_svfiprintf_r+0x85a>
 80085f4:	4620      	mov	r0, r4
 80085f6:	4629      	mov	r1, r5
 80085f8:	aa15      	add	r2, sp, #84	; 0x54
 80085fa:	4646      	mov	r6, r8
 80085fc:	f7ff fb3c 	bl	8007c78 <__ssprint_r>
 8008600:	2800      	cmp	r0, #0
 8008602:	d1cb      	bne.n	800859c <_svfiprintf_r+0x820>
 8008604:	f1a9 0910 	sub.w	r9, r9, #16
 8008608:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800860a:	f1b9 0f10 	cmp.w	r9, #16
 800860e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008610:	dce6      	bgt.n	80085e0 <_svfiprintf_r+0x864>
 8008612:	464d      	mov	r5, r9
 8008614:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008616:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800861a:	3201      	adds	r2, #1
 800861c:	9b07      	ldr	r3, [sp, #28]
 800861e:	2a07      	cmp	r2, #7
 8008620:	4429      	add	r1, r5
 8008622:	9216      	str	r2, [sp, #88]	; 0x58
 8008624:	e886 0028 	stmia.w	r6, {r3, r5}
 8008628:	bfd8      	it	le
 800862a:	3608      	addle	r6, #8
 800862c:	9117      	str	r1, [sp, #92]	; 0x5c
 800862e:	f77f aef3 	ble.w	8008418 <_svfiprintf_r+0x69c>
 8008632:	9805      	ldr	r0, [sp, #20]
 8008634:	aa15      	add	r2, sp, #84	; 0x54
 8008636:	9908      	ldr	r1, [sp, #32]
 8008638:	f7ff fb1e 	bl	8007c78 <__ssprint_r>
 800863c:	2800      	cmp	r0, #0
 800863e:	d1ad      	bne.n	800859c <_svfiprintf_r+0x820>
 8008640:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008642:	4646      	mov	r6, r8
 8008644:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008646:	e6e7      	b.n	8008418 <_svfiprintf_r+0x69c>
 8008648:	9805      	ldr	r0, [sp, #20]
 800864a:	aa15      	add	r2, sp, #84	; 0x54
 800864c:	9908      	ldr	r1, [sp, #32]
 800864e:	f7ff fb13 	bl	8007c78 <__ssprint_r>
 8008652:	2800      	cmp	r0, #0
 8008654:	d1a2      	bne.n	800859c <_svfiprintf_r+0x820>
 8008656:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008658:	4643      	mov	r3, r8
 800865a:	e735      	b.n	80084c8 <_svfiprintf_r+0x74c>
 800865c:	9805      	ldr	r0, [sp, #20]
 800865e:	aa15      	add	r2, sp, #84	; 0x54
 8008660:	9908      	ldr	r1, [sp, #32]
 8008662:	f7ff fb09 	bl	8007c78 <__ssprint_r>
 8008666:	2800      	cmp	r0, #0
 8008668:	f43f af74 	beq.w	8008554 <_svfiprintf_r+0x7d8>
 800866c:	e796      	b.n	800859c <_svfiprintf_r+0x820>
 800866e:	9206      	str	r2, [sp, #24]
 8008670:	46c1      	mov	r9, r8
 8008672:	e493      	b.n	8007f9c <_svfiprintf_r+0x220>
 8008674:	9805      	ldr	r0, [sp, #20]
 8008676:	aa15      	add	r2, sp, #84	; 0x54
 8008678:	9908      	ldr	r1, [sp, #32]
 800867a:	f7ff fafd 	bl	8007c78 <__ssprint_r>
 800867e:	2800      	cmp	r0, #0
 8008680:	d18c      	bne.n	800859c <_svfiprintf_r+0x820>
 8008682:	4646      	mov	r6, r8
 8008684:	f7ff bbc0 	b.w	8007e08 <_svfiprintf_r+0x8c>
 8008688:	9805      	ldr	r0, [sp, #20]
 800868a:	aa15      	add	r2, sp, #84	; 0x54
 800868c:	9908      	ldr	r1, [sp, #32]
 800868e:	f7ff faf3 	bl	8007c78 <__ssprint_r>
 8008692:	2800      	cmp	r0, #0
 8008694:	d182      	bne.n	800859c <_svfiprintf_r+0x820>
 8008696:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008698:	4646      	mov	r6, r8
 800869a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800869c:	e6b8      	b.n	8008410 <_svfiprintf_r+0x694>
 800869e:	9805      	ldr	r0, [sp, #20]
 80086a0:	aa15      	add	r2, sp, #84	; 0x54
 80086a2:	9908      	ldr	r1, [sp, #32]
 80086a4:	f7ff fae8 	bl	8007c78 <__ssprint_r>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	f47f af77 	bne.w	800859c <_svfiprintf_r+0x820>
 80086ae:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80086b0:	4646      	mov	r6, r8
 80086b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80086b4:	e69c      	b.n	80083f0 <_svfiprintf_r+0x674>
 80086b6:	bf00      	nop
 80086b8:	0800a560 	stmdaeq	r0, {r5, r6, r8, sl, sp, pc}
 80086bc:	2d00      	cmp	r5, #0
 80086be:	bf08      	it	eq
 80086c0:	2c0a      	cmpeq	r4, #10
 80086c2:	d330      	bcc.n	8008726 <_svfiprintf_r+0x9aa>
 80086c4:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 80086c8:	46e1      	mov	r9, ip
 80086ca:	9606      	str	r6, [sp, #24]
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	220a      	movs	r2, #10
 80086d2:	2300      	movs	r3, #0
 80086d4:	f001 fb10 	bl	8009cf8 <__aeabi_uldivmod>
 80086d8:	465e      	mov	r6, fp
 80086da:	4620      	mov	r0, r4
 80086dc:	4629      	mov	r1, r5
 80086de:	2300      	movs	r3, #0
 80086e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086e4:	3230      	adds	r2, #48	; 0x30
 80086e6:	7032      	strb	r2, [r6, #0]
 80086e8:	220a      	movs	r2, #10
 80086ea:	f001 fb05 	bl	8009cf8 <__aeabi_uldivmod>
 80086ee:	4604      	mov	r4, r0
 80086f0:	460d      	mov	r5, r1
 80086f2:	ea54 0005 	orrs.w	r0, r4, r5
 80086f6:	d1e9      	bne.n	80086cc <_svfiprintf_r+0x950>
 80086f8:	46cc      	mov	ip, r9
 80086fa:	46b1      	mov	r9, r6
 80086fc:	9e06      	ldr	r6, [sp, #24]
 80086fe:	e44a      	b.n	8007f96 <_svfiprintf_r+0x21a>
 8008700:	930b      	str	r3, [sp, #44]	; 0x2c
 8008702:	f89a 3000 	ldrb.w	r3, [sl]
 8008706:	f7ff bb93 	b.w	8007e30 <_svfiprintf_r+0xb4>
 800870a:	9805      	ldr	r0, [sp, #20]
 800870c:	aa15      	add	r2, sp, #84	; 0x54
 800870e:	9908      	ldr	r1, [sp, #32]
 8008710:	f7ff fab2 	bl	8007c78 <__ssprint_r>
 8008714:	2800      	cmp	r0, #0
 8008716:	f47f af41 	bne.w	800859c <_svfiprintf_r+0x820>
 800871a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800871c:	e710      	b.n	8008540 <_svfiprintf_r+0x7c4>
 800871e:	ebc9 0508 	rsb	r5, r9, r8
 8008722:	9506      	str	r5, [sp, #24]
 8008724:	e43a      	b.n	8007f9c <_svfiprintf_r+0x220>
 8008726:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008728:	3430      	adds	r4, #48	; 0x30
 800872a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800872e:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 8008732:	9506      	str	r5, [sp, #24]
 8008734:	e432      	b.n	8007f9c <_svfiprintf_r+0x220>
 8008736:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008738:	3504      	adds	r5, #4
 800873a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800873e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008740:	2500      	movs	r5, #0
 8008742:	e5d7      	b.n	80082f4 <_svfiprintf_r+0x578>
 8008744:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008746:	3504      	adds	r5, #4
 8008748:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800874c:	950b      	str	r5, [sp, #44]	; 0x2c
 800874e:	4622      	mov	r2, r4
 8008750:	17e5      	asrs	r5, r4, #31
 8008752:	462b      	mov	r3, r5
 8008754:	2a00      	cmp	r2, #0
 8008756:	f173 0000 	sbcs.w	r0, r3, #0
 800875a:	f6bf ad38 	bge.w	80081ce <_svfiprintf_r+0x452>
 800875e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8008762:	4264      	negs	r4, r4
 8008764:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008768:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 800876c:	2301      	movs	r3, #1
 800876e:	f7ff bbe3 	b.w	8007f38 <_svfiprintf_r+0x1bc>
 8008772:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008774:	3504      	adds	r5, #4
 8008776:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800877a:	950b      	str	r5, [sp, #44]	; 0x2c
 800877c:	2500      	movs	r5, #0
 800877e:	f7ff bbd7 	b.w	8007f30 <_svfiprintf_r+0x1b4>
 8008782:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008784:	2301      	movs	r3, #1
 8008786:	3504      	adds	r5, #4
 8008788:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800878c:	950b      	str	r5, [sp, #44]	; 0x2c
 800878e:	2500      	movs	r5, #0
 8008790:	f7ff bbce 	b.w	8007f30 <_svfiprintf_r+0x1b4>
 8008794:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008796:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008798:	6829      	ldr	r1, [r5, #0]
 800879a:	4622      	mov	r2, r4
 800879c:	17e5      	asrs	r5, r4, #31
 800879e:	462b      	mov	r3, r5
 80087a0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80087a2:	e9c1 2300 	strd	r2, r3, [r1]
 80087a6:	3504      	adds	r5, #4
 80087a8:	950b      	str	r5, [sp, #44]	; 0x2c
 80087aa:	f7ff bb0c 	b.w	8007dc6 <_svfiprintf_r+0x4a>
 80087ae:	950b      	str	r5, [sp, #44]	; 0x2c
 80087b0:	9403      	str	r4, [sp, #12]
 80087b2:	f7ff fa31 	bl	8007c18 <strlen>
 80087b6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80087ba:	9006      	str	r0, [sp, #24]
 80087bc:	f7ff bbee 	b.w	8007f9c <_svfiprintf_r+0x220>
 80087c0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80087c2:	9d02      	ldr	r5, [sp, #8]
 80087c4:	3404      	adds	r4, #4
 80087c6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80087ca:	f015 0f40 	tst.w	r5, #64	; 0x40
 80087ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80087d0:	940b      	str	r4, [sp, #44]	; 0x2c
 80087d2:	bf14      	ite	ne
 80087d4:	801d      	strhne	r5, [r3, #0]
 80087d6:	601d      	streq	r5, [r3, #0]
 80087d8:	f7ff baf5 	b.w	8007dc6 <_svfiprintf_r+0x4a>
 80087dc:	2140      	movs	r1, #64	; 0x40
 80087de:	f7fe f8cd 	bl	800697c <_malloc_r>
 80087e2:	9c08      	ldr	r4, [sp, #32]
 80087e4:	6020      	str	r0, [r4, #0]
 80087e6:	6120      	str	r0, [r4, #16]
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d02f      	beq.n	800884c <_svfiprintf_r+0xad0>
 80087ec:	9c08      	ldr	r4, [sp, #32]
 80087ee:	2340      	movs	r3, #64	; 0x40
 80087f0:	6163      	str	r3, [r4, #20]
 80087f2:	f7ff bad1 	b.w	8007d98 <_svfiprintf_r+0x1c>
 80087f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80087fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80087fc:	9307      	str	r3, [sp, #28]
 80087fe:	e418      	b.n	8008032 <_svfiprintf_r+0x2b6>
 8008800:	9c03      	ldr	r4, [sp, #12]
 8008802:	f64a 2998 	movw	r9, #43672	; 0xaa98
 8008806:	950b      	str	r5, [sp, #44]	; 0x2c
 8008808:	f6c0 0900 	movt	r9, #2048	; 0x800
 800880c:	2c06      	cmp	r4, #6
 800880e:	bf28      	it	cs
 8008810:	2406      	movcs	r4, #6
 8008812:	9406      	str	r4, [sp, #24]
 8008814:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008818:	e4ec      	b.n	80081f4 <_svfiprintf_r+0x478>
 800881a:	9c03      	ldr	r4, [sp, #12]
 800881c:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008820:	950b      	str	r5, [sp, #44]	; 0x2c
 8008822:	9406      	str	r4, [sp, #24]
 8008824:	9003      	str	r0, [sp, #12]
 8008826:	f7ff bbb9 	b.w	8007f9c <_svfiprintf_r+0x220>
 800882a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800882c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008830:	46aa      	mov	sl, r5
 8008832:	6824      	ldr	r4, [r4, #0]
 8008834:	9403      	str	r4, [sp, #12]
 8008836:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008838:	1d22      	adds	r2, r4, #4
 800883a:	9c03      	ldr	r4, [sp, #12]
 800883c:	920b      	str	r2, [sp, #44]	; 0x2c
 800883e:	2c00      	cmp	r4, #0
 8008840:	bfbc      	itt	lt
 8008842:	f04f 35ff 	movlt.w	r5, #4294967295
 8008846:	9503      	strlt	r5, [sp, #12]
 8008848:	f7ff baf2 	b.w	8007e30 <_svfiprintf_r+0xb4>
 800884c:	9d05      	ldr	r5, [sp, #20]
 800884e:	230c      	movs	r3, #12
 8008850:	f04f 30ff 	mov.w	r0, #4294967295
 8008854:	602b      	str	r3, [r5, #0]
 8008856:	e6a9      	b.n	80085ac <_svfiprintf_r+0x830>

08008858 <_calloc_r>:
 8008858:	b510      	push	{r4, lr}
 800885a:	fb02 f101 	mul.w	r1, r2, r1
 800885e:	f7fe f88d 	bl	800697c <_malloc_r>
 8008862:	4604      	mov	r4, r0
 8008864:	b170      	cbz	r0, 8008884 <_calloc_r+0x2c>
 8008866:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800886a:	f022 0203 	bic.w	r2, r2, #3
 800886e:	3a04      	subs	r2, #4
 8008870:	2a24      	cmp	r2, #36	; 0x24
 8008872:	d81d      	bhi.n	80088b0 <_calloc_r+0x58>
 8008874:	2a13      	cmp	r2, #19
 8008876:	bf98      	it	ls
 8008878:	4603      	movls	r3, r0
 800887a:	d805      	bhi.n	8008888 <_calloc_r+0x30>
 800887c:	2200      	movs	r2, #0
 800887e:	601a      	str	r2, [r3, #0]
 8008880:	605a      	str	r2, [r3, #4]
 8008882:	609a      	str	r2, [r3, #8]
 8008884:	4620      	mov	r0, r4
 8008886:	bd10      	pop	{r4, pc}
 8008888:	2a1b      	cmp	r2, #27
 800888a:	f04f 0100 	mov.w	r1, #0
 800888e:	bf98      	it	ls
 8008890:	f100 0308 	addls.w	r3, r0, #8
 8008894:	6001      	str	r1, [r0, #0]
 8008896:	6041      	str	r1, [r0, #4]
 8008898:	d9f0      	bls.n	800887c <_calloc_r+0x24>
 800889a:	2a24      	cmp	r2, #36	; 0x24
 800889c:	6081      	str	r1, [r0, #8]
 800889e:	60c1      	str	r1, [r0, #12]
 80088a0:	bf11      	iteee	ne
 80088a2:	f100 0310 	addne.w	r3, r0, #16
 80088a6:	6101      	streq	r1, [r0, #16]
 80088a8:	f100 0318 	addeq.w	r3, r0, #24
 80088ac:	6141      	streq	r1, [r0, #20]
 80088ae:	e7e5      	b.n	800887c <_calloc_r+0x24>
 80088b0:	2100      	movs	r1, #0
 80088b2:	f000 f989 	bl	8008bc8 <memset>
 80088b6:	4620      	mov	r0, r4
 80088b8:	bd10      	pop	{r4, pc}
 80088ba:	bf00      	nop

080088bc <_malloc_trim_r>:
 80088bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088be:	f240 1478 	movw	r4, #376	; 0x178
 80088c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80088c6:	460f      	mov	r7, r1
 80088c8:	4605      	mov	r5, r0
 80088ca:	f7fe fbab 	bl	8007024 <__malloc_lock>
 80088ce:	68a3      	ldr	r3, [r4, #8]
 80088d0:	685e      	ldr	r6, [r3, #4]
 80088d2:	f026 0603 	bic.w	r6, r6, #3
 80088d6:	1bf7      	subs	r7, r6, r7
 80088d8:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 80088dc:	0b3f      	lsrs	r7, r7, #12
 80088de:	3f01      	subs	r7, #1
 80088e0:	033f      	lsls	r7, r7, #12
 80088e2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80088e6:	db07      	blt.n	80088f8 <_malloc_trim_r+0x3c>
 80088e8:	4628      	mov	r0, r5
 80088ea:	2100      	movs	r1, #0
 80088ec:	f7ff f862 	bl	80079b4 <_sbrk_r>
 80088f0:	68a3      	ldr	r3, [r4, #8]
 80088f2:	4433      	add	r3, r6
 80088f4:	4298      	cmp	r0, r3
 80088f6:	d004      	beq.n	8008902 <_malloc_trim_r+0x46>
 80088f8:	4628      	mov	r0, r5
 80088fa:	f7fe fb95 	bl	8007028 <__malloc_unlock>
 80088fe:	2000      	movs	r0, #0
 8008900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008902:	4628      	mov	r0, r5
 8008904:	4279      	negs	r1, r7
 8008906:	f7ff f855 	bl	80079b4 <_sbrk_r>
 800890a:	3001      	adds	r0, #1
 800890c:	d010      	beq.n	8008930 <_malloc_trim_r+0x74>
 800890e:	f240 53bc 	movw	r3, #1468	; 0x5bc
 8008912:	68a1      	ldr	r1, [r4, #8]
 8008914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008918:	1bf6      	subs	r6, r6, r7
 800891a:	4628      	mov	r0, r5
 800891c:	f046 0601 	orr.w	r6, r6, #1
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	604e      	str	r6, [r1, #4]
 8008924:	1bd7      	subs	r7, r2, r7
 8008926:	601f      	str	r7, [r3, #0]
 8008928:	f7fe fb7e 	bl	8007028 <__malloc_unlock>
 800892c:	2001      	movs	r0, #1
 800892e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008930:	4628      	mov	r0, r5
 8008932:	2100      	movs	r1, #0
 8008934:	f7ff f83e 	bl	80079b4 <_sbrk_r>
 8008938:	68a3      	ldr	r3, [r4, #8]
 800893a:	1ac2      	subs	r2, r0, r3
 800893c:	2a0f      	cmp	r2, #15
 800893e:	dddb      	ble.n	80088f8 <_malloc_trim_r+0x3c>
 8008940:	f240 5480 	movw	r4, #1408	; 0x580
 8008944:	f240 51bc 	movw	r1, #1468	; 0x5bc
 8008948:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800894c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008950:	f042 0201 	orr.w	r2, r2, #1
 8008954:	605a      	str	r2, [r3, #4]
 8008956:	6823      	ldr	r3, [r4, #0]
 8008958:	1ac0      	subs	r0, r0, r3
 800895a:	6008      	str	r0, [r1, #0]
 800895c:	e7cc      	b.n	80088f8 <_malloc_trim_r+0x3c>
 800895e:	bf00      	nop

08008960 <_free_r>:
 8008960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008964:	460e      	mov	r6, r1
 8008966:	4680      	mov	r8, r0
 8008968:	2900      	cmp	r1, #0
 800896a:	d05e      	beq.n	8008a2a <_free_r+0xca>
 800896c:	f7fe fb5a 	bl	8007024 <__malloc_lock>
 8008970:	f240 1578 	movw	r5, #376	; 0x178
 8008974:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8008978:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800897c:	f1a6 0408 	sub.w	r4, r6, #8
 8008980:	f021 0301 	bic.w	r3, r1, #1
 8008984:	68af      	ldr	r7, [r5, #8]
 8008986:	18e2      	adds	r2, r4, r3
 8008988:	4297      	cmp	r7, r2
 800898a:	6850      	ldr	r0, [r2, #4]
 800898c:	f020 0003 	bic.w	r0, r0, #3
 8008990:	d061      	beq.n	8008a56 <_free_r+0xf6>
 8008992:	f011 0101 	ands.w	r1, r1, #1
 8008996:	6050      	str	r0, [r2, #4]
 8008998:	bf18      	it	ne
 800899a:	2100      	movne	r1, #0
 800899c:	d10f      	bne.n	80089be <_free_r+0x5e>
 800899e:	f856 6c08 	ldr.w	r6, [r6, #-8]
 80089a2:	f105 0c08 	add.w	ip, r5, #8
 80089a6:	1ba4      	subs	r4, r4, r6
 80089a8:	4433      	add	r3, r6
 80089aa:	68a6      	ldr	r6, [r4, #8]
 80089ac:	4566      	cmp	r6, ip
 80089ae:	bf0f      	iteee	eq
 80089b0:	2101      	moveq	r1, #1
 80089b2:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 80089b6:	f8c6 c00c 	strne.w	ip, [r6, #12]
 80089ba:	f8cc 6008 	strne.w	r6, [ip, #8]
 80089be:	1816      	adds	r6, r2, r0
 80089c0:	6876      	ldr	r6, [r6, #4]
 80089c2:	07f6      	lsls	r6, r6, #31
 80089c4:	d408      	bmi.n	80089d8 <_free_r+0x78>
 80089c6:	4403      	add	r3, r0
 80089c8:	6890      	ldr	r0, [r2, #8]
 80089ca:	b911      	cbnz	r1, 80089d2 <_free_r+0x72>
 80089cc:	4e49      	ldr	r6, [pc, #292]	; (8008af4 <_free_r+0x194>)
 80089ce:	42b0      	cmp	r0, r6
 80089d0:	d060      	beq.n	8008a94 <_free_r+0x134>
 80089d2:	68d2      	ldr	r2, [r2, #12]
 80089d4:	60c2      	str	r2, [r0, #12]
 80089d6:	6090      	str	r0, [r2, #8]
 80089d8:	f043 0201 	orr.w	r2, r3, #1
 80089dc:	6062      	str	r2, [r4, #4]
 80089de:	50e3      	str	r3, [r4, r3]
 80089e0:	b9f1      	cbnz	r1, 8008a20 <_free_r+0xc0>
 80089e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089e6:	d322      	bcc.n	8008a2e <_free_r+0xce>
 80089e8:	0a5a      	lsrs	r2, r3, #9
 80089ea:	2a04      	cmp	r2, #4
 80089ec:	d85b      	bhi.n	8008aa6 <_free_r+0x146>
 80089ee:	0998      	lsrs	r0, r3, #6
 80089f0:	3038      	adds	r0, #56	; 0x38
 80089f2:	0041      	lsls	r1, r0, #1
 80089f4:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 80089f8:	f240 1178 	movw	r1, #376	; 0x178
 80089fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008a00:	68aa      	ldr	r2, [r5, #8]
 8008a02:	42aa      	cmp	r2, r5
 8008a04:	d05b      	beq.n	8008abe <_free_r+0x15e>
 8008a06:	6851      	ldr	r1, [r2, #4]
 8008a08:	f021 0103 	bic.w	r1, r1, #3
 8008a0c:	428b      	cmp	r3, r1
 8008a0e:	d202      	bcs.n	8008a16 <_free_r+0xb6>
 8008a10:	6892      	ldr	r2, [r2, #8]
 8008a12:	4295      	cmp	r5, r2
 8008a14:	d1f7      	bne.n	8008a06 <_free_r+0xa6>
 8008a16:	68d3      	ldr	r3, [r2, #12]
 8008a18:	60e3      	str	r3, [r4, #12]
 8008a1a:	60a2      	str	r2, [r4, #8]
 8008a1c:	609c      	str	r4, [r3, #8]
 8008a1e:	60d4      	str	r4, [r2, #12]
 8008a20:	4640      	mov	r0, r8
 8008a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a26:	f7fe baff 	b.w	8007028 <__malloc_unlock>
 8008a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a2e:	08db      	lsrs	r3, r3, #3
 8008a30:	2101      	movs	r1, #1
 8008a32:	6868      	ldr	r0, [r5, #4]
 8008a34:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8008a38:	109b      	asrs	r3, r3, #2
 8008a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a3e:	6891      	ldr	r1, [r2, #8]
 8008a40:	4318      	orrs	r0, r3
 8008a42:	60e2      	str	r2, [r4, #12]
 8008a44:	6068      	str	r0, [r5, #4]
 8008a46:	4640      	mov	r0, r8
 8008a48:	60a1      	str	r1, [r4, #8]
 8008a4a:	6094      	str	r4, [r2, #8]
 8008a4c:	60cc      	str	r4, [r1, #12]
 8008a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a52:	f7fe bae9 	b.w	8007028 <__malloc_unlock>
 8008a56:	07cf      	lsls	r7, r1, #31
 8008a58:	4418      	add	r0, r3
 8008a5a:	d407      	bmi.n	8008a6c <_free_r+0x10c>
 8008a5c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8008a60:	1ae4      	subs	r4, r4, r3
 8008a62:	4418      	add	r0, r3
 8008a64:	68a2      	ldr	r2, [r4, #8]
 8008a66:	68e3      	ldr	r3, [r4, #12]
 8008a68:	60d3      	str	r3, [r2, #12]
 8008a6a:	609a      	str	r2, [r3, #8]
 8008a6c:	f240 5284 	movw	r2, #1412	; 0x584
 8008a70:	f040 0301 	orr.w	r3, r0, #1
 8008a74:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008a78:	6063      	str	r3, [r4, #4]
 8008a7a:	60ac      	str	r4, [r5, #8]
 8008a7c:	6813      	ldr	r3, [r2, #0]
 8008a7e:	4298      	cmp	r0, r3
 8008a80:	d3ce      	bcc.n	8008a20 <_free_r+0xc0>
 8008a82:	f240 53b8 	movw	r3, #1464	; 0x5b8
 8008a86:	4640      	mov	r0, r8
 8008a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a8c:	6819      	ldr	r1, [r3, #0]
 8008a8e:	f7ff ff15 	bl	80088bc <_malloc_trim_r>
 8008a92:	e7c5      	b.n	8008a20 <_free_r+0xc0>
 8008a94:	616c      	str	r4, [r5, #20]
 8008a96:	f043 0201 	orr.w	r2, r3, #1
 8008a9a:	612c      	str	r4, [r5, #16]
 8008a9c:	60e0      	str	r0, [r4, #12]
 8008a9e:	60a0      	str	r0, [r4, #8]
 8008aa0:	6062      	str	r2, [r4, #4]
 8008aa2:	50e3      	str	r3, [r4, r3]
 8008aa4:	e7bc      	b.n	8008a20 <_free_r+0xc0>
 8008aa6:	2a14      	cmp	r2, #20
 8008aa8:	bf9c      	itt	ls
 8008aaa:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008aae:	0041      	lslls	r1, r0, #1
 8008ab0:	d9a0      	bls.n	80089f4 <_free_r+0x94>
 8008ab2:	2a54      	cmp	r2, #84	; 0x54
 8008ab4:	d80c      	bhi.n	8008ad0 <_free_r+0x170>
 8008ab6:	0b18      	lsrs	r0, r3, #12
 8008ab8:	306e      	adds	r0, #110	; 0x6e
 8008aba:	0041      	lsls	r1, r0, #1
 8008abc:	e79a      	b.n	80089f4 <_free_r+0x94>
 8008abe:	2601      	movs	r6, #1
 8008ac0:	684d      	ldr	r5, [r1, #4]
 8008ac2:	1080      	asrs	r0, r0, #2
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	fa06 f000 	lsl.w	r0, r6, r0
 8008aca:	4305      	orrs	r5, r0
 8008acc:	604d      	str	r5, [r1, #4]
 8008ace:	e7a3      	b.n	8008a18 <_free_r+0xb8>
 8008ad0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008ad4:	d803      	bhi.n	8008ade <_free_r+0x17e>
 8008ad6:	0bd8      	lsrs	r0, r3, #15
 8008ad8:	3077      	adds	r0, #119	; 0x77
 8008ada:	0041      	lsls	r1, r0, #1
 8008adc:	e78a      	b.n	80089f4 <_free_r+0x94>
 8008ade:	f240 5154 	movw	r1, #1364	; 0x554
 8008ae2:	428a      	cmp	r2, r1
 8008ae4:	bf95      	itete	ls
 8008ae6:	0c98      	lsrls	r0, r3, #18
 8008ae8:	21fc      	movhi	r1, #252	; 0xfc
 8008aea:	307c      	addls	r0, #124	; 0x7c
 8008aec:	207e      	movhi	r0, #126	; 0x7e
 8008aee:	bf98      	it	ls
 8008af0:	0041      	lslls	r1, r0, #1
 8008af2:	e77f      	b.n	80089f4 <_free_r+0x94>
 8008af4:	20000180 	andcs	r0, r0, r0, lsl #3

08008af8 <memmove>:
 8008af8:	4288      	cmp	r0, r1
 8008afa:	b4f0      	push	{r4, r5, r6, r7}
 8008afc:	d910      	bls.n	8008b20 <memmove+0x28>
 8008afe:	188c      	adds	r4, r1, r2
 8008b00:	42a0      	cmp	r0, r4
 8008b02:	d20d      	bcs.n	8008b20 <memmove+0x28>
 8008b04:	1885      	adds	r5, r0, r2
 8008b06:	1e53      	subs	r3, r2, #1
 8008b08:	b142      	cbz	r2, 8008b1c <memmove+0x24>
 8008b0a:	4621      	mov	r1, r4
 8008b0c:	462a      	mov	r2, r5
 8008b0e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008b12:	3b01      	subs	r3, #1
 8008b14:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b18:	1c5c      	adds	r4, r3, #1
 8008b1a:	d1f8      	bne.n	8008b0e <memmove+0x16>
 8008b1c:	bcf0      	pop	{r4, r5, r6, r7}
 8008b1e:	4770      	bx	lr
 8008b20:	2a0f      	cmp	r2, #15
 8008b22:	d946      	bls.n	8008bb2 <memmove+0xba>
 8008b24:	ea40 0301 	orr.w	r3, r0, r1
 8008b28:	079b      	lsls	r3, r3, #30
 8008b2a:	d146      	bne.n	8008bba <memmove+0xc2>
 8008b2c:	f1a2 0710 	sub.w	r7, r2, #16
 8008b30:	460c      	mov	r4, r1
 8008b32:	4603      	mov	r3, r0
 8008b34:	093f      	lsrs	r7, r7, #4
 8008b36:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8008b3a:	3610      	adds	r6, #16
 8008b3c:	6825      	ldr	r5, [r4, #0]
 8008b3e:	3310      	adds	r3, #16
 8008b40:	3410      	adds	r4, #16
 8008b42:	f843 5c10 	str.w	r5, [r3, #-16]
 8008b46:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8008b4a:	f843 5c0c 	str.w	r5, [r3, #-12]
 8008b4e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008b52:	f843 5c08 	str.w	r5, [r3, #-8]
 8008b56:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008b5a:	f843 5c04 	str.w	r5, [r3, #-4]
 8008b5e:	42b3      	cmp	r3, r6
 8008b60:	d1ec      	bne.n	8008b3c <memmove+0x44>
 8008b62:	1c7b      	adds	r3, r7, #1
 8008b64:	f002 0c0f 	and.w	ip, r2, #15
 8008b68:	f1bc 0f03 	cmp.w	ip, #3
 8008b6c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008b70:	4419      	add	r1, r3
 8008b72:	4403      	add	r3, r0
 8008b74:	d923      	bls.n	8008bbe <memmove+0xc6>
 8008b76:	460e      	mov	r6, r1
 8008b78:	461d      	mov	r5, r3
 8008b7a:	4664      	mov	r4, ip
 8008b7c:	f856 7b04 	ldr.w	r7, [r6], #4
 8008b80:	3c04      	subs	r4, #4
 8008b82:	2c03      	cmp	r4, #3
 8008b84:	f845 7b04 	str.w	r7, [r5], #4
 8008b88:	d8f8      	bhi.n	8008b7c <memmove+0x84>
 8008b8a:	f1ac 0404 	sub.w	r4, ip, #4
 8008b8e:	f002 0203 	and.w	r2, r2, #3
 8008b92:	f024 0403 	bic.w	r4, r4, #3
 8008b96:	3404      	adds	r4, #4
 8008b98:	4423      	add	r3, r4
 8008b9a:	4421      	add	r1, r4
 8008b9c:	2a00      	cmp	r2, #0
 8008b9e:	d0bd      	beq.n	8008b1c <memmove+0x24>
 8008ba0:	441a      	add	r2, r3
 8008ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ba6:	f803 4b01 	strb.w	r4, [r3], #1
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d1f9      	bne.n	8008ba2 <memmove+0xaa>
 8008bae:	bcf0      	pop	{r4, r5, r6, r7}
 8008bb0:	4770      	bx	lr
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2a00      	cmp	r2, #0
 8008bb6:	d1f3      	bne.n	8008ba0 <memmove+0xa8>
 8008bb8:	e7b0      	b.n	8008b1c <memmove+0x24>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	e7f0      	b.n	8008ba0 <memmove+0xa8>
 8008bbe:	4662      	mov	r2, ip
 8008bc0:	2a00      	cmp	r2, #0
 8008bc2:	d1ed      	bne.n	8008ba0 <memmove+0xa8>
 8008bc4:	e7aa      	b.n	8008b1c <memmove+0x24>
 8008bc6:	bf00      	nop

08008bc8 <memset>:
 8008bc8:	0783      	lsls	r3, r0, #30
 8008bca:	b4f0      	push	{r4, r5, r6, r7}
 8008bcc:	d048      	beq.n	8008c60 <memset+0x98>
 8008bce:	1e54      	subs	r4, r2, #1
 8008bd0:	2a00      	cmp	r2, #0
 8008bd2:	d043      	beq.n	8008c5c <memset+0x94>
 8008bd4:	b2cd      	uxtb	r5, r1
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	e002      	b.n	8008be0 <memset+0x18>
 8008bda:	2c00      	cmp	r4, #0
 8008bdc:	d03e      	beq.n	8008c5c <memset+0x94>
 8008bde:	4614      	mov	r4, r2
 8008be0:	f803 5b01 	strb.w	r5, [r3], #1
 8008be4:	f013 0f03 	tst.w	r3, #3
 8008be8:	f104 32ff 	add.w	r2, r4, #4294967295
 8008bec:	d1f5      	bne.n	8008bda <memset+0x12>
 8008bee:	2c03      	cmp	r4, #3
 8008bf0:	d92d      	bls.n	8008c4e <memset+0x86>
 8008bf2:	b2cd      	uxtb	r5, r1
 8008bf4:	2c0f      	cmp	r4, #15
 8008bf6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008bfa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008bfe:	d918      	bls.n	8008c32 <memset+0x6a>
 8008c00:	f1a4 0710 	sub.w	r7, r4, #16
 8008c04:	f103 0610 	add.w	r6, r3, #16
 8008c08:	461a      	mov	r2, r3
 8008c0a:	093f      	lsrs	r7, r7, #4
 8008c0c:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008c10:	6015      	str	r5, [r2, #0]
 8008c12:	3210      	adds	r2, #16
 8008c14:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008c18:	f842 5c08 	str.w	r5, [r2, #-8]
 8008c1c:	f842 5c04 	str.w	r5, [r2, #-4]
 8008c20:	42b2      	cmp	r2, r6
 8008c22:	d1f5      	bne.n	8008c10 <memset+0x48>
 8008c24:	f004 040f 	and.w	r4, r4, #15
 8008c28:	3701      	adds	r7, #1
 8008c2a:	2c03      	cmp	r4, #3
 8008c2c:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008c30:	d90d      	bls.n	8008c4e <memset+0x86>
 8008c32:	461e      	mov	r6, r3
 8008c34:	4622      	mov	r2, r4
 8008c36:	3a04      	subs	r2, #4
 8008c38:	f846 5b04 	str.w	r5, [r6], #4
 8008c3c:	2a03      	cmp	r2, #3
 8008c3e:	d8fa      	bhi.n	8008c36 <memset+0x6e>
 8008c40:	1f22      	subs	r2, r4, #4
 8008c42:	f004 0403 	and.w	r4, r4, #3
 8008c46:	f022 0203 	bic.w	r2, r2, #3
 8008c4a:	3204      	adds	r2, #4
 8008c4c:	4413      	add	r3, r2
 8008c4e:	b12c      	cbz	r4, 8008c5c <memset+0x94>
 8008c50:	b2c9      	uxtb	r1, r1
 8008c52:	441c      	add	r4, r3
 8008c54:	f803 1b01 	strb.w	r1, [r3], #1
 8008c58:	42a3      	cmp	r3, r4
 8008c5a:	d1fb      	bne.n	8008c54 <memset+0x8c>
 8008c5c:	bcf0      	pop	{r4, r5, r6, r7}
 8008c5e:	4770      	bx	lr
 8008c60:	4614      	mov	r4, r2
 8008c62:	4603      	mov	r3, r0
 8008c64:	e7c3      	b.n	8008bee <memset+0x26>
 8008c66:	bf00      	nop

08008c68 <_realloc_r>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	b083      	sub	sp, #12
 8008c70:	4690      	mov	r8, r2
 8008c72:	4681      	mov	r9, r0
 8008c74:	2900      	cmp	r1, #0
 8008c76:	f000 8148 	beq.w	8008f0a <_realloc_r+0x2a2>
 8008c7a:	f7fe f9d3 	bl	8007024 <__malloc_lock>
 8008c7e:	f108 060b 	add.w	r6, r8, #11
 8008c82:	2e16      	cmp	r6, #22
 8008c84:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8008c88:	bf8d      	iteet	hi
 8008c8a:	f026 0607 	bichi.w	r6, r6, #7
 8008c8e:	2210      	movls	r2, #16
 8008c90:	2300      	movls	r3, #0
 8008c92:	4632      	movhi	r2, r6
 8008c94:	bf88      	it	hi
 8008c96:	0ff3      	lsrhi	r3, r6, #31
 8008c98:	f1a4 0708 	sub.w	r7, r4, #8
 8008c9c:	f02c 0503 	bic.w	r5, ip, #3
 8008ca0:	bf98      	it	ls
 8008ca2:	4616      	movls	r6, r2
 8008ca4:	4546      	cmp	r6, r8
 8008ca6:	bf38      	it	cc
 8008ca8:	f043 0301 	orrcc.w	r3, r3, #1
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f040 8132 	bne.w	8008f16 <_realloc_r+0x2ae>
 8008cb2:	4295      	cmp	r5, r2
 8008cb4:	db16      	blt.n	8008ce4 <_realloc_r+0x7c>
 8008cb6:	46a0      	mov	r8, r4
 8008cb8:	4660      	mov	r0, ip
 8008cba:	1bab      	subs	r3, r5, r6
 8008cbc:	2b0f      	cmp	r3, #15
 8008cbe:	f200 80cc 	bhi.w	8008e5a <_realloc_r+0x1f2>
 8008cc2:	197b      	adds	r3, r7, r5
 8008cc4:	f000 0c01 	and.w	ip, r0, #1
 8008cc8:	ea4c 0505 	orr.w	r5, ip, r5
 8008ccc:	607d      	str	r5, [r7, #4]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	f042 0201 	orr.w	r2, r2, #1
 8008cd4:	605a      	str	r2, [r3, #4]
 8008cd6:	4648      	mov	r0, r9
 8008cd8:	f7fe f9a6 	bl	8007028 <__malloc_unlock>
 8008cdc:	4640      	mov	r0, r8
 8008cde:	b003      	add	sp, #12
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	f240 1a78 	movw	sl, #376	; 0x178
 8008ce8:	1979      	adds	r1, r7, r5
 8008cea:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008cee:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008cf2:	4288      	cmp	r0, r1
 8008cf4:	f000 8114 	beq.w	8008f20 <_realloc_r+0x2b8>
 8008cf8:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008cfc:	f02e 0b01 	bic.w	fp, lr, #1
 8008d00:	448b      	add	fp, r1
 8008d02:	f8db b004 	ldr.w	fp, [fp, #4]
 8008d06:	f01b 0f01 	tst.w	fp, #1
 8008d0a:	bf1c      	itt	ne
 8008d0c:	469e      	movne	lr, r3
 8008d0e:	4671      	movne	r1, lr
 8008d10:	d056      	beq.n	8008dc0 <_realloc_r+0x158>
 8008d12:	f01c 0f01 	tst.w	ip, #1
 8008d16:	f040 80b3 	bne.w	8008e80 <_realloc_r+0x218>
 8008d1a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008d1e:	ebc3 0b07 	rsb	fp, r3, r7
 8008d22:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008d26:	f023 0303 	bic.w	r3, r3, #3
 8008d2a:	442b      	add	r3, r5
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	d055      	beq.n	8008ddc <_realloc_r+0x174>
 8008d30:	4281      	cmp	r1, r0
 8008d32:	f000 8121 	beq.w	8008f78 <_realloc_r+0x310>
 8008d36:	449e      	add	lr, r3
 8008d38:	4596      	cmp	lr, r2
 8008d3a:	db4f      	blt.n	8008ddc <_realloc_r+0x174>
 8008d3c:	68cb      	ldr	r3, [r1, #12]
 8008d3e:	46d8      	mov	r8, fp
 8008d40:	6889      	ldr	r1, [r1, #8]
 8008d42:	1f2a      	subs	r2, r5, #4
 8008d44:	2a24      	cmp	r2, #36	; 0x24
 8008d46:	60cb      	str	r3, [r1, #12]
 8008d48:	6099      	str	r1, [r3, #8]
 8008d4a:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008d4e:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008d52:	60cb      	str	r3, [r1, #12]
 8008d54:	6099      	str	r1, [r3, #8]
 8008d56:	f200 816a 	bhi.w	800902e <_realloc_r+0x3c6>
 8008d5a:	2a13      	cmp	r2, #19
 8008d5c:	bf98      	it	ls
 8008d5e:	4642      	movls	r2, r8
 8008d60:	d923      	bls.n	8008daa <_realloc_r+0x142>
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	2a1b      	cmp	r2, #27
 8008d66:	bf98      	it	ls
 8008d68:	f10b 0210 	addls.w	r2, fp, #16
 8008d6c:	f8cb 3008 	str.w	r3, [fp, #8]
 8008d70:	6863      	ldr	r3, [r4, #4]
 8008d72:	bf98      	it	ls
 8008d74:	3408      	addls	r4, #8
 8008d76:	f8cb 300c 	str.w	r3, [fp, #12]
 8008d7a:	d916      	bls.n	8008daa <_realloc_r+0x142>
 8008d7c:	68a3      	ldr	r3, [r4, #8]
 8008d7e:	2a24      	cmp	r2, #36	; 0x24
 8008d80:	bf14      	ite	ne
 8008d82:	f10b 0218 	addne.w	r2, fp, #24
 8008d86:	f10b 0220 	addeq.w	r2, fp, #32
 8008d8a:	f8cb 3010 	str.w	r3, [fp, #16]
 8008d8e:	68e3      	ldr	r3, [r4, #12]
 8008d90:	bf18      	it	ne
 8008d92:	3410      	addne	r4, #16
 8008d94:	f8cb 3014 	str.w	r3, [fp, #20]
 8008d98:	bf01      	itttt	eq
 8008d9a:	6923      	ldreq	r3, [r4, #16]
 8008d9c:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008da0:	6963      	ldreq	r3, [r4, #20]
 8008da2:	3418      	addeq	r4, #24
 8008da4:	bf08      	it	eq
 8008da6:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	4675      	mov	r5, lr
 8008dae:	465f      	mov	r7, fp
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	6863      	ldr	r3, [r4, #4]
 8008db4:	6053      	str	r3, [r2, #4]
 8008db6:	68a3      	ldr	r3, [r4, #8]
 8008db8:	6093      	str	r3, [r2, #8]
 8008dba:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008dbe:	e77c      	b.n	8008cba <_realloc_r+0x52>
 8008dc0:	f02e 0e03 	bic.w	lr, lr, #3
 8008dc4:	eb0e 0305 	add.w	r3, lr, r5
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	dba2      	blt.n	8008d12 <_realloc_r+0xaa>
 8008dcc:	68ca      	ldr	r2, [r1, #12]
 8008dce:	46a0      	mov	r8, r4
 8008dd0:	6889      	ldr	r1, [r1, #8]
 8008dd2:	4660      	mov	r0, ip
 8008dd4:	461d      	mov	r5, r3
 8008dd6:	60ca      	str	r2, [r1, #12]
 8008dd8:	6091      	str	r1, [r2, #8]
 8008dda:	e76e      	b.n	8008cba <_realloc_r+0x52>
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	db4f      	blt.n	8008e80 <_realloc_r+0x218>
 8008de0:	46d8      	mov	r8, fp
 8008de2:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008de6:	1f2a      	subs	r2, r5, #4
 8008de8:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008dec:	2a24      	cmp	r2, #36	; 0x24
 8008dee:	60c1      	str	r1, [r0, #12]
 8008df0:	6088      	str	r0, [r1, #8]
 8008df2:	f200 80b4 	bhi.w	8008f5e <_realloc_r+0x2f6>
 8008df6:	2a13      	cmp	r2, #19
 8008df8:	bf98      	it	ls
 8008dfa:	4641      	movls	r1, r8
 8008dfc:	d922      	bls.n	8008e44 <_realloc_r+0x1dc>
 8008dfe:	6821      	ldr	r1, [r4, #0]
 8008e00:	2a1b      	cmp	r2, #27
 8008e02:	f8cb 1008 	str.w	r1, [fp, #8]
 8008e06:	6861      	ldr	r1, [r4, #4]
 8008e08:	bf98      	it	ls
 8008e0a:	3408      	addls	r4, #8
 8008e0c:	f8cb 100c 	str.w	r1, [fp, #12]
 8008e10:	bf98      	it	ls
 8008e12:	f10b 0110 	addls.w	r1, fp, #16
 8008e16:	d915      	bls.n	8008e44 <_realloc_r+0x1dc>
 8008e18:	68a1      	ldr	r1, [r4, #8]
 8008e1a:	2a24      	cmp	r2, #36	; 0x24
 8008e1c:	f8cb 1010 	str.w	r1, [fp, #16]
 8008e20:	68e1      	ldr	r1, [r4, #12]
 8008e22:	bf18      	it	ne
 8008e24:	3410      	addne	r4, #16
 8008e26:	f8cb 1014 	str.w	r1, [fp, #20]
 8008e2a:	bf11      	iteee	ne
 8008e2c:	f10b 0118 	addne.w	r1, fp, #24
 8008e30:	6922      	ldreq	r2, [r4, #16]
 8008e32:	f10b 0120 	addeq.w	r1, fp, #32
 8008e36:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008e3a:	bf02      	ittt	eq
 8008e3c:	6962      	ldreq	r2, [r4, #20]
 8008e3e:	3418      	addeq	r4, #24
 8008e40:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008e44:	6822      	ldr	r2, [r4, #0]
 8008e46:	461d      	mov	r5, r3
 8008e48:	465f      	mov	r7, fp
 8008e4a:	600a      	str	r2, [r1, #0]
 8008e4c:	6863      	ldr	r3, [r4, #4]
 8008e4e:	604b      	str	r3, [r1, #4]
 8008e50:	68a3      	ldr	r3, [r4, #8]
 8008e52:	608b      	str	r3, [r1, #8]
 8008e54:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008e58:	e72f      	b.n	8008cba <_realloc_r+0x52>
 8008e5a:	19b9      	adds	r1, r7, r6
 8008e5c:	f000 0c01 	and.w	ip, r0, #1
 8008e60:	18ca      	adds	r2, r1, r3
 8008e62:	ea4c 0606 	orr.w	r6, ip, r6
 8008e66:	f043 0301 	orr.w	r3, r3, #1
 8008e6a:	607e      	str	r6, [r7, #4]
 8008e6c:	604b      	str	r3, [r1, #4]
 8008e6e:	4648      	mov	r0, r9
 8008e70:	6853      	ldr	r3, [r2, #4]
 8008e72:	3108      	adds	r1, #8
 8008e74:	f043 0301 	orr.w	r3, r3, #1
 8008e78:	6053      	str	r3, [r2, #4]
 8008e7a:	f7ff fd71 	bl	8008960 <_free_r>
 8008e7e:	e72a      	b.n	8008cd6 <_realloc_r+0x6e>
 8008e80:	4641      	mov	r1, r8
 8008e82:	4648      	mov	r0, r9
 8008e84:	f7fd fd7a 	bl	800697c <_malloc_r>
 8008e88:	4680      	mov	r8, r0
 8008e8a:	2800      	cmp	r0, #0
 8008e8c:	f43f af23 	beq.w	8008cd6 <_realloc_r+0x6e>
 8008e90:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008e94:	f1a0 0108 	sub.w	r1, r0, #8
 8008e98:	f023 0201 	bic.w	r2, r3, #1
 8008e9c:	443a      	add	r2, r7
 8008e9e:	4291      	cmp	r1, r2
 8008ea0:	f000 80bd 	beq.w	800901e <_realloc_r+0x3b6>
 8008ea4:	1f2a      	subs	r2, r5, #4
 8008ea6:	2a24      	cmp	r2, #36	; 0x24
 8008ea8:	d862      	bhi.n	8008f70 <_realloc_r+0x308>
 8008eaa:	2a13      	cmp	r2, #19
 8008eac:	bf9c      	itt	ls
 8008eae:	4603      	movls	r3, r0
 8008eb0:	4622      	movls	r2, r4
 8008eb2:	d91f      	bls.n	8008ef4 <_realloc_r+0x28c>
 8008eb4:	6823      	ldr	r3, [r4, #0]
 8008eb6:	2a1b      	cmp	r2, #27
 8008eb8:	bf98      	it	ls
 8008eba:	f104 0208 	addls.w	r2, r4, #8
 8008ebe:	6003      	str	r3, [r0, #0]
 8008ec0:	6863      	ldr	r3, [r4, #4]
 8008ec2:	6043      	str	r3, [r0, #4]
 8008ec4:	bf98      	it	ls
 8008ec6:	f100 0308 	addls.w	r3, r0, #8
 8008eca:	d913      	bls.n	8008ef4 <_realloc_r+0x28c>
 8008ecc:	68a3      	ldr	r3, [r4, #8]
 8008ece:	2a24      	cmp	r2, #36	; 0x24
 8008ed0:	bf14      	ite	ne
 8008ed2:	f104 0210 	addne.w	r2, r4, #16
 8008ed6:	f104 0218 	addeq.w	r2, r4, #24
 8008eda:	6083      	str	r3, [r0, #8]
 8008edc:	68e3      	ldr	r3, [r4, #12]
 8008ede:	60c3      	str	r3, [r0, #12]
 8008ee0:	bf11      	iteee	ne
 8008ee2:	f100 0310 	addne.w	r3, r0, #16
 8008ee6:	6921      	ldreq	r1, [r4, #16]
 8008ee8:	f100 0318 	addeq.w	r3, r0, #24
 8008eec:	6101      	streq	r1, [r0, #16]
 8008eee:	bf04      	itt	eq
 8008ef0:	6961      	ldreq	r1, [r4, #20]
 8008ef2:	6141      	streq	r1, [r0, #20]
 8008ef4:	6811      	ldr	r1, [r2, #0]
 8008ef6:	6019      	str	r1, [r3, #0]
 8008ef8:	6851      	ldr	r1, [r2, #4]
 8008efa:	6059      	str	r1, [r3, #4]
 8008efc:	6892      	ldr	r2, [r2, #8]
 8008efe:	609a      	str	r2, [r3, #8]
 8008f00:	4621      	mov	r1, r4
 8008f02:	4648      	mov	r0, r9
 8008f04:	f7ff fd2c 	bl	8008960 <_free_r>
 8008f08:	e6e5      	b.n	8008cd6 <_realloc_r+0x6e>
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	b003      	add	sp, #12
 8008f0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f12:	f7fd bd33 	b.w	800697c <_malloc_r>
 8008f16:	230c      	movs	r3, #12
 8008f18:	2000      	movs	r0, #0
 8008f1a:	f8c9 3000 	str.w	r3, [r9]
 8008f1e:	e6de      	b.n	8008cde <_realloc_r+0x76>
 8008f20:	6843      	ldr	r3, [r0, #4]
 8008f22:	f106 0110 	add.w	r1, r6, #16
 8008f26:	f023 0e03 	bic.w	lr, r3, #3
 8008f2a:	eb0e 0305 	add.w	r3, lr, r5
 8008f2e:	428b      	cmp	r3, r1
 8008f30:	bfb8      	it	lt
 8008f32:	4601      	movlt	r1, r0
 8008f34:	f6ff aeed 	blt.w	8008d12 <_realloc_r+0xaa>
 8008f38:	4437      	add	r7, r6
 8008f3a:	1b9b      	subs	r3, r3, r6
 8008f3c:	f8ca 7008 	str.w	r7, [sl, #8]
 8008f40:	f043 0301 	orr.w	r3, r3, #1
 8008f44:	607b      	str	r3, [r7, #4]
 8008f46:	4648      	mov	r0, r9
 8008f48:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008f4c:	f003 0301 	and.w	r3, r3, #1
 8008f50:	431e      	orrs	r6, r3
 8008f52:	f844 6c04 	str.w	r6, [r4, #-4]
 8008f56:	f7fe f867 	bl	8007028 <__malloc_unlock>
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	e6bf      	b.n	8008cde <_realloc_r+0x76>
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4640      	mov	r0, r8
 8008f62:	461d      	mov	r5, r3
 8008f64:	465f      	mov	r7, fp
 8008f66:	f7ff fdc7 	bl	8008af8 <memmove>
 8008f6a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008f6e:	e6a4      	b.n	8008cba <_realloc_r+0x52>
 8008f70:	4621      	mov	r1, r4
 8008f72:	f7ff fdc1 	bl	8008af8 <memmove>
 8008f76:	e7c3      	b.n	8008f00 <_realloc_r+0x298>
 8008f78:	f106 0110 	add.w	r1, r6, #16
 8008f7c:	eb0e 0c03 	add.w	ip, lr, r3
 8008f80:	458c      	cmp	ip, r1
 8008f82:	f6ff af2b 	blt.w	8008ddc <_realloc_r+0x174>
 8008f86:	46d8      	mov	r8, fp
 8008f88:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008f8c:	1f2a      	subs	r2, r5, #4
 8008f8e:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008f92:	2a24      	cmp	r2, #36	; 0x24
 8008f94:	60cb      	str	r3, [r1, #12]
 8008f96:	6099      	str	r1, [r3, #8]
 8008f98:	d852      	bhi.n	8009040 <_realloc_r+0x3d8>
 8008f9a:	2a13      	cmp	r2, #19
 8008f9c:	bf98      	it	ls
 8008f9e:	4643      	movls	r3, r8
 8008fa0:	d922      	bls.n	8008fe8 <_realloc_r+0x380>
 8008fa2:	6823      	ldr	r3, [r4, #0]
 8008fa4:	2a1b      	cmp	r2, #27
 8008fa6:	f8cb 3008 	str.w	r3, [fp, #8]
 8008faa:	6863      	ldr	r3, [r4, #4]
 8008fac:	bf98      	it	ls
 8008fae:	3408      	addls	r4, #8
 8008fb0:	f8cb 300c 	str.w	r3, [fp, #12]
 8008fb4:	bf98      	it	ls
 8008fb6:	f10b 0310 	addls.w	r3, fp, #16
 8008fba:	d915      	bls.n	8008fe8 <_realloc_r+0x380>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	2a24      	cmp	r2, #36	; 0x24
 8008fc0:	f8cb 3010 	str.w	r3, [fp, #16]
 8008fc4:	68e3      	ldr	r3, [r4, #12]
 8008fc6:	bf18      	it	ne
 8008fc8:	3410      	addne	r4, #16
 8008fca:	f8cb 3014 	str.w	r3, [fp, #20]
 8008fce:	bf11      	iteee	ne
 8008fd0:	f10b 0318 	addne.w	r3, fp, #24
 8008fd4:	6922      	ldreq	r2, [r4, #16]
 8008fd6:	f10b 0320 	addeq.w	r3, fp, #32
 8008fda:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008fde:	bf02      	ittt	eq
 8008fe0:	6962      	ldreq	r2, [r4, #20]
 8008fe2:	3418      	addeq	r4, #24
 8008fe4:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008fe8:	6822      	ldr	r2, [r4, #0]
 8008fea:	601a      	str	r2, [r3, #0]
 8008fec:	6862      	ldr	r2, [r4, #4]
 8008fee:	605a      	str	r2, [r3, #4]
 8008ff0:	68a2      	ldr	r2, [r4, #8]
 8008ff2:	609a      	str	r2, [r3, #8]
 8008ff4:	eb0b 0306 	add.w	r3, fp, r6
 8008ff8:	ebc6 020c 	rsb	r2, r6, ip
 8008ffc:	f8ca 3008 	str.w	r3, [sl, #8]
 8009000:	f042 0201 	orr.w	r2, r2, #1
 8009004:	605a      	str	r2, [r3, #4]
 8009006:	4648      	mov	r0, r9
 8009008:	f8db 3004 	ldr.w	r3, [fp, #4]
 800900c:	f003 0301 	and.w	r3, r3, #1
 8009010:	431e      	orrs	r6, r3
 8009012:	f8cb 6004 	str.w	r6, [fp, #4]
 8009016:	f7fe f807 	bl	8007028 <__malloc_unlock>
 800901a:	4640      	mov	r0, r8
 800901c:	e65f      	b.n	8008cde <_realloc_r+0x76>
 800901e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009022:	4618      	mov	r0, r3
 8009024:	46a0      	mov	r8, r4
 8009026:	f022 0303 	bic.w	r3, r2, #3
 800902a:	441d      	add	r5, r3
 800902c:	e645      	b.n	8008cba <_realloc_r+0x52>
 800902e:	4621      	mov	r1, r4
 8009030:	4640      	mov	r0, r8
 8009032:	4675      	mov	r5, lr
 8009034:	465f      	mov	r7, fp
 8009036:	f7ff fd5f 	bl	8008af8 <memmove>
 800903a:	f8db 0004 	ldr.w	r0, [fp, #4]
 800903e:	e63c      	b.n	8008cba <_realloc_r+0x52>
 8009040:	4621      	mov	r1, r4
 8009042:	4640      	mov	r0, r8
 8009044:	f8cd c004 	str.w	ip, [sp, #4]
 8009048:	f7ff fd56 	bl	8008af8 <memmove>
 800904c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8009050:	e7d0      	b.n	8008ff4 <_realloc_r+0x38c>
 8009052:	bf00      	nop

08009054 <cleanup_glue>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	460c      	mov	r4, r1
 8009058:	6809      	ldr	r1, [r1, #0]
 800905a:	4605      	mov	r5, r0
 800905c:	b109      	cbz	r1, 8009062 <cleanup_glue+0xe>
 800905e:	f7ff fff9 	bl	8009054 <cleanup_glue>
 8009062:	4628      	mov	r0, r5
 8009064:	4621      	mov	r1, r4
 8009066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800906a:	f7ff bc79 	b.w	8008960 <_free_r>
 800906e:	bf00      	nop

08009070 <_reclaim_reent>:
 8009070:	f240 0308 	movw	r3, #8
 8009074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	4605      	mov	r5, r0
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4298      	cmp	r0, r3
 8009080:	d054      	beq.n	800912c <_reclaim_reent+0xbc>
 8009082:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009084:	b1f3      	cbz	r3, 80090c4 <_reclaim_reent+0x54>
 8009086:	68da      	ldr	r2, [r3, #12]
 8009088:	b1ba      	cbz	r2, 80090ba <_reclaim_reent+0x4a>
 800908a:	2300      	movs	r3, #0
 800908c:	461e      	mov	r6, r3
 800908e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009092:	b909      	cbnz	r1, 8009098 <_reclaim_reent+0x28>
 8009094:	e008      	b.n	80090a8 <_reclaim_reent+0x38>
 8009096:	4621      	mov	r1, r4
 8009098:	680c      	ldr	r4, [r1, #0]
 800909a:	4628      	mov	r0, r5
 800909c:	f7ff fc60 	bl	8008960 <_free_r>
 80090a0:	2c00      	cmp	r4, #0
 80090a2:	d1f8      	bne.n	8009096 <_reclaim_reent+0x26>
 80090a4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	3601      	adds	r6, #1
 80090aa:	2e20      	cmp	r6, #32
 80090ac:	4633      	mov	r3, r6
 80090ae:	d1ee      	bne.n	800908e <_reclaim_reent+0x1e>
 80090b0:	4611      	mov	r1, r2
 80090b2:	4628      	mov	r0, r5
 80090b4:	f7ff fc54 	bl	8008960 <_free_r>
 80090b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090ba:	6819      	ldr	r1, [r3, #0]
 80090bc:	b111      	cbz	r1, 80090c4 <_reclaim_reent+0x54>
 80090be:	4628      	mov	r0, r5
 80090c0:	f7ff fc4e 	bl	8008960 <_free_r>
 80090c4:	6969      	ldr	r1, [r5, #20]
 80090c6:	b111      	cbz	r1, 80090ce <_reclaim_reent+0x5e>
 80090c8:	4628      	mov	r0, r5
 80090ca:	f7ff fc49 	bl	8008960 <_free_r>
 80090ce:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80090d0:	b111      	cbz	r1, 80090d8 <_reclaim_reent+0x68>
 80090d2:	4628      	mov	r0, r5
 80090d4:	f7ff fc44 	bl	8008960 <_free_r>
 80090d8:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80090da:	b111      	cbz	r1, 80090e2 <_reclaim_reent+0x72>
 80090dc:	4628      	mov	r0, r5
 80090de:	f7ff fc3f 	bl	8008960 <_free_r>
 80090e2:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80090e4:	b111      	cbz	r1, 80090ec <_reclaim_reent+0x7c>
 80090e6:	4628      	mov	r0, r5
 80090e8:	f7ff fc3a 	bl	8008960 <_free_r>
 80090ec:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80090ee:	b111      	cbz	r1, 80090f6 <_reclaim_reent+0x86>
 80090f0:	4628      	mov	r0, r5
 80090f2:	f7ff fc35 	bl	8008960 <_free_r>
 80090f6:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 80090fa:	b111      	cbz	r1, 8009102 <_reclaim_reent+0x92>
 80090fc:	4628      	mov	r0, r5
 80090fe:	f7ff fc2f 	bl	8008960 <_free_r>
 8009102:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8009106:	b111      	cbz	r1, 800910e <_reclaim_reent+0x9e>
 8009108:	4628      	mov	r0, r5
 800910a:	f7ff fc29 	bl	8008960 <_free_r>
 800910e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8009110:	b12b      	cbz	r3, 800911e <_reclaim_reent+0xae>
 8009112:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8009116:	b111      	cbz	r1, 800911e <_reclaim_reent+0xae>
 8009118:	4628      	mov	r0, r5
 800911a:	f7ff fc21 	bl	8008960 <_free_r>
 800911e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8009120:	b111      	cbz	r1, 8009128 <_reclaim_reent+0xb8>
 8009122:	4628      	mov	r0, r5
 8009124:	f7ff fc1c 	bl	8008960 <_free_r>
 8009128:	69ab      	ldr	r3, [r5, #24]
 800912a:	b903      	cbnz	r3, 800912e <_reclaim_reent+0xbe>
 800912c:	bd70      	pop	{r4, r5, r6, pc}
 800912e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009130:	4628      	mov	r0, r5
 8009132:	4798      	blx	r3
 8009134:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8009138:	2900      	cmp	r1, #0
 800913a:	d0f7      	beq.n	800912c <_reclaim_reent+0xbc>
 800913c:	4628      	mov	r0, r5
 800913e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009142:	f7ff bf87 	b.w	8009054 <cleanup_glue>
 8009146:	bf00      	nop

08009148 <__aeabi_uidiv>:
 8009148:	1e4a      	subs	r2, r1, #1
 800914a:	bf08      	it	eq
 800914c:	4770      	bxeq	lr
 800914e:	f0c0 8124 	bcc.w	800939a <__aeabi_uidiv+0x252>
 8009152:	4288      	cmp	r0, r1
 8009154:	f240 8116 	bls.w	8009384 <__aeabi_uidiv+0x23c>
 8009158:	4211      	tst	r1, r2
 800915a:	f000 8117 	beq.w	800938c <__aeabi_uidiv+0x244>
 800915e:	fab0 f380 	clz	r3, r0
 8009162:	fab1 f281 	clz	r2, r1
 8009166:	eba2 0303 	sub.w	r3, r2, r3
 800916a:	f1c3 031f 	rsb	r3, r3, #31
 800916e:	a204      	add	r2, pc, #16	; (adr r2, 8009180 <__aeabi_uidiv+0x38>)
 8009170:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8009174:	f04f 0200 	mov.w	r2, #0
 8009178:	469f      	mov	pc, r3
 800917a:	bf00      	nop
 800917c:	f3af 8000 	nop.w
 8009180:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8009184:	bf00      	nop
 8009186:	eb42 0202 	adc.w	r2, r2, r2
 800918a:	bf28      	it	cs
 800918c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8009190:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8009194:	bf00      	nop
 8009196:	eb42 0202 	adc.w	r2, r2, r2
 800919a:	bf28      	it	cs
 800919c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 80091a0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 80091a4:	bf00      	nop
 80091a6:	eb42 0202 	adc.w	r2, r2, r2
 80091aa:	bf28      	it	cs
 80091ac:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 80091b0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 80091b4:	bf00      	nop
 80091b6:	eb42 0202 	adc.w	r2, r2, r2
 80091ba:	bf28      	it	cs
 80091bc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 80091c0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 80091c4:	bf00      	nop
 80091c6:	eb42 0202 	adc.w	r2, r2, r2
 80091ca:	bf28      	it	cs
 80091cc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 80091d0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 80091d4:	bf00      	nop
 80091d6:	eb42 0202 	adc.w	r2, r2, r2
 80091da:	bf28      	it	cs
 80091dc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 80091e0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 80091e4:	bf00      	nop
 80091e6:	eb42 0202 	adc.w	r2, r2, r2
 80091ea:	bf28      	it	cs
 80091ec:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 80091f0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 80091f4:	bf00      	nop
 80091f6:	eb42 0202 	adc.w	r2, r2, r2
 80091fa:	bf28      	it	cs
 80091fc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8009200:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8009204:	bf00      	nop
 8009206:	eb42 0202 	adc.w	r2, r2, r2
 800920a:	bf28      	it	cs
 800920c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8009210:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8009214:	bf00      	nop
 8009216:	eb42 0202 	adc.w	r2, r2, r2
 800921a:	bf28      	it	cs
 800921c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8009220:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8009224:	bf00      	nop
 8009226:	eb42 0202 	adc.w	r2, r2, r2
 800922a:	bf28      	it	cs
 800922c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8009230:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8009234:	bf00      	nop
 8009236:	eb42 0202 	adc.w	r2, r2, r2
 800923a:	bf28      	it	cs
 800923c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8009240:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8009244:	bf00      	nop
 8009246:	eb42 0202 	adc.w	r2, r2, r2
 800924a:	bf28      	it	cs
 800924c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8009250:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8009254:	bf00      	nop
 8009256:	eb42 0202 	adc.w	r2, r2, r2
 800925a:	bf28      	it	cs
 800925c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8009260:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8009264:	bf00      	nop
 8009266:	eb42 0202 	adc.w	r2, r2, r2
 800926a:	bf28      	it	cs
 800926c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8009270:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8009274:	bf00      	nop
 8009276:	eb42 0202 	adc.w	r2, r2, r2
 800927a:	bf28      	it	cs
 800927c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8009280:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8009284:	bf00      	nop
 8009286:	eb42 0202 	adc.w	r2, r2, r2
 800928a:	bf28      	it	cs
 800928c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8009290:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8009294:	bf00      	nop
 8009296:	eb42 0202 	adc.w	r2, r2, r2
 800929a:	bf28      	it	cs
 800929c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 80092a0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 80092a4:	bf00      	nop
 80092a6:	eb42 0202 	adc.w	r2, r2, r2
 80092aa:	bf28      	it	cs
 80092ac:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 80092b0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 80092b4:	bf00      	nop
 80092b6:	eb42 0202 	adc.w	r2, r2, r2
 80092ba:	bf28      	it	cs
 80092bc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 80092c0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 80092c4:	bf00      	nop
 80092c6:	eb42 0202 	adc.w	r2, r2, r2
 80092ca:	bf28      	it	cs
 80092cc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 80092d0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 80092d4:	bf00      	nop
 80092d6:	eb42 0202 	adc.w	r2, r2, r2
 80092da:	bf28      	it	cs
 80092dc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 80092e0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 80092e4:	bf00      	nop
 80092e6:	eb42 0202 	adc.w	r2, r2, r2
 80092ea:	bf28      	it	cs
 80092ec:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 80092f0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 80092f4:	bf00      	nop
 80092f6:	eb42 0202 	adc.w	r2, r2, r2
 80092fa:	bf28      	it	cs
 80092fc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009300:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8009304:	bf00      	nop
 8009306:	eb42 0202 	adc.w	r2, r2, r2
 800930a:	bf28      	it	cs
 800930c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8009310:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8009314:	bf00      	nop
 8009316:	eb42 0202 	adc.w	r2, r2, r2
 800931a:	bf28      	it	cs
 800931c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8009320:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8009324:	bf00      	nop
 8009326:	eb42 0202 	adc.w	r2, r2, r2
 800932a:	bf28      	it	cs
 800932c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8009330:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8009334:	bf00      	nop
 8009336:	eb42 0202 	adc.w	r2, r2, r2
 800933a:	bf28      	it	cs
 800933c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8009340:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8009344:	bf00      	nop
 8009346:	eb42 0202 	adc.w	r2, r2, r2
 800934a:	bf28      	it	cs
 800934c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8009350:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8009354:	bf00      	nop
 8009356:	eb42 0202 	adc.w	r2, r2, r2
 800935a:	bf28      	it	cs
 800935c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8009360:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 8009364:	bf00      	nop
 8009366:	eb42 0202 	adc.w	r2, r2, r2
 800936a:	bf28      	it	cs
 800936c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8009370:	ebb0 0f01 	cmp.w	r0, r1
 8009374:	bf00      	nop
 8009376:	eb42 0202 	adc.w	r2, r2, r2
 800937a:	bf28      	it	cs
 800937c:	eba0 0001 	subcs.w	r0, r0, r1
 8009380:	4610      	mov	r0, r2
 8009382:	4770      	bx	lr
 8009384:	bf0c      	ite	eq
 8009386:	2001      	moveq	r0, #1
 8009388:	2000      	movne	r0, #0
 800938a:	4770      	bx	lr
 800938c:	fab1 f281 	clz	r2, r1
 8009390:	f1c2 021f 	rsb	r2, r2, #31
 8009394:	fa20 f002 	lsr.w	r0, r0, r2
 8009398:	4770      	bx	lr
 800939a:	b108      	cbz	r0, 80093a0 <__aeabi_uidiv+0x258>
 800939c:	f04f 30ff 	mov.w	r0, #4294967295
 80093a0:	f000 b80e 	b.w	80093c0 <__aeabi_idiv0>

080093a4 <__aeabi_uidivmod>:
 80093a4:	2900      	cmp	r1, #0
 80093a6:	d0f8      	beq.n	800939a <__aeabi_uidiv+0x252>
 80093a8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 80093ac:	f7ff fecc 	bl	8009148 <__aeabi_uidiv>
 80093b0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 80093b4:	fb02 f300 	mul.w	r3, r2, r0
 80093b8:	eba1 0103 	sub.w	r1, r1, r3
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop

080093c0 <__aeabi_idiv0>:
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop

080093c4 <__aeabi_drsub>:
 80093c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80093c8:	e002      	b.n	80093d0 <__adddf3>
 80093ca:	bf00      	nop

080093cc <__aeabi_dsub>:
 80093cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080093d0 <__adddf3>:
 80093d0:	b530      	push	{r4, r5, lr}
 80093d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80093d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80093da:	ea94 0f05 	teq	r4, r5
 80093de:	bf08      	it	eq
 80093e0:	ea90 0f02 	teqeq	r0, r2
 80093e4:	bf1f      	itttt	ne
 80093e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80093ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80093ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80093f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80093f6:	f000 80e2 	beq.w	80095be <__adddf3+0x1ee>
 80093fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80093fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8009402:	bfb8      	it	lt
 8009404:	426d      	neglt	r5, r5
 8009406:	dd0c      	ble.n	8009422 <__adddf3+0x52>
 8009408:	442c      	add	r4, r5
 800940a:	ea80 0202 	eor.w	r2, r0, r2
 800940e:	ea81 0303 	eor.w	r3, r1, r3
 8009412:	ea82 0000 	eor.w	r0, r2, r0
 8009416:	ea83 0101 	eor.w	r1, r3, r1
 800941a:	ea80 0202 	eor.w	r2, r0, r2
 800941e:	ea81 0303 	eor.w	r3, r1, r3
 8009422:	2d36      	cmp	r5, #54	; 0x36
 8009424:	bf88      	it	hi
 8009426:	bd30      	pophi	{r4, r5, pc}
 8009428:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800942c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009430:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009434:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009438:	d002      	beq.n	8009440 <__adddf3+0x70>
 800943a:	4240      	negs	r0, r0
 800943c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009440:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8009444:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009448:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800944c:	d002      	beq.n	8009454 <__adddf3+0x84>
 800944e:	4252      	negs	r2, r2
 8009450:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009454:	ea94 0f05 	teq	r4, r5
 8009458:	f000 80a7 	beq.w	80095aa <__adddf3+0x1da>
 800945c:	f1a4 0401 	sub.w	r4, r4, #1
 8009460:	f1d5 0e20 	rsbs	lr, r5, #32
 8009464:	db0d      	blt.n	8009482 <__adddf3+0xb2>
 8009466:	fa02 fc0e 	lsl.w	ip, r2, lr
 800946a:	fa22 f205 	lsr.w	r2, r2, r5
 800946e:	1880      	adds	r0, r0, r2
 8009470:	f141 0100 	adc.w	r1, r1, #0
 8009474:	fa03 f20e 	lsl.w	r2, r3, lr
 8009478:	1880      	adds	r0, r0, r2
 800947a:	fa43 f305 	asr.w	r3, r3, r5
 800947e:	4159      	adcs	r1, r3
 8009480:	e00e      	b.n	80094a0 <__adddf3+0xd0>
 8009482:	f1a5 0520 	sub.w	r5, r5, #32
 8009486:	f10e 0e20 	add.w	lr, lr, #32
 800948a:	2a01      	cmp	r2, #1
 800948c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009490:	bf28      	it	cs
 8009492:	f04c 0c02 	orrcs.w	ip, ip, #2
 8009496:	fa43 f305 	asr.w	r3, r3, r5
 800949a:	18c0      	adds	r0, r0, r3
 800949c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80094a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80094a4:	d507      	bpl.n	80094b6 <__adddf3+0xe6>
 80094a6:	f04f 0e00 	mov.w	lr, #0
 80094aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80094ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80094b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80094b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80094ba:	d31b      	bcc.n	80094f4 <__adddf3+0x124>
 80094bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80094c0:	d30c      	bcc.n	80094dc <__adddf3+0x10c>
 80094c2:	0849      	lsrs	r1, r1, #1
 80094c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80094c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80094cc:	f104 0401 	add.w	r4, r4, #1
 80094d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80094d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80094d8:	f080 809a 	bcs.w	8009610 <__adddf3+0x240>
 80094dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80094e0:	bf08      	it	eq
 80094e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80094e6:	f150 0000 	adcs.w	r0, r0, #0
 80094ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80094ee:	ea41 0105 	orr.w	r1, r1, r5
 80094f2:	bd30      	pop	{r4, r5, pc}
 80094f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80094f8:	4140      	adcs	r0, r0
 80094fa:	eb41 0101 	adc.w	r1, r1, r1
 80094fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009502:	f1a4 0401 	sub.w	r4, r4, #1
 8009506:	d1e9      	bne.n	80094dc <__adddf3+0x10c>
 8009508:	f091 0f00 	teq	r1, #0
 800950c:	bf04      	itt	eq
 800950e:	4601      	moveq	r1, r0
 8009510:	2000      	moveq	r0, #0
 8009512:	fab1 f381 	clz	r3, r1
 8009516:	bf08      	it	eq
 8009518:	3320      	addeq	r3, #32
 800951a:	f1a3 030b 	sub.w	r3, r3, #11
 800951e:	f1b3 0220 	subs.w	r2, r3, #32
 8009522:	da0c      	bge.n	800953e <__adddf3+0x16e>
 8009524:	320c      	adds	r2, #12
 8009526:	dd08      	ble.n	800953a <__adddf3+0x16a>
 8009528:	f102 0c14 	add.w	ip, r2, #20
 800952c:	f1c2 020c 	rsb	r2, r2, #12
 8009530:	fa01 f00c 	lsl.w	r0, r1, ip
 8009534:	fa21 f102 	lsr.w	r1, r1, r2
 8009538:	e00c      	b.n	8009554 <__adddf3+0x184>
 800953a:	f102 0214 	add.w	r2, r2, #20
 800953e:	bfd8      	it	le
 8009540:	f1c2 0c20 	rsble	ip, r2, #32
 8009544:	fa01 f102 	lsl.w	r1, r1, r2
 8009548:	fa20 fc0c 	lsr.w	ip, r0, ip
 800954c:	bfdc      	itt	le
 800954e:	ea41 010c 	orrle.w	r1, r1, ip
 8009552:	4090      	lslle	r0, r2
 8009554:	1ae4      	subs	r4, r4, r3
 8009556:	bfa2      	ittt	ge
 8009558:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800955c:	4329      	orrge	r1, r5
 800955e:	bd30      	popge	{r4, r5, pc}
 8009560:	ea6f 0404 	mvn.w	r4, r4
 8009564:	3c1f      	subs	r4, #31
 8009566:	da1c      	bge.n	80095a2 <__adddf3+0x1d2>
 8009568:	340c      	adds	r4, #12
 800956a:	dc0e      	bgt.n	800958a <__adddf3+0x1ba>
 800956c:	f104 0414 	add.w	r4, r4, #20
 8009570:	f1c4 0220 	rsb	r2, r4, #32
 8009574:	fa20 f004 	lsr.w	r0, r0, r4
 8009578:	fa01 f302 	lsl.w	r3, r1, r2
 800957c:	ea40 0003 	orr.w	r0, r0, r3
 8009580:	fa21 f304 	lsr.w	r3, r1, r4
 8009584:	ea45 0103 	orr.w	r1, r5, r3
 8009588:	bd30      	pop	{r4, r5, pc}
 800958a:	f1c4 040c 	rsb	r4, r4, #12
 800958e:	f1c4 0220 	rsb	r2, r4, #32
 8009592:	fa20 f002 	lsr.w	r0, r0, r2
 8009596:	fa01 f304 	lsl.w	r3, r1, r4
 800959a:	ea40 0003 	orr.w	r0, r0, r3
 800959e:	4629      	mov	r1, r5
 80095a0:	bd30      	pop	{r4, r5, pc}
 80095a2:	fa21 f004 	lsr.w	r0, r1, r4
 80095a6:	4629      	mov	r1, r5
 80095a8:	bd30      	pop	{r4, r5, pc}
 80095aa:	f094 0f00 	teq	r4, #0
 80095ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80095b2:	bf06      	itte	eq
 80095b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80095b8:	3401      	addeq	r4, #1
 80095ba:	3d01      	subne	r5, #1
 80095bc:	e74e      	b.n	800945c <__adddf3+0x8c>
 80095be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80095c2:	bf18      	it	ne
 80095c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80095c8:	d029      	beq.n	800961e <__adddf3+0x24e>
 80095ca:	ea94 0f05 	teq	r4, r5
 80095ce:	bf08      	it	eq
 80095d0:	ea90 0f02 	teqeq	r0, r2
 80095d4:	d005      	beq.n	80095e2 <__adddf3+0x212>
 80095d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80095da:	bf04      	itt	eq
 80095dc:	4619      	moveq	r1, r3
 80095de:	4610      	moveq	r0, r2
 80095e0:	bd30      	pop	{r4, r5, pc}
 80095e2:	ea91 0f03 	teq	r1, r3
 80095e6:	bf1e      	ittt	ne
 80095e8:	2100      	movne	r1, #0
 80095ea:	2000      	movne	r0, #0
 80095ec:	bd30      	popne	{r4, r5, pc}
 80095ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80095f2:	d105      	bne.n	8009600 <__adddf3+0x230>
 80095f4:	0040      	lsls	r0, r0, #1
 80095f6:	4149      	adcs	r1, r1
 80095f8:	bf28      	it	cs
 80095fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80095fe:	bd30      	pop	{r4, r5, pc}
 8009600:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009604:	bf3c      	itt	cc
 8009606:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800960a:	bd30      	popcc	{r4, r5, pc}
 800960c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009610:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009614:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009618:	f04f 0000 	mov.w	r0, #0
 800961c:	bd30      	pop	{r4, r5, pc}
 800961e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009622:	bf1a      	itte	ne
 8009624:	4619      	movne	r1, r3
 8009626:	4610      	movne	r0, r2
 8009628:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800962c:	bf1c      	itt	ne
 800962e:	460b      	movne	r3, r1
 8009630:	4602      	movne	r2, r0
 8009632:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009636:	bf06      	itte	eq
 8009638:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800963c:	ea91 0f03 	teqeq	r1, r3
 8009640:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8009644:	bd30      	pop	{r4, r5, pc}
 8009646:	bf00      	nop

08009648 <__aeabi_ui2d>:
 8009648:	f090 0f00 	teq	r0, #0
 800964c:	bf04      	itt	eq
 800964e:	2100      	moveq	r1, #0
 8009650:	4770      	bxeq	lr
 8009652:	b530      	push	{r4, r5, lr}
 8009654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800965c:	f04f 0500 	mov.w	r5, #0
 8009660:	f04f 0100 	mov.w	r1, #0
 8009664:	e750      	b.n	8009508 <__adddf3+0x138>
 8009666:	bf00      	nop

08009668 <__aeabi_i2d>:
 8009668:	f090 0f00 	teq	r0, #0
 800966c:	bf04      	itt	eq
 800966e:	2100      	moveq	r1, #0
 8009670:	4770      	bxeq	lr
 8009672:	b530      	push	{r4, r5, lr}
 8009674:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009678:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800967c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8009680:	bf48      	it	mi
 8009682:	4240      	negmi	r0, r0
 8009684:	f04f 0100 	mov.w	r1, #0
 8009688:	e73e      	b.n	8009508 <__adddf3+0x138>
 800968a:	bf00      	nop

0800968c <__aeabi_f2d>:
 800968c:	0042      	lsls	r2, r0, #1
 800968e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8009692:	ea4f 0131 	mov.w	r1, r1, rrx
 8009696:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800969a:	bf1f      	itttt	ne
 800969c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80096a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80096a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80096a8:	4770      	bxne	lr
 80096aa:	f092 0f00 	teq	r2, #0
 80096ae:	bf14      	ite	ne
 80096b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80096b4:	4770      	bxeq	lr
 80096b6:	b530      	push	{r4, r5, lr}
 80096b8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80096bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80096c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80096c4:	e720      	b.n	8009508 <__adddf3+0x138>
 80096c6:	bf00      	nop

080096c8 <__aeabi_ul2d>:
 80096c8:	ea50 0201 	orrs.w	r2, r0, r1
 80096cc:	bf08      	it	eq
 80096ce:	4770      	bxeq	lr
 80096d0:	b530      	push	{r4, r5, lr}
 80096d2:	f04f 0500 	mov.w	r5, #0
 80096d6:	e00a      	b.n	80096ee <__aeabi_l2d+0x16>

080096d8 <__aeabi_l2d>:
 80096d8:	ea50 0201 	orrs.w	r2, r0, r1
 80096dc:	bf08      	it	eq
 80096de:	4770      	bxeq	lr
 80096e0:	b530      	push	{r4, r5, lr}
 80096e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80096e6:	d502      	bpl.n	80096ee <__aeabi_l2d+0x16>
 80096e8:	4240      	negs	r0, r0
 80096ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80096ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80096f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80096f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80096fa:	f43f aedc 	beq.w	80094b6 <__adddf3+0xe6>
 80096fe:	f04f 0203 	mov.w	r2, #3
 8009702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009706:	bf18      	it	ne
 8009708:	3203      	addne	r2, #3
 800970a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800970e:	bf18      	it	ne
 8009710:	3203      	addne	r2, #3
 8009712:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8009716:	f1c2 0320 	rsb	r3, r2, #32
 800971a:	fa00 fc03 	lsl.w	ip, r0, r3
 800971e:	fa20 f002 	lsr.w	r0, r0, r2
 8009722:	fa01 fe03 	lsl.w	lr, r1, r3
 8009726:	ea40 000e 	orr.w	r0, r0, lr
 800972a:	fa21 f102 	lsr.w	r1, r1, r2
 800972e:	4414      	add	r4, r2
 8009730:	e6c1      	b.n	80094b6 <__adddf3+0xe6>
 8009732:	bf00      	nop

08009734 <__aeabi_dmul>:
 8009734:	b570      	push	{r4, r5, r6, lr}
 8009736:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800973a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800973e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009742:	bf1d      	ittte	ne
 8009744:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009748:	ea94 0f0c 	teqne	r4, ip
 800974c:	ea95 0f0c 	teqne	r5, ip
 8009750:	f000 f8de 	bleq	8009910 <__aeabi_dmul+0x1dc>
 8009754:	442c      	add	r4, r5
 8009756:	ea81 0603 	eor.w	r6, r1, r3
 800975a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800975e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8009762:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8009766:	bf18      	it	ne
 8009768:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800976c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009770:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009774:	d038      	beq.n	80097e8 <__aeabi_dmul+0xb4>
 8009776:	fba0 ce02 	umull	ip, lr, r0, r2
 800977a:	f04f 0500 	mov.w	r5, #0
 800977e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8009782:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8009786:	fbe0 e503 	umlal	lr, r5, r0, r3
 800978a:	f04f 0600 	mov.w	r6, #0
 800978e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8009792:	f09c 0f00 	teq	ip, #0
 8009796:	bf18      	it	ne
 8009798:	f04e 0e01 	orrne.w	lr, lr, #1
 800979c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80097a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80097a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80097a8:	d204      	bcs.n	80097b4 <__aeabi_dmul+0x80>
 80097aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80097ae:	416d      	adcs	r5, r5
 80097b0:	eb46 0606 	adc.w	r6, r6, r6
 80097b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80097b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80097bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80097c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80097c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80097c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80097cc:	bf88      	it	hi
 80097ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80097d2:	d81e      	bhi.n	8009812 <__aeabi_dmul+0xde>
 80097d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80097d8:	bf08      	it	eq
 80097da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80097de:	f150 0000 	adcs.w	r0, r0, #0
 80097e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80097e6:	bd70      	pop	{r4, r5, r6, pc}
 80097e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80097ec:	ea46 0101 	orr.w	r1, r6, r1
 80097f0:	ea40 0002 	orr.w	r0, r0, r2
 80097f4:	ea81 0103 	eor.w	r1, r1, r3
 80097f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80097fc:	bfc2      	ittt	gt
 80097fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009802:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009806:	bd70      	popgt	{r4, r5, r6, pc}
 8009808:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800980c:	f04f 0e00 	mov.w	lr, #0
 8009810:	3c01      	subs	r4, #1
 8009812:	f300 80ab 	bgt.w	800996c <__aeabi_dmul+0x238>
 8009816:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800981a:	bfde      	ittt	le
 800981c:	2000      	movle	r0, #0
 800981e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009822:	bd70      	pople	{r4, r5, r6, pc}
 8009824:	f1c4 0400 	rsb	r4, r4, #0
 8009828:	3c20      	subs	r4, #32
 800982a:	da35      	bge.n	8009898 <__aeabi_dmul+0x164>
 800982c:	340c      	adds	r4, #12
 800982e:	dc1b      	bgt.n	8009868 <__aeabi_dmul+0x134>
 8009830:	f104 0414 	add.w	r4, r4, #20
 8009834:	f1c4 0520 	rsb	r5, r4, #32
 8009838:	fa00 f305 	lsl.w	r3, r0, r5
 800983c:	fa20 f004 	lsr.w	r0, r0, r4
 8009840:	fa01 f205 	lsl.w	r2, r1, r5
 8009844:	ea40 0002 	orr.w	r0, r0, r2
 8009848:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800984c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009850:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009854:	fa21 f604 	lsr.w	r6, r1, r4
 8009858:	eb42 0106 	adc.w	r1, r2, r6
 800985c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009860:	bf08      	it	eq
 8009862:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009866:	bd70      	pop	{r4, r5, r6, pc}
 8009868:	f1c4 040c 	rsb	r4, r4, #12
 800986c:	f1c4 0520 	rsb	r5, r4, #32
 8009870:	fa00 f304 	lsl.w	r3, r0, r4
 8009874:	fa20 f005 	lsr.w	r0, r0, r5
 8009878:	fa01 f204 	lsl.w	r2, r1, r4
 800987c:	ea40 0002 	orr.w	r0, r0, r2
 8009880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009884:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009888:	f141 0100 	adc.w	r1, r1, #0
 800988c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009890:	bf08      	it	eq
 8009892:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009896:	bd70      	pop	{r4, r5, r6, pc}
 8009898:	f1c4 0520 	rsb	r5, r4, #32
 800989c:	fa00 f205 	lsl.w	r2, r0, r5
 80098a0:	ea4e 0e02 	orr.w	lr, lr, r2
 80098a4:	fa20 f304 	lsr.w	r3, r0, r4
 80098a8:	fa01 f205 	lsl.w	r2, r1, r5
 80098ac:	ea43 0302 	orr.w	r3, r3, r2
 80098b0:	fa21 f004 	lsr.w	r0, r1, r4
 80098b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80098b8:	fa21 f204 	lsr.w	r2, r1, r4
 80098bc:	ea20 0002 	bic.w	r0, r0, r2
 80098c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80098c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80098c8:	bf08      	it	eq
 80098ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80098ce:	bd70      	pop	{r4, r5, r6, pc}
 80098d0:	f094 0f00 	teq	r4, #0
 80098d4:	d10f      	bne.n	80098f6 <__aeabi_dmul+0x1c2>
 80098d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80098da:	0040      	lsls	r0, r0, #1
 80098dc:	eb41 0101 	adc.w	r1, r1, r1
 80098e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80098e4:	bf08      	it	eq
 80098e6:	3c01      	subeq	r4, #1
 80098e8:	d0f7      	beq.n	80098da <__aeabi_dmul+0x1a6>
 80098ea:	ea41 0106 	orr.w	r1, r1, r6
 80098ee:	f095 0f00 	teq	r5, #0
 80098f2:	bf18      	it	ne
 80098f4:	4770      	bxne	lr
 80098f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80098fa:	0052      	lsls	r2, r2, #1
 80098fc:	eb43 0303 	adc.w	r3, r3, r3
 8009900:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009904:	bf08      	it	eq
 8009906:	3d01      	subeq	r5, #1
 8009908:	d0f7      	beq.n	80098fa <__aeabi_dmul+0x1c6>
 800990a:	ea43 0306 	orr.w	r3, r3, r6
 800990e:	4770      	bx	lr
 8009910:	ea94 0f0c 	teq	r4, ip
 8009914:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009918:	bf18      	it	ne
 800991a:	ea95 0f0c 	teqne	r5, ip
 800991e:	d00c      	beq.n	800993a <__aeabi_dmul+0x206>
 8009920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009924:	bf18      	it	ne
 8009926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800992a:	d1d1      	bne.n	80098d0 <__aeabi_dmul+0x19c>
 800992c:	ea81 0103 	eor.w	r1, r1, r3
 8009930:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009934:	f04f 0000 	mov.w	r0, #0
 8009938:	bd70      	pop	{r4, r5, r6, pc}
 800993a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800993e:	bf06      	itte	eq
 8009940:	4610      	moveq	r0, r2
 8009942:	4619      	moveq	r1, r3
 8009944:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009948:	d019      	beq.n	800997e <__aeabi_dmul+0x24a>
 800994a:	ea94 0f0c 	teq	r4, ip
 800994e:	d102      	bne.n	8009956 <__aeabi_dmul+0x222>
 8009950:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8009954:	d113      	bne.n	800997e <__aeabi_dmul+0x24a>
 8009956:	ea95 0f0c 	teq	r5, ip
 800995a:	d105      	bne.n	8009968 <__aeabi_dmul+0x234>
 800995c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8009960:	bf1c      	itt	ne
 8009962:	4610      	movne	r0, r2
 8009964:	4619      	movne	r1, r3
 8009966:	d10a      	bne.n	800997e <__aeabi_dmul+0x24a>
 8009968:	ea81 0103 	eor.w	r1, r1, r3
 800996c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009970:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009974:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009978:	f04f 0000 	mov.w	r0, #0
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009982:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8009986:	bd70      	pop	{r4, r5, r6, pc}

08009988 <__aeabi_ddiv>:
 8009988:	b570      	push	{r4, r5, r6, lr}
 800998a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800998e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8009992:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009996:	bf1d      	ittte	ne
 8009998:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800999c:	ea94 0f0c 	teqne	r4, ip
 80099a0:	ea95 0f0c 	teqne	r5, ip
 80099a4:	f000 f8a7 	bleq	8009af6 <__aeabi_ddiv+0x16e>
 80099a8:	eba4 0405 	sub.w	r4, r4, r5
 80099ac:	ea81 0e03 	eor.w	lr, r1, r3
 80099b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80099b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80099b8:	f000 8088 	beq.w	8009acc <__aeabi_ddiv+0x144>
 80099bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80099c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80099c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80099c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80099cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80099d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80099d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80099d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80099dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80099e0:	429d      	cmp	r5, r3
 80099e2:	bf08      	it	eq
 80099e4:	4296      	cmpeq	r6, r2
 80099e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80099ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80099ee:	d202      	bcs.n	80099f6 <__aeabi_ddiv+0x6e>
 80099f0:	085b      	lsrs	r3, r3, #1
 80099f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80099f6:	1ab6      	subs	r6, r6, r2
 80099f8:	eb65 0503 	sbc.w	r5, r5, r3
 80099fc:	085b      	lsrs	r3, r3, #1
 80099fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009a06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009a0a:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a0e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a12:	bf22      	ittt	cs
 8009a14:	1ab6      	subcs	r6, r6, r2
 8009a16:	4675      	movcs	r5, lr
 8009a18:	ea40 000c 	orrcs.w	r0, r0, ip
 8009a1c:	085b      	lsrs	r3, r3, #1
 8009a1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a22:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a26:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a2a:	bf22      	ittt	cs
 8009a2c:	1ab6      	subcs	r6, r6, r2
 8009a2e:	4675      	movcs	r5, lr
 8009a30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009a34:	085b      	lsrs	r3, r3, #1
 8009a36:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a3a:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a3e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a42:	bf22      	ittt	cs
 8009a44:	1ab6      	subcs	r6, r6, r2
 8009a46:	4675      	movcs	r5, lr
 8009a48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8009a4c:	085b      	lsrs	r3, r3, #1
 8009a4e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a52:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a56:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a5a:	bf22      	ittt	cs
 8009a5c:	1ab6      	subcs	r6, r6, r2
 8009a5e:	4675      	movcs	r5, lr
 8009a60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8009a64:	ea55 0e06 	orrs.w	lr, r5, r6
 8009a68:	d018      	beq.n	8009a9c <__aeabi_ddiv+0x114>
 8009a6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009a6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009a72:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8009a76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009a7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009a7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009a82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8009a86:	d1c0      	bne.n	8009a0a <__aeabi_ddiv+0x82>
 8009a88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a8c:	d10b      	bne.n	8009aa6 <__aeabi_ddiv+0x11e>
 8009a8e:	ea41 0100 	orr.w	r1, r1, r0
 8009a92:	f04f 0000 	mov.w	r0, #0
 8009a96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009a9a:	e7b6      	b.n	8009a0a <__aeabi_ddiv+0x82>
 8009a9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009aa0:	bf04      	itt	eq
 8009aa2:	4301      	orreq	r1, r0
 8009aa4:	2000      	moveq	r0, #0
 8009aa6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009aaa:	bf88      	it	hi
 8009aac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009ab0:	f63f aeaf 	bhi.w	8009812 <__aeabi_dmul+0xde>
 8009ab4:	ebb5 0c03 	subs.w	ip, r5, r3
 8009ab8:	bf04      	itt	eq
 8009aba:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009abe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009ac2:	f150 0000 	adcs.w	r0, r0, #0
 8009ac6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009aca:	bd70      	pop	{r4, r5, r6, pc}
 8009acc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009ad0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009ad4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009ad8:	bfc2      	ittt	gt
 8009ada:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009ade:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009ae2:	bd70      	popgt	{r4, r5, r6, pc}
 8009ae4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009ae8:	f04f 0e00 	mov.w	lr, #0
 8009aec:	3c01      	subs	r4, #1
 8009aee:	e690      	b.n	8009812 <__aeabi_dmul+0xde>
 8009af0:	ea45 0e06 	orr.w	lr, r5, r6
 8009af4:	e68d      	b.n	8009812 <__aeabi_dmul+0xde>
 8009af6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009afa:	ea94 0f0c 	teq	r4, ip
 8009afe:	bf08      	it	eq
 8009b00:	ea95 0f0c 	teqeq	r5, ip
 8009b04:	f43f af3b 	beq.w	800997e <__aeabi_dmul+0x24a>
 8009b08:	ea94 0f0c 	teq	r4, ip
 8009b0c:	d10a      	bne.n	8009b24 <__aeabi_ddiv+0x19c>
 8009b0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009b12:	f47f af34 	bne.w	800997e <__aeabi_dmul+0x24a>
 8009b16:	ea95 0f0c 	teq	r5, ip
 8009b1a:	f47f af25 	bne.w	8009968 <__aeabi_dmul+0x234>
 8009b1e:	4610      	mov	r0, r2
 8009b20:	4619      	mov	r1, r3
 8009b22:	e72c      	b.n	800997e <__aeabi_dmul+0x24a>
 8009b24:	ea95 0f0c 	teq	r5, ip
 8009b28:	d106      	bne.n	8009b38 <__aeabi_ddiv+0x1b0>
 8009b2a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009b2e:	f43f aefd 	beq.w	800992c <__aeabi_dmul+0x1f8>
 8009b32:	4610      	mov	r0, r2
 8009b34:	4619      	mov	r1, r3
 8009b36:	e722      	b.n	800997e <__aeabi_dmul+0x24a>
 8009b38:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009b3c:	bf18      	it	ne
 8009b3e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009b42:	f47f aec5 	bne.w	80098d0 <__aeabi_dmul+0x19c>
 8009b46:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009b4a:	f47f af0d 	bne.w	8009968 <__aeabi_dmul+0x234>
 8009b4e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009b52:	f47f aeeb 	bne.w	800992c <__aeabi_dmul+0x1f8>
 8009b56:	e712      	b.n	800997e <__aeabi_dmul+0x24a>

08009b58 <__gedf2>:
 8009b58:	f04f 3cff 	mov.w	ip, #4294967295
 8009b5c:	e006      	b.n	8009b6c <__cmpdf2+0x4>
 8009b5e:	bf00      	nop

08009b60 <__ledf2>:
 8009b60:	f04f 0c01 	mov.w	ip, #1
 8009b64:	e002      	b.n	8009b6c <__cmpdf2+0x4>
 8009b66:	bf00      	nop

08009b68 <__cmpdf2>:
 8009b68:	f04f 0c01 	mov.w	ip, #1
 8009b6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009b70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b7c:	bf18      	it	ne
 8009b7e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009b82:	d01b      	beq.n	8009bbc <__cmpdf2+0x54>
 8009b84:	b001      	add	sp, #4
 8009b86:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009b8a:	bf0c      	ite	eq
 8009b8c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009b90:	ea91 0f03 	teqne	r1, r3
 8009b94:	bf02      	ittt	eq
 8009b96:	ea90 0f02 	teqeq	r0, r2
 8009b9a:	2000      	moveq	r0, #0
 8009b9c:	4770      	bxeq	lr
 8009b9e:	f110 0f00 	cmn.w	r0, #0
 8009ba2:	ea91 0f03 	teq	r1, r3
 8009ba6:	bf58      	it	pl
 8009ba8:	4299      	cmppl	r1, r3
 8009baa:	bf08      	it	eq
 8009bac:	4290      	cmpeq	r0, r2
 8009bae:	bf2c      	ite	cs
 8009bb0:	17d8      	asrcs	r0, r3, #31
 8009bb2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009bb6:	f040 0001 	orr.w	r0, r0, #1
 8009bba:	4770      	bx	lr
 8009bbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009bc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009bc4:	d102      	bne.n	8009bcc <__cmpdf2+0x64>
 8009bc6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009bca:	d107      	bne.n	8009bdc <__cmpdf2+0x74>
 8009bcc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009bd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009bd4:	d1d6      	bne.n	8009b84 <__cmpdf2+0x1c>
 8009bd6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009bda:	d0d3      	beq.n	8009b84 <__cmpdf2+0x1c>
 8009bdc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop

08009be4 <__aeabi_cdrcmple>:
 8009be4:	4684      	mov	ip, r0
 8009be6:	4610      	mov	r0, r2
 8009be8:	4662      	mov	r2, ip
 8009bea:	468c      	mov	ip, r1
 8009bec:	4619      	mov	r1, r3
 8009bee:	4663      	mov	r3, ip
 8009bf0:	e000      	b.n	8009bf4 <__aeabi_cdcmpeq>
 8009bf2:	bf00      	nop

08009bf4 <__aeabi_cdcmpeq>:
 8009bf4:	b501      	push	{r0, lr}
 8009bf6:	f7ff ffb7 	bl	8009b68 <__cmpdf2>
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	bf48      	it	mi
 8009bfe:	f110 0f00 	cmnmi.w	r0, #0
 8009c02:	bd01      	pop	{r0, pc}

08009c04 <__aeabi_dcmpeq>:
 8009c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c08:	f7ff fff4 	bl	8009bf4 <__aeabi_cdcmpeq>
 8009c0c:	bf0c      	ite	eq
 8009c0e:	2001      	moveq	r0, #1
 8009c10:	2000      	movne	r0, #0
 8009c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c16:	bf00      	nop

08009c18 <__aeabi_dcmplt>:
 8009c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c1c:	f7ff ffea 	bl	8009bf4 <__aeabi_cdcmpeq>
 8009c20:	bf34      	ite	cc
 8009c22:	2001      	movcc	r0, #1
 8009c24:	2000      	movcs	r0, #0
 8009c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c2a:	bf00      	nop

08009c2c <__aeabi_dcmple>:
 8009c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c30:	f7ff ffe0 	bl	8009bf4 <__aeabi_cdcmpeq>
 8009c34:	bf94      	ite	ls
 8009c36:	2001      	movls	r0, #1
 8009c38:	2000      	movhi	r0, #0
 8009c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c3e:	bf00      	nop

08009c40 <__aeabi_dcmpge>:
 8009c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c44:	f7ff ffce 	bl	8009be4 <__aeabi_cdrcmple>
 8009c48:	bf94      	ite	ls
 8009c4a:	2001      	movls	r0, #1
 8009c4c:	2000      	movhi	r0, #0
 8009c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c52:	bf00      	nop

08009c54 <__aeabi_dcmpgt>:
 8009c54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c58:	f7ff ffc4 	bl	8009be4 <__aeabi_cdrcmple>
 8009c5c:	bf34      	ite	cc
 8009c5e:	2001      	movcc	r0, #1
 8009c60:	2000      	movcs	r0, #0
 8009c62:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c66:	bf00      	nop

08009c68 <__aeabi_d2iz>:
 8009c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009c70:	d215      	bcs.n	8009c9e <__aeabi_d2iz+0x36>
 8009c72:	d511      	bpl.n	8009c98 <__aeabi_d2iz+0x30>
 8009c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009c7c:	d912      	bls.n	8009ca4 <__aeabi_d2iz+0x3c>
 8009c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8009c92:	bf18      	it	ne
 8009c94:	4240      	negne	r0, r0
 8009c96:	4770      	bx	lr
 8009c98:	f04f 0000 	mov.w	r0, #0
 8009c9c:	4770      	bx	lr
 8009c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009ca2:	d105      	bne.n	8009cb0 <__aeabi_d2iz+0x48>
 8009ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009ca8:	bf08      	it	eq
 8009caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009cae:	4770      	bx	lr
 8009cb0:	f04f 0000 	mov.w	r0, #0
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop

08009cb8 <__aeabi_d2uiz>:
 8009cb8:	004a      	lsls	r2, r1, #1
 8009cba:	d211      	bcs.n	8009ce0 <__aeabi_d2uiz+0x28>
 8009cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009cc0:	d211      	bcs.n	8009ce6 <__aeabi_d2uiz+0x2e>
 8009cc2:	d50d      	bpl.n	8009ce0 <__aeabi_d2uiz+0x28>
 8009cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009ccc:	d40e      	bmi.n	8009cec <__aeabi_d2uiz+0x34>
 8009cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009cda:	fa23 f002 	lsr.w	r0, r3, r2
 8009cde:	4770      	bx	lr
 8009ce0:	f04f 0000 	mov.w	r0, #0
 8009ce4:	4770      	bx	lr
 8009ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009cea:	d102      	bne.n	8009cf2 <__aeabi_d2uiz+0x3a>
 8009cec:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf0:	4770      	bx	lr
 8009cf2:	f04f 0000 	mov.w	r0, #0
 8009cf6:	4770      	bx	lr

08009cf8 <__aeabi_uldivmod>:
 8009cf8:	b94b      	cbnz	r3, 8009d0e <__aeabi_uldivmod+0x16>
 8009cfa:	b942      	cbnz	r2, 8009d0e <__aeabi_uldivmod+0x16>
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	bf08      	it	eq
 8009d00:	2800      	cmpeq	r0, #0
 8009d02:	d002      	beq.n	8009d0a <__aeabi_uldivmod+0x12>
 8009d04:	f04f 31ff 	mov.w	r1, #4294967295
 8009d08:	4608      	mov	r0, r1
 8009d0a:	f7ff bb59 	b.w	80093c0 <__aeabi_idiv0>
 8009d0e:	b082      	sub	sp, #8
 8009d10:	46ec      	mov	ip, sp
 8009d12:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009d16:	f000 f81d 	bl	8009d54 <__gnu_uldivmod_helper>
 8009d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009d1e:	b002      	add	sp, #8
 8009d20:	bc0c      	pop	{r2, r3}
 8009d22:	4770      	bx	lr

08009d24 <__gnu_ldivmod_helper>:
 8009d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d28:	4617      	mov	r7, r2
 8009d2a:	4680      	mov	r8, r0
 8009d2c:	4689      	mov	r9, r1
 8009d2e:	469a      	mov	sl, r3
 8009d30:	9e08      	ldr	r6, [sp, #32]
 8009d32:	f000 f827 	bl	8009d84 <__divdi3>
 8009d36:	fba7 4500 	umull	r4, r5, r7, r0
 8009d3a:	fb07 f701 	mul.w	r7, r7, r1
 8009d3e:	fb00 720a 	mla	r2, r0, sl, r7
 8009d42:	4415      	add	r5, r2
 8009d44:	ebb8 0404 	subs.w	r4, r8, r4
 8009d48:	eb69 0505 	sbc.w	r5, r9, r5
 8009d4c:	e9c6 4500 	strd	r4, r5, [r6]
 8009d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009d54 <__gnu_uldivmod_helper>:
 8009d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d58:	4617      	mov	r7, r2
 8009d5a:	4680      	mov	r8, r0
 8009d5c:	4689      	mov	r9, r1
 8009d5e:	461d      	mov	r5, r3
 8009d60:	9e08      	ldr	r6, [sp, #32]
 8009d62:	f000 f9b9 	bl	800a0d8 <__udivdi3>
 8009d66:	fb00 f305 	mul.w	r3, r0, r5
 8009d6a:	fba0 4507 	umull	r4, r5, r0, r7
 8009d6e:	fb07 3701 	mla	r7, r7, r1, r3
 8009d72:	443d      	add	r5, r7
 8009d74:	ebb8 0404 	subs.w	r4, r8, r4
 8009d78:	eb69 0505 	sbc.w	r5, r9, r5
 8009d7c:	e9c6 4500 	strd	r4, r5, [r6]
 8009d80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009d84 <__divdi3>:
 8009d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d88:	4244      	negs	r4, r0
 8009d8a:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 8009d8e:	2900      	cmp	r1, #0
 8009d90:	f04f 36ff 	mov.w	r6, #4294967295
 8009d94:	bfa2      	ittt	ge
 8009d96:	4604      	movge	r4, r0
 8009d98:	460d      	movge	r5, r1
 8009d9a:	2600      	movge	r6, #0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	b085      	sub	sp, #20
 8009da0:	f2c0 80c7 	blt.w	8009f32 <__divdi3+0x1ae>
 8009da4:	4620      	mov	r0, r4
 8009da6:	46aa      	mov	sl, r5
 8009da8:	4694      	mov	ip, r2
 8009daa:	4619      	mov	r1, r3
 8009dac:	4690      	mov	r8, r2
 8009dae:	4627      	mov	r7, r4
 8009db0:	46a9      	mov	r9, r5
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d158      	bne.n	8009e68 <__divdi3+0xe4>
 8009db6:	42aa      	cmp	r2, r5
 8009db8:	d96c      	bls.n	8009e94 <__divdi3+0x110>
 8009dba:	fab2 f382 	clz	r3, r2
 8009dbe:	b15b      	cbz	r3, 8009dd8 <__divdi3+0x54>
 8009dc0:	f1c3 0220 	rsb	r2, r3, #32
 8009dc4:	fa05 f903 	lsl.w	r9, r5, r3
 8009dc8:	fa24 f202 	lsr.w	r2, r4, r2
 8009dcc:	fa0c f803 	lsl.w	r8, ip, r3
 8009dd0:	ea42 0909 	orr.w	r9, r2, r9
 8009dd4:	fa04 f703 	lsl.w	r7, r4, r3
 8009dd8:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009ddc:	4648      	mov	r0, r9
 8009dde:	4621      	mov	r1, r4
 8009de0:	fa1f fa88 	uxth.w	sl, r8
 8009de4:	f7ff f9b0 	bl	8009148 <__aeabi_uidiv>
 8009de8:	4621      	mov	r1, r4
 8009dea:	4683      	mov	fp, r0
 8009dec:	4648      	mov	r0, r9
 8009dee:	f7ff fad9 	bl	80093a4 <__aeabi_uidivmod>
 8009df2:	0c3a      	lsrs	r2, r7, #16
 8009df4:	fb0a f00b 	mul.w	r0, sl, fp
 8009df8:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009dfc:	4288      	cmp	r0, r1
 8009dfe:	d90b      	bls.n	8009e18 <__divdi3+0x94>
 8009e00:	eb11 0108 	adds.w	r1, r1, r8
 8009e04:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009e08:	d205      	bcs.n	8009e16 <__divdi3+0x92>
 8009e0a:	4288      	cmp	r0, r1
 8009e0c:	bf84      	itt	hi
 8009e0e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009e12:	4441      	addhi	r1, r8
 8009e14:	d800      	bhi.n	8009e18 <__divdi3+0x94>
 8009e16:	469b      	mov	fp, r3
 8009e18:	ebc0 0901 	rsb	r9, r0, r1
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	4648      	mov	r0, r9
 8009e20:	b2bf      	uxth	r7, r7
 8009e22:	f7ff f991 	bl	8009148 <__aeabi_uidiv>
 8009e26:	4621      	mov	r1, r4
 8009e28:	4605      	mov	r5, r0
 8009e2a:	4648      	mov	r0, r9
 8009e2c:	f7ff faba 	bl	80093a4 <__aeabi_uidivmod>
 8009e30:	fb0a fa05 	mul.w	sl, sl, r5
 8009e34:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009e38:	458a      	cmp	sl, r1
 8009e3a:	d909      	bls.n	8009e50 <__divdi3+0xcc>
 8009e3c:	eb11 0808 	adds.w	r8, r1, r8
 8009e40:	f105 33ff 	add.w	r3, r5, #4294967295
 8009e44:	d203      	bcs.n	8009e4e <__divdi3+0xca>
 8009e46:	45c2      	cmp	sl, r8
 8009e48:	bf88      	it	hi
 8009e4a:	3d02      	subhi	r5, #2
 8009e4c:	d800      	bhi.n	8009e50 <__divdi3+0xcc>
 8009e4e:	461d      	mov	r5, r3
 8009e50:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009e54:	2400      	movs	r4, #0
 8009e56:	4618      	mov	r0, r3
 8009e58:	4621      	mov	r1, r4
 8009e5a:	b116      	cbz	r6, 8009e62 <__divdi3+0xde>
 8009e5c:	4240      	negs	r0, r0
 8009e5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009e62:	b005      	add	sp, #20
 8009e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e68:	42ab      	cmp	r3, r5
 8009e6a:	bf84      	itt	hi
 8009e6c:	2400      	movhi	r4, #0
 8009e6e:	4623      	movhi	r3, r4
 8009e70:	d8f1      	bhi.n	8009e56 <__divdi3+0xd2>
 8009e72:	fab1 f581 	clz	r5, r1
 8009e76:	2d00      	cmp	r5, #0
 8009e78:	f040 80b5 	bne.w	8009fe6 <__divdi3+0x262>
 8009e7c:	4551      	cmp	r1, sl
 8009e7e:	bf28      	it	cs
 8009e80:	4282      	cmpcs	r2, r0
 8009e82:	bf8c      	ite	hi
 8009e84:	2400      	movhi	r4, #0
 8009e86:	2401      	movls	r4, #1
 8009e88:	bf9c      	itt	ls
 8009e8a:	2301      	movls	r3, #1
 8009e8c:	462c      	movls	r4, r5
 8009e8e:	d9e2      	bls.n	8009e56 <__divdi3+0xd2>
 8009e90:	4623      	mov	r3, r4
 8009e92:	e7e0      	b.n	8009e56 <__divdi3+0xd2>
 8009e94:	b922      	cbnz	r2, 8009ea0 <__divdi3+0x11c>
 8009e96:	4611      	mov	r1, r2
 8009e98:	2001      	movs	r0, #1
 8009e9a:	f7ff f955 	bl	8009148 <__aeabi_uidiv>
 8009e9e:	4680      	mov	r8, r0
 8009ea0:	fab8 f388 	clz	r3, r8
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d149      	bne.n	8009f3c <__divdi3+0x1b8>
 8009ea8:	ebc8 0909 	rsb	r9, r8, r9
 8009eac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009eb0:	fa1f fa88 	uxth.w	sl, r8
 8009eb4:	2401      	movs	r4, #1
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	4648      	mov	r0, r9
 8009eba:	f7ff f945 	bl	8009148 <__aeabi_uidiv>
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	4683      	mov	fp, r0
 8009ec2:	4648      	mov	r0, r9
 8009ec4:	f7ff fa6e 	bl	80093a4 <__aeabi_uidivmod>
 8009ec8:	0c3a      	lsrs	r2, r7, #16
 8009eca:	fb0a f00b 	mul.w	r0, sl, fp
 8009ece:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009ed2:	4288      	cmp	r0, r1
 8009ed4:	d90c      	bls.n	8009ef0 <__divdi3+0x16c>
 8009ed6:	eb11 0108 	adds.w	r1, r1, r8
 8009eda:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009ede:	f080 80f2 	bcs.w	800a0c6 <__divdi3+0x342>
 8009ee2:	4288      	cmp	r0, r1
 8009ee4:	bf84      	itt	hi
 8009ee6:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009eea:	4441      	addhi	r1, r8
 8009eec:	f240 80eb 	bls.w	800a0c6 <__divdi3+0x342>
 8009ef0:	1a0a      	subs	r2, r1, r0
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	4610      	mov	r0, r2
 8009ef6:	9201      	str	r2, [sp, #4]
 8009ef8:	f7ff f926 	bl	8009148 <__aeabi_uidiv>
 8009efc:	9a01      	ldr	r2, [sp, #4]
 8009efe:	4629      	mov	r1, r5
 8009f00:	b2bf      	uxth	r7, r7
 8009f02:	4681      	mov	r9, r0
 8009f04:	4610      	mov	r0, r2
 8009f06:	f7ff fa4d 	bl	80093a4 <__aeabi_uidivmod>
 8009f0a:	fb0a fa09 	mul.w	sl, sl, r9
 8009f0e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009f12:	458a      	cmp	sl, r1
 8009f14:	d90a      	bls.n	8009f2c <__divdi3+0x1a8>
 8009f16:	eb11 0808 	adds.w	r8, r1, r8
 8009f1a:	f109 33ff 	add.w	r3, r9, #4294967295
 8009f1e:	d204      	bcs.n	8009f2a <__divdi3+0x1a6>
 8009f20:	45c2      	cmp	sl, r8
 8009f22:	bf88      	it	hi
 8009f24:	f1a9 0902 	subhi.w	r9, r9, #2
 8009f28:	d800      	bhi.n	8009f2c <__divdi3+0x1a8>
 8009f2a:	4699      	mov	r9, r3
 8009f2c:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009f30:	e791      	b.n	8009e56 <__divdi3+0xd2>
 8009f32:	43f6      	mvns	r6, r6
 8009f34:	4252      	negs	r2, r2
 8009f36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009f3a:	e733      	b.n	8009da4 <__divdi3+0x20>
 8009f3c:	fa08 f803 	lsl.w	r8, r8, r3
 8009f40:	f1c3 0b20 	rsb	fp, r3, #32
 8009f44:	fa29 f40b 	lsr.w	r4, r9, fp
 8009f48:	fa09 f903 	lsl.w	r9, r9, r3
 8009f4c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009f50:	4620      	mov	r0, r4
 8009f52:	4629      	mov	r1, r5
 8009f54:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009f58:	409f      	lsls	r7, r3
 8009f5a:	f7ff f8f5 	bl	8009148 <__aeabi_uidiv>
 8009f5e:	4629      	mov	r1, r5
 8009f60:	fa1f fa88 	uxth.w	sl, r8
 8009f64:	ea4b 0b09 	orr.w	fp, fp, r9
 8009f68:	4602      	mov	r2, r0
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	9201      	str	r2, [sp, #4]
 8009f6e:	f7ff fa19 	bl	80093a4 <__aeabi_uidivmod>
 8009f72:	9a01      	ldr	r2, [sp, #4]
 8009f74:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009f78:	fb0a f002 	mul.w	r0, sl, r2
 8009f7c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009f80:	4288      	cmp	r0, r1
 8009f82:	d90b      	bls.n	8009f9c <__divdi3+0x218>
 8009f84:	eb11 0108 	adds.w	r1, r1, r8
 8009f88:	f102 33ff 	add.w	r3, r2, #4294967295
 8009f8c:	f080 80a1 	bcs.w	800a0d2 <__divdi3+0x34e>
 8009f90:	4288      	cmp	r0, r1
 8009f92:	bf84      	itt	hi
 8009f94:	3a02      	subhi	r2, #2
 8009f96:	4441      	addhi	r1, r8
 8009f98:	f240 809b 	bls.w	800a0d2 <__divdi3+0x34e>
 8009f9c:	ebc0 0901 	rsb	r9, r0, r1
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	4648      	mov	r0, r9
 8009fa4:	9201      	str	r2, [sp, #4]
 8009fa6:	f7ff f8cf 	bl	8009148 <__aeabi_uidiv>
 8009faa:	4629      	mov	r1, r5
 8009fac:	fa1f fb8b 	uxth.w	fp, fp
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	4648      	mov	r0, r9
 8009fb4:	f7ff f9f6 	bl	80093a4 <__aeabi_uidivmod>
 8009fb8:	9a01      	ldr	r2, [sp, #4]
 8009fba:	fb0a f904 	mul.w	r9, sl, r4
 8009fbe:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009fc2:	4589      	cmp	r9, r1
 8009fc4:	d90a      	bls.n	8009fdc <__divdi3+0x258>
 8009fc6:	eb11 0108 	adds.w	r1, r1, r8
 8009fca:	f104 33ff 	add.w	r3, r4, #4294967295
 8009fce:	d204      	bcs.n	8009fda <__divdi3+0x256>
 8009fd0:	4589      	cmp	r9, r1
 8009fd2:	bf84      	itt	hi
 8009fd4:	3c02      	subhi	r4, #2
 8009fd6:	4441      	addhi	r1, r8
 8009fd8:	d800      	bhi.n	8009fdc <__divdi3+0x258>
 8009fda:	461c      	mov	r4, r3
 8009fdc:	ebc9 0901 	rsb	r9, r9, r1
 8009fe0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009fe4:	e767      	b.n	8009eb6 <__divdi3+0x132>
 8009fe6:	f1c5 0320 	rsb	r3, r5, #32
 8009fea:	40a9      	lsls	r1, r5
 8009fec:	fa22 f803 	lsr.w	r8, r2, r3
 8009ff0:	fa2a fb03 	lsr.w	fp, sl, r3
 8009ff4:	ea48 0801 	orr.w	r8, r8, r1
 8009ff8:	fa20 f303 	lsr.w	r3, r0, r3
 8009ffc:	fa0a fa05 	lsl.w	sl, sl, r5
 800a000:	4658      	mov	r0, fp
 800a002:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a006:	fa02 fc05 	lsl.w	ip, r2, r5
 800a00a:	4649      	mov	r1, r9
 800a00c:	ea43 0a0a 	orr.w	sl, r3, sl
 800a010:	f8cd c00c 	str.w	ip, [sp, #12]
 800a014:	f7ff f898 	bl	8009148 <__aeabi_uidiv>
 800a018:	4649      	mov	r1, r9
 800a01a:	4604      	mov	r4, r0
 800a01c:	4658      	mov	r0, fp
 800a01e:	f7ff f9c1 	bl	80093a4 <__aeabi_uidivmod>
 800a022:	fa1f f288 	uxth.w	r2, r8
 800a026:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 800a02a:	fb02 f004 	mul.w	r0, r2, r4
 800a02e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 800a032:	4570      	cmp	r0, lr
 800a034:	d909      	bls.n	800a04a <__divdi3+0x2c6>
 800a036:	eb1e 0e08 	adds.w	lr, lr, r8
 800a03a:	f104 31ff 	add.w	r1, r4, #4294967295
 800a03e:	d246      	bcs.n	800a0ce <__divdi3+0x34a>
 800a040:	4570      	cmp	r0, lr
 800a042:	bf84      	itt	hi
 800a044:	3c02      	subhi	r4, #2
 800a046:	44c6      	addhi	lr, r8
 800a048:	d941      	bls.n	800a0ce <__divdi3+0x34a>
 800a04a:	ebc0 0c0e 	rsb	ip, r0, lr
 800a04e:	4649      	mov	r1, r9
 800a050:	4660      	mov	r0, ip
 800a052:	9201      	str	r2, [sp, #4]
 800a054:	f8cd c008 	str.w	ip, [sp, #8]
 800a058:	f7ff f876 	bl	8009148 <__aeabi_uidiv>
 800a05c:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a060:	4649      	mov	r1, r9
 800a062:	fa1f fa8a 	uxth.w	sl, sl
 800a066:	4683      	mov	fp, r0
 800a068:	4660      	mov	r0, ip
 800a06a:	f7ff f99b 	bl	80093a4 <__aeabi_uidivmod>
 800a06e:	9a01      	ldr	r2, [sp, #4]
 800a070:	fb02 f20b 	mul.w	r2, r2, fp
 800a074:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800a078:	428a      	cmp	r2, r1
 800a07a:	d90a      	bls.n	800a092 <__divdi3+0x30e>
 800a07c:	eb11 0108 	adds.w	r1, r1, r8
 800a080:	f10b 30ff 	add.w	r0, fp, #4294967295
 800a084:	d221      	bcs.n	800a0ca <__divdi3+0x346>
 800a086:	428a      	cmp	r2, r1
 800a088:	bf84      	itt	hi
 800a08a:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a08e:	4441      	addhi	r1, r8
 800a090:	d91b      	bls.n	800a0ca <__divdi3+0x346>
 800a092:	9803      	ldr	r0, [sp, #12]
 800a094:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800a098:	1a89      	subs	r1, r1, r2
 800a09a:	fbab 2300 	umull	r2, r3, fp, r0
 800a09e:	4299      	cmp	r1, r3
 800a0a0:	d30d      	bcc.n	800a0be <__divdi3+0x33a>
 800a0a2:	bf14      	ite	ne
 800a0a4:	2300      	movne	r3, #0
 800a0a6:	2301      	moveq	r3, #1
 800a0a8:	fa07 f405 	lsl.w	r4, r7, r5
 800a0ac:	4294      	cmp	r4, r2
 800a0ae:	bf2c      	ite	cs
 800a0b0:	2400      	movcs	r4, #0
 800a0b2:	f003 0401 	andcc.w	r4, r3, #1
 800a0b6:	465b      	mov	r3, fp
 800a0b8:	2c00      	cmp	r4, #0
 800a0ba:	f43f aecc 	beq.w	8009e56 <__divdi3+0xd2>
 800a0be:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a0c2:	2400      	movs	r4, #0
 800a0c4:	e6c7      	b.n	8009e56 <__divdi3+0xd2>
 800a0c6:	469b      	mov	fp, r3
 800a0c8:	e712      	b.n	8009ef0 <__divdi3+0x16c>
 800a0ca:	4683      	mov	fp, r0
 800a0cc:	e7e1      	b.n	800a092 <__divdi3+0x30e>
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	e7bb      	b.n	800a04a <__divdi3+0x2c6>
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	e762      	b.n	8009f9c <__divdi3+0x218>
 800a0d6:	bf00      	nop

0800a0d8 <__udivdi3>:
 800a0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0dc:	4606      	mov	r6, r0
 800a0de:	b083      	sub	sp, #12
 800a0e0:	460d      	mov	r5, r1
 800a0e2:	4614      	mov	r4, r2
 800a0e4:	4607      	mov	r7, r0
 800a0e6:	4688      	mov	r8, r1
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d151      	bne.n	800a190 <__udivdi3+0xb8>
 800a0ec:	428a      	cmp	r2, r1
 800a0ee:	d964      	bls.n	800a1ba <__udivdi3+0xe2>
 800a0f0:	fab2 f382 	clz	r3, r2
 800a0f4:	b15b      	cbz	r3, 800a10e <__udivdi3+0x36>
 800a0f6:	f1c3 0820 	rsb	r8, r3, #32
 800a0fa:	fa01 f503 	lsl.w	r5, r1, r3
 800a0fe:	fa20 f808 	lsr.w	r8, r0, r8
 800a102:	fa02 f403 	lsl.w	r4, r2, r3
 800a106:	ea48 0805 	orr.w	r8, r8, r5
 800a10a:	fa00 f703 	lsl.w	r7, r0, r3
 800a10e:	0c25      	lsrs	r5, r4, #16
 800a110:	4640      	mov	r0, r8
 800a112:	4629      	mov	r1, r5
 800a114:	fa1f fa84 	uxth.w	sl, r4
 800a118:	f7ff f816 	bl	8009148 <__aeabi_uidiv>
 800a11c:	4629      	mov	r1, r5
 800a11e:	4681      	mov	r9, r0
 800a120:	4640      	mov	r0, r8
 800a122:	f7ff f93f 	bl	80093a4 <__aeabi_uidivmod>
 800a126:	0c3b      	lsrs	r3, r7, #16
 800a128:	fb0a f009 	mul.w	r0, sl, r9
 800a12c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a130:	4288      	cmp	r0, r1
 800a132:	d90a      	bls.n	800a14a <__udivdi3+0x72>
 800a134:	1909      	adds	r1, r1, r4
 800a136:	f109 32ff 	add.w	r2, r9, #4294967295
 800a13a:	d205      	bcs.n	800a148 <__udivdi3+0x70>
 800a13c:	4288      	cmp	r0, r1
 800a13e:	bf84      	itt	hi
 800a140:	f1a9 0902 	subhi.w	r9, r9, #2
 800a144:	1909      	addhi	r1, r1, r4
 800a146:	d800      	bhi.n	800a14a <__udivdi3+0x72>
 800a148:	4691      	mov	r9, r2
 800a14a:	ebc0 0801 	rsb	r8, r0, r1
 800a14e:	4629      	mov	r1, r5
 800a150:	4640      	mov	r0, r8
 800a152:	b2bf      	uxth	r7, r7
 800a154:	f7fe fff8 	bl	8009148 <__aeabi_uidiv>
 800a158:	4629      	mov	r1, r5
 800a15a:	4606      	mov	r6, r0
 800a15c:	4640      	mov	r0, r8
 800a15e:	f7ff f921 	bl	80093a4 <__aeabi_uidivmod>
 800a162:	fb0a fa06 	mul.w	sl, sl, r6
 800a166:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a16a:	458a      	cmp	sl, r1
 800a16c:	d909      	bls.n	800a182 <__udivdi3+0xaa>
 800a16e:	190c      	adds	r4, r1, r4
 800a170:	f106 33ff 	add.w	r3, r6, #4294967295
 800a174:	f080 8119 	bcs.w	800a3aa <__udivdi3+0x2d2>
 800a178:	45a2      	cmp	sl, r4
 800a17a:	bf88      	it	hi
 800a17c:	3e02      	subhi	r6, #2
 800a17e:	f240 8114 	bls.w	800a3aa <__udivdi3+0x2d2>
 800a182:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800a186:	2600      	movs	r6, #0
 800a188:	4631      	mov	r1, r6
 800a18a:	b003      	add	sp, #12
 800a18c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a190:	428b      	cmp	r3, r1
 800a192:	bf84      	itt	hi
 800a194:	2600      	movhi	r6, #0
 800a196:	4630      	movhi	r0, r6
 800a198:	d8f6      	bhi.n	800a188 <__udivdi3+0xb0>
 800a19a:	fab3 f483 	clz	r4, r3
 800a19e:	2c00      	cmp	r4, #0
 800a1a0:	d15a      	bne.n	800a258 <__udivdi3+0x180>
 800a1a2:	428b      	cmp	r3, r1
 800a1a4:	bf28      	it	cs
 800a1a6:	42b2      	cmpcs	r2, r6
 800a1a8:	bf8c      	ite	hi
 800a1aa:	2600      	movhi	r6, #0
 800a1ac:	2601      	movls	r6, #1
 800a1ae:	bf9c      	itt	ls
 800a1b0:	2001      	movls	r0, #1
 800a1b2:	4626      	movls	r6, r4
 800a1b4:	d9e8      	bls.n	800a188 <__udivdi3+0xb0>
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	e7e6      	b.n	800a188 <__udivdi3+0xb0>
 800a1ba:	b922      	cbnz	r2, 800a1c6 <__udivdi3+0xee>
 800a1bc:	4611      	mov	r1, r2
 800a1be:	2001      	movs	r0, #1
 800a1c0:	f7fe ffc2 	bl	8009148 <__aeabi_uidiv>
 800a1c4:	4604      	mov	r4, r0
 800a1c6:	fab4 f384 	clz	r3, r4
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f040 80a2 	bne.w	800a314 <__udivdi3+0x23c>
 800a1d0:	1b2d      	subs	r5, r5, r4
 800a1d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a1d6:	fa1f fa84 	uxth.w	sl, r4
 800a1da:	2601      	movs	r6, #1
 800a1dc:	4641      	mov	r1, r8
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f7fe ffb2 	bl	8009148 <__aeabi_uidiv>
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	4681      	mov	r9, r0
 800a1e8:	4628      	mov	r0, r5
 800a1ea:	f7ff f8db 	bl	80093a4 <__aeabi_uidivmod>
 800a1ee:	0c3b      	lsrs	r3, r7, #16
 800a1f0:	fb0a f009 	mul.w	r0, sl, r9
 800a1f4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a1f8:	4288      	cmp	r0, r1
 800a1fa:	d90b      	bls.n	800a214 <__udivdi3+0x13c>
 800a1fc:	1909      	adds	r1, r1, r4
 800a1fe:	f109 32ff 	add.w	r2, r9, #4294967295
 800a202:	f080 80d4 	bcs.w	800a3ae <__udivdi3+0x2d6>
 800a206:	4288      	cmp	r0, r1
 800a208:	bf84      	itt	hi
 800a20a:	f1a9 0902 	subhi.w	r9, r9, #2
 800a20e:	1909      	addhi	r1, r1, r4
 800a210:	f240 80cd 	bls.w	800a3ae <__udivdi3+0x2d6>
 800a214:	ebc0 0b01 	rsb	fp, r0, r1
 800a218:	4641      	mov	r1, r8
 800a21a:	4658      	mov	r0, fp
 800a21c:	b2bf      	uxth	r7, r7
 800a21e:	f7fe ff93 	bl	8009148 <__aeabi_uidiv>
 800a222:	4641      	mov	r1, r8
 800a224:	4605      	mov	r5, r0
 800a226:	4658      	mov	r0, fp
 800a228:	f7ff f8bc 	bl	80093a4 <__aeabi_uidivmod>
 800a22c:	fb0a fa05 	mul.w	sl, sl, r5
 800a230:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a234:	458a      	cmp	sl, r1
 800a236:	d909      	bls.n	800a24c <__udivdi3+0x174>
 800a238:	190c      	adds	r4, r1, r4
 800a23a:	f105 33ff 	add.w	r3, r5, #4294967295
 800a23e:	f080 80b8 	bcs.w	800a3b2 <__udivdi3+0x2da>
 800a242:	45a2      	cmp	sl, r4
 800a244:	bf88      	it	hi
 800a246:	3d02      	subhi	r5, #2
 800a248:	f240 80b3 	bls.w	800a3b2 <__udivdi3+0x2da>
 800a24c:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800a250:	4631      	mov	r1, r6
 800a252:	b003      	add	sp, #12
 800a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a258:	f1c4 0120 	rsb	r1, r4, #32
 800a25c:	40a3      	lsls	r3, r4
 800a25e:	fa22 f801 	lsr.w	r8, r2, r1
 800a262:	fa25 f701 	lsr.w	r7, r5, r1
 800a266:	ea48 0803 	orr.w	r8, r8, r3
 800a26a:	4638      	mov	r0, r7
 800a26c:	fa26 f301 	lsr.w	r3, r6, r1
 800a270:	40a5      	lsls	r5, r4
 800a272:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a276:	40a2      	lsls	r2, r4
 800a278:	4649      	mov	r1, r9
 800a27a:	9201      	str	r2, [sp, #4]
 800a27c:	431d      	orrs	r5, r3
 800a27e:	f7fe ff63 	bl	8009148 <__aeabi_uidiv>
 800a282:	4649      	mov	r1, r9
 800a284:	4683      	mov	fp, r0
 800a286:	4638      	mov	r0, r7
 800a288:	f7ff f88c 	bl	80093a4 <__aeabi_uidivmod>
 800a28c:	fa1f f288 	uxth.w	r2, r8
 800a290:	0c2f      	lsrs	r7, r5, #16
 800a292:	fb02 f00b 	mul.w	r0, r2, fp
 800a296:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a29a:	42b8      	cmp	r0, r7
 800a29c:	d906      	bls.n	800a2ac <__udivdi3+0x1d4>
 800a29e:	eb17 0708 	adds.w	r7, r7, r8
 800a2a2:	f10b 31ff 	add.w	r1, fp, #4294967295
 800a2a6:	f0c0 808d 	bcc.w	800a3c4 <__udivdi3+0x2ec>
 800a2aa:	468b      	mov	fp, r1
 800a2ac:	1a3f      	subs	r7, r7, r0
 800a2ae:	4649      	mov	r1, r9
 800a2b0:	4638      	mov	r0, r7
 800a2b2:	9200      	str	r2, [sp, #0]
 800a2b4:	f7fe ff48 	bl	8009148 <__aeabi_uidiv>
 800a2b8:	4649      	mov	r1, r9
 800a2ba:	b2ad      	uxth	r5, r5
 800a2bc:	4682      	mov	sl, r0
 800a2be:	4638      	mov	r0, r7
 800a2c0:	f7ff f870 	bl	80093a4 <__aeabi_uidivmod>
 800a2c4:	9a00      	ldr	r2, [sp, #0]
 800a2c6:	fb02 f20a 	mul.w	r2, r2, sl
 800a2ca:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800a2ce:	428a      	cmp	r2, r1
 800a2d0:	d905      	bls.n	800a2de <__udivdi3+0x206>
 800a2d2:	eb11 0108 	adds.w	r1, r1, r8
 800a2d6:	f10a 30ff 	add.w	r0, sl, #4294967295
 800a2da:	d36c      	bcc.n	800a3b6 <__udivdi3+0x2de>
 800a2dc:	4682      	mov	sl, r0
 800a2de:	9d01      	ldr	r5, [sp, #4]
 800a2e0:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800a2e4:	1a89      	subs	r1, r1, r2
 800a2e6:	fba0 2305 	umull	r2, r3, r0, r5
 800a2ea:	4299      	cmp	r1, r3
 800a2ec:	d30c      	bcc.n	800a308 <__udivdi3+0x230>
 800a2ee:	fa06 f604 	lsl.w	r6, r6, r4
 800a2f2:	bf14      	ite	ne
 800a2f4:	2100      	movne	r1, #0
 800a2f6:	2101      	moveq	r1, #1
 800a2f8:	4296      	cmp	r6, r2
 800a2fa:	bf2c      	ite	cs
 800a2fc:	2600      	movcs	r6, #0
 800a2fe:	f001 0601 	andcc.w	r6, r1, #1
 800a302:	2e00      	cmp	r6, #0
 800a304:	f43f af40 	beq.w	800a188 <__udivdi3+0xb0>
 800a308:	2600      	movs	r6, #0
 800a30a:	3801      	subs	r0, #1
 800a30c:	4631      	mov	r1, r6
 800a30e:	b003      	add	sp, #12
 800a310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a314:	409c      	lsls	r4, r3
 800a316:	f1c3 0920 	rsb	r9, r3, #32
 800a31a:	fa25 fa09 	lsr.w	sl, r5, r9
 800a31e:	fa06 f703 	lsl.w	r7, r6, r3
 800a322:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a326:	4650      	mov	r0, sl
 800a328:	4641      	mov	r1, r8
 800a32a:	409d      	lsls	r5, r3
 800a32c:	f7fe ff0c 	bl	8009148 <__aeabi_uidiv>
 800a330:	4641      	mov	r1, r8
 800a332:	fa26 f909 	lsr.w	r9, r6, r9
 800a336:	ea49 0905 	orr.w	r9, r9, r5
 800a33a:	4683      	mov	fp, r0
 800a33c:	4650      	mov	r0, sl
 800a33e:	f7ff f831 	bl	80093a4 <__aeabi_uidivmod>
 800a342:	fa1f fa84 	uxth.w	sl, r4
 800a346:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800a34a:	fb0a f00b 	mul.w	r0, sl, fp
 800a34e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a352:	4288      	cmp	r0, r1
 800a354:	d909      	bls.n	800a36a <__udivdi3+0x292>
 800a356:	1909      	adds	r1, r1, r4
 800a358:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a35c:	d23a      	bcs.n	800a3d4 <__udivdi3+0x2fc>
 800a35e:	4288      	cmp	r0, r1
 800a360:	bf84      	itt	hi
 800a362:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a366:	1909      	addhi	r1, r1, r4
 800a368:	d934      	bls.n	800a3d4 <__udivdi3+0x2fc>
 800a36a:	1a0d      	subs	r5, r1, r0
 800a36c:	4641      	mov	r1, r8
 800a36e:	4628      	mov	r0, r5
 800a370:	fa1f f989 	uxth.w	r9, r9
 800a374:	f7fe fee8 	bl	8009148 <__aeabi_uidiv>
 800a378:	4641      	mov	r1, r8
 800a37a:	4606      	mov	r6, r0
 800a37c:	4628      	mov	r0, r5
 800a37e:	f7ff f811 	bl	80093a4 <__aeabi_uidivmod>
 800a382:	fb0a f506 	mul.w	r5, sl, r6
 800a386:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800a38a:	428d      	cmp	r5, r1
 800a38c:	d909      	bls.n	800a3a2 <__udivdi3+0x2ca>
 800a38e:	1909      	adds	r1, r1, r4
 800a390:	f106 33ff 	add.w	r3, r6, #4294967295
 800a394:	d204      	bcs.n	800a3a0 <__udivdi3+0x2c8>
 800a396:	428d      	cmp	r5, r1
 800a398:	bf84      	itt	hi
 800a39a:	3e02      	subhi	r6, #2
 800a39c:	1909      	addhi	r1, r1, r4
 800a39e:	d800      	bhi.n	800a3a2 <__udivdi3+0x2ca>
 800a3a0:	461e      	mov	r6, r3
 800a3a2:	1b4d      	subs	r5, r1, r5
 800a3a4:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a3a8:	e718      	b.n	800a1dc <__udivdi3+0x104>
 800a3aa:	461e      	mov	r6, r3
 800a3ac:	e6e9      	b.n	800a182 <__udivdi3+0xaa>
 800a3ae:	4691      	mov	r9, r2
 800a3b0:	e730      	b.n	800a214 <__udivdi3+0x13c>
 800a3b2:	461d      	mov	r5, r3
 800a3b4:	e74a      	b.n	800a24c <__udivdi3+0x174>
 800a3b6:	428a      	cmp	r2, r1
 800a3b8:	bf84      	itt	hi
 800a3ba:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a3be:	4441      	addhi	r1, r8
 800a3c0:	d88d      	bhi.n	800a2de <__udivdi3+0x206>
 800a3c2:	e78b      	b.n	800a2dc <__udivdi3+0x204>
 800a3c4:	42b8      	cmp	r0, r7
 800a3c6:	bf84      	itt	hi
 800a3c8:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a3cc:	4447      	addhi	r7, r8
 800a3ce:	f63f af6d 	bhi.w	800a2ac <__udivdi3+0x1d4>
 800a3d2:	e76a      	b.n	800a2aa <__udivdi3+0x1d2>
 800a3d4:	469b      	mov	fp, r3
 800a3d6:	e7c8      	b.n	800a36a <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a3d8 <.ARM.exidx>:
 800a3d8:	7ffff9ac 	svcvc	0x00fff9ac
 800a3dc:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a3e0 <__RO_BASE__>:
 800a3e0:	00000180 	andeq	r0, r0, r0, lsl #3

0800a3e4 <Stack_reg>:
 800a3e4:	0800aa14 	stmdaeq	r0, {r2, r4, r9, fp, sp, pc}
 800a3e8:	0800aa18 	stmdaeq	r0, {r3, r4, r9, fp, sp, pc}
 800a3ec:	0800aa1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, sp, pc}
 800a3f0:	0800aa20 	stmdaeq	r0, {r5, r9, fp, sp, pc}
 800a3f4:	0800aa24 	stmdaeq	r0, {r2, r5, r9, fp, sp, pc}
 800a3f8:	0800aa28 	stmdaeq	r0, {r3, r5, r9, fp, sp, pc}
 800a3fc:	0800aa2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, sp, pc}
 800a400:	0800aa30 	stmdaeq	r0, {r4, r5, r9, fp, sp, pc}

0800a404 <_global_impure_ptr>:
 800a404:	2000000c 	andcs	r0, r0, ip

0800a408 <blanks.6752>:
 800a408:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a40c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a410:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a414:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a418 <zeroes.6753>:
 800a418:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a41c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a420:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a424:	30303030 	eorscc	r3, r0, r0, lsr r0

0800a428 <p05.5301>:
 800a428:	00000005 	andeq	r0, r0, r5
 800a42c:	00000019 	andeq	r0, r0, r9, lsl r0
 800a430:	0000007d 	andeq	r0, r0, sp, ror r0
 800a434:	00000000 	andeq	r0, r0, r0

0800a438 <__mprec_tens>:
 800a438:	00000000 	andeq	r0, r0, r0
 800a43c:	3ff00000 	svccc	0x00f00000	; IMB
 800a440:	00000000 	andeq	r0, r0, r0
 800a444:	40240000 	eormi	r0, r4, r0
 800a448:	00000000 	andeq	r0, r0, r0
 800a44c:	40590000 	subsmi	r0, r9, r0
 800a450:	00000000 	andeq	r0, r0, r0
 800a454:	408f4000 	addmi	r4, pc, r0
 800a458:	00000000 	andeq	r0, r0, r0
 800a45c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a460:	00000000 	andeq	r0, r0, r0
 800a464:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a468:	00000000 	andeq	r0, r0, r0
 800a46c:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a470:	00000000 	andeq	r0, r0, r0
 800a474:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a478:	00000000 	andeq	r0, r0, r0
 800a47c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a480:	00000000 	andeq	r0, r0, r0
 800a484:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a488:	20000000 	andcs	r0, r0, r0
 800a48c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a490:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a494:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a498:	a2000000 	andge	r0, r0, #0
 800a49c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a4a0:	e5400000 	strb	r0, [r0, #-0]
 800a4a4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a4a8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a4ac:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a4b0:	26340000 	ldrtcs	r0, [r4], -r0
 800a4b4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a4b8:	37e08000 	strbcc	r8, [r0, r0]!
 800a4bc:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a4c0:	85d8a000 	ldrbhi	sl, [r8]
 800a4c4:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a4c8:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a4cc:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a4d0:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a4d4:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a4d8:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a4dc:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a4e0:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a4e4:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a4e8:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a4ec:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a4f0:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a4f4:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a4f8:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a4fc:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a500 <__mprec_tinytens>:
 800a500:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a504:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a508:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a50c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a510:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a514:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a518:	cf8c979d 	svcgt	0x008c979d
 800a51c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a520:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a524:	0ac80628 	beq	720bdcc <__RW_SIZE__+0x720b844>

0800a528 <__mprec_bigtens>:
 800a528:	37e08000 	strbcc	r8, [r0, r0]!
 800a52c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a530:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a534:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a538:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a53c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a540:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a544:	5a827748 	bpl	60a826c <__RW_SIZE__+0x60a7ce4>
 800a548:	7f73bf3c 	svcvc	0x0073bf3c
 800a54c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a550 <blanks.6696>:
 800a550:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a554:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a558:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a55c:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a560 <zeroes.6697>:
 800a560:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a564:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a568:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a56c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a570:	20434441 	subcs	r4, r3, r1, asr #8
 800a574:	766e6f63 	strbtvc	r6, [lr], -r3, ror #30
 800a578:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 800a57c:	74206e6f 	strtvc	r6, [r0], #-3695	; 0xfffff191
 800a580:	6f656d69 	svcvs	0x00656d69
 800a584:	0a217475 	beq	8867760 <__RO_LIMIT__+0x85cca0>
 800a588:	00000000 	andeq	r0, r0, r0
 800a58c:	70206f4e 	eorvc	r6, r0, lr, asr #30
 800a590:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 800a594:	6c657220 	sfmvs	f7, 2, [r5], #-128	; 0xffffff80
 800a598:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 800a59c:	65706f20 	ldrbvs	r6, [r0, #-3872]!	; 0xfffff0e0
 800a5a0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 800a5a4:	61206e6f 	teqvs	r0, pc, ror #28
 800a5a8:	776f6c6c 	strbvc	r6, [pc, -ip, ror #24]!
 800a5ac:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 800a5b0:	5453206e 	ldrbpl	r2, [r3], #-110	; 0xffffff92
 800a5b4:	000a504f 	andeq	r5, sl, pc, asr #32
 800a5b8:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
 800a5bc:	203e2d20 	eorscs	r2, lr, r0, lsr #26
 800a5c0:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 800a5c4:	0a445241 	beq	911eed0 <__RO_LIMIT__+0x1114410>
 800a5c8:	00000000 	andeq	r0, r0, r0
 800a5cc:	65726c41 	ldrbvs	r6, [r2, #-3137]!	; 0xfffff3bf
 800a5d0:	20796461 	rsbscs	r6, r9, r1, ror #8
 800a5d4:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 800a5d8:	0a445241 	beq	911eee4 <__RO_LIMIT__+0x1114424>
 800a5dc:	00000000 	andeq	r0, r0, r0
 800a5e0:	45564552 	ldrbmi	r4, [r6, #-1362]	; 0xfffffaae
 800a5e4:	20455352 	subcs	r5, r5, r2, asr r3
 800a5e8:	53203e2d 	teqpl	r0, #720	; 0x2d0
 800a5ec:	20504f54 	subscs	r4, r0, r4, asr pc
 800a5f0:	46203e2d 	strtmi	r3, [r0], -sp, lsr #28
 800a5f4:	4157524f 	cmpmi	r7, pc, asr #4
 800a5f8:	000a4452 	andeq	r4, sl, r2, asr r4
 800a5fc:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
 800a600:	203e2d20 	eorscs	r2, lr, r0, lsr #26
 800a604:	45564552 	ldrbmi	r4, [r6, #-1362]	; 0xfffffaae
 800a608:	0a455352 	beq	915f358 <__RO_LIMIT__+0x1154898>
 800a60c:	00000000 	andeq	r0, r0, r0
 800a610:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 800a614:	20445241 	subcs	r5, r4, r1, asr #4
 800a618:	53203e2d 	teqpl	r0, #720	; 0x2d0
 800a61c:	20504f54 	subscs	r4, r0, r4, asr pc
 800a620:	52203e2d 	eorpl	r3, r0, #720	; 0x2d0
 800a624:	52455645 	subpl	r5, r5, #72351744	; 0x4500000
 800a628:	000a4553 	andeq	r4, sl, r3, asr r5
 800a62c:	65726c41 	ldrbvs	r6, [r2, #-3137]!	; 0xfffff3bf
 800a630:	20796461 	rsbscs	r6, r9, r1, ror #8
 800a634:	45564552 	ldrbmi	r4, [r6, #-1362]	; 0xfffffaae
 800a638:	0a455352 	beq	915f388 <__RO_LIMIT__+0x11548c8>
 800a63c:	00000000 	andeq	r0, r0, r0
 800a640:	65726c41 	ldrbvs	r6, [r2, #-3137]!	; 0xfffff3bf
 800a644:	20796461 	rsbscs	r6, r9, r1, ror #8
 800a648:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
 800a64c:	0000000a 	andeq	r0, r0, sl
 800a650:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 800a654:	20445241 	subcs	r5, r4, r1, asr #4
 800a658:	53203e2d 	teqpl	r0, #720	; 0x2d0
 800a65c:	20504f54 	subscs	r4, r0, r4, asr pc
 800a660:	0000000a 	andeq	r0, r0, sl
 800a664:	45564552 	ldrbmi	r4, [r6, #-1362]	; 0xfffffaae
 800a668:	20455352 	subcs	r5, r5, r2, asr r3
 800a66c:	53203e2d 	teqpl	r0, #720	; 0x2d0
 800a670:	0a504f54 	beq	941e3c8 <__RO_LIMIT__+0x1413908>
 800a674:	00000000 	andeq	r0, r0, r0
 800a678:	554e414d 	strbpl	r4, [lr, #-333]	; 0xfffffeb3
 800a67c:	00004c41 	andeq	r4, r0, r1, asr #24
 800a680:	4847494c 	stmdami	r7, {r2, r3, r6, r8, fp, lr}^
 800a684:	4f435f54 	svcmi	0x00435f54
 800a688:	4f52544e 	svcmi	0x0052544e
 800a68c:	0000004c 	andeq	r0, r0, ip, asr #32
 800a690:	454d4954 	strbmi	r4, [sp, #-2388]	; 0xfffff6ac
 800a694:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
 800a698:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
 800a69c:	00000000 	andeq	r0, r0, r0
 800a6a0:	4f4c4f59 	svcmi	0x004c4f59
 800a6a4:	0000000a 	andeq	r0, r0, sl
 800a6a8:	756e614d 	strbvc	r6, [lr, #-333]!	; 0xfffffeb3
 800a6ac:	70206c61 	eorvc	r6, r0, r1, ror #24
 800a6b0:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 800a6b4:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
 800a6b8:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 800a4f0 <__mprec_tens+0xb8>
 800a6bc:	20736920 	rsbscs	r6, r3, r0, lsr #18
 800a6c0:	796c6e6f 	stmdbvc	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 800a6c4:	6c6c6120 	stfvse	f6, [ip], #-128	; 0xffffff80
 800a6c8:	6465776f 	strbtvs	r7, [r5], #-1903	; 0xfffff891
 800a6cc:	206e6920 	rsbcs	r6, lr, r0, lsr #18
 800a6d0:	554e414d 	strbpl	r4, [lr, #-333]	; 0xfffffeb3
 800a6d4:	6d204c41 	stcvs	12, cr4, [r0, #-260]!	; 0xfffffefc
 800a6d8:	0a65646f 	beq	996389c <__RO_LIMIT__+0x1958ddc>
 800a6dc:	00000000 	andeq	r0, r0, r0
 800a6e0:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
 800a6e4:	20736920 	rsbscs	r6, r3, r0, lsr #18
 800a6e8:	796c6e6f 	stmdbvc	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 800a6ec:	6c6c6120 	stfvse	f6, [ip], #-128	; 0xffffff80
 800a6f0:	6465776f 	strbtvs	r7, [r5], #-1903	; 0xfffff891
 800a6f4:	206e6920 	rsbcs	r6, lr, r0, lsr #18
 800a6f8:	554e414d 	strbpl	r4, [lr, #-333]	; 0xfffffeb3
 800a6fc:	6d204c41 	stcvs	12, cr4, [r0, #-260]!	; 0xfffffefc
 800a700:	0a65646f 	beq	99638c4 <__RO_LIMIT__+0x1958e04>
 800a704:	00000000 	andeq	r0, r0, r0
 800a708:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
 800a70c:	7325203a 	teqvc	r5, #58	; 0x3a
 800a710:	0000000a 	andeq	r0, r0, sl
 800a714:	6867694c 	stmdavs	r7!, {r2, r3, r6, r8, fp, sp, lr}^
 800a718:	6f432074 	svcvs	0x00432074
 800a71c:	6f72746e 	svcvs	0x0072746e
 800a720:	6f4d206c 	svcvs	0x004d206c
 800a724:	000a6564 	andeq	r6, sl, r4, ror #10
 800a728:	6867694c 	stmdavs	r7!, {r2, r3, r6, r8, fp, sp, lr}^
 800a72c:	6f432074 	svcvs	0x00432074
 800a730:	6f72746e 	svcvs	0x0072746e
 800a734:	6f4d206c 	svcvs	0x004d206c
 800a738:	72206564 	eorvc	r6, r0, #100, 10	; 0x19000000
 800a73c:	69757165 	ldmdbvs	r5!, {r0, r2, r5, r6, r8, ip, sp, lr}^
 800a740:	20736572 	rsbscs	r6, r3, r2, ror r5
 800a744:	2d4e4f4e 	stclcs	15, cr4, [lr, #-312]	; 0xfffffec8
 800a748:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
 800a74c:	65706f20 	ldrbvs	r6, [r0, #-3872]!	; 0xfffff0e0
 800a750:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 800a754:	202c6e6f 	eorcs	r6, ip, pc, ror #28
 800a758:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
 800a75c:	20646567 	rsbcs	r6, r4, r7, ror #10
 800a760:	6f746e69 	svcvs	0x00746e69
 800a764:	524f4620 	subpl	r4, pc, #32, 12	; 0x2000000
 800a768:	44524157 	ldrbmi	r4, [r2], #-343	; 0xfffffea9
 800a76c:	65706f20 	ldrbvs	r6, [r0, #-3872]!	; 0xfffff0e0
 800a770:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 800a774:	000a6e6f 	andeq	r6, sl, pc, ror #28
 800a778:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 800a77c:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
 800a780:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 800a5b8 <zeroes.6697+0x58>
 800a784:	646f4d20 	strbtvs	r4, [pc], #-3360	; 800a78c <zeroes.6697+0x22c>
 800a788:	00000a65 	andeq	r0, r0, r5, ror #20
 800a78c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 800a790:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
 800a794:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 800a5cc <zeroes.6697+0x6c>
 800a798:	646f4d20 	strbtvs	r4, [pc], #-3360	; 800a7a0 <zeroes.6697+0x240>
 800a79c:	65722065 	ldrbvs	r2, [r2, #-101]!	; 0xffffff9b
 800a7a0:	72697571 	rsbvc	r7, r9, #473956352	; 0x1c400000
 800a7a4:	4e207365 	cdpmi	3, 2, cr7, cr0, cr5, {3}
 800a7a8:	532d4e4f 	teqpl	sp, #1264	; 0x4f0
 800a7ac:	20504f54 	subscs	r4, r0, r4, asr pc
 800a7b0:	7265706f 	rsbvc	r7, r5, #111	; 0x6f
 800a7b4:	6f697461 	svcvs	0x00697461
 800a7b8:	63202c6e 	teqvs	r0, #28160	; 0x6e00
 800a7bc:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 800a7c0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 800a7c4:	206f746e 	rsbcs	r7, pc, lr, ror #8
 800a7c8:	57524f46 	ldrbpl	r4, [r2, -r6, asr #30]
 800a7cc:	20445241 	subcs	r5, r4, r1, asr #4
 800a7d0:	7265706f 	rsbvc	r7, r5, #111	; 0x6f
 800a7d4:	6f697461 	svcvs	0x00697461
 800a7d8:	00000a6e 	andeq	r0, r0, lr, ror #20
 800a7dc:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800a7e0:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800a7e4:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800a7e8:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800a7ec:	0000000a 	andeq	r0, r0, sl
 800a7f0:	61766e49 	cmnvs	r6, r9, asr #28
 800a7f4:	5f64696c 	svcpl	0x0064696c
 800a7f8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a7fc:	6f697470 	svcvs	0x00697470
 800a800:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800a804:	000a2164 	andeq	r2, sl, r4, ror #2
 800a808:	61766e49 	cmnvs	r6, r9, asr #28
 800a80c:	5f64696c 	svcpl	0x0064696c
 800a810:	3a525349 	bcc	949f53c <__RO_LIMIT__+0x1494a7c>
 800a814:	21642520 	cmncs	r4, r0, lsr #10
 800a818:	0000000a 	andeq	r0, r0, sl
 800a81c:	21494d4e 	cmpcs	r9, lr, asr #26
 800a820:	0000000a 	andeq	r0, r0, sl
 800a824:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800a828:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800a82c:	0a21746c 	beq	88679e4 <__RO_LIMIT__+0x85cf24>
 800a830:	00000000 	andeq	r0, r0, r0
 800a834:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800a838:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800a83c:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800a840:	303d294e 	eorscc	r2, sp, lr, asr #18
 800a844:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800a848:	00000a58 	andeq	r0, r0, r8, asr sl
 800a84c:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800a850:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a854:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a858:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800a85c:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a860:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a864:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a868:	6f697470 	svcvs	0x00697470
 800a86c:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a870:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a874:	6f726620 	svcvs	0x00726620
 800a878:	6168206d 	cmnvs	r8, sp, rrx
 800a87c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800a880:	6f6d2072 	svcvs	0x006d2072
 800a884:	000a6564 	andeq	r6, sl, r4, ror #10
 800a888:	0050534d 	subseq	r5, r0, sp, asr #6
 800a88c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a890:	6f697470 	svcvs	0x00697470
 800a894:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a898:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a89c:	6f726620 	svcvs	0x00726620
 800a8a0:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a8a4:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a8a8:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a8b0 <zeroes.6697+0x350>
 800a8ac:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a8b0:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800a8b4:	000a5053 	andeq	r5, sl, r3, asr r0
 800a8b8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a8bc:	6f697470 	svcvs	0x00697470
 800a8c0:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a8c4:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a8c8:	6f726620 	svcvs	0x00726620
 800a8cc:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a8d0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a8d4:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a8dc <zeroes.6697+0x37c>
 800a8d8:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a8dc:	50206874 	eorpl	r6, r0, r4, ror r8
 800a8e0:	000a5053 	andeq	r5, sl, r3, asr r0
 800a8e4:	00505350 	subseq	r5, r0, r0, asr r3
 800a8e8:	61766e49 	cmnvs	r6, r9, asr #28
 800a8ec:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a8f0:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800a8f4:	6f697470 	svcvs	0x00697470
 800a8f8:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800a8fc:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800a900:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800a904:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800a908:	2325203e 	teqcs	r5, #62	; 0x3e
 800a90c:	0a58382e 	beq	96189cc <__RO_LIMIT__+0x160df0c>
 800a910:	00000000 	andeq	r0, r0, r0
 800a914:	53434853 	movtpl	r4, #14419	; 0x3853
 800a918:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a91c:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a920:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a924:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800a928:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800a92c:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800a930:	6f736165 	svcvs	0x00736165
 800a934:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800a938:	2325203e 	teqcs	r5, #62	; 0x3e
 800a93c:	0a58382e 	beq	96189fc <__RO_LIMIT__+0x160df3c>
 800a940:	00000000 	andeq	r0, r0, r0
 800a944:	41464d4d 	cmpmi	r6, sp, asr #26
 800a948:	61562052 	cmpvs	r6, r2, asr r0
 800a94c:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a950:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a954:	00000a64 	andeq	r0, r0, r4, ror #20
 800a958:	41464d4d 	cmpmi	r6, sp, asr #26
 800a95c:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a960:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a964:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a968:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a96c:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800a970:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800a974:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800a978:	0000000a 	andeq	r0, r0, sl
 800a97c:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a980:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800a984:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800a988:	00000a58 	andeq	r0, r0, r8, asr sl
 800a98c:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800a990:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800a994:	61462064 	cmpvs	r6, r4, rrx
 800a998:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800a99c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800a9a0:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800a9a4:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a9a8:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800a9ac:	0000000a 	andeq	r0, r0, sl
 800a9b0:	6f6d654d 	svcvs	0x006d654d
 800a9b4:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800a9b8:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800a9bc:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800a9c0:	61462074 	hvcvs	25092	; 0x6204
 800a9c4:	21746c75 	cmncs	r4, r5, ror ip
 800a9c8:	0000000a 	andeq	r0, r0, sl
 800a9cc:	20737542 	rsbscs	r7, r3, r2, asr #10
 800a9d0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800a9d4:	000a2174 	andeq	r2, sl, r4, ror r1
 800a9d8:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800a9dc:	61462065 	cmpvs	r6, r5, rrx
 800a9e0:	21746c75 	cmncs	r4, r5, ror ip
 800a9e4:	0000000a 	andeq	r0, r0, sl
 800a9e8:	20435653 	subcs	r5, r3, r3, asr r6
 800a9ec:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800a9f0:	0000000a 	andeq	r0, r0, sl
 800a9f4:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800a9f8:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800a9fc:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800aa00:	00000a6c 	andeq	r0, r0, ip, ror #20
 800aa04:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800aa08:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800aa0c:	0a6c6c61 	beq	9b25b98 <__RO_LIMIT__+0x1b1b0d8>
 800aa10:	00000000 	andeq	r0, r0, r0
 800aa14:	00003052 	andeq	r3, r0, r2, asr r0
 800aa18:	00003152 	andeq	r3, r0, r2, asr r1
 800aa1c:	00003252 	andeq	r3, r0, r2, asr r2
 800aa20:	00003352 	andeq	r3, r0, r2, asr r3
 800aa24:	00323152 	eorseq	r3, r2, r2, asr r1
 800aa28:	0000524c 	andeq	r5, r0, ip, asr #4
 800aa2c:	00004152 	andeq	r4, r0, r2, asr r1
 800aa30:	52535078 	subspl	r5, r3, #120	; 0x78
 800aa34:	00000000 	andeq	r0, r0, r0
 800aa38:	79747544 	ldmdbvc	r4!, {r2, r6, r8, sl, ip, sp, lr}^
 800aa3c:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 800aa40:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
 800aa44:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
 800aa48:	202c3220 	eorcs	r3, ip, r0, lsr #4
 800aa4c:	66206425 	strtvs	r6, [r0], -r5, lsr #8
 800aa50:	7020726f 	eorvc	r7, r0, pc, ror #4
 800aa54:	33206e69 	teqcc	r0, #1680	; 0x690
 800aa58:	0000000a 	andeq	r0, r0, sl
 800aa5c:	00000043 	andeq	r0, r0, r3, asr #32
 800aa60:	00464e49 	subeq	r4, r6, r9, asr #28
 800aa64:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800aa68:	004e414e 	subeq	r4, lr, lr, asr #2
 800aa6c:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800aa70:	33323130 	teqcc	r2, #48, 2
 800aa74:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800aa78:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800aa7c:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800aa80:	00000000 	andeq	r0, r0, r0
 800aa84:	33323130 	teqcc	r2, #48, 2
 800aa88:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800aa8c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800aa90:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800aa94:	00000000 	andeq	r0, r0, r0
 800aa98:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800aa9c:	0000296c 	andeq	r2, r0, ip, ror #18
 800aaa0:	00000030 	andeq	r0, r0, r0, lsr r0
 800aaa4:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800aaa8:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800aaac:	00000000 	andeq	r0, r0, r0
 800aab0:	004e614e 	subeq	r6, lr, lr, asr #2
 800aab4:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800aab8:	00000058 	andeq	r0, r0, r8, asr r0
 800aabc:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	00000009 	andeq	r0, r0, r9

20000004 <high.4816>:
20000004:	00000001 	andeq	r0, r0, r1

20000008 <_impure_ptr>:
20000008:	2000000c 	andcs	r0, r0, ip

2000000c <impure_data>:
	...
2000002c:	0800aa5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, fp, sp, pc}
	...

200000fc <lc_ctype_charset>:
200000fc:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000100:	00000049 	andeq	r0, r0, r9, asr #32
	...

2000011c <__mb_cur_max>:
2000011c:	00000001 	andeq	r0, r0, r1

20000120 <lc_message_charset>:
20000120:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000124:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000140 <lconv>:
20000140:	0800aabc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, sp, pc}
20000144:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000148:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
2000014c:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000150:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000154:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000158:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
2000015c:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000160:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000164:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000174:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000178 <__malloc_av_>:
	...
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10
20000578:	20000570 	andcs	r0, r0, r0, ror r5
2000057c:	20000570 	andcs	r0, r0, r0, ror r5

20000580 <__malloc_sbrk_base>:
20000580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000584 <__malloc_trim_threshold>:
20000584:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000588 <__ZI_BASE__>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <curMode>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <cdsValue>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <heap.4790>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <SysTick_Flag>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <Key_Value>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <TIM4_Expired>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <Uart1_Rx_Data>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <Uart1_Rx_In>:
200005a8:	00000000 	andeq	r0, r0, r0

200005ac <_PathLocale>:
200005ac:	00000000 	andeq	r0, r0, r0

200005b0 <__mlocale_changed>:
200005b0:	00000000 	andeq	r0, r0, r0

200005b4 <__nlocale_changed>:
200005b4:	00000000 	andeq	r0, r0, r0

200005b8 <__malloc_top_pad>:
200005b8:	00000000 	andeq	r0, r0, r0

200005bc <__malloc_current_mallinfo>:
	...

200005e4 <__malloc_max_sbrked_mem>:
200005e4:	00000000 	andeq	r0, r0, r0

200005e8 <__malloc_max_total_mem>:
200005e8:	00000000 	andeq	r0, r0, r0

200005ec <__ZI_LIMIT__>:
200005ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000034f 	andeq	r0, r0, pc, asr #6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000d5 	ldrdeq	r0, [r0], -r5
      10:	00004201 	andeq	r4, r0, r1, lsl #4
      14:	00009600 	andeq	r9, r0, r0, lsl #12
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00010008 	andeq	r0, r1, r8
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000185 	andeq	r0, r0, r5, lsl #3
      2c:	83080102 	movwhi	r0, #33026	; 0x8102
      30:	02000001 	andeq	r0, r0, #1
      34:	002a0502 	eoreq	r0, sl, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	0001e307 	andeq	lr, r1, r7, lsl #6
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	0000006c 	andeq	r0, r0, ip, rrx
      48:	0001d103 	andeq	sp, r1, r3, lsl #2
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	01b20704 			; <UNDEFINED> instruction: 0x01b20704
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00006705 	andeq	r6, r0, r5, lsl #14
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000001ad 	andeq	r0, r0, sp, lsr #3
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	01b70704 			; <UNDEFINED> instruction: 0x01b70704
      74:	04020000 	streq	r0, [r2], #-0
      78:	00003407 	andeq	r3, r0, r7, lsl #8
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	50060000 	andpl	r0, r6, r0
      84:	8e021e02 	cdphi	14, 0, cr1, cr2, cr2, {0}
      88:	07000001 	streq	r0, [r0, -r1]
      8c:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
      90:	007d0220 	rsbseq	r0, sp, r0, lsr #4
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00315243 	eorseq	r5, r1, r3, asr #4
      9c:	7d022102 	stfvcs	f2, [r2, #-8]
      a0:	04000000 	streq	r0, [r0], #-0
      a4:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
      a8:	02220200 	eoreq	r0, r2, #0, 4
      ac:	0000007d 	andeq	r0, r0, sp, ror r0
      b0:	022b0808 	eoreq	r0, fp, #8, 16	; 0x80000
      b4:	23020000 	movwcs	r0, #8192	; 0x2000
      b8:	00007d02 	andeq	r7, r0, r2, lsl #26
      bc:	31080c00 	tstcc	r8, r0, lsl #24
      c0:	02000002 	andeq	r0, r0, #2
      c4:	007d0224 	rsbseq	r0, sp, r4, lsr #4
      c8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
      cc:	0000016b 	andeq	r0, r0, fp, ror #2
      d0:	7d022502 	cfstr32vc	mvfx2, [r2, #-8]
      d4:	14000000 	strne	r0, [r0], #-0
      d8:	00017108 	andeq	r7, r1, r8, lsl #2
      dc:	02260200 	eoreq	r0, r6, #0, 4
      e0:	0000007d 	andeq	r0, r0, sp, ror r0
      e4:	01770818 	cmneq	r7, r8, lsl r8
      e8:	27020000 	strcs	r0, [r2, -r0]
      ec:	00007d02 	andeq	r7, r0, r2, lsl #26
      f0:	7d081c00 	stcvc	12, cr1, [r8, #-0]
      f4:	02000001 	andeq	r0, r0, #1
      f8:	007d0228 	rsbseq	r0, sp, r8, lsr #4
      fc:	07200000 	streq	r0, [r0, -r0]!
     100:	00525448 	subseq	r5, r2, r8, asr #8
     104:	7d022902 	stcvc	9, cr2, [r2, #-8]
     108:	24000000 	strcs	r0, [r0], #-0
     10c:	52544c07 	subspl	r4, r4, #1792	; 0x700
     110:	022a0200 	eoreq	r0, sl, #0, 4
     114:	0000007d 	andeq	r0, r0, sp, ror r0
     118:	02100828 	andseq	r0, r0, #40, 16	; 0x280000
     11c:	2b020000 	blcs	80124 <__RW_SIZE__+0x7fb9c>
     120:	00007d02 	andeq	r7, r0, r2, lsl #26
     124:	15082c00 	strne	r2, [r8, #-3072]	; 0xfffff400
     128:	02000002 	andeq	r0, r0, #2
     12c:	007d022c 	rsbseq	r0, sp, ip, lsr #4
     130:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
     134:	0000021a 	andeq	r0, r0, sl, lsl r2
     138:	7d022d02 	stcvc	13, cr2, [r2, #-8]
     13c:	34000000 	strcc	r0, [r0], #-0
     140:	00020b08 	andeq	r0, r2, r8, lsl #22
     144:	022e0200 	eoreq	r0, lr, #0, 4
     148:	0000007d 	andeq	r0, r0, sp, ror r0
     14c:	00160838 	andseq	r0, r6, r8, lsr r8
     150:	2f020000 	svccs	0x00020000
     154:	00007d02 	andeq	r7, r0, r2, lsl #26
     158:	1b083c00 	blne	20f160 <__RW_SIZE__+0x20ebd8>
     15c:	02000000 	andeq	r0, r0, #0
     160:	007d0230 	rsbseq	r0, sp, r0, lsr r2
     164:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
     168:	00000020 	andeq	r0, r0, r0, lsr #32
     16c:	7d023102 	stfvcs	f3, [r2, #-8]
     170:	44000000 	strmi	r0, [r0], #-0
     174:	00002508 	andeq	r2, r0, r8, lsl #10
     178:	02320200 	eorseq	r0, r2, #0, 4
     17c:	0000007d 	andeq	r0, r0, sp, ror r0
     180:	52440748 	subpl	r0, r4, #72, 14	; 0x1200000
     184:	02330200 	eorseq	r0, r3, #0, 4
     188:	0000007d 	andeq	r0, r0, sp, ror r0
     18c:	1f09004c 	svcne	0x0009004c
     190:	02000002 	andeq	r0, r0, #2
     194:	00820234 	addeq	r0, r2, r4, lsr r2
     198:	1c060000 	stcne	0, cr0, [r6], {-0}
     19c:	ff03e902 			; <UNDEFINED> instruction: 0xff03e902
     1a0:	07000001 	streq	r0, [r0, -r1]
     1a4:	004c5243 	subeq	r5, ip, r3, asr #4
     1a8:	7d03eb02 	vstrvc	d14, [r3, #-8]
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
     1b4:	03ec0200 	mvneq	r0, #0, 4
     1b8:	0000007d 	andeq	r0, r0, sp, ror r0
     1bc:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
     1c0:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
     1c4:	00007d03 	andeq	r7, r0, r3, lsl #26
     1c8:	4f070800 	svcmi	0x00070800
     1cc:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     1d0:	007d03ee 	rsbseq	r0, sp, lr, ror #7
     1d4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     1d8:	00000081 	andeq	r0, r0, r1, lsl #1
     1dc:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
     1e0:	10000000 	andne	r0, r0, r0
     1e4:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     1e8:	03f00200 	mvnseq	r0, #0, 4
     1ec:	0000007d 	andeq	r0, r0, sp, ror r0
     1f0:	02440814 	subeq	r0, r4, #20, 16	; 0x140000
     1f4:	f1020000 	cps	#0
     1f8:	00007d03 	andeq	r7, r0, r3, lsl #26
     1fc:	09001800 	stmdbeq	r0, {fp, ip}
     200:	00000000 	andeq	r0, r0, r0
     204:	9a03f202 	bls	fca14 <__RW_SIZE__+0xfc48c>
     208:	06000001 	streq	r0, [r0], -r1
     20c:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
     210:	00000296 	muleq	r0, r6, r2
     214:	00524307 	subseq	r4, r2, r7, lsl #6
     218:	7d043602 	stcvc	6, cr3, [r4, #-8]
     21c:	00000000 	andeq	r0, r0, r0
     220:	00004808 	andeq	r4, r0, r8, lsl #16
     224:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
     228:	0000007d 	andeq	r0, r0, sp, ror r0
     22c:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
     230:	38020052 	stmdacc	r2, {r1, r4, r6}
     234:	00007d04 	andeq	r7, r0, r4, lsl #26
     238:	8d080800 	stchi	8, cr0, [r8, #-0]
     23c:	02000000 	andeq	r0, r0, #0
     240:	007d0439 	rsbseq	r0, sp, r9, lsr r4
     244:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     248:	0000000d 	andeq	r0, r0, sp
     24c:	7d043a02 	vstrvc	s6, [r4, #-8]
     250:	10000000 	andne	r0, r0, r0
     254:	00008608 	andeq	r8, r0, r8, lsl #12
     258:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
     25c:	0000007d 	andeq	r0, r0, sp, ror r0
     260:	005f0814 	subseq	r0, pc, r4, lsl r8	; <UNPREDICTABLE>
     264:	3c020000 	stccc	0, cr0, [r2], {-0}
     268:	00007d04 	andeq	r7, r0, r4, lsl #26
     26c:	57081800 	strpl	r1, [r8, -r0, lsl #16]
     270:	02000000 	andeq	r0, r0, #0
     274:	007d043d 	rsbseq	r0, sp, sp, lsr r4
     278:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     27c:	0000003d 	andeq	r0, r0, sp, lsr r0
     280:	7d043e02 	stcvc	14, cr3, [r4, #-8]
     284:	20000000 	andcs	r0, r0, r0
     288:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
     28c:	043f0200 	ldrteq	r0, [pc], #-512	; 294 <__ZI_SIZE__+0x22c>
     290:	0000007d 	andeq	r0, r0, sp, ror r0
     294:	75090024 	strvc	r0, [r9, #-36]	; 0xffffffdc
     298:	02000000 	andeq	r0, r0, #0
     29c:	020b044a 	andeq	r0, fp, #1241513984	; 0x4a000000
     2a0:	040a0000 	streq	r0, [sl], #-0
     2a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     2a8:	8c080102 	stfhis	f0, [r8], {2}
     2ac:	0b000001 	bleq	2b8 <__ZI_SIZE__+0x250>
     2b0:	000001c4 	andeq	r0, r0, r4, asr #3
     2b4:	31ec0301 	mvncc	r0, r1, lsl #6
     2b8:	006a0800 	rsbeq	r0, sl, r0, lsl #16
     2bc:	9c010000 	stcls	0, cr0, [r1], {-0}
     2c0:	00004d0b 	andeq	r4, r0, fp, lsl #26
     2c4:	58120100 	ldmdapl	r2, {r8}
     2c8:	1a080032 	bne	200398 <__RW_SIZE__+0x1ffe10>
     2cc:	01000000 	mrseq	r0, (UNDEF: 0)
     2d0:	01da0b9c 			; <UNDEFINED> instruction: 0x01da0b9c
     2d4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
     2d8:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
     2dc:	0000001a 	andeq	r0, r0, sl, lsl r0
     2e0:	910c9c01 	tstls	ip, r1, lsl #24
     2e4:	01000001 	tsteq	r0, r1
     2e8:	0000681e 	andeq	r6, r0, lr, lsl r8
     2ec:	00329000 	eorseq	r9, r2, r0
     2f0:	00004a08 	andeq	r4, r0, r8, lsl #20
     2f4:	1e9c0100 	fmlnee	f0, f4, f0
     2f8:	0d000003 	stceq	0, cr0, [r0, #-12]
     2fc:	000001f6 	strdeq	r0, [r0], -r6
     300:	00682001 	rsbeq	r2, r8, r1
     304:	00000000 	andeq	r0, r0, r0
     308:	d60e0000 	strle	r0, [lr], -r0
     30c:	44080032 	strmi	r0, [r8], #-50	; 0xffffffce
     310:	0f000003 	svceq	0x00000003
     314:	03055001 	movweq	r5, #20481	; 0x5001
     318:	0800a570 	stmdaeq	r0, {r4, r5, r6, r8, sl, sp, pc}
     31c:	a0100000 	andsge	r0, r0, r0
     320:	01000001 	tsteq	r0, r1
     324:	00006831 	andeq	r6, r0, r1, lsr r8
     328:	0032dc00 	eorseq	sp, r2, r0, lsl #24
     32c:	00001008 	andeq	r1, r0, r8
     330:	119c0100 	orrsne	r0, ip, r0, lsl #2
     334:	000001fe 	strdeq	r0, [r0], -lr
     338:	3f06ce04 	svccc	0x0006ce04
     33c:	05000003 	streq	r0, [r0, #-3]
     340:	00000068 	andeq	r0, r0, r8, rrx
     344:	00023712 	andeq	r3, r2, r2, lsl r7
     348:	13100500 	tstne	r0, #0, 10
     34c:	000002a2 	andeq	r0, r0, r2, lsr #5
     350:	c7000014 	smladgt	r0, r4, r0, r0
     354:	04000001 	streq	r0, [r0], #-1
     358:	00012100 	andeq	r2, r1, r0, lsl #2
     35c:	d5010400 	strle	r0, [r1, #-1024]	; 0xfffffc00
     360:	01000000 	mrseq	r0, (UNDEF: 0)
     364:	0000025c 	andeq	r0, r0, ip, asr r2
     368:	00000096 	muleq	r0, r6, r0
     36c:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
     370:	00000058 	andeq	r0, r0, r8, asr r0
     374:	000000d4 	ldrdeq	r0, [r0], -r4
     378:	85060102 	strhi	r0, [r6, #-258]	; 0xfffffefe
     37c:	02000001 	andeq	r0, r0, #1
     380:	01830801 	orreq	r0, r3, r1, lsl #16
     384:	02020000 	andeq	r0, r2, #0
     388:	00002a05 	andeq	r2, r0, r5, lsl #20
     38c:	07020200 	streq	r0, [r2, -r0, lsl #4]
     390:	000001e3 	andeq	r0, r0, r3, ror #3
     394:	6c050402 	cfstrsvs	mvf0, [r5], {2}
     398:	03000000 	movweq	r0, #0
     39c:	000001d1 	ldrdeq	r0, [r0], -r1
     3a0:	00535003 	subseq	r5, r3, r3
     3a4:	04020000 	streq	r0, [r2], #-0
     3a8:	0001b207 	andeq	fp, r1, r7, lsl #4
     3ac:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     3b0:	00000067 	andeq	r0, r0, r7, rrx
     3b4:	ad070802 	stcge	8, cr0, [r7, #-8]
     3b8:	04000001 	streq	r0, [r0], #-1
     3bc:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     3c0:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     3c4:	0001b707 	andeq	fp, r1, r7, lsl #14
     3c8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     3cc:	00000034 	andeq	r0, r0, r4, lsr r0
     3d0:	00004805 	andeq	r4, r0, r5, lsl #16
     3d4:	02240600 	eoreq	r0, r4, #0, 12
     3d8:	00fe0385 	rscseq	r0, lr, r5, lsl #7
     3dc:	41070000 	mrsmi	r0, (UNDEF: 7)
     3e0:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     3e4:	007d0387 	rsbseq	r0, sp, r7, lsl #7
     3e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     3ec:	00000267 	andeq	r0, r0, r7, ror #4
     3f0:	7d038802 	stcvc	8, cr8, [r3, #-8]
     3f4:	04000000 	streq	r0, [r0], #-0
     3f8:	00026408 	andeq	r6, r2, r8, lsl #8
     3fc:	03890200 	orreq	r0, r9, #0, 4
     400:	0000007d 	andeq	r0, r0, sp, ror r0
     404:	52530708 	subspl	r0, r3, #8, 14	; 0x200000
     408:	038a0200 	orreq	r0, sl, #0, 4
     40c:	0000007d 	andeq	r0, r0, sp, ror r0
     410:	5243070c 	subpl	r0, r3, #12, 14	; 0x300000
     414:	038b0200 	orreq	r0, fp, #0, 4
     418:	0000007d 	andeq	r0, r0, sp, ror r0
     41c:	52410710 	subpl	r0, r1, #16, 14	; 0x400000
     420:	038c0200 	orreq	r0, ip, #0, 4
     424:	0000007d 	andeq	r0, r0, sp, ror r0
     428:	026c0814 	rsbeq	r0, ip, #20, 16	; 0x140000
     42c:	8d020000 	stchi	0, cr0, [r2, #-0]
     430:	00007d03 	andeq	r7, r0, r3, lsl #26
     434:	4f071800 	svcmi	0x00071800
     438:	02005242 	andeq	r5, r0, #536870916	; 0x20000004
     43c:	007d038e 	rsbseq	r0, sp, lr, lsl #7
     440:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     444:	00000257 	andeq	r0, r0, r7, asr r2
     448:	7d038f02 	stcvc	15, cr8, [r3, #-8]
     44c:	20000000 	andcs	r0, r0, r0
     450:	02490900 	subeq	r0, r9, #0, 18
     454:	98020000 	stmdals	r2, {}	; <UNPREDICTABLE>
     458:	00008203 	andeq	r8, r0, r3, lsl #4
     45c:	02280600 	eoreq	r0, r8, #0, 12
     460:	01950434 	orrseq	r0, r5, r4, lsr r4
     464:	43070000 	movwmi	r0, #28672	; 0x7000
     468:	36020052 			; <UNDEFINED> instruction: 0x36020052
     46c:	00007d04 	andeq	r7, r0, r4, lsl #26
     470:	48080000 	stmdami	r8, {}	; <UNPREDICTABLE>
     474:	02000000 	andeq	r0, r0, #0
     478:	007d0437 	rsbseq	r0, sp, r7, lsr r4
     47c:	07040000 	streq	r0, [r4, -r0]
     480:	00524943 	subseq	r4, r2, r3, asr #18
     484:	7d043802 	stcvc	8, cr3, [r4, #-8]
     488:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     48c:	00008d08 	andeq	r8, r0, r8, lsl #26
     490:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
     494:	0000007d 	andeq	r0, r0, sp, ror r0
     498:	000d080c 	andeq	r0, sp, ip, lsl #16
     49c:	3a020000 	bcc	804a4 <__RW_SIZE__+0x7ff1c>
     4a0:	00007d04 	andeq	r7, r0, r4, lsl #26
     4a4:	86081000 	strhi	r1, [r8], -r0
     4a8:	02000000 	andeq	r0, r0, #0
     4ac:	007d043b 	rsbseq	r0, sp, fp, lsr r4
     4b0:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     4b4:	0000005f 	andeq	r0, r0, pc, asr r0
     4b8:	7d043c02 	stcvc	12, cr3, [r4, #-8]
     4bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     4c0:	00005708 	andeq	r5, r0, r8, lsl #14
     4c4:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
     4c8:	0000007d 	andeq	r0, r0, sp, ror r0
     4cc:	003d081c 	eorseq	r0, sp, ip, lsl r8
     4d0:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     4d4:	00007d04 	andeq	r7, r0, r4, lsl #26
     4d8:	43072000 	movwmi	r2, #28672	; 0x7000
     4dc:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
     4e0:	007d043f 	rsbseq	r0, sp, pc, lsr r4
     4e4:	00240000 	eoreq	r0, r4, r0
     4e8:	00007509 	andeq	r7, r0, r9, lsl #10
     4ec:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
     4f0:	0000010a 	andeq	r0, r0, sl, lsl #2
     4f4:	8c080102 	stfhis	f0, [r8], {2}
     4f8:	0a000001 	beq	504 <MSP_SIZE+0x104>
     4fc:	00000275 	andeq	r0, r0, r5, ror r2
     500:	32ec0301 	rsccc	r0, ip, #67108864	; 0x4000000
     504:	00580800 	subseq	r0, r8, r0, lsl #16
     508:	9c010000 	stcls	0, cr0, [r1], {-0}
     50c:	0001fe0b 	andeq	pc, r1, fp, lsl #28
     510:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
     514:	000001c5 	andeq	r0, r0, r5, asr #3
     518:	00006805 	andeq	r6, r0, r5, lsl #16
     51c:	05050000 	streq	r0, [r5, #-0]
     520:	00040000 	andeq	r0, r4, r0
     524:	000001c0 	andeq	r0, r0, r0, asr #3
     528:	00d50104 	sbcseq	r0, r5, r4, lsl #2
     52c:	c7010000 	strgt	r0, [r1, -r0]
     530:	96000002 	strls	r0, [r0], -r2
	...
     53c:	7b000000 	blvc	544 <MSP_SIZE+0x144>
     540:	02000001 	andeq	r0, r0, #1
     544:	01850601 	orreq	r0, r5, r1, lsl #12
     548:	36030000 	strcc	r0, [r3], -r0
     54c:	02000003 	andeq	r0, r0, #3
     550:	0000372a 	andeq	r3, r0, sl, lsr #14
     554:	08010200 	stmdaeq	r1, {r9}
     558:	00000183 	andeq	r0, r0, r3, lsl #3
     55c:	00039403 	andeq	r9, r3, r3, lsl #8
     560:	49350200 	ldmdbmi	r5!, {r9}
     564:	02000000 	andeq	r0, r0, #0
     568:	002a0502 	eoreq	r0, sl, r2, lsl #10
     56c:	93030000 	movwls	r0, #12288	; 0x3000
     570:	02000003 	andeq	r0, r0, #3
     574:	00005b36 	andeq	r5, r0, r6, lsr fp
     578:	07020200 	streq	r0, [r2, -r0, lsl #4]
     57c:	000001e3 	andeq	r0, r0, r3, ror #3
     580:	0001d203 	andeq	sp, r1, r3, lsl #4
     584:	6d4f0200 	sfmvs	f0, 2, [pc, #-0]	; 58c <__RW_SIZE__+0x4>
     588:	02000000 	andeq	r0, r0, #0
     58c:	006c0504 	rsbeq	r0, ip, r4, lsl #10
     590:	d1030000 	mrsle	r0, (UNDEF: 3)
     594:	02000001 	andeq	r0, r0, #1
     598:	00007f50 	andeq	r7, r0, r0, asr pc
     59c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     5a0:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     5a4:	67050802 	strvs	r0, [r5, -r2, lsl #16]
     5a8:	02000000 	andeq	r0, r0, #0
     5ac:	01ad0708 			; <UNDEFINED> instruction: 0x01ad0708
     5b0:	04040000 	streq	r0, [r4], #-0
     5b4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     5b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     5bc:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
     5c0:	0002e605 	andeq	lr, r2, r5, lsl #12
     5c4:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
     5c8:	00000074 	andeq	r0, r0, r4, ror r0
     5cc:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
     5d0:	00000008 	andeq	r0, r0, r8
     5d4:	00cd9c01 	sbceq	r9, sp, r1, lsl #24
     5d8:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     5dc:	01000003 	tsteq	r0, r3
     5e0:	007401c1 	rsbseq	r0, r4, r1, asr #3
     5e4:	00180000 	andseq	r0, r8, r0
     5e8:	07000000 	streq	r0, [r0, -r0]
     5ec:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     5f0:	4c01d201 	sfmmi	f5, 1, [r1], {1}
     5f4:	06080033 			; <UNDEFINED> instruction: 0x06080033
     5f8:	01000000 	mrseq	r0, (UNDEF: 0)
     5fc:	0000f29c 	muleq	r0, ip, r2
     600:	02ae0800 	adceq	r0, lr, #0, 16
     604:	d2010000 	andle	r0, r1, #0
     608:	00007401 	andeq	r7, r0, r1, lsl #8
     60c:	00500100 	subseq	r0, r0, r0, lsl #2
     610:	0002d205 	andeq	sp, r2, r5, lsl #4
     614:	01e10100 	mvneq	r0, r0, lsl #2
     618:	00000074 	andeq	r0, r0, r4, ror r0
     61c:	08003354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip, sp}
     620:	00000008 	andeq	r0, r0, r8
     624:	011d9c01 	tsteq	sp, r1, lsl #24
     628:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     62c:	01000003 	tsteq	r0, r3
     630:	007401e3 	rsbseq	r0, r4, r3, ror #3
     634:	00370000 	eorseq	r0, r7, r0
     638:	07000000 	streq	r0, [r0, -r0]
     63c:	000002dc 	ldrdeq	r0, [r0], -ip
     640:	5c01f401 	cfstrspl	mvf15, [r1], {1}
     644:	06080033 			; <UNDEFINED> instruction: 0x06080033
     648:	01000000 	mrseq	r0, (UNDEF: 0)
     64c:	0001429c 	muleq	r1, ip, r2
     650:	034d0800 	movteq	r0, #55296	; 0xd800
     654:	f4010000 	vst4.8	{d0-d3}, [r1], r0
     658:	00007401 	andeq	r7, r0, r1, lsl #8
     65c:	00500100 	subseq	r0, r0, r0, lsl #2
     660:	00038505 	andeq	r8, r3, r5, lsl #10
     664:	02010100 	andeq	r0, r1, #0, 2
     668:	00000074 	andeq	r0, r0, r4, ror r0
     66c:	08003364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, sp}
     670:	00000006 	andeq	r0, r0, r6
     674:	016d9c01 	cmneq	sp, r1, lsl #24
     678:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     67c:	01000003 	tsteq	r0, r3
     680:	00740203 	rsbseq	r0, r4, r3, lsl #4
     684:	00560000 	subseq	r0, r6, r0
     688:	07000000 	streq	r0, [r0, -r0]
     68c:	00000328 	andeq	r0, r0, r8, lsr #6
     690:	6c021001 	stcvs	0, cr1, [r2], {1}
     694:	06080033 			; <UNDEFINED> instruction: 0x06080033
     698:	01000000 	mrseq	r0, (UNDEF: 0)
     69c:	0001929c 	muleq	r1, ip, r2
     6a0:	02970800 	addseq	r0, r7, #0, 16
     6a4:	10010000 	andne	r0, r1, r0
     6a8:	00007402 	andeq	r7, r0, r2, lsl #8
     6ac:	00500100 	subseq	r0, r0, r0, lsl #2
     6b0:	00030205 	andeq	r0, r3, r5, lsl #4
     6b4:	021c0100 	andseq	r0, ip, #0, 2
     6b8:	00000074 	andeq	r0, r0, r4, ror r0
     6bc:	08003374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, sp}
     6c0:	00000006 	andeq	r0, r0, r6
     6c4:	01bd9c01 			; <UNDEFINED> instruction: 0x01bd9c01
     6c8:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     6cc:	01000003 	tsteq	r0, r3
     6d0:	0074021e 	rsbseq	r0, r4, lr, lsl r2
     6d4:	00750000 	rsbseq	r0, r5, r0
     6d8:	07000000 	streq	r0, [r0, -r0]
     6dc:	0000035c 	andeq	r0, r0, ip, asr r3
     6e0:	7c022b01 	stcvc	11, cr2, [r2], {1}
     6e4:	06080033 			; <UNDEFINED> instruction: 0x06080033
     6e8:	01000000 	mrseq	r0, (UNDEF: 0)
     6ec:	0001e29c 	muleq	r1, ip, r2
     6f0:	02a60800 	adceq	r0, r6, #0, 16
     6f4:	2b010000 	blcs	406fc <__RW_SIZE__+0x40174>
     6f8:	00007402 	andeq	r7, r0, r2, lsl #8
     6fc:	00500100 	subseq	r0, r0, r0, lsl #2
     700:	0003bc05 	andeq	fp, r3, r5, lsl #24
     704:	02370100 	eorseq	r0, r7, #0, 2
     708:	00000074 	andeq	r0, r0, r4, ror r0
     70c:	08003384 	stmdaeq	r0, {r2, r7, r8, r9, ip, sp}
     710:	00000006 	andeq	r0, r0, r6
     714:	020d9c01 	andeq	r9, sp, #256	; 0x100
     718:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     71c:	01000003 	tsteq	r0, r3
     720:	00740239 	rsbseq	r0, r4, r9, lsr r2
     724:	00940000 	addseq	r0, r4, r0
     728:	07000000 	streq	r0, [r0, -r0]
     72c:	00000310 	andeq	r0, r0, r0, lsl r3
     730:	8c024601 	stchi	6, cr4, [r2], {1}
     734:	06080033 			; <UNDEFINED> instruction: 0x06080033
     738:	01000000 	mrseq	r0, (UNDEF: 0)
     73c:	0002329c 	muleq	r2, ip, r2
     740:	02bd0800 	adcseq	r0, sp, #0, 16
     744:	46010000 	strmi	r0, [r1], -r0
     748:	00007402 	andeq	r7, r0, r2, lsl #8
     74c:	00500100 	subseq	r0, r0, r0, lsl #2
     750:	00037005 	andeq	r7, r3, r5
     754:	02520100 	subseq	r0, r2, #0, 2
     758:	00000074 	andeq	r0, r0, r4, ror r0
     75c:	08003394 	stmdaeq	r0, {r2, r4, r7, r8, r9, ip, sp}
     760:	00000006 	andeq	r0, r0, r6
     764:	025d9c01 	subseq	r9, sp, #256	; 0x100
     768:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     76c:	01000003 	tsteq	r0, r3
     770:	00740254 	rsbseq	r0, r4, r4, asr r2
     774:	00b30000 	adcseq	r0, r3, r0
     778:	07000000 	streq	r0, [r0, -r0]
     77c:	00000289 	andeq	r0, r0, r9, lsl #5
     780:	9c026101 	stflss	f6, [r2], {1}
     784:	06080033 			; <UNDEFINED> instruction: 0x06080033
     788:	01000000 	mrseq	r0, (UNDEF: 0)
     78c:	0002829c 	muleq	r2, ip, r2
     790:	03200800 	teqeq	r0, #0, 16
     794:	61010000 	mrsvs	r0, (UNDEF: 1)
     798:	00007402 	andeq	r7, r0, r2, lsl #8
     79c:	00500100 	subseq	r0, r0, r0, lsl #2
     7a0:	00036a05 	andeq	r6, r3, r5, lsl #20
     7a4:	026f0100 	rsbeq	r0, pc, #0, 2
     7a8:	00000074 	andeq	r0, r0, r4, ror r0
     7ac:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
     7b0:	00000004 	andeq	r0, r0, r4
     7b4:	02bd9c01 	adcseq	r9, sp, #256	; 0x100
     7b8:	97090000 	strls	r0, [r9, -r0]
     7bc:	01000002 	tsteq	r0, r2
     7c0:	0074026f 	rsbseq	r0, r4, pc, ror #4
     7c4:	00d20000 	sbcseq	r0, r2, r0
     7c8:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     7cc:	01000003 	tsteq	r0, r3
     7d0:	00740271 	rsbseq	r0, r4, r1, ror r2
     7d4:	00f30000 	rscseq	r0, r3, r0
     7d8:	05000000 	streq	r0, [r0, #-0]
     7dc:	000002fa 	strdeq	r0, [r0], -sl
     7e0:	74027f01 	strvc	r7, [r2], #-3841	; 0xfffff0ff
     7e4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     7e8:	04080033 	streq	r0, [r8], #-51	; 0xffffffcd
     7ec:	01000000 	mrseq	r0, (UNDEF: 0)
     7f0:	0002f89c 	muleq	r2, ip, r8
     7f4:	02970900 	addseq	r0, r7, #0, 18
     7f8:	7f010000 	svcvc	0x00010000
     7fc:	00005002 	andeq	r5, r0, r2
     800:	00011200 	andeq	r1, r1, r0, lsl #4
     804:	033e0600 	teqeq	lr, #0, 12
     808:	81010000 	mrshi	r0, (UNDEF: 1)
     80c:	00007402 	andeq	r7, r0, r2, lsl #8
     810:	00013300 	andeq	r3, r1, r0, lsl #6
     814:	45050000 	strmi	r0, [r5, #-0]
     818:	01000003 	tsteq	r0, r3
     81c:	0062028f 	rsbeq	r0, r2, pc, lsl #5
     820:	33ac0000 			; <UNDEFINED> instruction: 0x33ac0000
     824:	00040800 	andeq	r0, r4, r0, lsl #16
     828:	9c010000 	stcls	0, cr0, [r1], {-0}
     82c:	00000333 	andeq	r0, r0, r3, lsr r3
     830:	00029709 	andeq	r9, r2, r9, lsl #14
     834:	028f0100 	addeq	r0, pc, #0, 2
     838:	0000003e 	andeq	r0, r0, lr, lsr r0
     83c:	00000152 	andeq	r0, r0, r2, asr r1
     840:	00033e06 	andeq	r3, r3, r6, lsl #28
     844:	02910100 	addseq	r0, r1, #0, 2
     848:	00000074 	andeq	r0, r0, r4, ror r0
     84c:	00000173 	andeq	r0, r0, r3, ror r1
     850:	037e0500 	cmneq	lr, #0, 10
     854:	9f010000 	svcls	0x00010000
     858:	00007402 	andeq	r7, r0, r2, lsl #8
     85c:	0033b000 	eorseq	fp, r3, r0
     860:	00000608 	andeq	r0, r0, r8, lsl #12
     864:	6e9c0100 	fmlvse	f0, f4, f0
     868:	09000003 	stmdbeq	r0, {r0, r1}
     86c:	00000297 	muleq	r0, r7, r2
     870:	74029f01 	strvc	r9, [r2], #-3841	; 0xfffff0ff
     874:	92000000 	andls	r0, r0, #0
     878:	06000001 	streq	r0, [r0], -r1
     87c:	0000033e 	andeq	r0, r0, lr, lsr r3
     880:	7402a101 	strvc	sl, [r2], #-257	; 0xfffffeff
     884:	b3000000 	movwlt	r0, #0
     888:	00000001 	andeq	r0, r0, r1
     88c:	0003aa05 	andeq	sl, r3, r5, lsl #20
     890:	02af0100 	adceq	r0, pc, #0, 2
     894:	0000002c 	andeq	r0, r0, ip, lsr #32
     898:	080033b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp}
     89c:	00000008 	andeq	r0, r0, r8
     8a0:	03a99c01 			; <UNDEFINED> instruction: 0x03a99c01
     8a4:	9c090000 	stcls	0, cr0, [r9], {-0}
     8a8:	01000003 	tsteq	r0, r3
     8ac:	03a902af 			; <UNDEFINED> instruction: 0x03a902af
     8b0:	01d20000 	bicseq	r0, r2, r0
     8b4:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
     8b8:	01000003 	tsteq	r0, r3
     8bc:	002c02b1 	strhteq	r0, [ip], -r1
     8c0:	01f30000 	mvnseq	r0, r0
     8c4:	0a000000 	beq	8cc <__RW_SIZE__+0x344>
     8c8:	00002c04 	andeq	r2, r0, r4, lsl #24
     8cc:	03cc0500 	biceq	r0, ip, #0, 10
     8d0:	bf010000 	svclt	0x00010000
     8d4:	00005002 	andeq	r5, r0, r2
     8d8:	0033c000 	eorseq	ip, r3, r0
     8dc:	00000808 	andeq	r0, r0, r8, lsl #16
     8e0:	ea9c0100 	b	fe700ce8 <MSP_BASE+0xde6fbce8>
     8e4:	09000003 	stmdbeq	r0, {r0, r1}
     8e8:	0000039c 	muleq	r0, ip, r3
     8ec:	ea02bf01 	b	b04f8 <__RW_SIZE__+0xaff70>
     8f0:	12000003 	andne	r0, r0, #3
     8f4:	06000002 	streq	r0, [r0], -r2
     8f8:	0000033e 	andeq	r0, r0, lr, lsr r3
     8fc:	5002c101 	andpl	ip, r2, r1, lsl #2
     900:	33000000 	movwcc	r0, #0
     904:	00000002 	andeq	r0, r0, r2
     908:	0050040a 	subseq	r0, r0, sl, lsl #8
     90c:	9d050000 	stcls	0, cr0, [r5, #-0]
     910:	01000002 	tsteq	r0, r2
     914:	007402cf 	rsbseq	r0, r4, pc, asr #5
     918:	33c80000 	biccc	r0, r8, #0
     91c:	00060800 	andeq	r0, r6, r0, lsl #16
     920:	9c010000 	stcls	0, cr0, [r1], {-0}
     924:	0000042b 	andeq	r0, r0, fp, lsr #8
     928:	00039c09 	andeq	r9, r3, r9, lsl #24
     92c:	02cf0100 	sbceq	r0, pc, #0, 2
     930:	0000042b 	andeq	r0, r0, fp, lsr #8
     934:	00000252 	andeq	r0, r0, r2, asr r2
     938:	00033e06 	andeq	r3, r3, r6, lsl #28
     93c:	02d10100 	sbcseq	r0, r1, #0, 2
     940:	00000074 	andeq	r0, r0, r4, ror r0
     944:	00000273 	andeq	r0, r0, r3, ror r2
     948:	74040a00 	strvc	r0, [r4], #-2560	; 0xfffff600
     94c:	05000000 	streq	r0, [r0, #-0]
     950:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
     954:	7402e001 	strvc	lr, [r2], #-1
     958:	d0000000 	andle	r0, r0, r0
     95c:	08080033 	stmdaeq	r8, {r0, r1, r4, r5}
     960:	01000000 	mrseq	r0, (UNDEF: 0)
     964:	00047a9c 	muleq	r4, ip, sl
     968:	02970900 	addseq	r0, r7, #0, 18
     96c:	e0010000 	and	r0, r1, r0
     970:	00002c02 	andeq	r2, r0, r2, lsl #24
     974:	00029200 	andeq	r9, r2, r0, lsl #4
     978:	039c0800 	orrseq	r0, ip, #0, 16
     97c:	e0010000 	and	r0, r1, r0
     980:	0003a902 	andeq	sl, r3, r2, lsl #18
     984:	06510100 	ldrbeq	r0, [r1], -r0, lsl #2
     988:	0000033e 	andeq	r0, r0, lr, lsr r3
     98c:	7402e201 	strvc	lr, [r2], #-513	; 0xfffffdff
     990:	b3000000 	movwlt	r0, #0
     994:	00000002 	andeq	r0, r0, r2
     998:	00028005 	andeq	r8, r2, r5
     99c:	02f10100 	rscseq	r0, r1, #0, 2
     9a0:	00000074 	andeq	r0, r0, r4, ror r0
     9a4:	080033d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip, sp}
     9a8:	00000008 	andeq	r0, r0, r8
     9ac:	04c39c01 	strbeq	r9, [r3], #3073	; 0xc01
     9b0:	97090000 	strls	r0, [r9, -r0]
     9b4:	01000002 	tsteq	r0, r2
     9b8:	005002f1 	ldrsheq	r0, [r0], #-33	; 0xffffffdf
     9bc:	02d20000 	sbcseq	r0, r2, #0
     9c0:	9c080000 	stcls	0, cr0, [r8], {-0}
     9c4:	01000003 	tsteq	r0, r3
     9c8:	03ea02f1 	mvneq	r0, #268435471	; 0x1000000f
     9cc:	51010000 	mrspl	r0, (UNDEF: 1)
     9d0:	00033e06 	andeq	r3, r3, r6, lsl #28
     9d4:	02f30100 	rscseq	r0, r3, #0, 2
     9d8:	00000074 	andeq	r0, r0, r4, ror r0
     9dc:	000002f3 	strdeq	r0, [r0], -r3
     9e0:	03a10b00 			; <UNDEFINED> instruction: 0x03a10b00
     9e4:	02010000 	andeq	r0, r1, #0
     9e8:	00007403 	andeq	r7, r0, r3, lsl #8
     9ec:	0033e000 	eorseq	lr, r3, r0
     9f0:	00000608 	andeq	r0, r0, r8, lsl #12
     9f4:	099c0100 	ldmibeq	ip, {r8}
     9f8:	00000297 	muleq	r0, r7, r2
     9fc:	74030201 	strvc	r0, [r3], #-513	; 0xfffffdff
     a00:	12000000 	andne	r0, r0, #0
     a04:	08000003 	stmdaeq	r0, {r0, r1}
     a08:	0000039c 	muleq	r0, ip, r3
     a0c:	2b030201 	blcs	c1218 <__RW_SIZE__+0xc0c90>
     a10:	01000004 	tsteq	r0, r4
     a14:	033e0651 	teqeq	lr, #84934656	; 0x5100000
     a18:	04010000 	streq	r0, [r1], #-0
     a1c:	00007403 	andeq	r7, r0, r3, lsl #8
     a20:	00033300 	andeq	r3, r3, r0, lsl #6
     a24:	ea000000 	b	a2c <__RW_SIZE__+0x4a4>
     a28:	04000006 	streq	r0, [r0], #-6
     a2c:	00027d00 	andeq	r7, r2, r0, lsl #26
     a30:	d5010400 	strle	r0, [r1, #-1024]	; 0xfffffc00
     a34:	01000000 	mrseq	r0, (UNDEF: 0)
     a38:	000003f8 	strdeq	r0, [r0], -r8
     a3c:	00000096 	muleq	r0, r6, r0
     a40:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
     a44:	00000158 	andeq	r0, r0, r8, asr r1
     a48:	00000261 	andeq	r0, r0, r1, ror #4
     a4c:	00046e02 	andeq	r6, r4, r2, lsl #28
     a50:	a8030100 	stmdage	r3, {r8}
     a54:	00000164 	andeq	r0, r0, r4, ror #2
     a58:	0006bf03 	andeq	fp, r6, r3, lsl #30
     a5c:	9e037200 	cdpls	2, 0, cr7, cr3, cr0, {0}
     a60:	74000004 	strvc	r0, [r0], #-4
     a64:	00061203 	andeq	r1, r6, r3, lsl #4
     a68:	53037500 	movwpl	r7, #13568	; 0x3500
     a6c:	76000007 	strvc	r0, [r0], -r7
     a70:	00077003 	andeq	r7, r7, r3
     a74:	41037b00 	tstmi	r3, r0, lsl #22
     a78:	7c000007 	stcvc	0, cr0, [r0], {7}
     a7c:	00048903 	andeq	r8, r4, r3, lsl #18
     a80:	19037e00 	stmdbne	r3, {r9, sl, fp, ip, sp, lr}
     a84:	7f000007 	svcvc	0x00000007
     a88:	00060803 	andeq	r0, r6, r3, lsl #16
     a8c:	2b030000 	blcs	c0a94 <__RW_SIZE__+0xc050c>
     a90:	01000006 	tsteq	r0, r6
     a94:	0007d003 	andeq	sp, r7, r3
     a98:	6b030200 	blvs	c12a0 <__RW_SIZE__+0xc0d18>
     a9c:	03000006 	movweq	r0, #6
     aa0:	00044903 	andeq	r4, r4, r3, lsl #18
     aa4:	95030400 	strls	r0, [r3, #-1024]	; 0xfffffc00
     aa8:	05000004 	streq	r0, [r0, #-4]
     aac:	00045903 	andeq	r5, r4, r3, lsl #18
     ab0:	e5030600 	str	r0, [r3, #-1536]	; 0xfffffa00
     ab4:	07000006 	streq	r0, [r0, -r6]
     ab8:	00057803 	andeq	r7, r5, r3, lsl #16
     abc:	a3030800 	movwge	r0, #14336	; 0x3800
     ac0:	09000007 	stmdbeq	r0, {r0, r1, r2}
     ac4:	00062003 	andeq	r2, r6, r3
     ac8:	df030a00 	svcle	0x00030a00
     acc:	0b000005 	bleq	ae8 <__RW_SIZE__+0x560>
     ad0:	00043603 	andeq	r3, r4, r3, lsl #12
     ad4:	39030c00 	stmdbcc	r3, {sl, fp}
     ad8:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
     adc:	0004e903 	andeq	lr, r4, r3, lsl #18
     ae0:	90030e00 	andls	r0, r3, r0, lsl #28
     ae4:	0f000007 	svceq	0x00000007
     ae8:	0005ad03 	andeq	sl, r5, r3, lsl #26
     aec:	0c031000 	stceq	0, cr1, [r3], {-0}
     af0:	11000004 	tstne	r0, r4
     af4:	0007b303 	andeq	fp, r7, r3, lsl #6
     af8:	3e031200 	cdpcc	2, 0, cr1, cr3, cr0, {0}
     afc:	13000005 	movwne	r0, #5
     b00:	0003d503 	andeq	sp, r3, r3, lsl #10
     b04:	30031400 	andcc	r1, r3, r0, lsl #8
     b08:	15000005 	strne	r0, [r0, #-5]
     b0c:	0003fe03 	andeq	pc, r3, r3, lsl #28
     b10:	63031600 	movwvs	r1, #13824	; 0x3600
     b14:	17000007 	strne	r0, [r0, -r7]
     b18:	0004c803 	andeq	ip, r4, r3, lsl #16
     b1c:	59031800 	stmdbpl	r3, {fp, ip}
     b20:	19000006 	stmdbne	r0, {r1, r2}
     b24:	0006fa03 	andeq	pc, r6, r3, lsl #20
     b28:	d3031a00 	movwle	r1, #14848	; 0x3a00
     b2c:	1b000006 	blne	b4c <__RW_SIZE__+0x5c4>
     b30:	00073203 	andeq	r3, r7, r3, lsl #4
     b34:	d5031c00 	strle	r1, [r3, #-3072]	; 0xfffff400
     b38:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
     b3c:	00042c03 	andeq	r2, r4, r3, lsl #24
     b40:	4c031e00 	stcmi	14, cr1, [r3], {-0}
     b44:	1f000006 	svcne	0x00000006
     b48:	00070c03 	andeq	r0, r7, r3, lsl #24
     b4c:	93032000 	movwls	r2, #12288	; 0x3000
     b50:	21000005 	tstcs	r0, r5
     b54:	00041f03 	andeq	r1, r4, r3, lsl #30
     b58:	df032200 	svcle	0x00032200
     b5c:	23000004 	movwcs	r0, #4
     b60:	00078103 	andeq	r8, r7, r3, lsl #2
     b64:	b3032400 	movwlt	r2, #13312	; 0x3400
     b68:	25000006 	strcs	r0, [r0, #-6]
     b6c:	00055c03 	andeq	r5, r5, r3, lsl #24
     b70:	bf032600 	svclt	0x00032600
     b74:	27000007 	strcs	r0, [r0, -r7]
     b78:	00046403 	andeq	r6, r4, r3, lsl #8
     b7c:	dc032800 	stcle	8, cr2, [r3], {-0}
     b80:	29000007 	stmdbcs	r0, {r0, r1, r2}
     b84:	0005f903 	andeq	pc, r5, r3, lsl #18
     b88:	04002a00 	streq	r2, [r0], #-2560	; 0xfffff600
     b8c:	00000552 	andeq	r0, r0, r2, asr r5
     b90:	2501d903 	strcs	sp, [r1, #-2307]	; 0xfffff6fd
     b94:	05000000 	streq	r0, [r0, #-0]
     b98:	01850601 	orreq	r0, r5, r1, lsl #12
     b9c:	36060000 	strcc	r0, [r6], -r0
     ba0:	04000003 	streq	r0, [r0], #-3
     ba4:	0001822a 	andeq	r8, r1, sl, lsr #4
     ba8:	08010500 	stmdaeq	r1, {r8, sl}
     bac:	00000183 	andeq	r0, r0, r3, lsl #3
     bb0:	2a050205 	bcs	1413cc <__RW_SIZE__+0x140e44>
     bb4:	05000000 	streq	r0, [r0, #-0]
     bb8:	01e30702 	mvneq	r0, r2, lsl #14
     bbc:	04050000 	streq	r0, [r5], #-0
     bc0:	00006c05 	andeq	r6, r0, r5, lsl #24
     bc4:	01d10600 	bicseq	r0, r1, r0, lsl #12
     bc8:	50040000 	andpl	r0, r4, r0
     bcc:	000001a9 	andeq	r0, r0, r9, lsr #3
     bd0:	b2070405 	andlt	r0, r7, #83886080	; 0x5000000
     bd4:	05000001 	streq	r0, [r0, #-1]
     bd8:	00670508 	rsbeq	r0, r7, r8, lsl #10
     bdc:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
     be0:	0001ad07 	andeq	sl, r1, r7, lsl #26
     be4:	05040700 	streq	r0, [r4, #-1792]	; 0xfffff900
     be8:	00746e69 	rsbseq	r6, r4, r9, ror #28
     bec:	b7070405 	strlt	r0, [r7, -r5, lsl #8]
     bf0:	08000001 	stmdaeq	r0, {r0}
     bf4:	84020e04 	strhi	r0, [r2], #-3588	; 0xfffff1fc
     bf8:	0000027a 	andeq	r0, r0, sl, ror r2
     bfc:	0004c309 	andeq	ip, r4, r9, lsl #6
     c00:	91860200 	orrls	r0, r6, r0, lsl #4
     c04:	00000002 	andeq	r0, r0, r2
     c08:	00067409 	andeq	r7, r6, r9, lsl #8
     c0c:	96870200 	strls	r0, [r7], r0, lsl #4
     c10:	20000002 	andcs	r0, r0, r2
     c14:	00077c09 	andeq	r7, r7, r9, lsl #24
     c18:	a6880200 	strge	r0, [r8], r0, lsl #4
     c1c:	80000002 	andhi	r0, r0, r2
     c20:	0004d609 	andeq	sp, r4, r9, lsl #12
     c24:	96890200 	strls	r0, [r9], r0, lsl #4
     c28:	a0000002 	andge	r0, r0, r2
     c2c:	0007ae0a 	andeq	sl, r7, sl, lsl #28
     c30:	ab8a0200 	blge	fe281438 <MSP_BASE+0xde27c438>
     c34:	00000002 	andeq	r0, r0, r2
     c38:	067e0a01 	ldrbteq	r0, [lr], -r1, lsl #20
     c3c:	8b020000 	blhi	80c44 <__RW_SIZE__+0x806bc>
     c40:	00000296 	muleq	r0, r6, r2
     c44:	340a0120 	strcc	r0, [sl], #-288	; 0xfffffee0
     c48:	02000006 	andeq	r0, r0, #6
     c4c:	0002b08c 	andeq	fp, r2, ip, lsl #1
     c50:	0a018000 	beq	60c58 <__RW_SIZE__+0x606d0>
     c54:	00000688 	andeq	r0, r0, r8, lsl #13
     c58:	02968d02 	addseq	r8, r6, #2, 26	; 0x80
     c5c:	01a00000 	moveq	r0, r0
     c60:	00078b0a 	andeq	r8, r7, sl, lsl #22
     c64:	b58e0200 	strlt	r0, [lr, #512]	; 0x200
     c68:	00000002 	andeq	r0, r0, r2
     c6c:	06920a02 	ldreq	r0, [r2], r2, lsl #20
     c70:	8f020000 	svchi	0x00020000
     c74:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
     c78:	490b0220 	stmdbmi	fp, {r5, r9}
     c7c:	90020050 	andls	r0, r2, r0, asr r0
     c80:	000002da 	ldrdeq	r0, [r0], -sl
     c84:	9c0a0300 	stcls	3, cr0, [sl], {-0}
     c88:	02000006 	andeq	r0, r0, #6
     c8c:	0002df91 	muleq	r2, r1, pc	; <UNPREDICTABLE>
     c90:	0a03f000 	beq	fcc98 <__RW_SIZE__+0xfc710>
     c94:	00000666 	andeq	r0, r0, r6, ror #12
     c98:	02f09202 	rscseq	r9, r0, #536870912	; 0x20000000
     c9c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     ca0:	019e0c00 	orrseq	r0, lr, r0, lsl #24
     ca4:	028a0000 	addeq	r0, sl, #0
     ca8:	8a0d0000 	bhi	340cb0 <__RW_SIZE__+0x340728>
     cac:	07000002 	streq	r0, [r0, -r2]
     cb0:	07040500 	streq	r0, [r4, -r0, lsl #10]
     cb4:	00000034 	andeq	r0, r0, r4, lsr r0
     cb8:	00027a0e 	andeq	r7, r2, lr, lsl #20
     cbc:	019e0c00 	orrseq	r0, lr, r0, lsl #24
     cc0:	02a60000 	adceq	r0, r6, #0
     cc4:	8a0d0000 	bhi	340ccc <__RW_SIZE__+0x340744>
     cc8:	17000002 	strne	r0, [r0, -r2]
     ccc:	027a0e00 	rsbseq	r0, sl, #0, 28
     cd0:	7a0e0000 	bvc	380cd8 <__RW_SIZE__+0x380750>
     cd4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     cd8:	0000027a 	andeq	r0, r0, sl, ror r2
     cdc:	00027a0e 	andeq	r7, r2, lr, lsl #20
     ce0:	019e0c00 	orrseq	r0, lr, r0, lsl #24
     ce4:	02ca0000 	sbceq	r0, sl, #0
     ce8:	8a0d0000 	bhi	340cf0 <__RW_SIZE__+0x340768>
     cec:	37000002 	strcc	r0, [r0, -r2]
     cf0:	01770c00 	cmneq	r7, r0, lsl #24
     cf4:	02da0000 	sbcseq	r0, sl, #0
     cf8:	8a0d0000 	bhi	340d00 <__RW_SIZE__+0x340778>
     cfc:	ef000002 	svc	0x00000002
     d00:	02ca0e00 	sbceq	r0, sl, #0, 28
     d04:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     d08:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
     d0c:	0f000002 	svceq	0x00000002
     d10:	0000028a 	andeq	r0, r0, sl, lsl #5
     d14:	0e000283 	cdpeq	2, 0, cr0, cr0, cr3, {4}
     d18:	0000019e 	muleq	r0, lr, r1
     d1c:	0006f006 	andeq	pc, r6, r6
     d20:	cc930200 	lfmgt	f0, 4, [r3], {0}
     d24:	0c000001 	stceq	0, cr0, [r0], {1}
     d28:	0000019e 	muleq	r0, lr, r1
     d2c:	00000310 	andeq	r0, r0, r0, lsl r3
     d30:	00028a0d 	andeq	r8, r2, sp, lsl #20
     d34:	10000300 	andne	r0, r0, r0, lsl #6
     d38:	03770318 	cmneq	r7, #24, 6	; 0x60000000
     d3c:	00000367 	andeq	r0, r0, r7, ror #6
     d40:	524d4911 	subpl	r4, sp, #278528	; 0x44000
     d44:	03790300 	cmneq	r9, #0, 6
     d48:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d4c:	4d451100 	stfmie	f1, [r5, #-0]
     d50:	7a030052 	bvc	c0ea0 <__RW_SIZE__+0xc0918>
     d54:	0002f003 	andeq	pc, r2, r3
     d58:	e0120400 	ands	r0, r2, r0, lsl #8
     d5c:	03000006 	movweq	r0, #6
     d60:	02f0037b 	rscseq	r0, r0, #-335544319	; 0xec000001
     d64:	12080000 	andne	r0, r8, #0
     d68:	0000073c 	andeq	r0, r0, ip, lsr r7
     d6c:	f0037c03 			; <UNDEFINED> instruction: 0xf0037c03
     d70:	0c000002 	stceq	0, cr0, [r0], {2}
     d74:	00072c12 	andeq	r2, r7, r2, lsl ip
     d78:	037d0300 	cmneq	sp, #0, 6
     d7c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d80:	52501110 	subspl	r1, r0, #16, 2
     d84:	037e0300 	cmneq	lr, #0, 6
     d88:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d8c:	a6040014 			; <UNDEFINED> instruction: 0xa6040014
     d90:	03000006 	movweq	r0, #6
     d94:	0310037f 	tsteq	r0, #-67108863	; 0xfc000001
     d98:	1c100000 	ldcne	0, cr0, [r0], {-0}
     d9c:	d803e903 	stmdale	r3, {r0, r1, r8, fp, sp, lr, pc}
     da0:	11000003 	tstne	r0, r3
     da4:	004c5243 	subeq	r5, ip, r3, asr #4
     da8:	f003eb03 			; <UNDEFINED> instruction: 0xf003eb03
     dac:	00000002 	andeq	r0, r0, r2
     db0:	48524311 	ldmdami	r2, {r0, r4, r8, r9, lr}^
     db4:	03ec0300 	mvneq	r0, #0, 6
     db8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dbc:	44491104 	strbmi	r1, [r9], #-260	; 0xfffffefc
     dc0:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
     dc4:	0002f003 	andeq	pc, r2, r3
     dc8:	4f110800 	svcmi	0x00110800
     dcc:	03005244 	movweq	r5, #580	; 0x244
     dd0:	02f003ee 	rscseq	r0, r0, #-1207959549	; 0xb8000003
     dd4:	120c0000 	andne	r0, ip, #0
     dd8:	00000081 	andeq	r0, r0, r1, lsl #1
     ddc:	f003ef03 			; <UNDEFINED> instruction: 0xf003ef03
     de0:	10000002 	andne	r0, r0, r2
     de4:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
     de8:	03f00300 	mvnseq	r0, #0, 6
     dec:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     df0:	02441214 	subeq	r1, r4, #20, 4	; 0x40000001
     df4:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
     df8:	0002f003 	andeq	pc, r2, r3
     dfc:	04001800 	streq	r1, [r0], #-2048	; 0xfffff800
     e00:	00000000 	andeq	r0, r0, r0
     e04:	7303f203 	movwvc	pc, #12803	; 0x3203	; <UNPREDICTABLE>
     e08:	10000003 	andne	r0, r0, r3
     e0c:	03f80320 	mvnseq	r0, #32, 6	; 0x80000000
     e10:	0000042f 	andeq	r0, r0, pc, lsr #8
     e14:	0007cb12 	andeq	ip, r7, r2, lsl fp
     e18:	03fa0300 	mvnseq	r0, #0, 6
     e1c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e20:	04541200 	ldrbeq	r1, [r4], #-512	; 0xfffffe00
     e24:	fb030000 	blx	c0e2e <__RW_SIZE__+0xc08a6>
     e28:	0002f003 	andeq	pc, r2, r3
     e2c:	f2120400 	vshl.s16	d0, d0, d2
     e30:	03000005 	movweq	r0, #5
     e34:	042f03fc 	strteq	r0, [pc], #-1020	; e3c <__RW_SIZE__+0x8b4>
     e38:	12080000 	andne	r0, r8, #0
     e3c:	00000674 	andeq	r0, r0, r4, ror r6
     e40:	9e03fd03 	cdpls	13, 0, cr15, cr3, cr3, {0}
     e44:	18000001 	stmdane	r0, {r0}
     e48:	00072612 	andeq	r2, r7, r2, lsl r6
     e4c:	03fe0300 	mvnseq	r0, #0, 6
     e50:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e54:	000e001c 	andeq	r0, lr, ip, lsl r0
     e58:	04000003 	streq	r0, [r0], #-3
     e5c:	000005a0 	andeq	r0, r0, r0, lsr #11
     e60:	e403ff03 	str	pc, [r3], #-3843	; 0xfffff0fd
     e64:	10000003 	andne	r0, r0, r3
     e68:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
     e6c:	000004cb 	andeq	r0, r0, fp, asr #9
     e70:	00524311 	subseq	r4, r2, r1, lsl r3
     e74:	f0043603 			; <UNDEFINED> instruction: 0xf0043603
     e78:	00000002 	andeq	r0, r0, r2
     e7c:	00004812 	andeq	r4, r0, r2, lsl r8
     e80:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
     e84:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e88:	49431104 	stmdbmi	r3, {r2, r8, ip}^
     e8c:	38030052 	stmdacc	r3, {r1, r4, r6}
     e90:	0002f004 	andeq	pc, r2, r4
     e94:	8d120800 	ldchi	8, cr0, [r2, #-0]
     e98:	03000000 	movweq	r0, #0
     e9c:	02f00439 	rscseq	r0, r0, #956301312	; 0x39000000
     ea0:	120c0000 	andne	r0, ip, #0
     ea4:	0000000d 	andeq	r0, r0, sp
     ea8:	f0043a03 			; <UNDEFINED> instruction: 0xf0043a03
     eac:	10000002 	andne	r0, r0, r2
     eb0:	00008612 	andeq	r8, r0, r2, lsl r6
     eb4:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
     eb8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ebc:	005f1214 	subseq	r1, pc, r4, lsl r2	; <UNPREDICTABLE>
     ec0:	3c030000 	stccc	0, cr0, [r3], {-0}
     ec4:	0002f004 	andeq	pc, r2, r4
     ec8:	57121800 	ldrpl	r1, [r2, -r0, lsl #16]
     ecc:	03000000 	movweq	r0, #0
     ed0:	02f0043d 	rscseq	r0, r0, #1023410176	; 0x3d000000
     ed4:	121c0000 	andsne	r0, ip, #0
     ed8:	0000003d 	andeq	r0, r0, sp, lsr r0
     edc:	f0043e03 			; <UNDEFINED> instruction: 0xf0043e03
     ee0:	20000002 	andcs	r0, r0, r2
     ee4:	52534311 	subspl	r4, r3, #1140850688	; 0x44000000
     ee8:	043f0300 	ldrteq	r0, [pc], #-768	; ef0 <__RW_SIZE__+0x968>
     eec:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ef0:	75040024 	strvc	r0, [r4, #-36]	; 0xffffffdc
     ef4:	03000000 	movweq	r0, #0
     ef8:	0440044a 	strbeq	r0, [r0], #-1098	; 0xfffffbb6
     efc:	01050000 	mrseq	r0, (UNDEF: 5)
     f00:	00018c08 	andeq	r8, r1, r8, lsl #24
     f04:	05201300 	streq	r1, [r0, #-768]!	; 0xfffffd00
     f08:	0b010000 	bleq	40f10 <__RW_SIZE__+0x40988>
     f0c:	000001be 			; <UNDEFINED> instruction: 0x000001be
     f10:	05c01401 	strbeq	r1, [r0, #1025]	; 0x401
     f14:	13020000 	movwne	r0, #8192	; 0x2000
     f18:	05040306 	streq	r0, [r4, #-774]	; 0xfffffcfa
     f1c:	6e150000 	cdpvs	0, 1, cr0, cr5, cr0, {0}
     f20:	02000004 	andeq	r0, r0, #4
     f24:	01640613 	cmneq	r4, r3, lsl r6
     f28:	14000000 	strne	r0, [r0], #-0
     f2c:	000004fc 	strdeq	r0, [r0], -ip
     f30:	0305de02 	movweq	sp, #24066	; 0x5e02
     f34:	0000051e 	andeq	r0, r0, lr, lsl r5
     f38:	00046e15 	andeq	r6, r4, r5, lsl lr
     f3c:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
     f40:	00000164 	andeq	r0, r0, r4, ror #2
     f44:	05831400 	streq	r1, [r3, #1024]	; 0x400
     f48:	eb020000 	bl	80f50 <__RW_SIZE__+0x809c8>
     f4c:	05380305 	ldreq	r0, [r8, #-773]!	; 0xfffffcfb
     f50:	6e150000 	cdpvs	0, 1, cr0, cr5, cr0, {0}
     f54:	02000004 	andeq	r0, r0, #4
     f58:	016405eb 	smultteq	r4, fp, r5
     f5c:	16000000 	strne	r0, [r0], -r0
     f60:	000003ea 	andeq	r0, r0, sl, ror #7
     f64:	33e80301 	mvncc	r0, #67108864	; 0x4000000
     f68:	00260800 	eoreq	r0, r6, r0, lsl #16
     f6c:	9c010000 	stcls	0, cr0, [r1], {-0}
     f70:	00056817 	andeq	r6, r5, r7, lsl r8
     f74:	be100100 	muflts	f0, f0, f0
     f78:	01000001 	tsteq	r0, r1
     f7c:	0000056c 	andeq	r0, r0, ip, ror #10
     f80:	01006918 	tsteq	r0, r8, lsl r9
     f84:	0001c512 	andeq	ip, r1, r2, lsl r5
     f88:	006b1800 	rsbeq	r1, fp, r0, lsl #16
     f8c:	01c51201 	biceq	r1, r5, r1, lsl #4
     f90:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     f94:	00000549 	andeq	r0, r0, r9, asr #10
     f98:	08003410 	stmdaeq	r0, {r4, sl, ip, sp}
     f9c:	0000002a 	andeq	r0, r0, sl, lsr #32
     fa0:	05aa9c01 	streq	r9, [sl, #3073]!	; 0xc01
     fa4:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
     fa8:	1b000005 	blne	fc4 <__RW_SIZE__+0xa3c>
     fac:	00000562 	andeq	r0, r0, r2, ror #10
     fb0:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
     fb4:	10000004 	andne	r0, r0, r4
     fb8:	16080034 			; <UNDEFINED> instruction: 0x16080034
     fbc:	01000000 	mrseq	r0, (UNDEF: 0)
     fc0:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
     fc4:	34260000 	strtcc	r0, [r6], #-0
     fc8:	000a0800 	andeq	r0, sl, r0, lsl #16
     fcc:	1a010000 	bne	40fd4 <__RW_SIZE__+0x40a4c>
     fd0:	04731d00 	ldrbteq	r1, [r3], #-3328	; 0xfffff300
     fd4:	26010000 	strcs	r0, [r1], -r0
     fd8:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
     fdc:	0000002e 	andeq	r0, r0, lr, lsr #32
     fe0:	06049c01 	streq	r9, [r4], -r1, lsl #24
     fe4:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
     fe8:	3c000005 	stccc	0, cr0, [r0], {5}
     fec:	28080034 	stmdacs	r8, {r2, r4, r5}
     ff0:	01000000 	mrseq	r0, (UNDEF: 0)
     ff4:	343c1f28 	ldrtcc	r1, [ip], #-3880	; 0xfffff0d8
     ff8:	00280800 	eoreq	r0, r8, r0, lsl #16
     ffc:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
    1000:	1b000005 	blne	101c <__RW_SIZE__+0xa94>
    1004:	00000562 	andeq	r0, r0, r2, ror #10
    1008:	de1c5101 	muflee	f5, f4, f1
    100c:	3c000004 	stccc	0, cr0, [r0], {4}
    1010:	16080034 			; <UNDEFINED> instruction: 0x16080034
    1014:	01000000 	mrseq	r0, (UNDEF: 0)
    1018:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
    101c:	34520000 	ldrbcc	r0, [r2], #-0
    1020:	000a0800 	andeq	r0, sl, r0, lsl #16
    1024:	1a010000 	bne	4102c <__RW_SIZE__+0x40aa4>
    1028:	20000000 	andcs	r0, r0, r0
    102c:	0000050b 	andeq	r0, r0, fp, lsl #10
    1030:	01be2b01 			; <UNDEFINED> instruction: 0x01be2b01
    1034:	346c0000 	strbtcc	r0, [ip], #-0
    1038:	002e0800 	eoreq	r0, lr, r0, lsl #16
    103c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1040:	0000066b 	andeq	r0, r0, fp, ror #12
    1044:	01006b18 	tsteq	r0, r8, lsl fp
    1048:	0001be2d 	andeq	fp, r1, sp, lsr #28
    104c:	05491e00 	strbeq	r1, [r9, #-3584]	; 0xfffff200
    1050:	346c0000 	strbtcc	r0, [ip], #-0
    1054:	00280800 	eoreq	r0, r8, r0, lsl #16
    1058:	2f010000 	svccs	0x00010000
    105c:	00346c1f 	eorseq	r6, r4, pc, lsl ip
    1060:	00002808 	andeq	r2, r0, r8, lsl #16
    1064:	05591a00 	ldrbeq	r1, [r9, #-2560]	; 0xfffff600
    1068:	621b0000 	andsvs	r0, fp, #0
    106c:	01000005 	tsteq	r0, r5
    1070:	04de1c50 	ldrbeq	r1, [lr], #3152	; 0xc50
    1074:	346c0000 	strbtcc	r0, [ip], #-0
    1078:	00160800 	andseq	r0, r6, r0, lsl #16
    107c:	16010000 	strne	r0, [r1], -r0
    1080:	0004de1c 	andeq	sp, r4, ip, lsl lr
    1084:	00348200 	eorseq	r8, r4, r0, lsl #4
    1088:	00000a08 	andeq	r0, r0, r8, lsl #20
    108c:	001a0100 	andseq	r0, sl, r0, lsl #2
    1090:	b41d0000 	ldrlt	r0, [sp], #-0
    1094:	01000004 	tsteq	r0, r4
    1098:	00349c33 	eorseq	r9, r4, r3, lsr ip
    109c:	0000a408 	andeq	sl, r0, r8, lsl #8
    10a0:	dc9c0100 	ldfles	f0, [ip], {0}
    10a4:	21000006 	tstcs	r0, r6
    10a8:	01006e65 	tsteq	r0, r5, ror #28
    10ac:	0001be33 	andeq	fp, r1, r3, lsr lr
    10b0:	00035200 	andeq	r5, r3, r0, lsl #4
    10b4:	051e2200 	ldreq	r2, [lr, #-512]	; 0xfffffe00
    10b8:	34a00000 	strtcc	r0, [r0], #0
    10bc:	00100800 	andseq	r0, r0, r0, lsl #16
    10c0:	45010000 	strmi	r0, [r1, #-0]
    10c4:	000006ab 	andeq	r0, r0, fp, lsr #13
    10c8:	00052b23 	andeq	r2, r5, r3, lsr #22
    10cc:	00037300 	andeq	r7, r3, r0, lsl #6
    10d0:	ea220000 	b	8810d8 <__RW_SIZE__+0x880b50>
    10d4:	16000004 	strne	r0, [r0], -r4
    10d8:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
    10dc:	01000000 	mrseq	r0, (UNDEF: 0)
    10e0:	0006c53e 	andeq	ip, r6, lr, lsr r5
    10e4:	04f72400 	ldrbteq	r2, [r7], #1024	; 0x400
    10e8:	00170000 	andseq	r0, r7, r0
    10ec:	0005041e 	andeq	r0, r5, lr, lsl r4
    10f0:	00353800 	eorseq	r3, r5, r0, lsl #16
    10f4:	00000208 	andeq	r0, r0, r8, lsl #4
    10f8:	24400100 	strbcs	r0, [r0], #-256	; 0xffffff00
    10fc:	00000511 	andeq	r0, r0, r1, lsl r5
    1100:	25000017 	strcs	r0, [r0, #-23]	; 0xffffffe9
    1104:	000001fe 	strdeq	r0, [r0], -lr
    1108:	e806ce02 	stmda	r6, {r1, r9, sl, fp, lr, pc}
    110c:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
    1110:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1114:	0001f700 	andeq	pc, r1, r0, lsl #14
    1118:	8b000400 	blhi	2120 <__RW_SIZE__+0x1b98>
    111c:	04000004 	streq	r0, [r0], #-4
    1120:	0000d501 	andeq	sp, r0, r1, lsl #10
    1124:	08020100 	stmdaeq	r2, {r8}
    1128:	00960000 	addseq	r0, r6, r0
    112c:	35400000 	strbcc	r0, [r0, #-0]
    1130:	00720800 	rsbseq	r0, r2, r0, lsl #16
    1134:	03790000 	cmneq	r9, #0
    1138:	01020000 	mrseq	r0, (UNDEF: 2)
    113c:	00018506 	andeq	r8, r1, r6, lsl #10
    1140:	08010200 	stmdaeq	r1, {r9}
    1144:	00000183 	andeq	r0, r0, r3, lsl #3
    1148:	2a050202 	bcs	141958 <__RW_SIZE__+0x1413d0>
    114c:	02000000 	andeq	r0, r0, #0
    1150:	01e30702 	mvneq	r0, r2, lsl #14
    1154:	04020000 	streq	r0, [r2], #-0
    1158:	00006c05 	andeq	r6, r0, r5, lsl #24
    115c:	01d10300 	bicseq	r0, r1, r0, lsl #6
    1160:	50030000 	andpl	r0, r3, r0
    1164:	00000053 	andeq	r0, r0, r3, asr r0
    1168:	b2070402 	andlt	r0, r7, #33554432	; 0x2000000
    116c:	02000001 	andeq	r0, r0, #1
    1170:	00670508 	rsbeq	r0, r7, r8, lsl #10
    1174:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1178:	0001ad07 	andeq	sl, r1, r7, lsl #26
    117c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    1180:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1184:	b7070402 	strlt	r0, [r7, -r2, lsl #8]
    1188:	02000001 	andeq	r0, r0, #1
    118c:	00340704 	eorseq	r0, r4, r4, lsl #14
    1190:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    1194:	06000000 	streq	r0, [r0], -r0
    1198:	03e9021c 	mvneq	r0, #28, 4	; 0xc0000001
    119c:	000000e7 	andeq	r0, r0, r7, ror #1
    11a0:	4c524307 	mrrcmi	3, 0, r4, r2, cr7
    11a4:	03eb0200 	mvneq	r0, #0, 4
    11a8:	0000007d 	andeq	r0, r0, sp, ror r0
    11ac:	52430700 	subpl	r0, r3, #0, 14
    11b0:	ec020048 	stc	0, cr0, [r2], {72}	; 0x48
    11b4:	00007d03 	andeq	r7, r0, r3, lsl #26
    11b8:	49070400 	stmdbmi	r7, {sl}
    11bc:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
    11c0:	007d03ed 	rsbseq	r0, sp, sp, ror #7
    11c4:	07080000 	streq	r0, [r8, -r0]
    11c8:	0052444f 	subseq	r4, r2, pc, asr #8
    11cc:	7d03ee02 	stcvc	14, cr14, [r3, #-8]
    11d0:	0c000000 	stceq	0, cr0, [r0], {-0}
    11d4:	00008108 	andeq	r8, r0, r8, lsl #2
    11d8:	03ef0200 	mvneq	r0, #0, 4
    11dc:	0000007d 	andeq	r0, r0, sp, ror r0
    11e0:	52420710 	subpl	r0, r2, #16, 14	; 0x400000
    11e4:	f0020052 			; <UNDEFINED> instruction: 0xf0020052
    11e8:	00007d03 	andeq	r7, r0, r3, lsl #26
    11ec:	44081400 	strmi	r1, [r8], #-1024	; 0xfffffc00
    11f0:	02000002 	andeq	r0, r0, #2
    11f4:	007d03f1 	ldrshteq	r0, [sp], #-49	; 0xffffffcf
    11f8:	00180000 	andseq	r0, r8, r0
    11fc:	00000009 	andeq	r0, r0, r9
    1200:	03f20200 	mvnseq	r0, #0, 4
    1204:	00000082 	andeq	r0, r0, r2, lsl #1
    1208:	34022806 	strcc	r2, [r2], #-2054	; 0xfffff7fa
    120c:	00017e04 	andeq	r7, r1, r4, lsl #28
    1210:	52430700 	subpl	r0, r3, #0, 14
    1214:	04360200 	ldrteq	r0, [r6], #-512	; 0xfffffe00
    1218:	0000007d 	andeq	r0, r0, sp, ror r0
    121c:	00480800 	subeq	r0, r8, r0, lsl #16
    1220:	37020000 	strcc	r0, [r2, -r0]
    1224:	00007d04 	andeq	r7, r0, r4, lsl #26
    1228:	43070400 	movwmi	r0, #29696	; 0x7400
    122c:	02005249 	andeq	r5, r0, #-1879048188	; 0x90000004
    1230:	007d0438 	rsbseq	r0, sp, r8, lsr r4
    1234:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1238:	0000008d 	andeq	r0, r0, sp, lsl #1
    123c:	7d043902 	stcvc	9, cr3, [r4, #-8]
    1240:	0c000000 	stceq	0, cr0, [r0], {-0}
    1244:	00000d08 	andeq	r0, r0, r8, lsl #26
    1248:	043a0200 	ldrteq	r0, [sl], #-512	; 0xfffffe00
    124c:	0000007d 	andeq	r0, r0, sp, ror r0
    1250:	00860810 	addeq	r0, r6, r0, lsl r8
    1254:	3b020000 	blcc	8125c <__RW_SIZE__+0x80cd4>
    1258:	00007d04 	andeq	r7, r0, r4, lsl #26
    125c:	5f081400 	svcpl	0x00081400
    1260:	02000000 	andeq	r0, r0, #0
    1264:	007d043c 	rsbseq	r0, sp, ip, lsr r4
    1268:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    126c:	00000057 	andeq	r0, r0, r7, asr r0
    1270:	7d043d02 	stcvc	13, cr3, [r4, #-8]
    1274:	1c000000 	stcne	0, cr0, [r0], {-0}
    1278:	00003d08 	andeq	r3, r0, r8, lsl #26
    127c:	043e0200 	ldrteq	r0, [lr], #-512	; 0xfffffe00
    1280:	0000007d 	andeq	r0, r0, sp, ror r0
    1284:	53430720 	movtpl	r0, #14112	; 0x3720
    1288:	3f020052 	svccc	0x00020052
    128c:	00007d04 	andeq	r7, r0, r4, lsl #26
    1290:	09002400 	stmdbeq	r0, {sl, sp}
    1294:	00000075 	andeq	r0, r0, r5, ror r0
    1298:	f3044a02 	vpmax.u8	d4, d4, d2
    129c:	02000000 	andeq	r0, r0, #0
    12a0:	018c0801 	orreq	r0, ip, r1, lsl #16
    12a4:	130a0000 	movwne	r0, #40960	; 0xa000
    12a8:	01000008 	tsteq	r0, r8
    12ac:	00354003 	eorseq	r4, r5, r3
    12b0:	00002e08 	andeq	r2, r0, r8, lsl #28
    12b4:	0b9c0100 	bleq	fe7016bc <MSP_BASE+0xde6fc6bc>
    12b8:	000007f6 	strdeq	r0, [r0], -r6
    12bc:	35700a01 	ldrbcc	r0, [r0, #-2561]!	; 0xfffff5ff
    12c0:	001c0800 	andseq	r0, ip, r0, lsl #16
    12c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    12c8:	000001c7 	andeq	r0, r0, r7, asr #3
    12cc:	6d756e0c 	ldclvs	14, cr6, [r5, #-48]!	; 0xffffffd0
    12d0:	6f0a0100 	svcvs	0x000a0100
    12d4:	87000000 	strhi	r0, [r0, -r0]
    12d8:	00000003 	andeq	r0, r0, r3
    12dc:	0008080a 	andeq	r0, r8, sl, lsl #16
    12e0:	8c0f0100 	stfhis	f0, [pc], {-0}
    12e4:	12080035 	andne	r0, r8, #53	; 0x35
    12e8:	01000000 	mrseq	r0, (UNDEF: 0)
    12ec:	07ea0a9c 			; <UNDEFINED> instruction: 0x07ea0a9c
    12f0:	14010000 	strne	r0, [r1], #-0
    12f4:	080035a0 	stmdaeq	r0, {r5, r7, r8, sl, ip, sp}
    12f8:	00000012 	andeq	r0, r0, r2, lsl r0
    12fc:	fe0d9c01 	cdp2	12, 0, cr9, cr13, cr1, {0}
    1300:	04000001 	streq	r0, [r0], #-1
    1304:	01f506ce 	mvnseq	r0, lr, asr #13
    1308:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
    130c:	00000000 	andeq	r0, r0, r0
    1310:	0000093b 	andeq	r0, r0, fp, lsr r9
    1314:	05530004 	ldrbeq	r0, [r3, #-4]
    1318:	01040000 	mrseq	r0, (UNDEF: 4)
    131c:	000000d5 	ldrdeq	r0, [r0], -r5
    1320:	00098701 	andeq	r8, r9, r1, lsl #14
    1324:	00009600 	andeq	r9, r0, r0, lsl #12
    1328:	0035b400 	eorseq	fp, r5, r0, lsl #8
    132c:	00046808 	andeq	r6, r4, r8, lsl #16
    1330:	00041800 	andeq	r1, r4, r0, lsl #16
    1334:	06010200 	streq	r0, [r1], -r0, lsl #4
    1338:	00000185 	andeq	r0, r0, r5, lsl #3
    133c:	00033603 	andeq	r3, r3, r3, lsl #12
    1340:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    1344:	02000000 	andeq	r0, r0, #0
    1348:	01830801 	orreq	r0, r3, r1, lsl #16
    134c:	02020000 	andeq	r0, r2, #0
    1350:	00002a05 	andeq	r2, r0, r5, lsl #20
    1354:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1358:	000001e3 	andeq	r0, r0, r3, ror #3
    135c:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    1360:	03000000 	movweq	r0, #0
    1364:	000001d1 	ldrdeq	r0, [r0], -r1
    1368:	005e5002 	subseq	r5, lr, r2
    136c:	04020000 	streq	r0, [r2], #-0
    1370:	0001b207 	andeq	fp, r1, r7, lsl #4
    1374:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1378:	00000067 	andeq	r0, r0, r7, rrx
    137c:	ad070802 	stcge	8, cr0, [r7, #-8]
    1380:	04000001 	streq	r0, [r0], #-1
    1384:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1388:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    138c:	0001b707 	andeq	fp, r1, r7, lsl #14
    1390:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	00005305 	andeq	r5, r0, r5, lsl #6
    139c:	03740600 	cmneq	r4, #0, 12
    13a0:	00017a9b 	muleq	r1, fp, sl
    13a4:	08960700 	ldmeq	r6, {r8, r9, sl}
    13a8:	9d030000 	stcls	0, cr0, [r3, #-0]
    13ac:	0000017a 	andeq	r0, r0, sl, ror r1
    13b0:	08d00700 	ldmeq	r0, {r8, r9, sl}^
    13b4:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    13b8:	00000088 	andeq	r0, r0, r8, lsl #1
    13bc:	09680704 	stmdbeq	r8!, {r2, r8, r9, sl}^
    13c0:	9f030000 	svcls	0x00030000
    13c4:	00000088 	andeq	r0, r0, r8, lsl #1
    13c8:	09120708 	ldmdbeq	r2, {r3, r8, r9, sl}
    13cc:	a0030000 	andge	r0, r3, r0
    13d0:	00000088 	andeq	r0, r0, r8, lsl #1
    13d4:	4353080c 	cmpmi	r3, #12, 16	; 0xc0000
    13d8:	a1030052 	qaddge	r0, r2, r3
    13dc:	00000088 	andeq	r0, r0, r8, lsl #1
    13e0:	43430810 	movtmi	r0, #14352	; 0x3810
    13e4:	a2030052 	andge	r0, r3, #82	; 0x52
    13e8:	00000088 	andeq	r0, r0, r8, lsl #1
    13ec:	48530814 	ldmdami	r3, {r2, r4, fp}^
    13f0:	a3030050 	movwge	r0, #12368	; 0x3050
    13f4:	0000018f 	andeq	r0, r0, pc, lsl #3
    13f8:	093c0718 	ldmdbeq	ip!, {r3, r4, r8, r9, sl}
    13fc:	a4030000 	strge	r0, [r3], #-0
    1400:	00000088 	andeq	r0, r0, r8, lsl #1
    1404:	08f50724 	ldmeq	r5!, {r2, r5, r8, r9, sl}^
    1408:	a5030000 	strge	r0, [r3, #-0]
    140c:	00000088 	andeq	r0, r0, r8, lsl #1
    1410:	09770728 	ldmdbeq	r7!, {r3, r5, r8, r9, sl}^
    1414:	a6030000 	strge	r0, [r3], -r0
    1418:	00000088 	andeq	r0, r0, r8, lsl #1
    141c:	0972072c 	ldmdbeq	r2!, {r2, r3, r5, r8, r9, sl}^
    1420:	a7030000 	strge	r0, [r3, -r0]
    1424:	00000088 	andeq	r0, r0, r8, lsl #1
    1428:	09420730 	stmdbeq	r2, {r4, r5, r8, r9, sl}^
    142c:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    1430:	00000088 	andeq	r0, r0, r8, lsl #1
    1434:	08d50734 	ldmeq	r5, {r2, r4, r5, r8, r9, sl}^
    1438:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    143c:	00000088 	andeq	r0, r0, r8, lsl #1
    1440:	09cb0738 	stmibeq	fp, {r3, r4, r5, r8, r9, sl}^
    1444:	aa030000 	bge	c144c <__RW_SIZE__+0xc0ec4>
    1448:	00000088 	andeq	r0, r0, r8, lsl #1
    144c:	4650083c 			; <UNDEFINED> instruction: 0x4650083c
    1450:	ab030052 	blge	c15a0 <__RW_SIZE__+0xc1018>
    1454:	000001a4 	andeq	r0, r0, r4, lsr #3
    1458:	46440840 	strbmi	r0, [r4], -r0, asr #16
    145c:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    1460:	0000017a 	andeq	r0, r0, sl, ror r1
    1464:	44410848 	strbmi	r0, [r1], #-2120	; 0xfffff7b8
    1468:	ad030052 	stcge	0, cr0, [r3, #-328]	; 0xfffffeb8
    146c:	0000017a 	andeq	r0, r0, sl, ror r1
    1470:	097c074c 	ldmdbeq	ip!, {r2, r3, r6, r8, r9, sl}^
    1474:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    1478:	000001be 			; <UNDEFINED> instruction: 0x000001be
    147c:	096d0750 	stmdbeq	sp!, {r4, r6, r8, r9, sl}^
    1480:	af030000 	svcge	0x00030000
    1484:	000001d8 	ldrdeq	r0, [r0], -r8
    1488:	88090060 	stmdahi	r9, {r5, r6}
    148c:	0a000000 	beq	1494 <__RW_SIZE__+0xf0c>
    1490:	0000002c 	andeq	r0, r0, ip, lsr #32
    1494:	0000018f 	andeq	r0, r0, pc, lsl #3
    1498:	0000810b 	andeq	r8, r0, fp, lsl #2
    149c:	05000b00 	streq	r0, [r0, #-2816]	; 0xfffff500
    14a0:	0000017f 	andeq	r0, r0, pc, ror r1
    14a4:	0000530a 	andeq	r5, r0, sl, lsl #6
    14a8:	0001a400 	andeq	sl, r1, r0, lsl #8
    14ac:	00810b00 	addeq	r0, r1, r0, lsl #22
    14b0:	00010000 	andeq	r0, r1, r0
    14b4:	0001a909 	andeq	sl, r1, r9, lsl #18
    14b8:	01940500 	orrseq	r0, r4, r0, lsl #10
    14bc:	530a0000 	movwpl	r0, #40960	; 0xa000
    14c0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    14c4:	0b000001 	bleq	14d0 <__RW_SIZE__+0xf48>
    14c8:	00000081 	andeq	r0, r0, r1, lsl #1
    14cc:	c3090003 	movwgt	r0, #36867	; 0x9003
    14d0:	05000001 	streq	r0, [r0, #-1]
    14d4:	000001ae 	andeq	r0, r0, lr, lsr #3
    14d8:	0000530a 	andeq	r5, r0, sl, lsl #6
    14dc:	0001d800 	andeq	sp, r1, r0, lsl #16
    14e0:	00810b00 	addeq	r0, r1, r0, lsl #22
    14e4:	00040000 	andeq	r0, r4, r0
    14e8:	0001dd09 	andeq	sp, r1, r9, lsl #26
    14ec:	01c80500 	biceq	r0, r8, r0, lsl #10
    14f0:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    14f4:	03000009 	movweq	r0, #9
    14f8:	00008db0 			; <UNDEFINED> instruction: 0x00008db0
    14fc:	041c0c00 	ldreq	r0, [ip], #-3072	; 0xfffff400
    1500:	025203e9 	subseq	r0, r2, #-1543503869	; 0xa4000003
    1504:	430d0000 	movwmi	r0, #53248	; 0xd000
    1508:	04004c52 	streq	r4, [r0], #-3154	; 0xfffff3ae
    150c:	008803eb 	addeq	r0, r8, fp, ror #7
    1510:	0d000000 	stceq	0, cr0, [r0, #-0]
    1514:	00485243 	subeq	r5, r8, r3, asr #4
    1518:	8803ec04 	stmdahi	r3, {r2, sl, fp, sp, lr, pc}
    151c:	04000000 	streq	r0, [r0], #-0
    1520:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    1524:	03ed0400 	mvneq	r0, #0, 8
    1528:	00000088 	andeq	r0, r0, r8, lsl #1
    152c:	444f0d08 	strbmi	r0, [pc], #-3336	; 1534 <__RW_SIZE__+0xfac>
    1530:	ee040052 	mcr	0, 0, r0, cr4, cr2, {2}
    1534:	00008803 	andeq	r8, r0, r3, lsl #16
    1538:	810e0c00 	tsthi	lr, r0, lsl #24
    153c:	04000000 	streq	r0, [r0], #-0
    1540:	008803ef 	addeq	r0, r8, pc, ror #7
    1544:	0d100000 	ldceq	0, cr0, [r0, #-0]
    1548:	00525242 	subseq	r5, r2, r2, asr #4
    154c:	8803f004 	stmdahi	r3, {r2, ip, sp, lr, pc}
    1550:	14000000 	strne	r0, [r0], #-0
    1554:	0002440e 	andeq	r4, r2, lr, lsl #8
    1558:	03f10400 	mvnseq	r0, #0, 8
    155c:	00000088 	andeq	r0, r0, r8, lsl #1
    1560:	000f0018 	andeq	r0, pc, r8, lsl r0	; <UNPREDICTABLE>
    1564:	04000000 	streq	r0, [r0], #-0
    1568:	01ed03f2 	strdeq	r0, [sp, #50]!	; 0x32
    156c:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
    1570:	e9043404 	stmdb	r4, {r2, sl, ip, sp}
    1574:	0d000002 	stceq	0, cr0, [r0, #-8]
    1578:	04005243 	streq	r5, [r0], #-579	; 0xfffffdbd
    157c:	00880436 	addeq	r0, r8, r6, lsr r4
    1580:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1584:	00000048 	andeq	r0, r0, r8, asr #32
    1588:	88043704 	stmdahi	r4, {r2, r8, r9, sl, ip, sp}
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5249430d 	subpl	r4, r9, #872415232	; 0x34000000
    1594:	04380400 	ldrteq	r0, [r8], #-1024	; 0xfffffc00
    1598:	00000088 	andeq	r0, r0, r8, lsl #1
    159c:	008d0e08 	addeq	r0, sp, r8, lsl #28
    15a0:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    15a4:	00008804 	andeq	r8, r0, r4, lsl #16
    15a8:	0d0e0c00 	stceq	12, cr0, [lr, #-0]
    15ac:	04000000 	streq	r0, [r0], #-0
    15b0:	0088043a 	addeq	r0, r8, sl, lsr r4
    15b4:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    15b8:	00000086 	andeq	r0, r0, r6, lsl #1
    15bc:	88043b04 	stmdahi	r4, {r2, r8, r9, fp, ip, sp}
    15c0:	14000000 	strne	r0, [r0], #-0
    15c4:	00005f0e 	andeq	r5, r0, lr, lsl #30
    15c8:	043c0400 	ldrteq	r0, [ip], #-1024	; 0xfffffc00
    15cc:	00000088 	andeq	r0, r0, r8, lsl #1
    15d0:	00570e18 	subseq	r0, r7, r8, lsl lr
    15d4:	3d040000 	stccc	0, cr0, [r4, #-0]
    15d8:	00008804 	andeq	r8, r0, r4, lsl #16
    15dc:	3d0e1c00 	stccc	12, cr1, [lr, #-0]
    15e0:	04000000 	streq	r0, [r0], #-0
    15e4:	0088043e 	addeq	r0, r8, lr, lsr r4
    15e8:	0d200000 	stceq	0, cr0, [r0, #-0]
    15ec:	00525343 	subseq	r5, r2, r3, asr #6
    15f0:	88043f04 	stmdahi	r4, {r2, r8, r9, sl, fp, ip, sp}
    15f4:	24000000 	strcs	r0, [r0], #-0
    15f8:	00750f00 	rsbseq	r0, r5, r0, lsl #30
    15fc:	4a040000 	bmi	101604 <__RW_SIZE__+0x10107c>
    1600:	00025e04 	andeq	r5, r2, r4, lsl #28
    1604:	fb041000 	blx	10560e <__RW_SIZE__+0x105086>
    1608:	02000002 	andeq	r0, r0, #2
    160c:	018c0801 	orreq	r0, ip, r1, lsl #16
    1610:	51110000 	tstpl	r1, r0
    1614:	01000008 	tsteq	r0, r8
    1618:	03210601 	teqeq	r1, #1048576	; 0x100000
    161c:	c1120000 	tstgt	r2, r0
    1620:	00000009 	andeq	r0, r0, r9
    1624:	0008ed12 	andeq	lr, r8, r2, lsl sp
    1628:	24120100 	ldrcs	r0, [r2], #-256	; 0xffffff00
    162c:	02000008 	andeq	r0, r0, #8
    1630:	08fa1100 	ldmeq	sl!, {r8, ip}^
    1634:	01010000 	mrseq	r0, (UNDEF: 1)
    1638:	0003400e 	andeq	r4, r3, lr
    163c:	09541200 	ldmdbeq	r4, {r9, ip}^
    1640:	12000000 	andne	r0, r0, #0
    1644:	00000921 	andeq	r0, r0, r1, lsr #18
    1648:	092f1201 	stmdbeq	pc!, {r0, r9, ip}	; <UNPREDICTABLE>
    164c:	00020000 	andeq	r0, r2, r0
    1650:	00087013 	andeq	r7, r8, r3, lsl r0
    1654:	01240100 	teqeq	r4, r0, lsl #2
    1658:	00095b14 	andeq	r5, r9, r4, lsl fp
    165c:	033e0100 	teqeq	lr, #0, 2
    1660:	00081c14 	andeq	r1, r8, r4, lsl ip
    1664:	03440100 	movteq	r0, #16640	; 0x4100
    1668:	00096014 	andeq	r6, r9, r4, lsl r0
    166c:	034a0100 	movteq	r0, #41216	; 0xa100
    1670:	00098e15 	andeq	r8, r9, r5, lsl lr
    1674:	b4500100 	ldrblt	r0, [r0], #-256	; 0xffffff00
    1678:	0c080035 	stceq	0, cr0, [r8], {53}	; 0x35
    167c:	01000001 	tsteq	r0, r1
    1680:	00040a9c 	muleq	r4, ip, sl
    1684:	08e81600 	stmiaeq	r8!, {r9, sl, ip}^
    1688:	5b010000 	blpl	41690 <__RW_SIZE__+0x41108>
    168c:	00000073 	andeq	r0, r0, r3, ror r0
    1690:	00040305 	andeq	r0, r4, r5, lsl #6
    1694:	48172000 	ldmdami	r7, {sp}
    1698:	4a000003 	bmi	16ac <__RW_SIZE__+0x1124>
    169c:	0c080036 	stceq	0, cr0, [r8], {54}	; 0x36
    16a0:	01000000 	mrseq	r0, (UNDEF: 0)
    16a4:	0003b079 	andeq	fp, r3, r9, ror r0
    16a8:	36521800 	ldrbcc	r1, [r2], -r0, lsl #16
    16ac:	08960800 	ldmeq	r6, {fp}
    16b0:	01190000 	tsteq	r9, r0
    16b4:	00740251 	rsbseq	r0, r4, r1, asr r2
    16b8:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
    16bc:	00000074 	andeq	r0, r0, r4, ror r0
    16c0:	00035817 	andeq	r5, r3, r7, lsl r8
    16c4:	00365600 	eorseq	r5, r6, r0, lsl #12
    16c8:	00000c08 	andeq	r0, r0, r8, lsl #24
    16cc:	d37f0100 	cmnle	pc, #0, 2
    16d0:	18000003 	stmdane	r0, {r0, r1}
    16d4:	0800365e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, ip, sp}
    16d8:	00000896 	muleq	r0, r6, r8
    16dc:	01500119 	cmpeq	r0, r9, lsl r1
    16e0:	17000030 	smladxne	r0, r0, r0, r0
    16e4:	00000350 	andeq	r0, r0, r0, asr r3
    16e8:	08003662 	stmdaeq	r0, {r1, r5, r6, r9, sl, ip, sp}
    16ec:	0000000c 	andeq	r0, r0, ip
    16f0:	03f67c01 	mvnseq	r7, #256	; 0x100
    16f4:	6a180000 	bvs	6016fc <__RW_SIZE__+0x601174>
    16f8:	96080036 			; <UNDEFINED> instruction: 0x96080036
    16fc:	19000008 	stmdbne	r0, {r3}
    1700:	30015101 	andcc	r5, r1, r1, lsl #2
    1704:	241a0000 	ldrcs	r0, [sl], #-0
    1708:	ac080036 	stcge	0, cr0, [r8], {54}	; 0x36
    170c:	19000008 	stmdbne	r0, {r3}
    1710:	03055001 	movweq	r5, #20481	; 0x5001
    1714:	0800a58c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp, pc}
    1718:	c0150000 	andsgt	r0, r5, r0
    171c:	01000008 	tsteq	r0, r8
    1720:	0036c084 	eorseq	ip, r6, r4, lsl #1
    1724:	00013a08 	andeq	r3, r1, r8, lsl #20
    1728:	b09c0100 	addslt	r0, ip, r0, lsl #2
    172c:	17000005 	strne	r0, [r0, -r5]
    1730:	00000350 	andeq	r0, r0, r0, asr r3
    1734:	080036fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    1738:	00000016 	andeq	r0, r0, r6, lsl r0
    173c:	04439601 	strbeq	r9, [r3], #-1537	; 0xfffff9ff
    1740:	0c180000 	ldceq	0, cr0, [r8], {-0}
    1744:	96080037 			; <UNDEFINED> instruction: 0x96080037
    1748:	19000008 	stmdbne	r0, {r3}
    174c:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    1750:	1b000000 	blne	1758 <__RW_SIZE__+0x11d0>
    1754:	00000348 	andeq	r0, r0, r8, asr #6
    1758:	08003778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip, sp}
    175c:	00000048 	andeq	r0, r0, r8, asr #32
    1760:	046ba301 	strbteq	sl, [fp], #-769	; 0xfffffcff
    1764:	80180000 	andshi	r0, r8, r0
    1768:	96080037 			; <UNDEFINED> instruction: 0x96080037
    176c:	19000008 	stmdbne	r0, {r3}
    1770:	30015101 	andcc	r5, r1, r1, lsl #2
    1774:	01500119 	cmpeq	r0, r9, lsl r1
    1778:	17000030 	smladxne	r0, r0, r0, r0
    177c:	00000358 	andeq	r0, r0, r8, asr r3
    1780:	0800378c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp}
    1784:	00000016 	andeq	r0, r0, r6, lsl r0
    1788:	048fa501 	streq	sl, [pc], #1281	; 1790 <__RW_SIZE__+0x1208>
    178c:	9c180000 	ldcls	0, cr0, [r8], {-0}
    1790:	96080037 			; <UNDEFINED> instruction: 0x96080037
    1794:	19000008 	stmdbne	r0, {r3}
    1798:	75025001 	strvc	r5, [r2, #-1]
    179c:	17000000 	strne	r0, [r0, -r0]
    17a0:	00000348 	andeq	r0, r0, r8, asr #6
    17a4:	080037ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, sp}
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	04b7b901 	ldrteq	fp, [r7], #2305	; 0x901
    17b0:	b6180000 	ldrlt	r0, [r8], -r0
    17b4:	96080037 			; <UNDEFINED> instruction: 0x96080037
    17b8:	19000008 	stmdbne	r0, {r3}
    17bc:	30015101 	andcc	r5, r1, r1, lsl #2
    17c0:	01500119 	cmpeq	r0, r9, lsl r1
    17c4:	1b000030 	blne	188c <__RW_SIZE__+0x1304>
    17c8:	00000348 	andeq	r0, r0, r8, asr #6
    17cc:	080037d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp}
    17d0:	00000060 	andeq	r0, r0, r0, rrx
    17d4:	04df9401 	ldrbeq	r9, [pc], #1025	; 17dc <__RW_SIZE__+0x1254>
    17d8:	dc180000 	ldcle	0, cr0, [r8], {-0}
    17dc:	96080037 			; <UNDEFINED> instruction: 0x96080037
    17e0:	19000008 	stmdbne	r0, {r3}
    17e4:	30015101 	andcc	r5, r1, r1, lsl #2
    17e8:	01500119 	cmpeq	r0, r9, lsl r1
    17ec:	1c000030 	stcne	0, cr0, [r0], {48}	; 0x30
    17f0:	080036fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    17f4:	000008ac 	andeq	r0, r0, ip, lsr #17
    17f8:	000004f6 	strdeq	r0, [r0], -r6
    17fc:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1800:	00a5b803 	adceq	fp, r5, r3, lsl #16
    1804:	381d0008 	ldmdacc	sp, {r3}
    1808:	ac080037 	stcge	0, cr0, [r8], {55}	; 0x37
    180c:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
    1810:	19000005 	stmdbne	r0, {r0, r2}
    1814:	03055001 	movweq	r5, #20481	; 0x5001
    1818:	0800a640 	stmdaeq	r0, {r6, r9, sl, sp, pc}
    181c:	375a1c00 	ldrbcc	r1, [sl, -r0, lsl #24]
    1820:	08ac0800 	stmiaeq	ip!, {fp}
    1824:	05240000 	streq	r0, [r4, #-0]!
    1828:	01190000 	tsteq	r9, r0
    182c:	fc030550 	stc2	5, cr0, [r3], {80}	; 0x50
    1830:	000800a5 	andeq	r0, r8, r5, lsr #1
    1834:	00376c1d 	eorseq	r6, r7, sp, lsl ip
    1838:	0008ac08 	andeq	sl, r8, r8, lsl #24
    183c:	00053b00 	andeq	r3, r5, r0, lsl #22
    1840:	50011900 	andpl	r1, r1, r0, lsl #18
    1844:	a5cc0305 	strbge	r0, [ip, #773]	; 0x305
    1848:	1c000800 	stcne	8, cr0, [r0], {-0}
    184c:	08003778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip, sp}
    1850:	000008ac 	andeq	r0, r0, ip, lsr #17
    1854:	00000552 	andeq	r0, r0, r2, asr r5
    1858:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    185c:	00a61003 	adceq	r1, r6, r3
    1860:	8c1c0008 	ldchi	0, cr0, [ip], {8}
    1864:	be080037 	mcrlt	0, 0, r0, cr8, cr7, {1}
    1868:	67000008 	strvs	r0, [r0, -r8]
    186c:	19000005 	stmdbne	r0, {r0, r2}
    1870:	0a035001 	beq	d587c <__RW_SIZE__+0xd52f4>
    1874:	1e0001f4 	mcrne	1, 0, r0, cr0, cr4, {7}
    1878:	080037ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, sp}
    187c:	000008ac 	andeq	r0, r0, ip, lsr #17
    1880:	0037d41c 	eorseq	sp, r7, ip, lsl r4
    1884:	0008ac08 	andeq	sl, r8, r8, lsl #24
    1888:	00058700 	andeq	r8, r5, r0, lsl #14
    188c:	50011900 	andpl	r1, r1, r0, lsl #18
    1890:	a5e00305 	strbge	r0, [r0, #773]!	; 0x305
    1894:	1c000800 	stcne	8, cr0, [r0], {-0}
    1898:	080037e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp}
    189c:	000008be 			; <UNDEFINED> instruction: 0x000008be
    18a0:	0000059c 	muleq	r0, ip, r5
    18a4:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
    18a8:	0001f40a 	andeq	pc, r1, sl, lsl #8
    18ac:	0037fa1a 	eorseq	pc, r7, sl, lsl sl	; <UNPREDICTABLE>
    18b0:	0008ac08 	andeq	sl, r8, r8, lsl #24
    18b4:	50011900 	andpl	r1, r1, r0, lsl #18
    18b8:	a62c0305 	strtge	r0, [ip], -r5, lsl #6
    18bc:	00000800 	andeq	r0, r0, r0, lsl #16
    18c0:	00083713 	andeq	r3, r8, r3, lsl r7
    18c4:	012f0100 	teqeq	pc, r0, lsl #2
    18c8:	00086414 	andeq	r6, r8, r4, lsl r4
    18cc:	01c40100 	biceq	r0, r4, r0, lsl #2
    18d0:	00084014 	andeq	r4, r8, r4, lsl r0
    18d4:	01d50100 	bicseq	r0, r5, r0, lsl #2
    18d8:	00088614 	andeq	r8, r8, r4, lsl r6
    18dc:	01e70100 	mvneq	r0, r0, lsl #2
    18e0:	0009c61f 	andeq	ip, r9, pc, lsl r6
    18e4:	fcf40100 	ldc2l	1, cr0, [r4]
    18e8:	20080037 	andcs	r0, r8, r7, lsr r0
    18ec:	01000002 	tsteq	r0, r2
    18f0:	0008059c 	muleq	r8, ip, r5
    18f4:	05b01b00 	ldreq	r1, [r0, #2816]!	; 0xb00
    18f8:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
    18fc:	00780800 	rsbseq	r0, r8, r0, lsl #16
    1900:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    1904:	0000064b 	andeq	r0, r0, fp, asr #12
    1908:	00034020 	andeq	r4, r3, r0, lsr #32
    190c:	00381600 	eorseq	r1, r8, r0, lsl #12
    1910:	00003008 	andeq	r3, r0, r8
    1914:	1e350100 	rsfnes	f0, f5, f0
    1918:	08003806 	stmdaeq	r0, {r1, r2, fp, ip, sp}
    191c:	000008cf 	andeq	r0, r0, pc, asr #17
    1920:	00380a1e 	eorseq	r0, r8, lr, lsl sl
    1924:	0008d608 	andeq	sp, r8, r8, lsl #12
    1928:	38121c00 	ldmdacc	r2, {sl, fp, ip}
    192c:	08dd0800 	ldmeq	sp, {fp}^
    1930:	062f0000 	strteq	r0, [pc], -r0
    1934:	01190000 	tsteq	r9, r0
    1938:	e1080450 	tst	r8, r0, asr r4
    193c:	1e002439 	cfmvdhrne	mvd0, r2
    1940:	08003816 	stmdaeq	r0, {r1, r2, r4, fp, ip, sp}
    1944:	000008ee 	andeq	r0, r0, lr, ror #17
    1948:	00384a1e 	eorseq	r4, r8, lr, lsl sl
    194c:	0008f508 	andeq	pc, r8, r8, lsl #10
    1950:	384e1e00 	stmdacc	lr, {r9, sl, fp, ip}^
    1954:	08fc0800 	ldmeq	ip!, {fp}^
    1958:	21000000 	mrscs	r0, (UNDEF: 0)
    195c:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    1960:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    1964:	00000098 	muleq	r0, r8, r0
    1968:	8a012701 	bhi	4b574 <__RW_SIZE__+0x4afec>
    196c:	1c000006 	stcne	0, cr0, [r0], {6}
    1970:	080039bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip, sp}
    1974:	000008ac 	andeq	r0, r0, ip, lsr #17
    1978:	00000676 	andeq	r0, r0, r6, ror r6
    197c:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1980:	00a70803 	adceq	r0, r7, r3, lsl #16
    1984:	ec180008 	ldc	0, cr0, [r8], {8}
    1988:	ac080039 	stcge	0, cr0, [r8], {57}	; 0x39
    198c:	19000008 	stmdbne	r0, {r3}
    1990:	03055001 	movweq	r5, #20481	; 0x5001
    1994:	0800a708 	stmdaeq	r0, {r3, r8, r9, sl, sp, pc}
    1998:	c0220000 	eorgt	r0, r2, r0
    199c:	ab000000 	blge	19a4 <__RW_SIZE__+0x141c>
    19a0:	23000006 	movwcs	r0, #6
    19a4:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
    19a8:	0002fb01 	andeq	pc, r2, r1, lsl #22
    19ac:	0003b600 	andeq	fp, r3, r0, lsl #12
    19b0:	39c61e00 	stmibcc	r6, {r9, sl, fp, ip}^
    19b4:	03600800 	cmneq	r0, #0, 16
    19b8:	22000000 	andcs	r0, r0, #0
    19bc:	000000d8 	ldrdeq	r0, [r0], -r8
    19c0:	000006f6 	strdeq	r0, [r0], -r6
    19c4:	01006323 	tsteq	r0, r3, lsr #6
    19c8:	02fb0114 	rscseq	r0, fp, #20, 2
    19cc:	03d40000 	bicseq	r0, r4, #0
    19d0:	521e0000 	andspl	r0, lr, #0
    19d4:	0a080039 	beq	201ac0 <__RW_SIZE__+0x201538>
    19d8:	1c000004 	stcne	0, cr0, [r0], {4}
    19dc:	08003a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip, sp}
    19e0:	000008ac 	andeq	r0, r0, ip, lsr #17
    19e4:	000006e2 	andeq	r0, r0, r2, ror #13
    19e8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    19ec:	00a6a803 	adceq	sl, r6, r3, lsl #16
    19f0:	1a180008 	bne	601a18 <__RW_SIZE__+0x601490>
    19f4:	ac08003a 	stcge	0, cr0, [r8], {58}	; 0x3a
    19f8:	19000008 	stmdbne	r0, {r3}
    19fc:	03055001 	movweq	r5, #20481	; 0x5001
    1a00:	0800a6e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, sp, pc}
    1a04:	c8240000 	stmdagt	r4!, {}	; <UNPREDICTABLE>
    1a08:	f4000005 	vst4.8	{d0-d3}, [r0], r5
    1a0c:	2c080038 	stccs	0, cr0, [r8], {56}	; 0x38
    1a10:	01000000 	mrseq	r0, (UNDEF: 0)
    1a14:	07530134 	smmlareq	r3, r4, r1, r0
    1a18:	001c0000 	andseq	r0, ip, r0
    1a1c:	ac080039 	stcge	0, cr0, [r8], {57}	; 0x39
    1a20:	21000008 	tstcs	r0, r8
    1a24:	19000007 	stmdbne	r0, {r0, r1, r2}
    1a28:	03055001 	movweq	r5, #20481	; 0x5001
    1a2c:	0800a778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, sp, pc}
    1a30:	39101c00 	ldmdbcc	r0, {sl, fp, ip}
    1a34:	08ac0800 	stmiaeq	ip!, {fp}
    1a38:	07380000 	ldreq	r0, [r8, -r0]!
    1a3c:	01190000 	tsteq	r9, r0
    1a40:	8c030550 	cfstr32hi	mvfx0, [r3], {80}	; 0x50
    1a44:	000800a7 	andeq	r0, r8, r7, lsr #1
    1a48:	0039181e 	eorseq	r1, r9, lr, lsl r8
    1a4c:	00036008 	andeq	r6, r3, r8
    1a50:	39201800 	stmdbcc	r0!, {fp, ip}
    1a54:	08be0800 	ldmeq	lr!, {fp}
    1a58:	01190000 	tsteq	r9, r0
    1a5c:	e80a0350 	stmda	sl, {r4, r6, r8, r9}
    1a60:	21000003 	tstcs	r0, r3
    1a64:	000005c0 	andeq	r0, r0, r0, asr #11
    1a68:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
    1a6c:	000000f8 	strdeq	r0, [r0], -r8
    1a70:	cb013101 	blgt	4de7c <__RW_SIZE__+0x4d8f4>
    1a74:	1c000007 	stcne	0, cr0, [r0], {7}
    1a78:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    1a7c:	000008ac 	andeq	r0, r0, ip, lsr #17
    1a80:	0000077e 	andeq	r0, r0, lr, ror r7
    1a84:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1a88:	00a71403 	adceq	r1, r7, r3, lsl #8
    1a8c:	6a1e0008 	bvs	781ab4 <__RW_SIZE__+0x78152c>
    1a90:	03080039 	movweq	r0, #32825	; 0x8039
    1a94:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1a98:	0800396e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, fp, ip, sp}
    1a9c:	0000090a 	andeq	r0, r0, sl, lsl #18
    1aa0:	0039761e 	eorseq	r7, r9, lr, lsl r6
    1aa4:	00091508 	andeq	r1, r9, r8, lsl #10
    1aa8:	397c1e00 	ldmdbcc	ip!, {r9, sl, fp, ip}^
    1aac:	03600800 	cmneq	r0, #0, 16
    1ab0:	841c0000 	ldrhi	r0, [ip], #-0
    1ab4:	be080039 	mcrlt	0, 0, r0, cr8, cr9, {1}
    1ab8:	b7000008 	strlt	r0, [r0, -r8]
    1abc:	19000007 	stmdbne	r0, {r0, r1, r2}
    1ac0:	0a035001 	beq	d5acc <__RW_SIZE__+0xd5544>
    1ac4:	180003e8 	stmdane	r0, {r3, r5, r6, r7, r8, r9}
    1ac8:	080039fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    1acc:	000008ac 	andeq	r0, r0, ip, lsr #17
    1ad0:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1ad4:	00a72803 	adceq	r2, r7, r3, lsl #16
    1ad8:	1c000008 	stcne	0, cr0, [r0], {8}
    1adc:	08003870 	stmdaeq	r0, {r4, r5, r6, fp, ip, sp}
    1ae0:	000008ac 	andeq	r0, r0, ip, lsr #17
    1ae4:	000007e2 	andeq	r0, r0, r2, ror #15
    1ae8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1aec:	00a6a003 	adceq	sl, r6, r3
    1af0:	761c0008 	ldrvc	r0, [ip], -r8
    1af4:	20080038 	andcs	r0, r8, r8, lsr r0
    1af8:	f5000009 			; <UNDEFINED> instruction: 0xf5000009
    1afc:	19000007 	stmdbne	r0, {r0, r1, r2}
    1b00:	31015001 	tstcc	r1, r1
    1b04:	387c1800 	ldmdacc	ip!, {fp, ip}^
    1b08:	09310800 	ldmdbeq	r1!, {fp}
    1b0c:	01190000 	tsteq	r9, r0
    1b10:	00310150 	eorseq	r0, r1, r0, asr r1
    1b14:	01fe2500 	mvnseq	r2, r0, lsl #10
    1b18:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    1b1c:	00081106 	andeq	r1, r8, r6, lsl #2
    1b20:	00730500 	rsbseq	r0, r3, r0, lsl #10
    1b24:	08260000 	stmdaeq	r6!, {}	; <UNPREDICTABLE>
    1b28:	01000009 	tsteq	r0, r9
    1b2c:	00081118 	andeq	r1, r8, r8, lsl r1
    1b30:	09482600 	stmdbeq	r8, {r9, sl, sp}^
    1b34:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    1b38:	00000811 	andeq	r0, r0, r1, lsl r8
    1b3c:	0008da26 	andeq	sp, r8, r6, lsr #20
    1b40:	111a0100 	tstne	sl, r0, lsl #2
    1b44:	27000008 	strcs	r0, [r0, -r8]
    1b48:	00000981 	andeq	r0, r0, r1, lsl #19
    1b4c:	08111d01 	ldmdaeq	r1, {r0, r8, sl, fp, ip}
    1b50:	03050000 	movweq	r0, #20480	; 0x5000
    1b54:	20000000 	andcs	r0, r0, r0
    1b58:	0009b427 	andeq	fp, r9, r7, lsr #8
    1b5c:	111e0100 	tstne	lr, r0, lsl #2
    1b60:	05000008 	streq	r0, [r0, #-8]
    1b64:	00058803 	andeq	r8, r5, r3, lsl #16
    1b68:	08aa2720 	stmiaeq	sl!, {r5, r8, r9, sl, sp}
    1b6c:	1f010000 	svcne	0x00010000
    1b70:	00000811 	andeq	r0, r0, r1, lsl r8
    1b74:	058c0305 	streq	r0, [ip, #773]	; 0x305
    1b78:	9c272000 	stcls	0, cr2, [r7], #-0
    1b7c:	01000008 	tsteq	r0, r8
    1b80:	00087b20 	andeq	r7, r8, r0, lsr #22
    1b84:	e0030500 	and	r0, r3, r0, lsl #10
    1b88:	090800a3 	stmdbeq	r8, {r0, r1, r5, r7}
    1b8c:	00000073 	andeq	r0, r0, r3, ror r0
    1b90:	0009e327 	andeq	lr, r9, r7, lsr #6
    1b94:	91210100 	teqls	r1, r0, lsl #2
    1b98:	05000008 	streq	r0, [r0, #-8]
    1b9c:	00059003 	andeq	r9, r5, r3
    1ba0:	007a0520 	rsbseq	r0, sl, r0, lsr #10
    1ba4:	d0280000 	eorle	r0, r8, r0
    1ba8:	05000009 	streq	r0, [r0, #-9]
    1bac:	0008ac35 	andeq	sl, r8, r5, lsr ip
    1bb0:	00732900 	rsbseq	r2, r3, r0, lsl #18
    1bb4:	73290000 	teqvc	r9, #0
    1bb8:	00000000 	andeq	r0, r0, r0
    1bbc:	00023728 	andeq	r3, r2, r8, lsr #14
    1bc0:	be100500 	cfmul32lt	mvfx0, mvfx0, mvfx0
    1bc4:	29000008 	stmdbcs	r0, {r3}
    1bc8:	000002f5 	strdeq	r0, [r0], -r5
    1bcc:	2c28002a 	stccs	0, cr0, [r8], #-168	; 0xffffff58
    1bd0:	05000008 	streq	r0, [r0, #-8]
    1bd4:	0008cf33 	andeq	ip, r8, r3, lsr pc
    1bd8:	00732900 	rsbseq	r2, r3, r0, lsl #18
    1bdc:	2b000000 	blcs	1be4 <__RW_SIZE__+0x165c>
    1be0:	00000275 	andeq	r0, r0, r5, ror r2
    1be4:	132b1e05 	teqne	fp, #5, 28	; 0x50
    1be8:	05000008 	streq	r0, [r0, #-8]
    1bec:	087b2817 	ldmdaeq	fp!, {r0, r1, r2, r4, fp, sp}^
    1bf0:	0d050000 	stceq	0, cr0, [r5, #-0]
    1bf4:	000008ee 	andeq	r0, r0, lr, ror #17
    1bf8:	00007329 	andeq	r7, r0, r9, lsr #6
    1bfc:	ea2b0000 	b	ac1c04 <__RW_SIZE__+0xac167c>
    1c00:	05000003 	streq	r0, [r0, #-3]
    1c04:	01c42b22 	biceq	r2, r4, r2, lsr #22
    1c08:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
    1c0c:	0008b22b 	andeq	fp, r8, fp, lsr #4
    1c10:	2b340500 	blcs	d03018 <__RW_SIZE__+0xd02a90>
    1c14:	0000004d 	andeq	r0, r0, sp, asr #32
    1c18:	912c3a05 	teqls	ip, r5, lsl #20
    1c1c:	05000001 	streq	r0, [r0, #-1]
    1c20:	0000733c 	andeq	r7, r0, ip, lsr r3
    1c24:	01a02c00 	lsleq	r2, r0, #24
    1c28:	3d050000 	stccc	0, cr0, [r5, #-0]
    1c2c:	00000073 	andeq	r0, r0, r3, ror r0
    1c30:	0004b428 	andeq	fp, r4, r8, lsr #8
    1c34:	31260500 	teqcc	r6, r0, lsl #10
    1c38:	29000009 	stmdbcs	r0, {r0, r3}
    1c3c:	00000073 	andeq	r0, r0, r3, ror r0
    1c40:	099a2d00 	ldmibeq	sl, {r8, sl, fp, sp}
    1c44:	13050000 	movwne	r0, #20480	; 0x5000
    1c48:	00007329 	andeq	r7, r0, r9, lsr #6
    1c4c:	fb000000 	blx	1c56 <__RW_SIZE__+0x16ce>
    1c50:	04000000 	streq	r0, [r0], #-0
    1c54:	0007c800 	andeq	ip, r7, r0, lsl #16
    1c58:	d5010400 	strle	r0, [r1, #-1024]	; 0xfffffc00
    1c5c:	01000000 	mrseq	r0, (UNDEF: 0)
    1c60:	00000a03 	andeq	r0, r0, r3, lsl #20
    1c64:	00000096 	muleq	r0, r6, r0
    1c68:	08003a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, sp}
    1c6c:	00000044 	andeq	r0, r0, r4, asr #32
    1c70:	00000620 	andeq	r0, r0, r0, lsr #12
    1c74:	85060102 	strhi	r0, [r6, #-258]	; 0xfffffefe
    1c78:	02000001 	andeq	r0, r0, #1
    1c7c:	01830801 	orreq	r0, r3, r1, lsl #16
    1c80:	02020000 	andeq	r0, r2, #0
    1c84:	00002a05 	andeq	r2, r0, r5, lsl #20
    1c88:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1c8c:	000001e3 	andeq	r0, r0, r3, ror #3
    1c90:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    1c94:	02000000 	andeq	r0, r0, #0
    1c98:	01b20704 			; <UNDEFINED> instruction: 0x01b20704
    1c9c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1ca0:	00006705 	andeq	r6, r0, r5, lsl #14
    1ca4:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1ca8:	000001ad 	andeq	r0, r0, sp, lsr #3
    1cac:	69050403 	stmdbvs	r5, {r0, r1, sl}
    1cb0:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1cb4:	01b70704 			; <UNDEFINED> instruction: 0x01b70704
    1cb8:	04020000 	streq	r0, [r2], #-0
    1cbc:	00003407 	andeq	r3, r0, r7, lsl #8
    1cc0:	78040400 	stmdavc	r4, {sl}
    1cc4:	02000000 	andeq	r0, r0, #0
    1cc8:	018c0801 	orreq	r0, ip, r1, lsl #16
    1ccc:	0d050000 	stceq	0, cr0, [r5, #-0]
    1cd0:	0100000a 	tsteq	r0, sl
    1cd4:	00007203 	andeq	r7, r0, r3, lsl #4
    1cd8:	003a1c00 	eorseq	r1, sl, r0, lsl #24
    1cdc:	00004408 	andeq	r4, r0, r8, lsl #8
    1ce0:	e29c0100 	adds	r0, ip, #0, 2
    1ce4:	06000000 	streq	r0, [r0], -r0
    1ce8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cec:	005d0301 	subseq	r0, sp, r1, lsl #6
    1cf0:	03fd0000 	mvnseq	r0, #0
    1cf4:	13070000 	movwne	r0, #28672	; 0x7000
    1cf8:	0100000a 	tsteq	r0, sl
    1cfc:	00002c05 	andeq	r2, r0, r5, lsl #24
    1d00:	09ec0800 	stmibeq	ip!, {fp}^
    1d04:	06010000 	streq	r0, [r1], -r0
    1d08:	00000072 	andeq	r0, r0, r2, ror r0
    1d0c:	05940305 	ldreq	r0, [r4, #773]	; 0x305
    1d10:	f1092000 			; <UNDEFINED> instruction: 0xf1092000
    1d14:	01000009 	tsteq	r0, r9
    1d18:	00007208 	andeq	r7, r0, r8, lsl #4
    1d1c:	00044c00 	andeq	r4, r4, r0, lsl #24
    1d20:	09fa0900 	ldmibeq	sl!, {r8, fp}^
    1d24:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1d28:	00000072 	andeq	r0, r0, r2, ror r0
    1d2c:	0000045f 	andeq	r0, r0, pc, asr r4
    1d30:	01fe0a00 	mvnseq	r0, r0, lsl #20
    1d34:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1d38:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1d3c:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1d40:	13070000 	movwne	r0, #28672	; 0x7000
    1d44:	0100000a 	tsteq	r0, sl
    1d48:	00002c05 	andeq	r2, r0, r5, lsl #24
    1d4c:	127f0000 	rsbsne	r0, pc, #0
    1d50:	00040000 	andeq	r0, r4, r0
    1d54:	0000086d 	andeq	r0, r0, sp, ror #16
    1d58:	00d50104 	sbcseq	r0, r5, r4, lsl #2
    1d5c:	fb010000 	blx	41d66 <__RW_SIZE__+0x417de>
    1d60:	9600000c 	strls	r0, [r0], -ip
    1d64:	60000000 	andvs	r0, r0, r0
    1d68:	f208003a 	vqadd.s8	d0, d8, d26
    1d6c:	76000003 	strvc	r0, [r0], -r3
    1d70:	02000006 	andeq	r0, r0, #6
    1d74:	0000046e 	andeq	r0, r0, lr, ror #8
    1d78:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    1d7c:	03000001 	movweq	r0, #1
    1d80:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
    1d84:	049e0372 	ldreq	r0, [lr], #882	; 0x372
    1d88:	03740000 	cmneq	r4, #0
    1d8c:	00000612 	andeq	r0, r0, r2, lsl r6
    1d90:	07530375 			; <UNDEFINED> instruction: 0x07530375
    1d94:	03760000 	cmneq	r6, #0
    1d98:	00000770 	andeq	r0, r0, r0, ror r7
    1d9c:	0741037b 	smlsldxeq	r0, r1, fp, r3
    1da0:	037c0000 	cmneq	ip, #0
    1da4:	00000489 	andeq	r0, r0, r9, lsl #9
    1da8:	0719037e 			; <UNDEFINED> instruction: 0x0719037e
    1dac:	037f0000 	cmneq	pc, #0
    1db0:	00000608 	andeq	r0, r0, r8, lsl #12
    1db4:	062b0300 	strteq	r0, [fp], -r0, lsl #6
    1db8:	03010000 	movweq	r0, #4096	; 0x1000
    1dbc:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1dc0:	066b0302 	strbteq	r0, [fp], -r2, lsl #6
    1dc4:	03030000 	movweq	r0, #12288	; 0x3000
    1dc8:	00000449 	andeq	r0, r0, r9, asr #8
    1dcc:	04950304 	ldreq	r0, [r5], #772	; 0x304
    1dd0:	03050000 	movweq	r0, #20480	; 0x5000
    1dd4:	00000459 	andeq	r0, r0, r9, asr r4
    1dd8:	06e50306 	strbteq	r0, [r5], r6, lsl #6
    1ddc:	03070000 	movweq	r0, #28672	; 0x7000
    1de0:	00000578 	andeq	r0, r0, r8, ror r5
    1de4:	07a30308 	streq	r0, [r3, r8, lsl #6]!
    1de8:	03090000 	movweq	r0, #36864	; 0x9000
    1dec:	00000620 	andeq	r0, r0, r0, lsr #12
    1df0:	05df030a 	ldrbeq	r0, [pc, #778]	; 2102 <__RW_SIZE__+0x1b7a>
    1df4:	030b0000 	movweq	r0, #45056	; 0xb000
    1df8:	00000436 	andeq	r0, r0, r6, lsr r4
    1dfc:	0639030c 	ldrteq	r0, [r9], -ip, lsl #6
    1e00:	030d0000 	movweq	r0, #53248	; 0xd000
    1e04:	000004e9 	andeq	r0, r0, r9, ror #9
    1e08:	0790030e 	ldreq	r0, [r0, lr, lsl #6]
    1e0c:	030f0000 	movweq	r0, #61440	; 0xf000
    1e10:	000005ad 	andeq	r0, r0, sp, lsr #11
    1e14:	040c0310 	streq	r0, [ip], #-784	; 0xfffffcf0
    1e18:	03110000 	tsteq	r1, #0
    1e1c:	000007b3 			; <UNDEFINED> instruction: 0x000007b3
    1e20:	053e0312 	ldreq	r0, [lr, #-786]!	; 0xfffffcee
    1e24:	03130000 	tsteq	r3, #0
    1e28:	000003d5 	ldrdeq	r0, [r0], -r5
    1e2c:	05300314 	ldreq	r0, [r0, #-788]!	; 0xfffffcec
    1e30:	03150000 	tsteq	r5, #0
    1e34:	000003fe 	strdeq	r0, [r0], -lr
    1e38:	07630316 			; <UNDEFINED> instruction: 0x07630316
    1e3c:	03170000 	tsteq	r7, #0
    1e40:	000004c8 	andeq	r0, r0, r8, asr #9
    1e44:	06590318 			; <UNDEFINED> instruction: 0x06590318
    1e48:	03190000 	tsteq	r9, #0
    1e4c:	000006fa 	strdeq	r0, [r0], -sl
    1e50:	06d3031a 			; <UNDEFINED> instruction: 0x06d3031a
    1e54:	031b0000 	tsteq	fp, #0
    1e58:	00000732 	andeq	r0, r0, r2, lsr r7
    1e5c:	05d5031c 	ldrbeq	r0, [r5, #796]	; 0x31c
    1e60:	031d0000 	tsteq	sp, #0
    1e64:	0000042c 	andeq	r0, r0, ip, lsr #8
    1e68:	064c031e 			; <UNDEFINED> instruction: 0x064c031e
    1e6c:	031f0000 	tsteq	pc, #0
    1e70:	0000070c 	andeq	r0, r0, ip, lsl #14
    1e74:	05930320 	ldreq	r0, [r3, #800]	; 0x320
    1e78:	03210000 	teqeq	r1, #0
    1e7c:	0000041f 	andeq	r0, r0, pc, lsl r4
    1e80:	04df0322 	ldrbeq	r0, [pc], #802	; 1e88 <__RW_SIZE__+0x1900>
    1e84:	03230000 	teqeq	r3, #0
    1e88:	00000781 	andeq	r0, r0, r1, lsl #15
    1e8c:	06b30324 	ldrteq	r0, [r3], r4, lsr #6
    1e90:	03250000 	teqeq	r5, #0
    1e94:	0000055c 	andeq	r0, r0, ip, asr r5
    1e98:	07bf0326 	ldreq	r0, [pc, r6, lsr #6]!
    1e9c:	03270000 	teqeq	r7, #0
    1ea0:	00000464 	andeq	r0, r0, r4, ror #8
    1ea4:	07dc0328 	ldrbeq	r0, [ip, r8, lsr #6]
    1ea8:	03290000 	teqeq	r9, #0
    1eac:	000005f9 	strdeq	r0, [r0], -r9
    1eb0:	5204002a 	andpl	r0, r4, #42	; 0x2a
    1eb4:	03000005 	movweq	r0, #5
    1eb8:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    1ebc:	01050000 	mrseq	r0, (UNDEF: 5)
    1ec0:	00018506 	andeq	r8, r1, r6, lsl #10
    1ec4:	03360600 	teqeq	r6, #0, 12
    1ec8:	2a040000 	bcs	101ed0 <__RW_SIZE__+0x101948>
    1ecc:	00000182 	andeq	r0, r0, r2, lsl #3
    1ed0:	83080105 	movwhi	r0, #33029	; 0x8105
    1ed4:	05000001 	streq	r0, [r0, #-1]
    1ed8:	002a0502 	eoreq	r0, sl, r2, lsl #10
    1edc:	93060000 	movwls	r0, #24576	; 0x6000
    1ee0:	04000003 	streq	r0, [r0], #-3
    1ee4:	00019b36 	andeq	r9, r1, r6, lsr fp
    1ee8:	07020500 	streq	r0, [r2, -r0, lsl #10]
    1eec:	000001e3 	andeq	r0, r0, r3, ror #3
    1ef0:	6c050405 	cfstrsvs	mvf0, [r5], {5}
    1ef4:	06000000 	streq	r0, [r0], -r0
    1ef8:	000001d1 	ldrdeq	r0, [r0], -r1
    1efc:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    1f00:	04050000 	streq	r0, [r5], #-0
    1f04:	0001b207 	andeq	fp, r1, r7, lsl #4
    1f08:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    1f0c:	00000067 	andeq	r0, r0, r7, rrx
    1f10:	ad070805 	stcge	8, cr0, [r7, #-20]	; 0xffffffec
    1f14:	07000001 	streq	r0, [r0, -r1]
    1f18:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1f1c:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    1f20:	0001b707 	andeq	fp, r1, r7, lsl #14
    1f24:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    1f28:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    1f2c:	c3090000 	movwgt	r0, #36864	; 0x9000
    1f30:	02000004 	andeq	r0, r0, #4
    1f34:	00029c86 	andeq	r9, r2, r6, lsl #25
    1f38:	74090000 	strvc	r0, [r9], #-0
    1f3c:	02000006 	andeq	r0, r0, #6
    1f40:	0002a187 	andeq	sl, r2, r7, lsl #3
    1f44:	7c092000 	stcvc	0, cr2, [r9], {-0}
    1f48:	02000007 	andeq	r0, r0, #7
    1f4c:	0002b188 	andeq	fp, r2, r8, lsl #3
    1f50:	d6098000 	strle	r8, [r9], -r0
    1f54:	02000004 	andeq	r0, r0, #4
    1f58:	0002a189 	andeq	sl, r2, r9, lsl #3
    1f5c:	ae0aa000 	cdpge	0, 0, cr10, cr10, cr0, {0}
    1f60:	02000007 	andeq	r0, r0, #7
    1f64:	0002b68a 	andeq	fp, r2, sl, lsl #13
    1f68:	0a010000 	beq	41f70 <__RW_SIZE__+0x419e8>
    1f6c:	0000067e 	andeq	r0, r0, lr, ror r6
    1f70:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    1f74:	01200000 	teqeq	r0, r0
    1f78:	0006340a 	andeq	r3, r6, sl, lsl #8
    1f7c:	bb8c0200 	bllt	fe302784 <MSP_BASE+0xde2fd784>
    1f80:	80000002 	andhi	r0, r0, r2
    1f84:	06880a01 	streq	r0, [r8], r1, lsl #20
    1f88:	8d020000 	stchi	0, cr0, [r2, #-0]
    1f8c:	000002a1 	andeq	r0, r0, r1, lsr #5
    1f90:	8b0a01a0 	blhi	282618 <__RW_SIZE__+0x282090>
    1f94:	02000007 	andeq	r0, r0, #7
    1f98:	0002c08e 	andeq	ip, r2, lr, lsl #1
    1f9c:	0a020000 	beq	81fa4 <__RW_SIZE__+0x81a1c>
    1fa0:	00000692 	muleq	r0, r2, r6
    1fa4:	02c58f02 	sbceq	r8, r5, #2, 30
    1fa8:	02200000 	eoreq	r0, r0, #0
    1fac:	0050490b 	subseq	r4, r0, fp, lsl #18
    1fb0:	02e59002 	rsceq	r9, r5, #2
    1fb4:	03000000 	movweq	r0, #0
    1fb8:	00069c0a 	andeq	r9, r6, sl, lsl #24
    1fbc:	ea910200 	b	fe4427c4 <MSP_BASE+0xde43d7c4>
    1fc0:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    1fc4:	06660a03 	strbteq	r0, [r6], -r3, lsl #20
    1fc8:	92020000 	andls	r0, r2, #0
    1fcc:	000002fb 	strdeq	r0, [r0], -fp
    1fd0:	0c000e00 	stceq	14, cr0, [r0], {-0}
    1fd4:	000001a9 	andeq	r0, r0, r9, lsr #3
    1fd8:	00000295 	muleq	r0, r5, r2
    1fdc:	0002950d 	andeq	r9, r2, sp, lsl #10
    1fe0:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    1fe4:	00340704 	eorseq	r0, r4, r4, lsl #14
    1fe8:	850e0000 	strhi	r0, [lr, #-0]
    1fec:	0c000002 	stceq	0, cr0, [r0], {2}
    1ff0:	000001a9 	andeq	r0, r0, r9, lsr #3
    1ff4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1ff8:	0002950d 	andeq	r9, r2, sp, lsl #10
    1ffc:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    2000:	00000285 	andeq	r0, r0, r5, lsl #5
    2004:	0002850e 	andeq	r8, r2, lr, lsl #10
    2008:	02850e00 	addeq	r0, r5, #0, 28
    200c:	850e0000 	strhi	r0, [lr, #-0]
    2010:	0c000002 	stceq	0, cr0, [r0], {2}
    2014:	000001a9 	andeq	r0, r0, r9, lsr #3
    2018:	000002d5 	ldrdeq	r0, [r0], -r5
    201c:	0002950d 	andeq	r9, r2, sp, lsl #10
    2020:	0c003700 	stceq	7, cr3, [r0], {-0}
    2024:	00000177 	andeq	r0, r0, r7, ror r1
    2028:	000002e5 	andeq	r0, r0, r5, ror #5
    202c:	0002950d 	andeq	r9, r2, sp, lsl #10
    2030:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    2034:	000002d5 	ldrdeq	r0, [r0], -r5
    2038:	0001a90c 	andeq	sl, r1, ip, lsl #18
    203c:	0002fb00 	andeq	pc, r2, r0, lsl #22
    2040:	02950f00 	addseq	r0, r5, #0, 30
    2044:	02830000 	addeq	r0, r3, #0
    2048:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    204c:	f0060000 			; <UNDEFINED> instruction: 0xf0060000
    2050:	02000006 	andeq	r0, r0, #6
    2054:	0001d793 	muleq	r1, r3, r7
    2058:	02741000 	rsbseq	r1, r4, #0
    205c:	0003f89b 	muleq	r3, fp, r8
    2060:	08960900 	ldmeq	r6, {r8, fp}
    2064:	9d020000 	stcls	0, cr0, [r2, #-0]
    2068:	000003f8 	strdeq	r0, [r0], -r8
    206c:	08d00900 	ldmeq	r0, {r8, fp}^
    2070:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    2074:	000002fb 	strdeq	r0, [r0], -fp
    2078:	09680904 	stmdbeq	r8!, {r2, r8, fp}^
    207c:	9f020000 	svcls	0x00020000
    2080:	000002fb 	strdeq	r0, [r0], -fp
    2084:	09120908 	ldmdbeq	r2, {r3, r8, fp}
    2088:	a0020000 	andge	r0, r2, r0
    208c:	000002fb 	strdeq	r0, [r0], -fp
    2090:	4353110c 	cmpmi	r3, #12, 2
    2094:	a1020052 	qaddge	r0, r2, r2
    2098:	000002fb 	strdeq	r0, [r0], -fp
    209c:	43431110 	movtmi	r1, #12560	; 0x3110
    20a0:	a2020052 	andge	r0, r2, #82	; 0x52
    20a4:	000002fb 	strdeq	r0, [r0], -fp
    20a8:	48531114 	ldmdami	r3, {r2, r4, r8, ip}^
    20ac:	a3020050 	movwge	r0, #8272	; 0x2050
    20b0:	0000040d 	andeq	r0, r0, sp, lsl #8
    20b4:	093c0918 	ldmdbeq	ip!, {r3, r4, r8, fp}
    20b8:	a4020000 	strge	r0, [r2], #-0
    20bc:	000002fb 	strdeq	r0, [r0], -fp
    20c0:	08f50924 	ldmeq	r5!, {r2, r5, r8, fp}^
    20c4:	a5020000 	strge	r0, [r2, #-0]
    20c8:	000002fb 	strdeq	r0, [r0], -fp
    20cc:	09770928 	ldmdbeq	r7!, {r3, r5, r8, fp}^
    20d0:	a6020000 	strge	r0, [r2], -r0
    20d4:	000002fb 	strdeq	r0, [r0], -fp
    20d8:	0972092c 	ldmdbeq	r2!, {r2, r3, r5, r8, fp}^
    20dc:	a7020000 	strge	r0, [r2, -r0]
    20e0:	000002fb 	strdeq	r0, [r0], -fp
    20e4:	09420930 	stmdbeq	r2, {r4, r5, r8, fp}^
    20e8:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    20ec:	000002fb 	strdeq	r0, [r0], -fp
    20f0:	08d50934 	ldmeq	r5, {r2, r4, r5, r8, fp}^
    20f4:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    20f8:	000002fb 	strdeq	r0, [r0], -fp
    20fc:	09cb0938 	stmibeq	fp, {r3, r4, r5, r8, fp}^
    2100:	aa020000 	bge	82108 <__RW_SIZE__+0x81b80>
    2104:	000002fb 	strdeq	r0, [r0], -fp
    2108:	4650113c 			; <UNDEFINED> instruction: 0x4650113c
    210c:	ab020052 	blge	8225c <__RW_SIZE__+0x81cd4>
    2110:	00000422 	andeq	r0, r0, r2, lsr #8
    2114:	46441140 	strbmi	r1, [r4], -r0, asr #2
    2118:	ac020052 	stcge	0, cr0, [r2], {82}	; 0x52
    211c:	000003f8 	strdeq	r0, [r0], -r8
    2120:	44411148 	strbmi	r1, [r1], #-328	; 0xfffffeb8
    2124:	ad020052 	stcge	0, cr0, [r2, #-328]	; 0xfffffeb8
    2128:	000003f8 	strdeq	r0, [r0], -r8
    212c:	097c094c 	ldmdbeq	ip!, {r2, r3, r6, r8, fp}^
    2130:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    2134:	0000043c 	andeq	r0, r0, ip, lsr r4
    2138:	096d0950 	stmdbeq	sp!, {r4, r6, r8, fp}^
    213c:	af020000 	svcge	0x00020000
    2140:	00000456 	andeq	r0, r0, r6, asr r4
    2144:	fb120060 	blx	4822ce <__RW_SIZE__+0x481d46>
    2148:	0c000002 	stceq	0, cr0, [r0], {2}
    214c:	00000177 	andeq	r0, r0, r7, ror r1
    2150:	0000040d 	andeq	r0, r0, sp, lsl #8
    2154:	0002950d 	andeq	r9, r2, sp, lsl #10
    2158:	0e000b00 	vmlaeq.f64	d0, d0, d0
    215c:	000003fd 	strdeq	r0, [r0], -sp
    2160:	0001a90c 	andeq	sl, r1, ip, lsl #18
    2164:	00042200 	andeq	r2, r4, r0, lsl #4
    2168:	02950d00 	addseq	r0, r5, #0, 26
    216c:	00010000 	andeq	r0, r1, r0
    2170:	00042712 	andeq	r2, r4, r2, lsl r7
    2174:	04120e00 	ldreq	r0, [r2], #-3584	; 0xfffff200
    2178:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    217c:	3c000001 	stccc	0, cr0, [r0], {1}
    2180:	0d000004 	stceq	0, cr0, [r0, #-16]
    2184:	00000295 	muleq	r0, r5, r2
    2188:	41120003 	tstmi	r2, r3
    218c:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    2190:	0000042c 	andeq	r0, r0, ip, lsr #8
    2194:	0001a90c 	andeq	sl, r1, ip, lsl #18
    2198:	00045600 	andeq	r5, r4, r0, lsl #12
    219c:	02950d00 	addseq	r0, r5, #0, 26
    21a0:	00040000 	andeq	r0, r4, r0
    21a4:	00045b12 	andeq	r5, r4, r2, lsl fp
    21a8:	04460e00 	strbeq	r0, [r6], #-3584	; 0xfffff200
    21ac:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
    21b0:	02000009 	andeq	r0, r0, #9
    21b4:	00030bb0 			; <UNDEFINED> instruction: 0x00030bb0
    21b8:	01900e00 	orrseq	r0, r0, r0, lsl #28
    21bc:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    21c0:	c7037703 	strgt	r7, [r3, -r3, lsl #14]
    21c4:	14000004 	strne	r0, [r0], #-4
    21c8:	00524d49 	subseq	r4, r2, r9, asr #26
    21cc:	fb037903 	blx	e05e2 <__RW_SIZE__+0xe005a>
    21d0:	00000002 	andeq	r0, r0, r2
    21d4:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    21d8:	037a0300 	cmneq	sl, #0, 6
    21dc:	000002fb 	strdeq	r0, [r0], -fp
    21e0:	06e01504 	strbteq	r1, [r0], r4, lsl #10
    21e4:	7b030000 	blvc	c21ec <__RW_SIZE__+0xc1c64>
    21e8:	0002fb03 	andeq	pc, r2, r3, lsl #22
    21ec:	3c150800 	ldccc	8, cr0, [r5], {-0}
    21f0:	03000007 	movweq	r0, #7
    21f4:	02fb037c 	rscseq	r0, fp, #124, 6	; 0xf0000001
    21f8:	150c0000 	strne	r0, [ip, #-0]
    21fc:	0000072c 	andeq	r0, r0, ip, lsr #14
    2200:	fb037d03 	blx	e1616 <__RW_SIZE__+0xe108e>
    2204:	10000002 	andne	r0, r0, r2
    2208:	00525014 	subseq	r5, r2, r4, lsl r0
    220c:	fb037e03 	blx	e1a22 <__RW_SIZE__+0xe149a>
    2210:	14000002 	strne	r0, [r0], #-2
    2214:	06a60400 	strteq	r0, [r6], r0, lsl #8
    2218:	7f030000 	svcvc	0x00030000
    221c:	00047003 	andeq	r7, r4, r3
    2220:	03501300 	cmpeq	r0, #0, 6
    2224:	06e404a2 	strbteq	r0, [r4], r2, lsr #9
    2228:	43140000 	tstmi	r4, #0
    222c:	03003152 	movweq	r3, #338	; 0x152
    2230:	046b04a4 	strbteq	r0, [fp], #-1188	; 0xfffffb5c
    2234:	15000000 	strne	r0, [r0, #-0]
    2238:	00000674 	andeq	r0, r0, r4, ror r6
    223c:	9004a503 	andls	sl, r4, r3, lsl #10
    2240:	02000001 	andeq	r0, r0, #1
    2244:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    2248:	04a60300 	strteq	r0, [r6], #768	; 0x300
    224c:	0000046b 	andeq	r0, r0, fp, ror #8
    2250:	0d0a1504 	cfstr32eq	mvfx1, [sl, #-16]
    2254:	a7030000 	strge	r0, [r3, -r0]
    2258:	00019004 	andeq	r9, r1, r4
    225c:	d9150600 	ldmdble	r5, {r9, sl}
    2260:	0300000d 	movweq	r0, #13
    2264:	046b04a8 	strbteq	r0, [fp], #-1192	; 0xfffffb58
    2268:	15080000 	strne	r0, [r8, #-0]
    226c:	0000067e 	andeq	r0, r0, lr, ror r6
    2270:	9004a903 	andls	sl, r4, r3, lsl #18
    2274:	0a000001 	beq	2280 <__RW_SIZE__+0x1cf8>
    2278:	000a2c15 	andeq	r2, sl, r5, lsl ip
    227c:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    2280:	0000046b 	andeq	r0, r0, fp, ror #8
    2284:	0688150c 	streq	r1, [r8], ip, lsl #10
    2288:	ab030000 	blge	c2290 <__RW_SIZE__+0xc1d08>
    228c:	00019004 	andeq	r9, r1, r4
    2290:	53140e00 	tstpl	r4, #0, 28
    2294:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    2298:	00046b04 	andeq	r6, r4, r4, lsl #22
    229c:	92151000 	andsls	r1, r5, #0
    22a0:	03000006 	movweq	r0, #6
    22a4:	019004ad 	orrseq	r0, r0, sp, lsr #9
    22a8:	14120000 	ldrne	r0, [r2], #-0
    22ac:	00524745 	subseq	r4, r2, r5, asr #14
    22b0:	6b04ae03 	blvs	12dac4 <__RW_SIZE__+0x12d53c>
    22b4:	14000004 	strne	r0, [r0], #-4
    22b8:	00069c15 	andeq	r9, r6, r5, lsl ip
    22bc:	04af0300 	strteq	r0, [pc], #768	; 22c4 <__RW_SIZE__+0x1d3c>
    22c0:	00000190 	muleq	r0, r0, r1
    22c4:	0ad71516 	beq	ff5c7724 <MSP_BASE+0xdf5c2724>
    22c8:	b0030000 	andlt	r0, r3, r0
    22cc:	00046b04 	andeq	r6, r4, r4, lsl #22
    22d0:	14151800 	ldrne	r1, [r5], #-2048	; 0xfffff800
    22d4:	0300000d 	movweq	r0, #13
    22d8:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    22dc:	151a0000 	ldrne	r0, [sl, #-0]
    22e0:	00000add 	ldrdeq	r0, [r0], -sp
    22e4:	6b04b203 	blvs	12eaf8 <__RW_SIZE__+0x12e570>
    22e8:	1c000004 	stcne	0, cr0, [r0], {4}
    22ec:	000d9f15 	andeq	r9, sp, r5, lsl pc
    22f0:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    22f4:	00000190 	muleq	r0, r0, r1
    22f8:	0b9b151e 	bleq	fe6c7778 <MSP_BASE+0xde6c2778>
    22fc:	b4030000 	strlt	r0, [r3], #-0
    2300:	00046b04 	andeq	r6, r4, r4, lsl #22
    2304:	47152000 	ldrmi	r2, [r5, -r0]
    2308:	0300000e 	movweq	r0, #14
    230c:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    2310:	14220000 	strtne	r0, [r2], #-0
    2314:	00544e43 	subseq	r4, r4, r3, asr #28
    2318:	6b04b603 	blvs	12fb2c <__RW_SIZE__+0x12f5a4>
    231c:	24000004 	strcs	r0, [r0], #-4
    2320:	000d3715 	andeq	r3, sp, r5, lsl r7
    2324:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    2328:	00000190 	muleq	r0, r0, r1
    232c:	53501426 	cmppl	r0, #637534208	; 0x26000000
    2330:	b8030043 	stmdalt	r3, {r0, r1, r6}
    2334:	00046b04 	andeq	r6, r4, r4, lsl #22
    2338:	18152800 	ldmdane	r5, {fp, sp}
    233c:	0300000b 	movweq	r0, #11
    2340:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    2344:	142a0000 	strtne	r0, [sl], #-0
    2348:	00525241 	subseq	r5, r2, r1, asr #4
    234c:	6b04ba03 	blvs	130b60 <__RW_SIZE__+0x1305d8>
    2350:	2c000004 	stccs	0, cr0, [r0], {4}
    2354:	000b2315 	andeq	r2, fp, r5, lsl r3
    2358:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    235c:	00000190 	muleq	r0, r0, r1
    2360:	4352142e 	cmpmi	r2, #771751936	; 0x2e000000
    2364:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    2368:	00046b04 	andeq	r6, r4, r4, lsl #22
    236c:	2e153000 	cdpcs	0, 1, cr3, cr5, cr0, {0}
    2370:	0300000b 	movweq	r0, #11
    2374:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    2378:	15320000 	ldrne	r0, [r2, #-0]!
    237c:	00000e51 	andeq	r0, r0, r1, asr lr
    2380:	6b04be03 	blvs	131b94 <__RW_SIZE__+0x13160c>
    2384:	34000004 	strcc	r0, [r0], #-4
    2388:	000b3915 	andeq	r3, fp, r5, lsl r9
    238c:	04bf0300 	ldrteq	r0, [pc], #768	; 2394 <__RW_SIZE__+0x1e0c>
    2390:	00000190 	muleq	r0, r0, r1
    2394:	0aa71536 	beq	fe9c7874 <MSP_BASE+0xde9c2874>
    2398:	c0030000 	andgt	r0, r3, r0
    239c:	00046b04 	andeq	r6, r4, r4, lsl #22
    23a0:	44153800 	ldrmi	r3, [r5], #-2048	; 0xfffff800
    23a4:	0300000b 	movweq	r0, #11
    23a8:	019004c1 	orrseq	r0, r0, r1, asr #9
    23ac:	153a0000 	ldrne	r0, [sl, #-0]!
    23b0:	00000e56 	andeq	r0, r0, r6, asr lr
    23b4:	6b04c203 	blvs	132bc8 <__RW_SIZE__+0x132640>
    23b8:	3c000004 	stccc	0, cr0, [r0], {4}
    23bc:	000b4f15 	andeq	r4, fp, r5, lsl pc
    23c0:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    23c4:	00000190 	muleq	r0, r0, r1
    23c8:	0e5b153e 	mrceq	5, 2, r1, cr11, cr14, {1}
    23cc:	c4030000 	strgt	r0, [r3], #-0
    23d0:	00046b04 	andeq	r6, r4, r4, lsl #22
    23d4:	60154000 	andsvs	r4, r5, r0
    23d8:	0300000e 	movweq	r0, #14
    23dc:	019004c5 	orrseq	r0, r0, r5, asr #9
    23e0:	15420000 	strbne	r0, [r2, #-0]
    23e4:	00000ad2 	ldrdeq	r0, [r0], -r2
    23e8:	6b04c603 	blvs	133bfc <__RW_SIZE__+0x133674>
    23ec:	44000004 	strmi	r0, [r0], #-4
    23f0:	000b6715 	andeq	r6, fp, r5, lsl r7
    23f4:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    23f8:	00000190 	muleq	r0, r0, r1
    23fc:	43441446 	movtmi	r1, #17478	; 0x4446
    2400:	c8030052 	stmdagt	r3, {r1, r4, r6}
    2404:	00046b04 	andeq	r6, r4, r4, lsl #22
    2408:	72154800 	andsvc	r4, r5, #0, 16
    240c:	0300000b 	movweq	r0, #11
    2410:	019004c9 	orrseq	r0, r0, r9, asr #9
    2414:	154a0000 	strbne	r0, [sl, #-0]
    2418:	00000e02 	andeq	r0, r0, r2, lsl #28
    241c:	6b04ca03 	blvs	134c30 <__RW_SIZE__+0x1346a8>
    2420:	4c000004 	stcmi	0, cr0, [r0], {4}
    2424:	000b7d15 	andeq	r7, fp, r5, lsl sp
    2428:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    242c:	00000190 	muleq	r0, r0, r1
    2430:	7c04004e 	stcvc	0, cr0, [r4], {78}	; 0x4e
    2434:	0300000a 	movweq	r0, #10
    2438:	04d304cc 	ldrbeq	r0, [r3], #1228	; 0x4cc
    243c:	1c130000 	ldcne	0, cr0, [r3], {-0}
    2440:	ae04d203 	cdpge	2, 0, cr13, cr4, cr3, {0}
    2444:	14000007 	strne	r0, [r0], #-7
    2448:	03005253 	movweq	r5, #595	; 0x253
    244c:	046b04d4 	strbteq	r0, [fp], #-1236	; 0xfffffb2c
    2450:	15000000 	strne	r0, [r0, #-0]
    2454:	00000674 	andeq	r0, r0, r4, ror r6
    2458:	9004d503 	andls	sp, r4, r3, lsl #10
    245c:	02000001 	andeq	r0, r0, #1
    2460:	00524414 	subseq	r4, r2, r4, lsl r4
    2464:	6b04d603 	blvs	137c78 <__RW_SIZE__+0x1376f0>
    2468:	04000004 	streq	r0, [r0], #-4
    246c:	000d0a15 	andeq	r0, sp, r5, lsl sl
    2470:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    2474:	00000190 	muleq	r0, r0, r1
    2478:	52421406 	subpl	r1, r2, #100663296	; 0x6000000
    247c:	d8030052 	stmdale	r3, {r1, r4, r6}
    2480:	00046b04 	andeq	r6, r4, r4, lsl #22
    2484:	7e150800 	cdpvc	8, 1, cr0, cr5, cr0, {0}
    2488:	03000006 	movweq	r0, #6
    248c:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    2490:	140a0000 	strne	r0, [sl], #-0
    2494:	00315243 	eorseq	r5, r1, r3, asr #4
    2498:	6b04da03 	blvs	138cac <__RW_SIZE__+0x138724>
    249c:	0c000004 	stceq	0, cr0, [r0], {4}
    24a0:	00068815 	andeq	r8, r6, r5, lsl r8
    24a4:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    24a8:	00000190 	muleq	r0, r0, r1
    24ac:	5243140e 	subpl	r1, r3, #234881024	; 0xe000000
    24b0:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    24b4:	00046b04 	andeq	r6, r4, r4, lsl #22
    24b8:	92151000 	andsls	r1, r5, #0
    24bc:	03000006 	movweq	r0, #6
    24c0:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    24c4:	14120000 	ldrne	r0, [r2], #-0
    24c8:	00335243 	eorseq	r5, r3, r3, asr #4
    24cc:	6b04de03 	blvs	139ce0 <__RW_SIZE__+0x139758>
    24d0:	14000004 	strne	r0, [r0], #-4
    24d4:	00069c15 	andeq	r9, r6, r5, lsl ip
    24d8:	04df0300 	ldrbeq	r0, [pc], #768	; 24e0 <__RW_SIZE__+0x1f58>
    24dc:	00000190 	muleq	r0, r0, r1
    24e0:	0af31516 	beq	ffcc7940 <MSP_BASE+0xdfcc2940>
    24e4:	e0030000 	and	r0, r3, r0
    24e8:	00046b04 	andeq	r6, r4, r4, lsl #22
    24ec:	14151800 	ldrne	r1, [r5], #-2048	; 0xfffff800
    24f0:	0300000d 	movweq	r0, #13
    24f4:	019004e1 	orrseq	r0, r0, r1, ror #9
    24f8:	001a0000 	andseq	r0, sl, r0
    24fc:	000c5d04 	andeq	r5, ip, r4, lsl #26
    2500:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    2504:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2508:	07c00416 	bfieq	r0, r6, (invalid: 8:0)
    250c:	01050000 	mrseq	r0, (UNDEF: 5)
    2510:	00018c08 	andeq	r8, r1, r8, lsl #24
    2514:	cd041600 	stcgt	6, cr1, [r4, #-0]
    2518:	12000007 	andne	r0, r0, #7
    251c:	000007c0 	andeq	r0, r0, r0, asr #15
    2520:	0005c017 	andeq	ip, r5, r7, lsl r0
    2524:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    2528:	0007ec03 	andeq	lr, r7, r3, lsl #24
    252c:	046e1800 	strbteq	r1, [lr], #-2048	; 0xfffff800
    2530:	13020000 	movwne	r0, #8192	; 0x2000
    2534:	00016406 	andeq	r6, r1, r6, lsl #8
    2538:	84190000 	ldrhi	r0, [r9], #-0
    253c:	0100000d 	tsteq	r0, sp
    2540:	003a6025 	eorseq	r6, sl, r5, lsr #32
    2544:	00003808 	andeq	r3, r0, r8, lsl #16
    2548:	4b9c0100 	blmi	fe702950 <MSP_BASE+0xde6fd950>
    254c:	1a000008 	bne	2574 <__RW_SIZE__+0x1fec>
    2550:	00000f20 	andeq	r0, r0, r0, lsr #30
    2554:	07c72501 	strbeq	r2, [r7, r1, lsl #10]
    2558:	04720000 	ldrbteq	r0, [r2], #-0
    255c:	731b0000 	tstvc	fp, #0
    2560:	25010070 	strcs	r0, [r1, #-112]	; 0xffffff90
    2564:	0000084b 	andeq	r0, r0, fp, asr #16
    2568:	0000049e 	muleq	r0, lr, r4
    256c:	0100691c 	tsteq	r0, ip, lsl r9
    2570:	0001c927 	andeq	ip, r1, r7, lsr #18
    2574:	0004ca00 	andeq	ip, r4, r0, lsl #20
    2578:	3a8a1d00 	bcc	fe289980 <MSP_BASE+0xde284980>
    257c:	12740800 	rsbsne	r0, r4, #0, 16
    2580:	011e0000 	tsteq	lr, r0
    2584:	7f740252 	svcvc	0x00740252
    2588:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    258c:	011e0076 	tsteq	lr, r6, ror r0
    2590:	dc030550 	cfstr32le	mvfx0, [r3], {80}	; 0x50
    2594:	000800a7 	andeq	r0, r8, r7, lsr #1
    2598:	d0041600 	andle	r1, r4, r0, lsl #12
    259c:	1f000001 	svcne	0x00000001
    25a0:	00000dcd 	andeq	r0, r0, sp, asr #27
    25a4:	3a981c01 	bcc	fe6095b0 <MSP_BASE+0xde6045b0>
    25a8:	00320800 	eorseq	r0, r2, r0, lsl #16
    25ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    25b0:	00000891 	muleq	r0, r1, r8
    25b4:	003ab420 	eorseq	fp, sl, r0, lsr #8
    25b8:	00127408 	andseq	r7, r2, r8, lsl #8
    25bc:	00087d00 	andeq	r7, r8, r0, lsl #26
    25c0:	50011e00 	andpl	r1, r1, r0, lsl #28
    25c4:	a7f00305 	ldrbge	r0, [r0, r5, lsl #6]!
    25c8:	1d000800 	stcne	8, cr0, [r0, #-0]
    25cc:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
    25d0:	00001274 	andeq	r1, r0, r4, ror r2
    25d4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    25d8:	00a80803 	adceq	r0, r8, r3, lsl #16
    25dc:	1f000008 	svcne	0x00000008
    25e0:	00000a20 	andeq	r0, r0, r0, lsr #20
    25e4:	3acc4801 	bcc	ff3145f0 <MSP_BASE+0xdf30f5f0>
    25e8:	00100800 	andseq	r0, r0, r0, lsl #16
    25ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    25f0:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    25f4:	003ada1d 	eorseq	sp, sl, sp, lsl sl
    25f8:	00127408 	andseq	r7, r2, r8, lsl #8
    25fc:	50011e00 	andpl	r1, r1, r0, lsl #28
    2600:	a81c0305 	ldmdage	ip, {r0, r2, r8, r9}
    2604:	00000800 	andeq	r0, r0, r0, lsl #16
    2608:	000a9a21 	andeq	r9, sl, r1, lsr #20
    260c:	012f0100 	teqeq	pc, r0, lsl #2
    2610:	000008e7 	andeq	r0, r0, r7, ror #17
    2614:	70736d22 	rsbsvc	r6, r3, r2, lsr #26
    2618:	4b2f0100 	blmi	bc2a20 <__RW_SIZE__+0xbc2498>
    261c:	22000008 	andcs	r0, r0, #8
    2620:	0100726c 	tsteq	r0, ip, ror #4
    2624:	0001d02f 	andeq	sp, r1, pc, lsr #32
    2628:	73702200 	cmnvc	r0, #0, 4
    262c:	2f010070 	svccs	0x00010070
    2630:	0000084b 	andeq	r0, r0, fp, asr #16
    2634:	0c4b1f00 	mcrreq	15, 0, r1, fp, cr0
    2638:	55010000 	strpl	r0, [r1, #-0]
    263c:	08003adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip, sp}
    2640:	0000012a 	andeq	r0, r0, sl, lsr #2
    2644:	0ad49c01 	beq	ff529650 <MSP_BASE+0xdf524650>
    2648:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    264c:	01007073 	tsteq	r0, r3, ror r0
    2650:	00084b55 	andeq	r4, r8, r5, asr fp
    2654:	00051700 	andeq	r1, r5, r0, lsl #14
    2658:	726c1b00 	rsbvc	r1, ip, #0, 22
    265c:	d0550100 	subsle	r0, r5, r0, lsl #2
    2660:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    2664:	1b000005 	blne	2680 <__RW_SIZE__+0x20f8>
    2668:	00707370 	rsbseq	r7, r0, r0, ror r3
    266c:	084b5501 	stmdaeq	fp, {r0, r8, sl, ip, lr}^
    2670:	056c0000 	strbeq	r0, [ip, #-0]!
    2674:	ba230000 	blt	8c267c <__RW_SIZE__+0x8c20f4>
    2678:	f0000008 			; <UNDEFINED> instruction: 0xf0000008
    267c:	1008003a 	andne	r0, r8, sl, lsr r0
    2680:	01000001 	tsteq	r0, r1
    2684:	000a4d59 	andeq	r4, sl, r9, asr sp
    2688:	08db2400 	ldmeq	fp, {sl, sp}^
    268c:	56010000 	strpl	r0, [r1], -r0
    2690:	0008d124 	andeq	sp, r8, r4, lsr #2
    2694:	25550100 	ldrbcs	r0, [r5, #-256]	; 0xffffff00
    2698:	000008c6 	andeq	r0, r0, r6, asr #17
    269c:	0000058a 	andeq	r0, r0, sl, lsl #11
    26a0:	003afe20 	eorseq	pc, sl, r0, lsr #28
    26a4:	00127408 	andseq	r7, r2, r8, lsl #8
    26a8:	00096f00 	andeq	r6, r9, r0, lsl #30
    26ac:	51011e00 	tstpl	r1, r0, lsl #28
    26b0:	1e007502 	cfsh32ne	mvfx7, mvfx0, #2
    26b4:	03055001 	movweq	r5, #20481	; 0x5001
    26b8:	0800a834 	stmdaeq	r0, {r2, r4, r5, fp, sp, pc}
    26bc:	3b0c2000 	blcc	30a6c4 <__RW_SIZE__+0x30a13c>
    26c0:	12740800 	rsbsne	r0, r4, #0, 16
    26c4:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
    26c8:	011e0000 	tsteq	lr, r0
    26cc:	00740251 	rsbseq	r0, r4, r1, asr r2
    26d0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    26d4:	00a84c03 	adceq	r4, r8, r3, lsl #24
    26d8:	1a200008 	bne	802700 <__RW_SIZE__+0x802178>
    26dc:	7408003b 	strvc	r0, [r8], #-59	; 0xffffffc5
    26e0:	a9000012 	stmdbge	r0, {r1, r4}
    26e4:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    26e8:	76025101 	strvc	r5, [r2], -r1, lsl #2
    26ec:	50011e00 	andpl	r1, r1, r0, lsl #28
    26f0:	a8580305 	ldmdage	r8, {r0, r2, r8, r9}^
    26f4:	20000800 	andcs	r0, r0, r0, lsl #16
    26f8:	08003b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp, ip, sp}
    26fc:	00001274 	andeq	r1, r0, r4, ror r2
    2700:	000009c8 	andeq	r0, r0, r8, asr #19
    2704:	0451011e 	ldrbeq	r0, [r1], #-286	; 0xfffffee2
    2708:	1a3f0075 	bne	fc28e4 <__RW_SIZE__+0xfc235c>
    270c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2710:	00a8e803 	adceq	lr, r8, r3, lsl #16
    2714:	70200008 	eorvc	r0, r0, r8
    2718:	7408003b 	strvc	r0, [r8], #-59	; 0xffffffc5
    271c:	df000012 	svcle	0x00000012
    2720:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    2724:	03055001 	movweq	r5, #20481	; 0x5001
    2728:	0800a914 	stmdaeq	r0, {r2, r4, r8, fp, sp, pc}
    272c:	3b7e2000 	blcc	1f8a734 <__RW_SIZE__+0x1f8a1ac>
    2730:	12740800 	rsbsne	r0, r4, #0, 16
    2734:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    2738:	011e0000 	tsteq	lr, r0
    273c:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
    2740:	000800a9 	andeq	r0, r8, r9, lsr #1
    2744:	003bda26 	eorseq	sp, fp, r6, lsr #20
    2748:	00127408 	andseq	r7, r2, r8, lsl #8
    274c:	3be82000 	blcc	ffa0a754 <MSP_BASE+0xdfa05754>
    2750:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    2754:	0a1c0000 	beq	70275c <__RW_SIZE__+0x7021d4>
    2758:	011e0000 	tsteq	lr, r0
    275c:	00740251 	rsbseq	r0, r4, r1, asr r2
    2760:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2764:	00a88803 	adceq	r8, r8, r3, lsl #16
    2768:	f6200008 			; <UNDEFINED> instruction: 0xf6200008
    276c:	7408003b 	strvc	r0, [r8], #-59	; 0xffffffc5
    2770:	33000012 	movwcc	r0, #18
    2774:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    2778:	03055001 	movweq	r5, #20481	; 0x5001
    277c:	0800a8b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp, pc}
    2780:	3c041d00 	stccc	13, cr1, [r4], {-0}
    2784:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    2788:	011e0000 	tsteq	lr, r0
    278c:	00760251 	rsbseq	r0, r6, r1, asr r2
    2790:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2794:	00a8e403 	adceq	lr, r8, r3, lsl #8
    2798:	20000008 	andcs	r0, r0, r8
    279c:	08003af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, ip, sp}
    27a0:	00001274 	andeq	r1, r0, r4, ror r2
    27a4:	00000a64 	andeq	r0, r0, r4, ror #20
    27a8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    27ac:	00a82403 	adceq	r2, r8, r3, lsl #8
    27b0:	90200008 	eorls	r0, r0, r8
    27b4:	7408003b 	strvc	r0, [r8], #-59	; 0xffffffc5
    27b8:	7b000012 	blvc	2808 <__RW_SIZE__+0x2280>
    27bc:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    27c0:	03055001 	movweq	r5, #20481	; 0x5001
    27c4:	0800a944 	stmdaeq	r0, {r2, r6, r8, fp, sp, pc}
    27c8:	3b9e2000 	blcc	fe78a7d0 <MSP_BASE+0xde7857d0>
    27cc:	12740800 	rsbsne	r0, r4, #0, 16
    27d0:	0a920000 	beq	fe4827d8 <MSP_BASE+0xde47d7d8>
    27d4:	011e0000 	tsteq	lr, r0
    27d8:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
    27dc:	000800a9 	andeq	r0, r8, r9, lsr #1
    27e0:	003bb020 	eorseq	fp, fp, r0, lsr #32
    27e4:	00127408 	andseq	r7, r2, r8, lsl #8
    27e8:	000aa900 	andeq	sl, sl, r0, lsl #18
    27ec:	50011e00 	andpl	r1, r1, r0, lsl #28
    27f0:	a9680305 	stmdbge	r8!, {r0, r2, r8, r9}^
    27f4:	20000800 	andcs	r0, r0, r0, lsl #16
    27f8:	08003bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp}
    27fc:	00001274 	andeq	r1, r0, r4, ror r2
    2800:	00000ac0 	andeq	r0, r0, r0, asr #21
    2804:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2808:	00a97c03 	adceq	r7, r9, r3, lsl #24
    280c:	cc1d0008 	ldcgt	0, cr0, [sp], {8}
    2810:	7408003b 	strvc	r0, [r8], #-59	; 0xffffffc5
    2814:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2818:	03055001 	movweq	r5, #20481	; 0x5001
    281c:	0800a98c 	stmdaeq	r0, {r2, r3, r7, r8, fp, sp, pc}
    2820:	391f0000 	ldmdbcc	pc, {}	; <UNPREDICTABLE>
    2824:	0100000c 	tsteq	r0, ip
    2828:	003c086b 	eorseq	r0, ip, fp, ror #16
    282c:	00001008 	andeq	r1, r0, r8
    2830:	299c0100 	ldmibcs	ip, {r8}
    2834:	1b00000b 	blne	2868 <__RW_SIZE__+0x22e0>
    2838:	0070736d 	rsbseq	r7, r0, sp, ror #6
    283c:	084b6b01 	stmdaeq	fp, {r0, r8, r9, fp, sp, lr}^
    2840:	05b60000 	ldreq	r0, [r6, #0]!
    2844:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    2848:	6b010072 	blvs	42a18 <__RW_SIZE__+0x42490>
    284c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2850:	000005d7 	ldrdeq	r0, [r0], -r7
    2854:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    2858:	4b6b0100 	blmi	1ac2c60 <__RW_SIZE__+0x1ac26d8>
    285c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
    2860:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    2864:	08003c16 	stmdaeq	r0, {r1, r2, r4, sl, fp, ip, sp}
    2868:	00001274 	andeq	r1, r0, r4, ror r2
    286c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2870:	00a9b003 	adceq	fp, r9, r3
    2874:	1f000008 	svcne	0x00000008
    2878:	00000dde 	ldrdeq	r0, [r0], -lr
    287c:	3c187801 	ldccc	8, cr7, [r8], {1}
    2880:	00100800 	andseq	r0, r0, r0, lsl #16
    2884:	9c010000 	stcls	0, cr0, [r1], {-0}
    2888:	00000b7e 	andeq	r0, r0, lr, ror fp
    288c:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    2890:	4b780100 	blmi	1e02c98 <__RW_SIZE__+0x1e02710>
    2894:	19000008 	stmdbne	r0, {r3}
    2898:	1b000006 	blne	28b8 <__RW_SIZE__+0x2330>
    289c:	0100726c 	tsteq	r0, ip, ror #4
    28a0:	0001d078 	andeq	sp, r1, r8, ror r0
    28a4:	00063a00 	andeq	r3, r6, r0, lsl #20
    28a8:	73701b00 	cmnvc	r0, #0, 22
    28ac:	78010070 	stmdavc	r1, {r4, r5, r6}
    28b0:	0000084b 	andeq	r0, r0, fp, asr #16
    28b4:	0000065b 	andeq	r0, r0, fp, asr r6
    28b8:	003c261d 	eorseq	r2, ip, sp, lsl r6
    28bc:	00127408 	andseq	r7, r2, r8, lsl #8
    28c0:	50011e00 	andpl	r1, r1, r0, lsl #28
    28c4:	a9cc0305 	stmibge	ip, {r0, r2, r8, r9}^
    28c8:	00000800 	andeq	r0, r0, r0, lsl #16
    28cc:	000b881f 	andeq	r8, fp, pc, lsl r8
    28d0:	28850100 	stmcs	r5, {r8}
    28d4:	1008003c 	andne	r0, r8, ip, lsr r0
    28d8:	01000000 	mrseq	r0, (UNDEF: 0)
    28dc:	000bd39c 	muleq	fp, ip, r3
    28e0:	736d1b00 	cmnvc	sp, #0, 22
    28e4:	85010070 	strhi	r0, [r1, #-112]	; 0xffffff90
    28e8:	0000084b 	andeq	r0, r0, fp, asr #16
    28ec:	0000067c 	andeq	r0, r0, ip, ror r6
    28f0:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    28f4:	01d08501 	bicseq	r8, r0, r1, lsl #10
    28f8:	069d0000 	ldreq	r0, [sp], r0
    28fc:	701b0000 	andsvc	r0, fp, r0
    2900:	01007073 	tsteq	r0, r3, ror r0
    2904:	00084b85 	andeq	r4, r8, r5, lsl #23
    2908:	0006be00 	andeq	fp, r6, r0, lsl #28
    290c:	3c361d00 	ldccc	13, cr1, [r6], #-0
    2910:	12740800 	rsbsne	r0, r4, #0, 16
    2914:	011e0000 	tsteq	lr, r0
    2918:	d8030550 	stmdale	r3, {r4, r6, r8, sl}
    291c:	000800a9 	andeq	r0, r8, r9, lsr #1
    2920:	0d781f00 	ldcleq	15, cr1, [r8, #-0]
    2924:	92010000 	andls	r0, r1, #0
    2928:	08003c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, sp}
    292c:	00000010 	andeq	r0, r0, r0, lsl r0
    2930:	0bfc9c01 	bleq	fff2993c <MSP_BASE+0xdff2493c>
    2934:	461d0000 	ldrmi	r0, [sp], -r0
    2938:	7408003c 	strvc	r0, [r8], #-60	; 0xffffffc4
    293c:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2940:	03055001 	movweq	r5, #20481	; 0x5001
    2944:	0800a9e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, sp, pc}
    2948:	311f0000 	tstcc	pc, r0
    294c:	0100000a 	tsteq	r0, sl
    2950:	003c489f 	mlaseq	ip, pc, r8, r4	; <UNPREDICTABLE>
    2954:	00001008 	andeq	r1, r0, r8
    2958:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    295c:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    2960:	08003c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp, ip, sp}
    2964:	00001274 	andeq	r1, r0, r4, ror r2
    2968:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    296c:	00a9f403 	adceq	pc, r9, r3, lsl #8
    2970:	1f000008 	svcne	0x00000008
    2974:	00000cec 	andeq	r0, r0, ip, ror #25
    2978:	3c58ac01 	mrrccc	12, 0, sl, r8, cr1
    297c:	00100800 	andseq	r0, r0, r0, lsl #16
    2980:	9c010000 	stcls	0, cr0, [r1], {-0}
    2984:	00000c4e 	andeq	r0, r0, lr, asr #24
    2988:	003c661d 	eorseq	r6, ip, sp, lsl r6
    298c:	00127408 	andseq	r7, r2, r8, lsl #8
    2990:	50011e00 	andpl	r1, r1, r0, lsl #28
    2994:	aa040305 	bge	1035b0 <__RW_SIZE__+0x103028>
    2998:	00000800 	andeq	r0, r0, r0, lsl #16
    299c:	000da927 	andeq	sl, sp, r7, lsr #18
    29a0:	68bb0100 	ldmvs	fp!, {r8}
    29a4:	0e08003c 	mcreq	0, 0, r0, cr8, cr12, {1}
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	0a6c1f9c 	beq	1b0a824 <__RW_SIZE__+0x1b0a29c>
    29b0:	c7010000 	strgt	r0, [r1, -r0]
    29b4:	08003c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp}
    29b8:	00000006 	andeq	r0, r0, r6
    29bc:	0c7e9c01 	ldcleq	12, cr9, [lr], #-4
    29c0:	7e260000 	cdpvc	0, 2, cr0, cr6, cr0, {0}
    29c4:	5108003c 	tstpl	r8, ip, lsr r0
    29c8:	00000008 	andeq	r0, r0, r8
    29cc:	000af81f 	andeq	pc, sl, pc, lsl r8	; <UNPREDICTABLE>
    29d0:	80d30100 	sbcshi	r0, r3, r0, lsl #2
    29d4:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    29d8:	01000000 	mrseq	r0, (UNDEF: 0)
    29dc:	000c9d9c 	muleq	ip, ip, sp
    29e0:	3c862600 	stccc	6, cr2, [r6], {0}
    29e4:	08510800 	ldmdaeq	r1, {fp}^
    29e8:	1f000000 	svcne	0x00000000
    29ec:	00000e95 	muleq	r0, r5, lr
    29f0:	3c88df01 	stccc	15, cr13, [r8], {1}
    29f4:	00060800 	andeq	r0, r6, r0, lsl #16
    29f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    29fc:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
    2a00:	003c8e26 	eorseq	r8, ip, r6, lsr #28
    2a04:	00085108 	andeq	r5, r8, r8, lsl #2
    2a08:	691f0000 	ldmdbvs	pc, {}	; <UNPREDICTABLE>
    2a0c:	0100000d 	tsteq	r0, sp
    2a10:	003c90eb 	eorseq	r9, ip, fp, ror #1
    2a14:	00000608 	andeq	r0, r0, r8, lsl #12
    2a18:	db9c0100 	blle	fe702e20 <MSP_BASE+0xde6fde20>
    2a1c:	2600000c 	strcs	r0, [r0], -ip
    2a20:	08003c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip, sp}
    2a24:	00000851 	andeq	r0, r0, r1, asr r8
    2a28:	0c6b1f00 	stcleq	15, cr1, [fp], #-0
    2a2c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2a30:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    2a34:	00000006 	andeq	r0, r0, r6
    2a38:	0cfa9c01 	ldcleq	12, cr9, [sl], #4
    2a3c:	9e260000 	cdpls	0, 2, cr0, cr6, cr0, {0}
    2a40:	5108003c 	tstpl	r8, ip, lsr r0
    2a44:	00000008 	andeq	r0, r0, r8
    2a48:	000d4128 	andeq	r4, sp, r8, lsr #2
    2a4c:	01030100 	mrseq	r0, (UNDEF: 19)
    2a50:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
    2a54:	00000006 	andeq	r0, r0, r6
    2a58:	0d1a9c01 	ldceq	12, cr9, [sl, #-4]
    2a5c:	a6260000 	strtge	r0, [r6], -r0
    2a60:	5108003c 	tstpl	r8, ip, lsr r0
    2a64:	00000008 	andeq	r0, r0, r8
    2a68:	000c7c28 	andeq	r7, ip, r8, lsr #24
    2a6c:	010f0100 	mrseq	r0, (UNDEF: 31)
    2a70:	08003ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip, sp}
    2a74:	00000006 	andeq	r0, r0, r6
    2a78:	0d3a9c01 	ldceq	12, cr9, [sl, #-4]!
    2a7c:	ae260000 	cdpge	0, 2, cr0, cr6, cr0, {0}
    2a80:	5108003c 	tstpl	r8, ip, lsr r0
    2a84:	00000008 	andeq	r0, r0, r8
    2a88:	000cdb28 	andeq	sp, ip, r8, lsr #22
    2a8c:	011b0100 	tsteq	fp, r0, lsl #2
    2a90:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
    2a94:	00000006 	andeq	r0, r0, r6
    2a98:	0d5a9c01 	ldcleq	12, cr9, [sl, #-4]
    2a9c:	b6260000 	strtlt	r0, [r6], -r0
    2aa0:	5108003c 	tstpl	r8, ip, lsr r0
    2aa4:	00000008 	andeq	r0, r0, r8
    2aa8:	000e8428 	andeq	r8, lr, r8, lsr #8
    2aac:	01270100 	teqeq	r7, r0, lsl #2
    2ab0:	08003cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip, sp}
    2ab4:	00000006 	andeq	r0, r0, r6
    2ab8:	0d7a9c01 	ldcleq	12, cr9, [sl, #-4]!
    2abc:	be260000 	cdplt	0, 2, cr0, cr6, cr0, {0}
    2ac0:	5108003c 	tstpl	r8, ip, lsr r0
    2ac4:	00000008 	andeq	r0, r0, r8
    2ac8:	000b0728 	andeq	r0, fp, r8, lsr #14
    2acc:	01330100 	teqeq	r3, r0, lsl #2
    2ad0:	08003cc0 	stmdaeq	r0, {r6, r7, sl, fp, ip, sp}
    2ad4:	00000006 	andeq	r0, r0, r6
    2ad8:	0d9a9c01 	ldceq	12, cr9, [sl, #4]
    2adc:	c6260000 	strtgt	r0, [r6], -r0
    2ae0:	5108003c 	tstpl	r8, ip, lsr r0
    2ae4:	00000008 	andeq	r0, r0, r8
    2ae8:	000a4228 	andeq	r4, sl, r8, lsr #4
    2aec:	013f0100 	teqeq	pc, r0, lsl #2
    2af0:	08003cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp}
    2af4:	00000006 	andeq	r0, r0, r6
    2af8:	0dba9c01 	ldceq	12, cr9, [sl, #4]!
    2afc:	ce260000 	cdpgt	0, 2, cr0, cr6, cr0, {0}
    2b00:	5108003c 	tstpl	r8, ip, lsr r0
    2b04:	00000008 	andeq	r0, r0, r8
    2b08:	000ea728 	andeq	sl, lr, r8, lsr #14
    2b0c:	014b0100 	mrseq	r0, (UNDEF: 91)
    2b10:	08003cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, sp}
    2b14:	00000006 	andeq	r0, r0, r6
    2b18:	0dda9c01 	ldcleq	12, cr9, [sl, #4]
    2b1c:	d6260000 	strtle	r0, [r6], -r0
    2b20:	5108003c 	tstpl	r8, ip, lsr r0
    2b24:	00000008 	andeq	r0, r0, r8
    2b28:	000cc228 	andeq	ip, ip, r8, lsr #4
    2b2c:	01570100 	cmpeq	r7, r0, lsl #2
    2b30:	08003cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp}
    2b34:	00000006 	andeq	r0, r0, r6
    2b38:	0dfa9c01 	ldcleq	12, cr9, [sl, #4]!
    2b3c:	de260000 	cdple	0, 2, cr0, cr6, cr0, {0}
    2b40:	5108003c 	tstpl	r8, ip, lsr r0
    2b44:	00000008 	andeq	r0, r0, r8
    2b48:	000e6b28 	andeq	r6, lr, r8, lsr #22
    2b4c:	01630100 	cmneq	r3, r0, lsl #2
    2b50:	08003ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip, sp}
    2b54:	00000006 	andeq	r0, r0, r6
    2b58:	0e1a9c01 	cdpeq	12, 1, cr9, cr10, cr1, {0}
    2b5c:	e6260000 	strt	r0, [r6], -r0
    2b60:	5108003c 	tstpl	r8, ip, lsr r0
    2b64:	00000008 	andeq	r0, r0, r8
    2b68:	000bd928 	andeq	sp, fp, r8, lsr #18
    2b6c:	016f0100 	cmneq	pc, r0, lsl #2
    2b70:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
    2b74:	00000006 	andeq	r0, r0, r6
    2b78:	0e3a9c01 	cdpeq	12, 3, cr9, cr10, cr1, {0}
    2b7c:	ee260000 	cdp	0, 2, cr0, cr6, cr0, {0}
    2b80:	5108003c 	tstpl	r8, ip, lsr r0
    2b84:	00000008 	andeq	r0, r0, r8
    2b88:	000d1e28 	andeq	r1, sp, r8, lsr #28
    2b8c:	017b0100 	cmneq	fp, r0, lsl #2
    2b90:	08003cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip, sp}
    2b94:	00000006 	andeq	r0, r0, r6
    2b98:	0e5a9c01 	cdpeq	12, 5, cr9, cr10, cr1, {0}
    2b9c:	f6260000 			; <UNDEFINED> instruction: 0xf6260000
    2ba0:	5108003c 	tstpl	r8, ip, lsr r0
    2ba4:	00000008 	andeq	r0, r0, r8
    2ba8:	000d5028 	andeq	r5, sp, r8, lsr #32
    2bac:	01870100 	orreq	r0, r7, r0, lsl #2
    2bb0:	08003cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip, sp}
    2bb4:	00000006 	andeq	r0, r0, r6
    2bb8:	0e7a9c01 	cdpeq	12, 7, cr9, cr10, cr1, {0}
    2bbc:	fe260000 	cdp2	0, 2, cr0, cr6, cr0, {0}
    2bc0:	5108003c 	tstpl	r8, ip, lsr r0
    2bc4:	00000008 	andeq	r0, r0, r8
    2bc8:	000a5328 	andeq	r5, sl, r8, lsr #6
    2bcc:	01930100 	orrseq	r0, r3, r0, lsl #2
    2bd0:	08003d00 	stmdaeq	r0, {r8, sl, fp, ip, sp}
    2bd4:	00000006 	andeq	r0, r0, r6
    2bd8:	0e9a9c01 	cdpeq	12, 9, cr9, cr10, cr1, {0}
    2bdc:	06260000 	strteq	r0, [r6], -r0
    2be0:	5108003d 	tstpl	r8, sp, lsr r0
    2be4:	00000008 	andeq	r0, r0, r8
    2be8:	000c8d28 	andeq	r8, ip, r8, lsr #26
    2bec:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2bf0:	08003d08 	stmdaeq	r0, {r3, r8, sl, fp, ip, sp}
    2bf4:	00000006 	andeq	r0, r0, r6
    2bf8:	0eba9c01 	cdpeq	12, 11, cr9, cr10, cr1, {0}
    2bfc:	0e260000 	cdpeq	0, 2, cr0, cr6, cr0, {0}
    2c00:	5108003d 	tstpl	r8, sp, lsr r0
    2c04:	00000008 	andeq	r0, r0, r8
    2c08:	000bad28 	andeq	sl, fp, r8, lsr #26
    2c0c:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    2c10:	08003d10 	stmdaeq	r0, {r4, r8, sl, fp, ip, sp}
    2c14:	00000006 	andeq	r0, r0, r6
    2c18:	0eda9c01 	cdpeq	12, 13, cr9, cr10, cr1, {0}
    2c1c:	16260000 	strtne	r0, [r6], -r0
    2c20:	5108003d 	tstpl	r8, sp, lsr r0
    2c24:	00000008 	andeq	r0, r0, r8
    2c28:	000e1a28 	andeq	r1, lr, r8, lsr #20
    2c2c:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    2c30:	08003d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, sp}
    2c34:	00000006 	andeq	r0, r0, r6
    2c38:	0efa9c01 	cdpeq	12, 15, cr9, cr10, cr1, {0}
    2c3c:	1e260000 	cdpne	0, 2, cr0, cr6, cr0, {0}
    2c40:	5108003d 	tstpl	r8, sp, lsr r0
    2c44:	00000008 	andeq	r0, r0, r8
    2c48:	000c9f28 	andeq	r9, ip, r8, lsr #30
    2c4c:	01c50100 	biceq	r0, r5, r0, lsl #2
    2c50:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
    2c54:	00000006 	andeq	r0, r0, r6
    2c58:	0f1a9c01 	svceq	0x001a9c01
    2c5c:	26260000 	strtcs	r0, [r6], -r0
    2c60:	5108003d 	tstpl	r8, sp, lsr r0
    2c64:	00000008 	andeq	r0, r0, r8
    2c68:	000aac28 	andeq	sl, sl, r8, lsr #24
    2c6c:	01d10100 	bicseq	r0, r1, r0, lsl #2
    2c70:	08003d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp}
    2c74:	00000006 	andeq	r0, r0, r6
    2c78:	0f3a9c01 	svceq	0x003a9c01
    2c7c:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    2c80:	5108003d 	tstpl	r8, sp, lsr r0
    2c84:	00000008 	andeq	r0, r0, r8
    2c88:	000ee728 	andeq	lr, lr, r8, lsr #14
    2c8c:	01df0100 	bicseq	r0, pc, r0, lsl #2
    2c90:	08003d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, sp}
    2c94:	00000032 	andeq	r0, r0, r2, lsr r0
    2c98:	0f689c01 	svceq	0x00689c01
    2c9c:	d2290000 	eorle	r0, r9, #0
    2ca0:	40000007 	andmi	r0, r0, r7
    2ca4:	2808003d 	stmdacs	r8, {r0, r2, r3, r4, r5}
    2ca8:	01000001 	tsteq	r0, r1
    2cac:	df2a01e4 	svcle	0x002a01e4
    2cb0:	17000007 	strne	r0, [r0, -r7]
    2cb4:	b9280000 	stmdblt	r8!, {}	; <UNPREDICTABLE>
    2cb8:	0100000d 	tsteq	r0, sp
    2cbc:	3d6401ee 	stfcce	f0, [r4, #-952]!	; 0xfffffc48
    2cc0:	00060800 	andeq	r0, r6, r0, lsl #16
    2cc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2cc8:	00000f88 	andeq	r0, r0, r8, lsl #31
    2ccc:	003d6a26 	eorseq	r6, sp, r6, lsr #20
    2cd0:	00085108 	andeq	r5, r8, r8, lsl #2
    2cd4:	c6280000 	strtgt	r0, [r8], -r0
    2cd8:	0100000b 	tsteq	r0, fp
    2cdc:	3d6c01fb 	stfcce	f0, [ip, #-1004]!	; 0xfffffc14
    2ce0:	00060800 	andeq	r0, r6, r0, lsl #16
    2ce4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ce8:	00000fa8 	andeq	r0, r0, r8, lsr #31
    2cec:	003d7226 	eorseq	r7, sp, r6, lsr #4
    2cf0:	00085108 	andeq	r5, r8, r8, lsl #2
    2cf4:	0c280000 	stceq	0, cr0, [r8], #-0
    2cf8:	0100000c 	tsteq	r0, ip
    2cfc:	3d740208 	lfmcc	f0, 2, [r4, #-32]!	; 0xffffffe0
    2d00:	00060800 	andeq	r0, r6, r0, lsl #16
    2d04:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d08:	00000fc8 	andeq	r0, r0, r8, asr #31
    2d0c:	003d7a26 	eorseq	r7, sp, r6, lsr #20
    2d10:	00085108 	andeq	r5, r8, r8, lsl #2
    2d14:	34280000 	strtcc	r0, [r8], #-0
    2d18:	0100000e 	tsteq	r0, lr
    2d1c:	3d7c0214 	lfmcc	f0, 2, [ip, #-80]!	; 0xffffffb0
    2d20:	00060800 	andeq	r0, r6, r0, lsl #16
    2d24:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d28:	00000fe8 	andeq	r0, r0, r8, ror #31
    2d2c:	003d8226 	eorseq	r8, sp, r6, lsr #4
    2d30:	00085108 	andeq	r5, r8, r8, lsl #2
    2d34:	39280000 	stmdbcc	r8!, {}	; <UNPREDICTABLE>
    2d38:	0100000f 	tsteq	r0, pc
    2d3c:	3d840220 	sfmcc	f0, 4, [r4, #128]	; 0x80
    2d40:	00060800 	andeq	r0, r6, r0, lsl #16
    2d44:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d48:	00001008 	andeq	r1, r0, r8
    2d4c:	003d8a26 	eorseq	r8, sp, r6, lsr #20
    2d50:	00085108 	andeq	r5, r8, r8, lsl #2
    2d54:	f2280000 	vhadd.s32	d0, d8, d0
    2d58:	0100000b 	tsteq	r0, fp
    2d5c:	3d8c022c 	sfmcc	f0, 4, [ip, #176]	; 0xb0
    2d60:	00060800 	andeq	r0, r6, r0, lsl #16
    2d64:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d68:	00001028 	andeq	r1, r0, r8, lsr #32
    2d6c:	003d9226 	eorseq	r9, sp, r6, lsr #4
    2d70:	00085108 	andeq	r5, r8, r8, lsl #2
    2d74:	8f280000 	svchi	0x00280000
    2d78:	0100000d 	tsteq	r0, sp
    2d7c:	3d94023a 	lfmcc	f0, 4, [r4, #232]	; 0xe8
    2d80:	00360800 	eorseq	r0, r6, r0, lsl #16
    2d84:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d88:	00001056 	andeq	r1, r0, r6, asr r0
    2d8c:	0007d229 	andeq	sp, r7, r9, lsr #4
    2d90:	003da000 	eorseq	sl, sp, r0
    2d94:	00014808 	andeq	r4, r1, r8, lsl #16
    2d98:	023d0100 	eorseq	r0, sp, #0, 2
    2d9c:	0007df2a 	andeq	sp, r7, sl, lsr #30
    2da0:	00001e00 	andeq	r1, r0, r0, lsl #28
    2da4:	000f2628 	andeq	r2, pc, r8, lsr #12
    2da8:	02480100 	subeq	r0, r8, #0, 2
    2dac:	08003dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip, sp}
    2db0:	00000006 	andeq	r0, r0, r6
    2db4:	10769c01 	rsbsne	r9, r6, r1, lsl #24
    2db8:	d2260000 	eorle	r0, r6, #0
    2dbc:	5108003d 	tstpl	r8, sp, lsr r0
    2dc0:	00000008 	andeq	r0, r0, r8
    2dc4:	000e0728 	andeq	r0, lr, r8, lsr #14
    2dc8:	02540100 	subseq	r0, r4, #0, 2
    2dcc:	08003dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, ip, sp}
    2dd0:	00000006 	andeq	r0, r0, r6
    2dd4:	10969c01 	addsne	r9, r6, r1, lsl #24
    2dd8:	da260000 	ble	982de0 <__RW_SIZE__+0x982858>
    2ddc:	5108003d 	tstpl	r8, sp, lsr r0
    2de0:	00000008 	andeq	r0, r0, r8
    2de4:	000def28 	andeq	lr, sp, r8, lsr #30
    2de8:	02600100 	rsbeq	r0, r0, #0, 2
    2dec:	08003ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp}
    2df0:	00000006 	andeq	r0, r0, r6
    2df4:	10b69c01 	adcsne	r9, r6, r1, lsl #24
    2df8:	e2260000 	eor	r0, r6, #0
    2dfc:	5108003d 	tstpl	r8, sp, lsr r0
    2e00:	00000008 	andeq	r0, r0, r8
    2e04:	000abf28 	andeq	fp, sl, r8, lsr #30
    2e08:	026c0100 	rsbeq	r0, ip, #0, 2
    2e0c:	08003de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip, sp}
    2e10:	00000006 	andeq	r0, r0, r6
    2e14:	10d69c01 	sbcsne	r9, r6, r1, lsl #24
    2e18:	ea260000 	b	982e20 <__RW_SIZE__+0x982898>
    2e1c:	5108003d 	tstpl	r8, sp, lsr r0
    2e20:	00000008 	andeq	r0, r0, r8
    2e24:	000ae328 	andeq	lr, sl, r8, lsr #6
    2e28:	02780100 	rsbseq	r0, r8, #0, 2
    2e2c:	08003dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, sp}
    2e30:	00000006 	andeq	r0, r0, r6
    2e34:	10f69c01 	rscsne	r9, r6, r1, lsl #24
    2e38:	f2260000 	vhadd.s32	d0, d6, d0
    2e3c:	5108003d 	tstpl	r8, sp, lsr r0
    2e40:	00000008 	andeq	r0, r0, r8
    2e44:	000cb228 	andeq	fp, ip, r8, lsr #4
    2e48:	02840100 	addeq	r0, r4, #0, 2
    2e4c:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    2e50:	00000006 	andeq	r0, r0, r6
    2e54:	11169c01 	tstne	r6, r1, lsl #24
    2e58:	fa260000 	blx	982e60 <__RW_SIZE__+0x9828d8>
    2e5c:	5108003d 	tstpl	r8, sp, lsr r0
    2e60:	00000008 	andeq	r0, r0, r8
    2e64:	000a8828 	andeq	r8, sl, r8, lsr #16
    2e68:	02930100 	addseq	r0, r3, #0, 2
    2e6c:	08003dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    2e70:	00000030 	andeq	r0, r0, r0, lsr r0
    2e74:	11449c01 	cmpne	r4, r1, lsl #24
    2e78:	d2290000 	eorle	r0, r9, #0
    2e7c:	08000007 	stmdaeq	r0, {r0, r1, r2}
    2e80:	7008003e 	andvc	r0, r8, lr, lsr r0
    2e84:	01000001 	tsteq	r0, r1
    2e88:	df2a0297 	svcle	0x002a0297
    2e8c:	25000007 	strcs	r0, [r0, #-7]
    2e90:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    2e94:	0100000f 	tsteq	r0, pc
    2e98:	3e2c02a1 	cdpcc	2, 2, cr0, cr12, cr1, {5}
    2e9c:	00060800 	andeq	r0, r6, r0, lsl #16
    2ea0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ea4:	00001164 	andeq	r1, r0, r4, ror #2
    2ea8:	003e3226 	eorseq	r3, lr, r6, lsr #4
    2eac:	00085108 	andeq	r5, r8, r8, lsl #2
    2eb0:	c0280000 	eorgt	r0, r8, r0
    2eb4:	0100000e 	tsteq	r0, lr
    2eb8:	3e3402ad 	cdpcc	2, 3, cr0, cr4, cr13, {5}
    2ebc:	00060800 	andeq	r0, r6, r0, lsl #16
    2ec0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ec4:	00001184 	andeq	r1, r0, r4, lsl #3
    2ec8:	003e3a26 	eorseq	r3, lr, r6, lsr #20
    2ecc:	00085108 	andeq	r5, r8, r8, lsl #2
    2ed0:	d2280000 	eorle	r0, r8, #0
    2ed4:	0100000e 	tsteq	r0, lr
    2ed8:	3e3c02b9 	mrccc	2, 1, r0, cr12, cr9, {5}
    2edc:	00060800 	andeq	r0, r6, r0, lsl #16
    2ee0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ee4:	000011a4 	andeq	r1, r0, r4, lsr #3
    2ee8:	003e4226 	eorseq	r4, lr, r6, lsr #4
    2eec:	00085108 	andeq	r5, r8, r8, lsl #2
    2ef0:	fa280000 	blx	a02ef8 <__RW_SIZE__+0xa02970>
    2ef4:	0100000e 	tsteq	r0, lr
    2ef8:	3e4402c5 	cdpcc	2, 4, cr0, cr4, cr5, {6}
    2efc:	00060800 	andeq	r0, r6, r0, lsl #16
    2f00:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f04:	000011c4 	andeq	r1, r0, r4, asr #3
    2f08:	003e4a26 	eorseq	r4, lr, r6, lsr #20
    2f0c:	00085108 	andeq	r5, r8, r8, lsl #2
    2f10:	24280000 	strtcs	r0, [r8], #-0
    2f14:	0100000c 	tsteq	r0, ip
    2f18:	3e4c02d1 	mcrcc	2, 2, r0, cr12, cr1, {6}
    2f1c:	00060800 	andeq	r0, r6, r0, lsl #16
    2f20:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f24:	000011e4 	andeq	r1, r0, r4, ror #3
    2f28:	003e5226 	eorseq	r5, lr, r6, lsr #4
    2f2c:	00085108 	andeq	r5, r8, r8, lsl #2
    2f30:	ba0c0000 	blt	302f38 <__RW_SIZE__+0x3029b0>
    2f34:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    2f38:	0d000011 	stceq	0, cr0, [r0, #-68]	; 0xffffffbc
    2f3c:	00000295 	muleq	r0, r5, r2
    2f40:	022b0007 	eoreq	r0, fp, #7
    2f44:	0100000c 	tsteq	r0, ip
    2f48:	00120523 	andseq	r0, r2, r3, lsr #10
    2f4c:	e4030500 	str	r0, [r3], #-1280	; 0xfffffb00
    2f50:	120800a3 	andne	r0, r8, #163	; 0xa3
    2f54:	000011e4 	andeq	r1, r0, r4, ror #3
    2f58:	0001fe2c 	andeq	pc, r1, ip, lsr #28
    2f5c:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    2f60:	00001216 	andeq	r1, r0, r6, lsl r2
    2f64:	0001c90e 	andeq	ip, r1, lr, lsl #18
    2f68:	0b5a2d00 	bleq	168e370 <__RW_SIZE__+0x168dde8>
    2f6c:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2f70:	00001216 	andeq	r1, r0, r6, lsl r2
    2f74:	05980305 	ldreq	r0, [r8, #773]	; 0x305
    2f78:	082e2000 	stmdaeq	lr!, {sp}
    2f7c:	01000009 	tsteq	r0, r9
    2f80:	121601dd 	andsne	r0, r6, #1073741879	; 0x40000037
    2f84:	03050000 	movweq	r0, #20480	; 0x5000
    2f88:	2000059c 	mulcs	r0, ip, r5
    2f8c:	000ba02e 	andeq	sl, fp, lr, lsr #32
    2f90:	02380100 	eorseq	r0, r8, #0, 2
    2f94:	00001216 	andeq	r1, r0, r6, lsl r2
    2f98:	05a00305 	streq	r0, [r0, #773]!	; 0x305
    2f9c:	482e2000 	stmdami	lr!, {sp}
    2fa0:	01000009 	tsteq	r0, r9
    2fa4:	12160290 	andsne	r0, r6, #144, 4
    2fa8:	03050000 	movweq	r0, #20480	; 0x5000
    2fac:	200005a8 	andcs	r0, r0, r8, lsr #11
    2fb0:	0008da2e 	andeq	sp, r8, lr, lsr #20
    2fb4:	02910100 	addseq	r0, r1, #0, 2
    2fb8:	00001216 	andeq	r1, r0, r6, lsl r2
    2fbc:	05a40305 	streq	r0, [r4, #773]!	; 0x305
    2fc0:	372f2000 	strcc	r2, [pc, -r0]!
    2fc4:	05000002 	streq	r0, [r0, #-2]
    2fc8:	07ba3010 			; <UNDEFINED> instruction: 0x07ba3010
    2fcc:	00310000 	eorseq	r0, r1, r0
    2fd0:	00018000 	andeq	r8, r1, r0
    2fd4:	12000400 	andne	r0, r0, #0, 8
    2fd8:	0400000b 	streq	r0, [r0], #-11
    2fdc:	0000d501 	andeq	sp, r0, r1, lsl #10
    2fe0:	0f560100 	svceq	0x00560100
    2fe4:	00960000 	addseq	r0, r6, r0
    2fe8:	3e580000 	cdpcc	0, 5, cr0, cr8, cr0, {0}
    2fec:	00c80800 	sbceq	r0, r8, r0, lsl #16
    2ff0:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    2ff4:	01020000 	mrseq	r0, (UNDEF: 2)
    2ff8:	00018506 	andeq	r8, r1, r6, lsl #10
    2ffc:	08010200 	stmdaeq	r1, {r9}
    3000:	00000183 	andeq	r0, r0, r3, lsl #3
    3004:	2a050202 	bcs	143814 <__RW_SIZE__+0x14328c>
    3008:	02000000 	andeq	r0, r0, #0
    300c:	01e30702 	mvneq	r0, r2, lsl #14
    3010:	04020000 	streq	r0, [r2], #-0
    3014:	00006c05 	andeq	r6, r0, r5, lsl #24
    3018:	01d10300 	bicseq	r0, r1, r0, lsl #6
    301c:	50030000 	andpl	r0, r3, r0
    3020:	00000053 	andeq	r0, r0, r3, asr r0
    3024:	b2070402 	andlt	r0, r7, #33554432	; 0x2000000
    3028:	02000001 	andeq	r0, r0, #1
    302c:	00670508 	rsbeq	r0, r7, r8, lsl #10
    3030:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3034:	0001ad07 	andeq	sl, r1, r7, lsl #26
    3038:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    303c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3040:	b7070402 	strlt	r0, [r7, -r2, lsl #8]
    3044:	02000001 	andeq	r0, r0, #1
    3048:	00340704 	eorseq	r0, r4, r4, lsl #14
    304c:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    3050:	06000000 	streq	r0, [r0], -r0
    3054:	0000007d 	andeq	r0, r0, sp, ror r0
    3058:	6d021007 	stcvs	0, cr1, [r2, #-28]	; 0xffffffe4
    305c:	0000c501 	andeq	ip, r0, r1, lsl #10
    3060:	0f7c0800 	svceq	0x007c0800
    3064:	6f020000 	svcvs	0x00020000
    3068:	00007d01 	andeq	r7, r0, r1, lsl #26
    306c:	81080000 	mrshi	r0, (UNDEF: 8)
    3070:	0200000f 	andeq	r0, r0, #15
    3074:	007d0170 	rsbseq	r0, sp, r0, ror r1
    3078:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    307c:	004c4156 	subeq	r4, ip, r6, asr r1
    3080:	7d017102 	stfvcs	f7, [r1, #-8]
    3084:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3088:	000f6008 	andeq	r6, pc, r8
    308c:	01720200 	cmneq	r2, r0, lsl #4
    3090:	00000082 	andeq	r0, r0, r2, lsl #1
    3094:	920a000c 	andls	r0, sl, #12
    3098:	0200000f 	andeq	r0, r0, #15
    309c:	00870173 	addeq	r0, r7, r3, ror r1
    30a0:	01020000 	mrseq	r0, (UNDEF: 2)
    30a4:	00018c08 	andeq	r8, r1, r8, lsl #24
    30a8:	0f860b00 	svceq	0x00860b00
    30ac:	03010000 	movweq	r0, #4096	; 0x1000
    30b0:	08003e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, ip, sp}
    30b4:	00000048 	andeq	r0, r0, r8, asr #32
    30b8:	00fd9c01 	rscseq	r9, sp, r1, lsl #24
    30bc:	9f0c0000 	svcls	0x000c0000
    30c0:	0100000f 	tsteq	r0, pc
    30c4:	00006f03 	andeq	r6, r0, r3, lsl #30
    30c8:	0006df00 	andeq	sp, r6, r0, lsl #30
    30cc:	660d0000 	strvs	r0, [sp], -r0
    30d0:	0100000f 	tsteq	r0, pc
    30d4:	0000680b 	andeq	r6, r0, fp, lsl #16
    30d8:	003ea000 	eorseq	sl, lr, r0
    30dc:	00001008 	andeq	r1, r0, r8
    30e0:	0d9c0100 	ldfeqs	f0, [ip]
    30e4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    30e8:	006f1001 	rsbeq	r1, pc, r1
    30ec:	3eb00000 	cdpcc	0, 11, cr0, cr0, cr0, {0}
    30f0:	000c0800 	andeq	r0, ip, r0, lsl #16
    30f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    30f8:	000fc50d 	andeq	ip, pc, sp, lsl #10
    30fc:	6f150100 	svcvs	0x00150100
    3100:	bc000000 	stclt	0, cr0, [r0], {-0}
    3104:	0c08003e 	stceq	0, cr0, [r8], {62}	; 0x3e
    3108:	01000000 	mrseq	r0, (UNDEF: 0)
    310c:	0f490e9c 	svceq	0x00490e9c
    3110:	1a010000 	bne	43118 <__RW_SIZE__+0x42b90>
    3114:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
    3118:	0000000e 	andeq	r0, r0, lr
    311c:	a40b9c01 	strge	r9, [fp], #-3073	; 0xfffff3ff
    3120:	0100000f 	tsteq	r0, pc
    3124:	003ed81f 	eorseq	sp, lr, pc, lsl r8
    3128:	00004808 	andeq	r4, r0, r8, lsl #16
    312c:	729c0100 	addsvc	r0, ip, #0, 2
    3130:	0c000001 	stceq	0, cr0, [r0], {1}
    3134:	00000f9f 	muleq	r0, pc, pc	; <UNPREDICTABLE>
    3138:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    313c:	07000000 	streq	r0, [r0, -r0]
    3140:	0f000000 	svceq	0x00000000
    3144:	000001fe 	strdeq	r0, [r0], -lr
    3148:	7e06ce02 	cdpvc	14, 0, cr12, cr6, cr2, {0}
    314c:	05000001 	streq	r0, [r0, #-1]
    3150:	00000068 	andeq	r0, r0, r8, rrx
    3154:	00043f00 	andeq	r3, r4, r0, lsl #30
    3158:	fb000400 	blx	4162 <__RW_SIZE__+0x3bda>
    315c:	0400000b 	streq	r0, [r0], #-11
    3160:	0000d501 	andeq	sp, r0, r1, lsl #10
    3164:	10080100 	andne	r0, r8, r0, lsl #2
    3168:	00960000 	addseq	r0, r6, r0
    316c:	3f200000 	svccc	0x00200000
    3170:	01ae0800 			; <UNDEFINED> instruction: 0x01ae0800
    3174:	095f0000 	ldmdbeq	pc, {}^	; <UNPREDICTABLE>
    3178:	01020000 	mrseq	r0, (UNDEF: 2)
    317c:	00018506 	andeq	r8, r1, r6, lsl #10
    3180:	03360300 	teqeq	r6, #0, 6
    3184:	2a020000 	bcs	8318c <__RW_SIZE__+0x82c04>
    3188:	00000037 	andeq	r0, r0, r7, lsr r0
    318c:	83080102 	movwhi	r0, #33026	; 0x8102
    3190:	02000001 	andeq	r0, r0, #1
    3194:	002a0502 	eoreq	r0, sl, r2, lsl #10
    3198:	93030000 	movwls	r0, #12288	; 0x3000
    319c:	02000003 	andeq	r0, r0, #3
    31a0:	00005036 	andeq	r5, r0, r6, lsr r0
    31a4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    31a8:	000001e3 	andeq	r0, r0, r3, ror #3
    31ac:	6c050402 	cfstrsvs	mvf0, [r5], {2}
    31b0:	03000000 	movweq	r0, #0
    31b4:	000001d1 	ldrdeq	r0, [r0], -r1
    31b8:	00695002 	rsbeq	r5, r9, r2
    31bc:	04020000 	streq	r0, [r2], #-0
    31c0:	0001b207 	andeq	fp, r1, r7, lsl #4
    31c4:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    31c8:	00000067 	andeq	r0, r0, r7, rrx
    31cc:	ad070802 	stcge	8, cr0, [r7, #-8]
    31d0:	04000001 	streq	r0, [r0], #-1
    31d4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    31d8:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    31dc:	0001b707 	andeq	fp, r1, r7, lsl #14
    31e0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    31e4:	00000034 	andeq	r0, r0, r4, lsr r0
    31e8:	00005e05 	andeq	r5, r0, r5, lsl #28
    31ec:	00450500 	subeq	r0, r5, r0, lsl #10
    31f0:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    31f4:	28043403 	stmdacs	r4, {r0, r1, sl, ip, sp}
    31f8:	07000001 	streq	r0, [r0, -r1]
    31fc:	03005243 	movweq	r5, #579	; 0x243
    3200:	00930436 	addseq	r0, r3, r6, lsr r4
    3204:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3208:	00000048 	andeq	r0, r0, r8, asr #32
    320c:	93043703 	movwls	r3, #18179	; 0x4703
    3210:	04000000 	streq	r0, [r0], #-0
    3214:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
    3218:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    321c:	00000093 	muleq	r0, r3, r0
    3220:	008d0808 	addeq	r0, sp, r8, lsl #16
    3224:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    3228:	00009304 	andeq	r9, r0, r4, lsl #6
    322c:	0d080c00 	stceq	12, cr0, [r8, #-0]
    3230:	03000000 	movweq	r0, #0
    3234:	0093043a 	addseq	r0, r3, sl, lsr r4
    3238:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    323c:	00000086 	andeq	r0, r0, r6, lsl #1
    3240:	93043b03 	movwls	r3, #19203	; 0x4b03
    3244:	14000000 	strne	r0, [r0], #-0
    3248:	00005f08 	andeq	r5, r0, r8, lsl #30
    324c:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    3250:	00000093 	muleq	r0, r3, r0
    3254:	00570818 	subseq	r0, r7, r8, lsl r8
    3258:	3d030000 	stccc	0, cr0, [r3, #-0]
    325c:	00009304 	andeq	r9, r0, r4, lsl #6
    3260:	3d081c00 	stccc	12, cr1, [r8, #-0]
    3264:	03000000 	movweq	r0, #0
    3268:	0093043e 	addseq	r0, r3, lr, lsr r4
    326c:	07200000 	streq	r0, [r0, -r0]!
    3270:	00525343 	subseq	r5, r2, r3, asr #6
    3274:	93043f03 	movwls	r3, #20227	; 0x4f03
    3278:	24000000 	strcs	r0, [r0], #-0
    327c:	00750900 	rsbseq	r0, r5, r0, lsl #18
    3280:	4a030000 	bmi	c3288 <__RW_SIZE__+0xc2d00>
    3284:	00009d04 	andeq	r9, r0, r4, lsl #26
    3288:	03500600 	cmpeq	r0, #0, 12
    328c:	034504a2 	movteq	r0, #21666	; 0x54a2
    3290:	43070000 	movwmi	r0, #28672	; 0x7000
    3294:	03003152 	movweq	r3, #338	; 0x152
    3298:	009804a4 	addseq	r0, r8, r4, lsr #9
    329c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    32a0:	00000674 	andeq	r0, r0, r4, ror r6
    32a4:	4504a503 	strmi	sl, [r4, #-1283]	; 0xfffffafd
    32a8:	02000000 	andeq	r0, r0, #0
    32ac:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
    32b0:	04a60300 	strteq	r0, [r6], #768	; 0x300
    32b4:	00000098 	muleq	r0, r8, r0
    32b8:	0d0a0804 	stceq	8, cr0, [sl, #-16]
    32bc:	a7030000 	strge	r0, [r3, -r0]
    32c0:	00004504 	andeq	r4, r0, r4, lsl #10
    32c4:	d9080600 	stmdble	r8, {r9, sl}
    32c8:	0300000d 	movweq	r0, #13
    32cc:	009804a8 	addseq	r0, r8, r8, lsr #9
    32d0:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    32d4:	0000067e 	andeq	r0, r0, lr, ror r6
    32d8:	4504a903 	strmi	sl, [r4, #-2307]	; 0xfffff6fd
    32dc:	0a000000 	beq	32e4 <__RW_SIZE__+0x2d5c>
    32e0:	000a2c08 	andeq	r2, sl, r8, lsl #24
    32e4:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    32e8:	00000098 	muleq	r0, r8, r0
    32ec:	0688080c 	streq	r0, [r8], ip, lsl #16
    32f0:	ab030000 	blge	c32f8 <__RW_SIZE__+0xc2d70>
    32f4:	00004504 	andeq	r4, r0, r4, lsl #10
    32f8:	53070e00 	movwpl	r0, #32256	; 0x7e00
    32fc:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    3300:	00009804 	andeq	r9, r0, r4, lsl #16
    3304:	92081000 	andls	r1, r8, #0
    3308:	03000006 	movweq	r0, #6
    330c:	004504ad 	subeq	r0, r5, sp, lsr #9
    3310:	07120000 	ldreq	r0, [r2, -r0]
    3314:	00524745 	subseq	r4, r2, r5, asr #14
    3318:	9804ae03 	stmdals	r4, {r0, r1, r9, sl, fp, sp, pc}
    331c:	14000000 	strne	r0, [r0], #-0
    3320:	00069c08 	andeq	r9, r6, r8, lsl #24
    3324:	04af0300 	strteq	r0, [pc], #768	; 332c <__RW_SIZE__+0x2da4>
    3328:	00000045 	andeq	r0, r0, r5, asr #32
    332c:	0ad70816 	beq	ff5c538c <MSP_BASE+0xdf5c038c>
    3330:	b0030000 	andlt	r0, r3, r0
    3334:	00009804 	andeq	r9, r0, r4, lsl #16
    3338:	14081800 	strne	r1, [r8], #-2048	; 0xfffff800
    333c:	0300000d 	movweq	r0, #13
    3340:	004504b1 	strheq	r0, [r5], #-65	; 0xffffffbf
    3344:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    3348:	00000add 	ldrdeq	r0, [r0], -sp
    334c:	9804b203 	stmdals	r4, {r0, r1, r9, ip, sp, pc}
    3350:	1c000000 	stcne	0, cr0, [r0], {-0}
    3354:	000d9f08 	andeq	r9, sp, r8, lsl #30
    3358:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    335c:	00000045 	andeq	r0, r0, r5, asr #32
    3360:	0b9b081e 	bleq	fe6c53e0 <MSP_BASE+0xde6c03e0>
    3364:	b4030000 	strlt	r0, [r3], #-0
    3368:	00009804 	andeq	r9, r0, r4, lsl #16
    336c:	47082000 	strmi	r2, [r8, -r0]
    3370:	0300000e 	movweq	r0, #14
    3374:	004504b5 	strheq	r0, [r5], #-69	; 0xffffffbb
    3378:	07220000 	streq	r0, [r2, -r0]!
    337c:	00544e43 	subseq	r4, r4, r3, asr #28
    3380:	9804b603 	stmdals	r4, {r0, r1, r9, sl, ip, sp, pc}
    3384:	24000000 	strcs	r0, [r0], #-0
    3388:	000d3708 	andeq	r3, sp, r8, lsl #14
    338c:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    3390:	00000045 	andeq	r0, r0, r5, asr #32
    3394:	53500726 	cmppl	r0, #9961472	; 0x980000
    3398:	b8030043 	stmdalt	r3, {r0, r1, r6}
    339c:	00009804 	andeq	r9, r0, r4, lsl #16
    33a0:	18082800 	stmdane	r8, {fp, sp}
    33a4:	0300000b 	movweq	r0, #11
    33a8:	004504b9 	strheq	r0, [r5], #-73	; 0xffffffb7
    33ac:	072a0000 	streq	r0, [sl, -r0]!
    33b0:	00525241 	subseq	r5, r2, r1, asr #4
    33b4:	9804ba03 	stmdals	r4, {r0, r1, r9, fp, ip, sp, pc}
    33b8:	2c000000 	stccs	0, cr0, [r0], {-0}
    33bc:	000b2308 	andeq	r2, fp, r8, lsl #6
    33c0:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    33c4:	00000045 	andeq	r0, r0, r5, asr #32
    33c8:	4352072e 	cmpmi	r2, #12058624	; 0xb80000
    33cc:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    33d0:	00009804 	andeq	r9, r0, r4, lsl #16
    33d4:	2e083000 	cdpcs	0, 0, cr3, cr8, cr0, {0}
    33d8:	0300000b 	movweq	r0, #11
    33dc:	004504bd 	strheq	r0, [r5], #-77	; 0xffffffb3
    33e0:	08320000 	ldmdaeq	r2!, {}	; <UNPREDICTABLE>
    33e4:	00000e51 	andeq	r0, r0, r1, asr lr
    33e8:	9804be03 	stmdals	r4, {r0, r1, r9, sl, fp, ip, sp, pc}
    33ec:	34000000 	strcc	r0, [r0], #-0
    33f0:	000b3908 	andeq	r3, fp, r8, lsl #18
    33f4:	04bf0300 	ldrteq	r0, [pc], #768	; 33fc <__RW_SIZE__+0x2e74>
    33f8:	00000045 	andeq	r0, r0, r5, asr #32
    33fc:	0aa70836 	beq	fe9c54dc <MSP_BASE+0xde9c04dc>
    3400:	c0030000 	andgt	r0, r3, r0
    3404:	00009804 	andeq	r9, r0, r4, lsl #16
    3408:	44083800 	strmi	r3, [r8], #-2048	; 0xfffff800
    340c:	0300000b 	movweq	r0, #11
    3410:	004504c1 	subeq	r0, r5, r1, asr #9
    3414:	083a0000 	ldmdaeq	sl!, {}	; <UNPREDICTABLE>
    3418:	00000e56 	andeq	r0, r0, r6, asr lr
    341c:	9804c203 	stmdals	r4, {r0, r1, r9, lr, pc}
    3420:	3c000000 	stccc	0, cr0, [r0], {-0}
    3424:	000b4f08 	andeq	r4, fp, r8, lsl #30
    3428:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    342c:	00000045 	andeq	r0, r0, r5, asr #32
    3430:	0e5b083e 	mrceq	8, 2, r0, cr11, cr14, {1}
    3434:	c4030000 	strgt	r0, [r3], #-0
    3438:	00009804 	andeq	r9, r0, r4, lsl #16
    343c:	60084000 	andvs	r4, r8, r0
    3440:	0300000e 	movweq	r0, #14
    3444:	004504c5 	subeq	r0, r5, r5, asr #9
    3448:	08420000 	stmdaeq	r2, {}^	; <UNPREDICTABLE>
    344c:	00000ad2 	ldrdeq	r0, [r0], -r2
    3450:	9804c603 	stmdals	r4, {r0, r1, r9, sl, lr, pc}
    3454:	44000000 	strmi	r0, [r0], #-0
    3458:	000b6708 	andeq	r6, fp, r8, lsl #14
    345c:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    3460:	00000045 	andeq	r0, r0, r5, asr #32
    3464:	43440746 	movtmi	r0, #18246	; 0x4746
    3468:	c8030052 	stmdagt	r3, {r1, r4, r6}
    346c:	00009804 	andeq	r9, r0, r4, lsl #16
    3470:	72084800 	andvc	r4, r8, #0, 16
    3474:	0300000b 	movweq	r0, #11
    3478:	004504c9 	subeq	r0, r5, r9, asr #9
    347c:	084a0000 	stmdaeq	sl, {}^	; <UNPREDICTABLE>
    3480:	00000e02 	andeq	r0, r0, r2, lsl #28
    3484:	9804ca03 	stmdals	r4, {r0, r1, r9, fp, lr, pc}
    3488:	4c000000 	stcmi	0, cr0, [r0], {-0}
    348c:	000b7d08 	andeq	r7, fp, r8, lsl #26
    3490:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    3494:	00000045 	andeq	r0, r0, r5, asr #32
    3498:	7c09004e 	stcvc	0, cr0, [r9], {78}	; 0x4e
    349c:	0300000a 	movweq	r0, #10
    34a0:	013404cc 	teqeq	r4, ip, asr #9
    34a4:	040a0000 	streq	r0, [sl], #-0
    34a8:	00000357 	andeq	r0, r0, r7, asr r3
    34ac:	8c080102 	stfhis	f0, [r8], {2}
    34b0:	0b000001 	bleq	34bc <__RW_SIZE__+0x2f34>
    34b4:	0000082c 	andeq	r0, r0, ip, lsr #16
    34b8:	3f200d01 	svccc	0x00200d01
    34bc:	00880800 	addeq	r0, r8, r0, lsl #16
    34c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    34c4:	00000383 	andeq	r0, r0, r3, lsl #7
    34c8:	0010030c 	andseq	r0, r0, ip, lsl #6
    34cc:	7e0d0100 	adfvce	f0, f5, f0
    34d0:	21000000 	mrscs	r0, (UNDEF: 0)
    34d4:	00000007 	andeq	r0, r0, r7
    34d8:	0008b20d 	andeq	fp, r8, sp, lsl #4
    34dc:	a8210100 	stmdage	r1!, {r8}
    34e0:	7e08003f 	mcrvc	0, 0, r0, cr8, cr15, {1}
    34e4:	01000000 	mrseq	r0, (UNDEF: 0)
    34e8:	09d00b9c 	ldmibeq	r0, {r2, r3, r4, r7, r8, r9, fp}^
    34ec:	50010000 	andpl	r0, r1, r0
    34f0:	08004028 	stmdaeq	r0, {r3, r5, lr}
    34f4:	000000a6 	andeq	r0, r0, r6, lsr #1
    34f8:	04239c01 	strteq	r9, [r3], #-3073	; 0xfffff3ff
    34fc:	f90c0000 			; <UNDEFINED> instruction: 0xf90c0000
    3500:	0100000f 	tsteq	r0, pc
    3504:	00007e50 	andeq	r7, r0, r0, asr lr
    3508:	00074200 	andeq	r4, r7, r0, lsl #4
    350c:	10100c00 	andsne	r0, r0, r0, lsl #24
    3510:	50010000 	andpl	r0, r1, r0
    3514:	0000007e 	andeq	r0, r0, lr, ror r0
    3518:	0000076e 	andeq	r0, r0, lr, ror #14
    351c:	000fed0e 	andeq	lr, pc, lr, lsl #26
    3520:	7e520100 	rdfvcs	f0, f2, f0
    3524:	9a000000 	bls	352c <__RW_SIZE__+0x2fa4>
    3528:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    352c:	00000ff3 	strdeq	r0, [r0], -r3
    3530:	007e5301 	rsbseq	r5, lr, r1, lsl #6
    3534:	07c30000 	strbeq	r0, [r3, r0]
    3538:	db0e0000 	blle	383540 <__RW_SIZE__+0x382fb8>
    353c:	0100000f 	tsteq	r0, pc
    3540:	0000455e 	andeq	r4, r0, lr, asr r5
    3544:	0007e100 	andeq	lr, r7, r0, lsl #2
    3548:	0fe40e00 	svceq	0x00e40e00
    354c:	5f010000 	svcpl	0x00010000
    3550:	00000045 	andeq	r0, r0, r5, asr #32
    3554:	000007f4 	strdeq	r0, [r0], -r4
    3558:	0040860f 	subeq	r8, r0, pc, lsl #12
    355c:	00043408 	andeq	r3, r4, r8, lsl #8
    3560:	52011000 	andpl	r1, r1, #0
    3564:	10007402 	andne	r7, r0, r2, lsl #8
    3568:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    356c:	50011000 	andpl	r1, r1, r0
    3570:	aa380305 	bge	e0418c <__RW_SIZE__+0xe03c04>
    3574:	00000800 	andeq	r0, r0, r0, lsl #16
    3578:	0001fe11 	andeq	pc, r1, r1, lsl lr	; <UNPREDICTABLE>
    357c:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    3580:	0000042f 	andeq	r0, r0, pc, lsr #8
    3584:	00007e05 	andeq	r7, r0, r5, lsl #28
    3588:	02371200 	eorseq	r1, r7, #0, 4
    358c:	10050000 	andne	r0, r5, r0
    3590:	00035113 	andeq	r5, r3, r3, lsl r1
    3594:	00001400 	andeq	r1, r0, r0, lsl #8
    3598:	000007de 	ldrdeq	r0, [r0], -lr
    359c:	0d0f0004 	stceq	0, cr0, [pc, #-16]	; 3594 <__RW_SIZE__+0x300c>
    35a0:	01040000 	mrseq	r0, (UNDEF: 4)
    35a4:	000000d5 	ldrdeq	r0, [r0], -r5
    35a8:	00103601 	andseq	r3, r0, r1, lsl #12
    35ac:	00009600 	andeq	r9, r0, r0, lsl #12
    35b0:	0040d000 	subeq	sp, r0, r0
    35b4:	00020a08 	andeq	r0, r2, r8, lsl #20
    35b8:	000a9100 	andeq	r9, sl, r0, lsl #2
    35bc:	046e0200 	strbteq	r0, [lr], #-512	; 0xfffffe00
    35c0:	03010000 	movweq	r0, #4096	; 0x1000
    35c4:	000164a8 	andeq	r6, r1, r8, lsr #9
    35c8:	06bf0300 	ldrteq	r0, [pc], r0, lsl #6
    35cc:	03720000 	cmneq	r2, #0
    35d0:	0000049e 	muleq	r0, lr, r4
    35d4:	06120374 			; <UNDEFINED> instruction: 0x06120374
    35d8:	03750000 	cmneq	r5, #0
    35dc:	00000753 	andeq	r0, r0, r3, asr r7
    35e0:	07700376 			; <UNDEFINED> instruction: 0x07700376
    35e4:	037b0000 	cmneq	fp, #0
    35e8:	00000741 	andeq	r0, r0, r1, asr #14
    35ec:	0489037c 	streq	r0, [r9], #892	; 0x37c
    35f0:	037e0000 	cmneq	lr, #0
    35f4:	00000719 	andeq	r0, r0, r9, lsl r7
    35f8:	0608037f 			; <UNDEFINED> instruction: 0x0608037f
    35fc:	03000000 	movweq	r0, #0
    3600:	0000062b 	andeq	r0, r0, fp, lsr #12
    3604:	07d00301 	ldrbeq	r0, [r0, r1, lsl #6]
    3608:	03020000 	movweq	r0, #8192	; 0x2000
    360c:	0000066b 	andeq	r0, r0, fp, ror #12
    3610:	04490303 	strbeq	r0, [r9], #-771	; 0xfffffcfd
    3614:	03040000 	movweq	r0, #16384	; 0x4000
    3618:	00000495 	muleq	r0, r5, r4
    361c:	04590305 	ldrbeq	r0, [r9], #-773	; 0xfffffcfb
    3620:	03060000 	movweq	r0, #24576	; 0x6000
    3624:	000006e5 	andeq	r0, r0, r5, ror #13
    3628:	05780307 	ldrbeq	r0, [r8, #-775]!	; 0xfffffcf9
    362c:	03080000 	movweq	r0, #32768	; 0x8000
    3630:	000007a3 	andeq	r0, r0, r3, lsr #15
    3634:	06200309 	strteq	r0, [r0], -r9, lsl #6
    3638:	030a0000 	movweq	r0, #40960	; 0xa000
    363c:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3640:	0436030b 	ldrteq	r0, [r6], #-779	; 0xfffffcf5
    3644:	030c0000 	movweq	r0, #49152	; 0xc000
    3648:	00000639 	andeq	r0, r0, r9, lsr r6
    364c:	04e9030d 	strbteq	r0, [r9], #781	; 0x30d
    3650:	030e0000 	movweq	r0, #57344	; 0xe000
    3654:	00000790 	muleq	r0, r0, r7
    3658:	05ad030f 	streq	r0, [sp, #783]!	; 0x30f
    365c:	03100000 	tsteq	r0, #0
    3660:	0000040c 	andeq	r0, r0, ip, lsl #8
    3664:	07b30311 			; <UNDEFINED> instruction: 0x07b30311
    3668:	03120000 	tsteq	r2, #0
    366c:	0000053e 	andeq	r0, r0, lr, lsr r5
    3670:	03d50313 	bicseq	r0, r5, #1275068416	; 0x4c000000
    3674:	03140000 	tsteq	r4, #0
    3678:	00000530 	andeq	r0, r0, r0, lsr r5
    367c:	03fe0315 	mvnseq	r0, #1409286144	; 0x54000000
    3680:	03160000 	tsteq	r6, #0
    3684:	00000763 	andeq	r0, r0, r3, ror #14
    3688:	04c80317 	strbeq	r0, [r8], #791	; 0x317
    368c:	03180000 	tsteq	r8, #0
    3690:	00000659 	andeq	r0, r0, r9, asr r6
    3694:	06fa0319 	usateq	r0, #26, r9, lsl #6
    3698:	031a0000 	tsteq	sl, #0
    369c:	000006d3 	ldrdeq	r0, [r0], -r3
    36a0:	0732031b 			; <UNDEFINED> instruction: 0x0732031b
    36a4:	031c0000 	tsteq	ip, #0
    36a8:	000005d5 	ldrdeq	r0, [r0], -r5
    36ac:	042c031d 	strteq	r0, [ip], #-797	; 0xfffffce3
    36b0:	031e0000 	tsteq	lr, #0
    36b4:	0000064c 	andeq	r0, r0, ip, asr #12
    36b8:	070c031f 	smladeq	ip, pc, r3, r0	; <UNPREDICTABLE>
    36bc:	03200000 	teqeq	r0, #0
    36c0:	00000593 	muleq	r0, r3, r5
    36c4:	041f0321 	ldreq	r0, [pc], #-801	; 36cc <__RW_SIZE__+0x3144>
    36c8:	03220000 	teqeq	r2, #0
    36cc:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    36d0:	07810323 	streq	r0, [r1, r3, lsr #6]
    36d4:	03240000 	teqeq	r4, #0
    36d8:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
    36dc:	055c0325 	ldrbeq	r0, [ip, #-805]	; 0xfffffcdb
    36e0:	03260000 	teqeq	r6, #0
    36e4:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
    36e8:	04640327 	strbteq	r0, [r4], #-807	; 0xfffffcd9
    36ec:	03280000 	teqeq	r8, #0
    36f0:	000007dc 	ldrdeq	r0, [r0], -ip
    36f4:	05f90329 	ldrbeq	r0, [r9, #809]!	; 0x329
    36f8:	002a0000 	eoreq	r0, sl, r0
    36fc:	00055204 	andeq	r5, r5, r4, lsl #4
    3700:	01d90300 	bicseq	r0, r9, r0, lsl #6
    3704:	00000025 	andeq	r0, r0, r5, lsr #32
    3708:	85060105 	strhi	r0, [r6, #-261]	; 0xfffffefb
    370c:	06000001 	streq	r0, [r0], -r1
    3710:	00000336 	andeq	r0, r0, r6, lsr r3
    3714:	01822a04 	orreq	r2, r2, r4, lsl #20
    3718:	01050000 	mrseq	r0, (UNDEF: 5)
    371c:	00018308 	andeq	r8, r1, r8, lsl #6
    3720:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    3724:	0000002a 	andeq	r0, r0, sl, lsr #32
    3728:	00039306 	andeq	r9, r3, r6, lsl #6
    372c:	9b360400 	blls	d84734 <__RW_SIZE__+0xd841ac>
    3730:	05000001 	streq	r0, [r0, #-1]
    3734:	01e30702 	mvneq	r0, r2, lsl #14
    3738:	04050000 	streq	r0, [r5], #-0
    373c:	00006c05 	andeq	r6, r0, r5, lsl #24
    3740:	01d10600 	bicseq	r0, r1, r0, lsl #12
    3744:	50040000 	andpl	r0, r4, r0
    3748:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    374c:	b2070405 	andlt	r0, r7, #83886080	; 0x5000000
    3750:	05000001 	streq	r0, [r0, #-1]
    3754:	00670508 	rsbeq	r0, r7, r8, lsl #10
    3758:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    375c:	0001ad07 	andeq	sl, r1, r7, lsl #26
    3760:	05040700 	streq	r0, [r4, #-1792]	; 0xfffff900
    3764:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3768:	b7070405 	strlt	r0, [r7, -r5, lsl #8]
    376c:	08000001 	stmdaeq	r0, {r0}
    3770:	84020e04 	strhi	r0, [r2], #-3588	; 0xfffff1fc
    3774:	00000285 	andeq	r0, r0, r5, lsl #5
    3778:	0004c309 	andeq	ip, r4, r9, lsl #6
    377c:	9c860200 	sfmls	f0, 4, [r6], {0}
    3780:	00000002 	andeq	r0, r0, r2
    3784:	00067409 	andeq	r7, r6, r9, lsl #8
    3788:	a1870200 	orrge	r0, r7, r0, lsl #4
    378c:	20000002 	andcs	r0, r0, r2
    3790:	00077c09 	andeq	r7, r7, r9, lsl #24
    3794:	b1880200 	orrlt	r0, r8, r0, lsl #4
    3798:	80000002 	andhi	r0, r0, r2
    379c:	0004d609 	andeq	sp, r4, r9, lsl #12
    37a0:	a1890200 	orrge	r0, r9, r0, lsl #4
    37a4:	a0000002 	andge	r0, r0, r2
    37a8:	0007ae0a 	andeq	sl, r7, sl, lsl #28
    37ac:	b68a0200 	strlt	r0, [sl], r0, lsl #4
    37b0:	00000002 	andeq	r0, r0, r2
    37b4:	067e0a01 	ldrbteq	r0, [lr], -r1, lsl #20
    37b8:	8b020000 	blhi	837c0 <__RW_SIZE__+0x83238>
    37bc:	000002a1 	andeq	r0, r0, r1, lsr #5
    37c0:	340a0120 	strcc	r0, [sl], #-288	; 0xfffffee0
    37c4:	02000006 	andeq	r0, r0, #6
    37c8:	0002bb8c 	andeq	fp, r2, ip, lsl #23
    37cc:	0a018000 	beq	637d4 <__RW_SIZE__+0x6324c>
    37d0:	00000688 	andeq	r0, r0, r8, lsl #13
    37d4:	02a18d02 	adceq	r8, r1, #2, 26	; 0x80
    37d8:	01a00000 	moveq	r0, r0
    37dc:	00078b0a 	andeq	r8, r7, sl, lsl #22
    37e0:	c08e0200 	addgt	r0, lr, r0, lsl #4
    37e4:	00000002 	andeq	r0, r0, r2
    37e8:	06920a02 	ldreq	r0, [r2], r2, lsl #20
    37ec:	8f020000 	svchi	0x00020000
    37f0:	000002c5 	andeq	r0, r0, r5, asr #5
    37f4:	490b0220 	stmdbmi	fp, {r5, r9}
    37f8:	90020050 	andls	r0, r2, r0, asr r0
    37fc:	000002e5 	andeq	r0, r0, r5, ror #5
    3800:	9c0a0300 	stcls	3, cr0, [sl], {-0}
    3804:	02000006 	andeq	r0, r0, #6
    3808:	0002ea91 	muleq	r2, r1, sl
    380c:	0a03f000 	beq	ff814 <__RW_SIZE__+0xff28c>
    3810:	00000666 	andeq	r0, r0, r6, ror #12
    3814:	02fb9202 	rscseq	r9, fp, #536870912	; 0x20000000
    3818:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    381c:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    3820:	02950000 	addseq	r0, r5, #0
    3824:	950d0000 	strls	r0, [sp, #-0]
    3828:	07000002 	streq	r0, [r0, -r2]
    382c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    3830:	00000034 	andeq	r0, r0, r4, lsr r0
    3834:	0002850e 	andeq	r8, r2, lr, lsl #10
    3838:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    383c:	02b10000 	adcseq	r0, r1, #0
    3840:	950d0000 	strls	r0, [sp, #-0]
    3844:	17000002 	strne	r0, [r0, -r2]
    3848:	02850e00 	addeq	r0, r5, #0, 28
    384c:	850e0000 	strhi	r0, [lr, #-0]
    3850:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3854:	00000285 	andeq	r0, r0, r5, lsl #5
    3858:	0002850e 	andeq	r8, r2, lr, lsl #10
    385c:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    3860:	02d50000 	sbcseq	r0, r5, #0
    3864:	950d0000 	strls	r0, [sp, #-0]
    3868:	37000002 	strcc	r0, [r0, -r2]
    386c:	01770c00 	cmneq	r7, r0, lsl #24
    3870:	02e50000 	rsceq	r0, r5, #0
    3874:	950d0000 	strls	r0, [sp, #-0]
    3878:	ef000002 	svc	0x00000002
    387c:	02d50e00 	sbcseq	r0, r5, #0, 28
    3880:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    3884:	fb000001 	blx	3892 <__RW_SIZE__+0x330a>
    3888:	0f000002 	svceq	0x00000002
    388c:	00000295 	muleq	r0, r5, r2
    3890:	0e000283 	cdpeq	2, 0, cr0, cr0, cr3, {4}
    3894:	000001a9 	andeq	r0, r0, r9, lsr #3
    3898:	0006f006 	andeq	pc, r6, r6
    389c:	d7930200 	ldrle	r0, [r3, r0, lsl #4]
    38a0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    38a4:	00000190 	muleq	r0, r0, r1
    38a8:	e9031c10 	stmdb	r3, {r4, sl, fp, ip}
    38ac:	00037503 	andeq	r7, r3, r3, lsl #10
    38b0:	52431100 	subpl	r1, r3, #0, 2
    38b4:	eb03004c 	bl	c39ec <__RW_SIZE__+0xc3464>
    38b8:	0002fb03 	andeq	pc, r2, r3, lsl #22
    38bc:	43110000 	tstmi	r1, #0
    38c0:	03004852 	movweq	r4, #2130	; 0x852
    38c4:	02fb03ec 	rscseq	r0, fp, #236, 6	; 0xb0000003
    38c8:	11040000 	mrsne	r0, (UNDEF: 4)
    38cc:	00524449 	subseq	r4, r2, r9, asr #8
    38d0:	fb03ed03 	blx	fece6 <__RW_SIZE__+0xfe75e>
    38d4:	08000002 	stmdaeq	r0, {r1}
    38d8:	52444f11 	subpl	r4, r4, #17, 30	; 0x44
    38dc:	03ee0300 	mvneq	r0, #0, 6
    38e0:	000002fb 	strdeq	r0, [r0], -fp
    38e4:	0081120c 	addeq	r1, r1, ip, lsl #4
    38e8:	ef030000 	svc	0x00030000
    38ec:	0002fb03 	andeq	pc, r2, r3, lsl #22
    38f0:	42111000 	andsmi	r1, r1, #0
    38f4:	03005252 	movweq	r5, #594	; 0x252
    38f8:	02fb03f0 	rscseq	r0, fp, #240, 6	; 0xc0000003
    38fc:	12140000 	andsne	r0, r4, #0
    3900:	00000244 	andeq	r0, r0, r4, asr #4
    3904:	fb03f103 	blx	ffd1a <__RW_SIZE__+0xff792>
    3908:	18000002 	stmdane	r0, {r1}
    390c:	00000400 	andeq	r0, r0, r0, lsl #8
    3910:	f2030000 	vhadd.s8	d0, d3, d0
    3914:	00031003 	andeq	r1, r3, r3
    3918:	03281000 	teqeq	r8, #0
    391c:	040c0434 	streq	r0, [ip], #-1076	; 0xfffffbcc
    3920:	43110000 	tstmi	r1, #0
    3924:	36030052 			; <UNDEFINED> instruction: 0x36030052
    3928:	0002fb04 	andeq	pc, r2, r4, lsl #22
    392c:	48120000 	ldmdami	r2, {}	; <UNPREDICTABLE>
    3930:	03000000 	movweq	r0, #0
    3934:	02fb0437 	rscseq	r0, fp, #922746880	; 0x37000000
    3938:	11040000 	mrsne	r0, (UNDEF: 4)
    393c:	00524943 	subseq	r4, r2, r3, asr #18
    3940:	fb043803 	blx	111956 <__RW_SIZE__+0x1113ce>
    3944:	08000002 	stmdaeq	r0, {r1}
    3948:	00008d12 	andeq	r8, r0, r2, lsl sp
    394c:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    3950:	000002fb 	strdeq	r0, [r0], -fp
    3954:	000d120c 	andeq	r1, sp, ip, lsl #4
    3958:	3a030000 	bcc	c3960 <__RW_SIZE__+0xc33d8>
    395c:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3960:	86121000 	ldrhi	r1, [r2], -r0
    3964:	03000000 	movweq	r0, #0
    3968:	02fb043b 	rscseq	r0, fp, #989855744	; 0x3b000000
    396c:	12140000 	andsne	r0, r4, #0
    3970:	0000005f 	andeq	r0, r0, pc, asr r0
    3974:	fb043c03 	blx	11298a <__RW_SIZE__+0x112402>
    3978:	18000002 	stmdane	r0, {r1}
    397c:	00005712 	andeq	r5, r0, r2, lsl r7
    3980:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    3984:	000002fb 	strdeq	r0, [r0], -fp
    3988:	003d121c 	eorseq	r1, sp, ip, lsl r2
    398c:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    3990:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3994:	43112000 	tstmi	r1, #0
    3998:	03005253 	movweq	r5, #595	; 0x253
    399c:	02fb043f 	rscseq	r0, fp, #1056964608	; 0x3f000000
    39a0:	00240000 	eoreq	r0, r4, r0
    39a4:	00007504 	andeq	r7, r0, r4, lsl #10
    39a8:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    39ac:	00000381 	andeq	r0, r0, r1, lsl #7
    39b0:	d2031c10 	andle	r1, r3, #16, 24	; 0x1000
    39b4:	0004d604 	andeq	sp, r4, r4, lsl #12
    39b8:	52531100 	subspl	r1, r3, #0, 2
    39bc:	04d40300 	ldrbeq	r0, [r4], #768	; 0x300
    39c0:	0000030b 	andeq	r0, r0, fp, lsl #6
    39c4:	06741200 	ldrbteq	r1, [r4], -r0, lsl #4
    39c8:	d5030000 	strle	r0, [r3, #-0]
    39cc:	00019004 	andeq	r9, r1, r4
    39d0:	44110200 	ldrmi	r0, [r1], #-512	; 0xfffffe00
    39d4:	d6030052 			; <UNDEFINED> instruction: 0xd6030052
    39d8:	00030b04 	andeq	r0, r3, r4, lsl #22
    39dc:	0a120400 	beq	4849e4 <__RW_SIZE__+0x48445c>
    39e0:	0300000d 	movweq	r0, #13
    39e4:	019004d7 			; <UNDEFINED> instruction: 0x019004d7
    39e8:	11060000 	mrsne	r0, (UNDEF: 6)
    39ec:	00525242 	subseq	r5, r2, r2, asr #4
    39f0:	0b04d803 	bleq	139a04 <__RW_SIZE__+0x13947c>
    39f4:	08000003 	stmdaeq	r0, {r0, r1}
    39f8:	00067e12 	andeq	r7, r6, r2, lsl lr
    39fc:	04d90300 	ldrbeq	r0, [r9], #768	; 0x300
    3a00:	00000190 	muleq	r0, r0, r1
    3a04:	5243110a 	subpl	r1, r3, #-2147483646	; 0x80000002
    3a08:	da030031 	ble	c3ad4 <__RW_SIZE__+0xc354c>
    3a0c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3a10:	88120c00 	ldmdahi	r2, {sl, fp}
    3a14:	03000006 	movweq	r0, #6
    3a18:	019004db 			; <UNDEFINED> instruction: 0x019004db
    3a1c:	110e0000 	mrsne	r0, (UNDEF: 14)
    3a20:	00325243 	eorseq	r5, r2, r3, asr #4
    3a24:	0b04dc03 	bleq	13aa38 <__RW_SIZE__+0x13a4b0>
    3a28:	10000003 	andne	r0, r0, r3
    3a2c:	00069212 	andeq	r9, r6, r2, lsl r2
    3a30:	04dd0300 	ldrbeq	r0, [sp], #768	; 0x300
    3a34:	00000190 	muleq	r0, r0, r1
    3a38:	52431112 	subpl	r1, r3, #-2147483644	; 0x80000004
    3a3c:	de030033 	mcrle	0, 0, r0, cr3, cr3, {1}
    3a40:	00030b04 	andeq	r0, r3, r4, lsl #22
    3a44:	9c121400 	cfldrsls	mvf1, [r2], {-0}
    3a48:	03000006 	movweq	r0, #6
    3a4c:	019004df 			; <UNDEFINED> instruction: 0x019004df
    3a50:	12160000 	andsne	r0, r6, #0
    3a54:	00000af3 	strdeq	r0, [r0], -r3
    3a58:	0b04e003 	bleq	13ba6c <__RW_SIZE__+0x13b4e4>
    3a5c:	18000003 	stmdane	r0, {r0, r1}
    3a60:	000d1412 	andeq	r1, sp, r2, lsl r4
    3a64:	04e10300 	strbteq	r0, [r1], #768	; 0x300
    3a68:	00000190 	muleq	r0, r0, r1
    3a6c:	5d04001a 	stcpl	0, cr0, [r4, #-104]	; 0xffffff98
    3a70:	0300000c 	movweq	r0, #12
    3a74:	041804e2 	ldreq	r0, [r8], #-1250	; 0xfffffb1e
    3a78:	04130000 	ldreq	r0, [r3], #-0
    3a7c:	04ea0414 	strbteq	r0, [sl], #1044	; 0x414
    3a80:	01050000 	mrseq	r0, (UNDEF: 5)
    3a84:	00018c08 	andeq	r8, r1, r8, lsl #24
    3a88:	f7041400 			; <UNDEFINED> instruction: 0xf7041400
    3a8c:	15000004 	strne	r0, [r0, #-4]
    3a90:	000004ea 	andeq	r0, r0, sl, ror #9
    3a94:	00109006 	andseq	r9, r0, r6
    3a98:	07280500 	streq	r0, [r8, -r0, lsl #10]!
    3a9c:	16000005 	strne	r0, [r0], -r5
    3aa0:	0000102c 	andeq	r1, r0, ip, lsr #32
    3aa4:	1e000704 	cdpne	7, 0, cr0, cr0, cr4, {0}
    3aa8:	17000005 	strne	r0, [r0, -r5]
    3aac:	0000109f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ab0:	000004e2 	andeq	r0, r0, r2, ror #9
    3ab4:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    3ab8:	05000010 	streq	r0, [r0, #-16]
    3abc:	0004fc62 	andeq	pc, r4, r2, ror #24
    3ac0:	106d1800 	rsbne	r1, sp, r0, lsl #16
    3ac4:	2b010000 	blcs	43acc <__RW_SIZE__+0x43544>
    3ac8:	00054001 	andeq	r4, r5, r1
    3acc:	74701900 	ldrbtvc	r1, [r0], #-2304	; 0xfffff700
    3ad0:	e42b0100 	strt	r0, [fp], #-256	; 0xffffff00
    3ad4:	00000004 	andeq	r0, r0, r4
    3ad8:	00101a1a 	andseq	r1, r0, sl, lsl sl
    3adc:	ea3e0100 	b	f83ee4 <__RW_SIZE__+0xf8395c>
    3ae0:	01000004 	tsteq	r0, r4
    3ae4:	0005c01b 	andeq	ip, r5, fp, lsl r0
    3ae8:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    3aec:	00056603 	andeq	r6, r5, r3, lsl #12
    3af0:	046e1c00 	strbteq	r1, [lr], #-3072	; 0xfffff400
    3af4:	13020000 	movwne	r0, #8192	; 0x2000
    3af8:	00016406 	andeq	r6, r1, r6, lsl #8
    3afc:	fc1b0000 	ldc2	0, cr0, [fp], {-0}
    3b00:	02000004 	andeq	r0, r0, #4
    3b04:	800305de 	ldrdhi	r0, [r3], -lr
    3b08:	1c000005 	stcne	0, cr0, [r0], {5}
    3b0c:	0000046e 	andeq	r0, r0, lr, ror #8
    3b10:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    3b14:	00000001 	andeq	r0, r0, r1
    3b18:	0005831b 	andeq	r8, r5, fp, lsl r3
    3b1c:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    3b20:	00059a03 	andeq	r9, r5, r3, lsl #20
    3b24:	046e1c00 	strbteq	r1, [lr], #-3072	; 0xfffff400
    3b28:	eb020000 	bl	83b30 <__RW_SIZE__+0x835a8>
    3b2c:	00016405 	andeq	r6, r1, r5, lsl #8
    3b30:	7b1d0000 	blvc	743b38 <__RW_SIZE__+0x7435b0>
    3b34:	01000008 	tsteq	r0, r8
    3b38:	0040d008 	subeq	sp, r0, r8
    3b3c:	0000b808 	andeq	fp, r0, r8, lsl #16
    3b40:	ec9c0100 	ldfs	f0, [ip], {0}
    3b44:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    3b48:	00001068 	andeq	r1, r0, r8, rrx
    3b4c:	01c90801 	biceq	r0, r9, r1, lsl #16
    3b50:	08070000 	stmdaeq	r7, {}	; <UNPREDICTABLE>
    3b54:	641f0000 	ldrvs	r0, [pc], #-0	; 3b5c <__RW_SIZE__+0x35d4>
    3b58:	01007669 	tsteq	r0, r9, ror #12
    3b5c:	0005ec0a 	andeq	lr, r5, sl, lsl #24
    3b60:	00082800 	andeq	r2, r8, r0, lsl #16
    3b64:	10842000 	addne	r2, r4, r0
    3b68:	0b010000 	bleq	43b70 <__RW_SIZE__+0x435e8>
    3b6c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b70:	00000840 	andeq	r0, r0, r0, asr #16
    3b74:	00107f20 	andseq	r7, r0, r0, lsr #30
    3b78:	d00c0100 	andle	r0, ip, r0, lsl #2
    3b7c:	7b000001 	blvc	3b88 <__RW_SIZE__+0x3600>
    3b80:	00000008 	andeq	r0, r0, r8
    3b84:	3d040805 	stccc	8, cr0, [r4, #-20]	; 0xffffffec
    3b88:	18000010 	stmdane	r0, {r4}
    3b8c:	00001049 	andeq	r1, r0, r9, asr #32
    3b90:	0b011f01 	bleq	4b79c <__RW_SIZE__+0x4b214>
    3b94:	21000006 	tstcs	r0, r6
    3b98:	00001044 	andeq	r1, r0, r4, asr #32
    3b9c:	04ea1f01 	strbteq	r1, [sl], #3841	; 0xf01
    3ba0:	22000000 	andcs	r0, r0, #0
    3ba4:	000005f3 	strdeq	r0, [r0], -r3
    3ba8:	08004188 	stmdaeq	r0, {r3, r7, r8, lr}
    3bac:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bb0:	06269c01 	strteq	r9, [r6], -r1, lsl #24
    3bb4:	ff230000 			; <UNDEFINED> instruction: 0xff230000
    3bb8:	01000005 	tsteq	r0, r5
    3bbc:	29220050 	stmdbcs	r2!, {r4, r6}
    3bc0:	c4000005 	strgt	r0, [r0], #-5
    3bc4:	42080041 	andmi	r0, r8, #65	; 0x41
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00065c9c 	muleq	r6, ip, ip
    3bd0:	05352400 	ldreq	r2, [r5, #-1024]!	; 0xfffffc00
    3bd4:	089d0000 	ldmeq	sp, {}	; <UNPREDICTABLE>
    3bd8:	f3250000 	vhadd.u32	d0, d5, d0
    3bdc:	ca000005 	bgt	3bf8 <__RW_SIZE__+0x3670>
    3be0:	90080041 	andls	r0, r8, r1, asr #32
    3be4:	01000001 	tsteq	r0, r1
    3be8:	05ff242f 	ldrbeq	r2, [pc, #1071]!	; 401f <__RW_SIZE__+0x3a97>
    3bec:	08d50000 	ldmeq	r5, {}^	; <UNPREDICTABLE>
    3bf0:	00000000 	andeq	r0, r0, r0
    3bf4:	00023726 	andeq	r3, r2, r6, lsr #14
    3bf8:	08330100 	ldmdaeq	r3!, {r8}
    3bfc:	60080042 	andvs	r0, r8, r2, asr #32
    3c00:	01000000 	mrseq	r0, (UNDEF: 0)
    3c04:	0006f29c 	muleq	r6, ip, r2
    3c08:	6d662700 	stclvs	7, cr2, [r6, #-0]
    3c0c:	33010074 	movwcc	r0, #4212	; 0x1074
    3c10:	000004e4 	andeq	r0, r0, r4, ror #9
    3c14:	28709102 	ldmdacs	r0!, {r1, r8, ip, pc}^
    3c18:	00706129 	rsbseq	r6, r0, r9, lsr #2
    3c1c:	051e3501 	ldreq	r3, [lr, #-1281]	; 0xfffffaff
    3c20:	91030000 	mrsls	r0, (UNDEF: 3)
    3c24:	892a7ddc 	stmdbhi	sl!, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr}
    3c28:	01000010 	tsteq	r0, r0, lsl r0
    3c2c:	0006f236 	andeq	pc, r6, r6, lsr r2	; <UNPREDICTABLE>
    3c30:	e0910300 	adds	r0, r1, r0, lsl #6
    3c34:	05292b7d 	streq	r2, [r9, #-2941]!	; 0xfffff483
    3c38:	421e0000 	andsmi	r0, lr, #0
    3c3c:	01a80800 			; <UNDEFINED> instruction: 0x01a80800
    3c40:	3a010000 	bcc	43c48 <__RW_SIZE__+0x436c0>
    3c44:	000006d3 	ldrdeq	r0, [r0], -r3
    3c48:	00053524 	andeq	r3, r5, r4, lsr #10
    3c4c:	0008f300 	andeq	pc, r8, r0, lsl #6
    3c50:	05f32500 	ldrbeq	r2, [r3, #1280]!	; 0x500
    3c54:	42240000 	eormi	r0, r4, #0
    3c58:	01c00800 	biceq	r0, r0, r0, lsl #16
    3c5c:	2f010000 	svccs	0x00010000
    3c60:	0005ff24 	andeq	pc, r5, r4, lsr #30
    3c64:	00093900 	andeq	r3, r9, r0, lsl #18
    3c68:	2c000000 	stccs	0, cr0, [r0], {-0}
    3c6c:	0800421e 	stmdaeq	r0, {r1, r2, r3, r4, r9, lr}
    3c70:	000007c6 	andeq	r0, r0, r6, asr #15
    3c74:	0252012d 	subseq	r0, r2, #1073741835	; 0x4000000b
    3c78:	012d5491 			; <UNDEFINED> instruction: 0x012d5491
    3c7c:	50910351 	addspl	r0, r1, r1, asr r3
    3c80:	50012d06 	andpl	r2, r1, r6, lsl #26
    3c84:	7dc09103 	stfvcp	f1, [r0, #12]
    3c88:	ea0c0000 	b	303c90 <__RW_SIZE__+0x303708>
    3c8c:	02000004 	andeq	r0, r0, #4
    3c90:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
    3c94:	00000295 	muleq	r0, r5, r2
    3c98:	402e00ff 	strdmi	r0, [lr], -pc	; <UNPREDICTABLE>
    3c9c:	68000005 	stmdavs	r0, {r0, r2}
    3ca0:	16080042 	strne	r0, [r8], -r2, asr #32
    3ca4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ca8:	10592f9c 			; <UNDEFINED> instruction: 0x10592f9c
    3cac:	4b010000 	blmi	43cb4 <__RW_SIZE__+0x4372c>
    3cb0:	000004ea 	andeq	r0, r0, sl, ror #9
    3cb4:	08004280 	stmdaeq	r0, {r7, r9, lr}
    3cb8:	00000018 	andeq	r0, r0, r8, lsl r0
    3cbc:	07449c01 	strbeq	r9, [r4, -r1, lsl #24]
    3cc0:	72300000 	eorsvc	r0, r0, #0
    3cc4:	4d010078 	stcmi	0, cr0, [r1, #-480]	; 0xfffffe20
    3cc8:	000004ea 	andeq	r0, r0, sl, ror #9
    3ccc:	00054031 	andeq	r4, r5, r1, lsr r0
    3cd0:	00428000 	subeq	r8, r2, r0
    3cd4:	00001208 	andeq	r1, r0, r8, lsl #4
    3cd8:	004f0100 	subeq	r0, pc, r0, lsl #2
    3cdc:	00099a26 	andeq	r9, r9, r6, lsr #20
    3ce0:	98540100 	ldmdals	r4, {r8}^
    3ce4:	42080042 	andmi	r0, r8, #66	; 0x42
    3ce8:	01000000 	mrseq	r0, (UNDEF: 0)
    3cec:	0007b59c 	muleq	r7, ip, r5
    3cf0:	6e653200 	cdpvs	2, 6, cr3, cr5, cr0, {0}
    3cf4:	c9540100 	ldmdbgt	r4, {r8}^
    3cf8:	57000001 	strpl	r0, [r0, -r1]
    3cfc:	2b000009 	blcs	3d28 <__RW_SIZE__+0x37a0>
    3d00:	00000580 	andeq	r0, r0, r0, lsl #11
    3d04:	080042a4 	stmdaeq	r0, {r2, r5, r7, r9, lr}
    3d08:	000001d8 	ldrdeq	r0, [r0], -r8
    3d0c:	07846001 	streq	r6, [r4, r1]
    3d10:	8d240000 	stchi	0, cr0, [r4, #-0]
    3d14:	91000005 	tstls	r0, r5
    3d18:	00000009 	andeq	r0, r0, r9
    3d1c:	00054c2b 	andeq	r4, r5, fp, lsr #24
    3d20:	0042c000 	subeq	ip, r2, r0
    3d24:	0001f808 	andeq	pc, r1, r8, lsl #16
    3d28:	9e590100 	rdflse	f0, f1, f0
    3d2c:	33000007 	movwcc	r0, #7
    3d30:	00000559 	andeq	r0, r0, r9, asr r5
    3d34:	66340025 	ldrtvs	r0, [r4], -r5, lsr #32
    3d38:	d6000005 	strle	r0, [r0], -r5
    3d3c:	04080042 	streq	r0, [r8], #-66	; 0xffffffbe
    3d40:	01000000 	mrseq	r0, (UNDEF: 0)
    3d44:	0573335a 	ldrbeq	r3, [r3, #-858]!	; 0xfffffca6
    3d48:	00250000 	eoreq	r0, r5, r0
    3d4c:	01fe3500 	mvnseq	r3, r0, lsl #10
    3d50:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    3d54:	0007c106 	andeq	ip, r7, r6, lsl #2
    3d58:	01c90e00 	biceq	r0, r9, r0, lsl #28
    3d5c:	a4360000 	ldrtge	r0, [r6], #-0
    3d60:	06000010 			; <UNDEFINED> instruction: 0x06000010
    3d64:	0001c9dc 	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    3d68:	04e43700 	strbteq	r3, [r4], #1792	; 0x700
    3d6c:	f1370000 			; <UNDEFINED> instruction: 0xf1370000
    3d70:	37000004 	strcc	r0, [r0, -r4]
    3d74:	000004fc 	strdeq	r0, [r0], -ip
    3d78:	006b0000 	rsbeq	r0, fp, r0
    3d7c:	00020000 	andeq	r0, r2, r0
    3d80:	0000100b 	andeq	r1, r0, fp
    3d84:	0c420104 	stfeqe	f0, [r2], {4}
    3d88:	30000000 	andcc	r0, r0, r0
    3d8c:	31ec0800 	mvncc	r0, r0, lsl #16
    3d90:	72630800 	rsbvc	r0, r3, #0, 16
    3d94:	732e3074 	teqvc	lr, #116	; 0x74
    3d98:	5c3a4400 	cfldrspl	mvf4, [sl], #-0
    3d9c:	6b726f77 	blvs	1c9fb80 <__RW_SIZE__+0x1c9f5f8>
    3da0:	63617073 	cmnvs	r1, #115	; 0x73
    3da4:	77665c65 	strbvc	r5, [r6, -r5, ror #24]!
    3da8:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
    3dac:	6d6d6172 	stfvse	f6, [sp, #-456]!	; 0xfffffe38
    3db0:	5c676e69 	stclpl	14, cr6, [r7], #-420	; 0xfffffe5c
    3db4:	6d726966 	ldclvs	9, cr6, [r2, #-408]!	; 0xfffffe68
    3db8:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
    3dbc:	6353565c 	cmpvs	r3, #92, 12	; 0x5c00000
    3dc0:	5c65646f 	cfstrdpl	mvd6, [r5], #-444	; 0xfffffe44
    3dc4:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
    3dc8:	454d4954 	strbmi	r4, [sp, #-2388]	; 0xfffff6ac
    3dcc:	56455f52 			; <UNDEFINED> instruction: 0x56455f52
    3dd0:	5f544e45 	svcpl	0x00544e45
    3dd4:	0042414c 	subeq	r4, r2, ip, asr #2
    3dd8:	20554e47 	subscs	r4, r5, r7, asr #28
    3ddc:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    3de0:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    3de4:	01003235 	tsteq	r0, r5, lsr r2
    3de8:	Address 0x00003de8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb24>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a0>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb3c>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	35050000 	strcc	r0, [r5, #-0]
      38:	00134900 	andseq	r4, r3, r0, lsl #18
      3c:	01130600 	tsteq	r3, r0, lsl #12
      40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826ec>
      44:	1301053b 	movwne	r0, #5435	; 0x153b
      48:	0d070000 	stceq	0, cr0, [r7, #-0]
      4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006cc>
      50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      54:	000b3813 	andeq	r3, fp, r3, lsl r8
      58:	000d0800 	andeq	r0, sp, r0, lsl #16
      5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832e8>
      60:	1349053b 	movtne	r0, #38203	; 0x953b
      64:	00000b38 	andeq	r0, r0, r8, lsr fp
      68:	03001609 	movweq	r1, #1545	; 0x609
      6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce324>
      70:	00134905 	andseq	r4, r3, r5, lsl #18
      74:	000f0a00 	andeq	r0, pc, r0, lsl #20
      78:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
      80:	03193f00 	tsteq	r9, #0, 30
      84:	3b0b3a0e 	blcc	2ce8c4 <__RW_SIZE__+0x2ce33c>
      88:	1119270b 	tstne	r9, fp, lsl #14
      8c:	40061201 	andmi	r1, r6, r1, lsl #4
      90:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      94:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
      98:	03193f01 	tsteq	r9, #1, 30
      9c:	3b0b3a0e 	blcc	2ce8dc <__RW_SIZE__+0x2ce354>
      a0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
      a4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      a8:	97184006 	ldrls	r4, [r8, -r6]
      ac:	13011942 	movwne	r1, #6466	; 0x1942
      b0:	340d0000 	strcc	r0, [sp], #-0
      b4:	3a0e0300 	bcc	380cbc <__RW_SIZE__+0x380734>
      b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      bc:	00170213 	andseq	r0, r7, r3, lsl r2
      c0:	82890e00 	addhi	r0, r9, #0, 28
      c4:	01110101 	tsteq	r1, r1, lsl #2
      c8:	00001331 	andeq	r1, r0, r1, lsr r3
      cc:	01828a0f 	orreq	r8, r2, pc, lsl #20
      d0:	91180200 	tstls	r8, r0, lsl #4
      d4:	00001842 	andeq	r1, r0, r2, asr #16
      d8:	3f002e10 	svccc	0x00002e10
      dc:	3a0e0319 	bcc	380d48 <__RW_SIZE__+0x3807c0>
      e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      e4:	11134919 	tstne	r3, r9, lsl r9
      e8:	40061201 	andmi	r1, r6, r1, lsl #4
      ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      f0:	34110000 	ldrcc	r0, [r1], #-0
      f4:	3a0e0300 	bcc	380cfc <__RW_SIZE__+0x380774>
      f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      fc:	3c193f13 	ldccc	15, cr3, [r9], {19}
     100:	12000019 	andne	r0, r0, #25
     104:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     108:	0b3a0e03 	bleq	e8391c <__RW_SIZE__+0xe83394>
     10c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     110:	0000193c 	andeq	r1, r0, ip, lsr r9
     114:	49000513 	stmdbmi	r0, {r0, r1, r4, r8, sl}
     118:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     11c:	00000018 	andeq	r0, r0, r8, lsl r0
     120:	01110100 	tsteq	r1, r0, lsl #2
     124:	0b130e25 	bleq	4c39c0 <__RW_SIZE__+0x4c3438>
     128:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     12c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     130:	00001710 	andeq	r1, r0, r0, lsl r7
     134:	0b002402 	bleq	9144 <__RW_SIZE__+0x8bbc>
     138:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     13c:	0300000e 	movweq	r0, #14
     140:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     144:	0b3b0b3a 	bleq	ec2e34 <__RW_SIZE__+0xec28ac>
     148:	00001349 	andeq	r1, r0, r9, asr #6
     14c:	0b002404 	bleq	9164 <__RW_SIZE__+0x8bdc>
     150:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     154:	05000008 	streq	r0, [r0, #-8]
     158:	13490035 	movtne	r0, #36917	; 0x9035
     15c:	13060000 	movwne	r0, #24576	; 0x6000
     160:	3a0b0b01 	bcc	2c2d6c <__RW_SIZE__+0x2c27e4>
     164:	01053b0b 	tsteq	r5, fp, lsl #22
     168:	07000013 	smladeq	r0, r3, r0, r0
     16c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     174:	0b381349 	bleq	e04ea0 <__RW_SIZE__+0xe04918>
     178:	0d080000 	stceq	0, cr0, [r8, #-0]
     17c:	3a0e0300 	bcc	380d84 <__RW_SIZE__+0x3807fc>
     180:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     184:	000b3813 	andeq	r3, fp, r3, lsl r8
     188:	00160900 	andseq	r0, r6, r0, lsl #18
     18c:	0b3a0e03 	bleq	e839a0 <__RW_SIZE__+0xe83418>
     190:	1349053b 	movtne	r0, #38203	; 0x953b
     194:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     198:	03193f00 	tsteq	r9, #0, 30
     19c:	3b0b3a0e 	blcc	2ce9dc <__RW_SIZE__+0x2ce454>
     1a0:	1119270b 	tstne	r9, fp, lsl #14
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	340b0000 	strcc	r0, [fp], #-0
     1b0:	3a0e0300 	bcc	380db8 <__RW_SIZE__+0x380830>
     1b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
     1bc:	00000019 	andeq	r0, r0, r9, lsl r0
     1c0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     1c4:	030b130e 	movweq	r1, #45838	; 0xb30e
     1c8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
     1cc:	10011117 	andne	r1, r1, r7, lsl r1
     1d0:	02000017 	andeq	r0, r0, #23
     1d4:	0b0b0024 	bleq	2c026c <__RW_SIZE__+0x2bfce4>
     1d8:	0e030b3e 	vmoveq.16	d3[0], r0
     1dc:	16030000 	strne	r0, [r3], -r0
     1e0:	3a0e0300 	bcc	380de8 <__RW_SIZE__+0x380860>
     1e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e8:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     1ec:	0b0b0024 	bleq	2c0284 <__RW_SIZE__+0x2bfcfc>
     1f0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     1f4:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     1f8:	03193f01 	tsteq	r9, #1, 30
     1fc:	3b0b3a0e 	blcc	2cea3c <__RW_SIZE__+0x2ce4b4>
     200:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     204:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     208:	97184006 	ldrls	r4, [r8, -r6]
     20c:	13011942 	movwne	r1, #6466	; 0x1942
     210:	34060000 	strcc	r0, [r6], #-0
     214:	3a0e0300 	bcc	380e1c <__RW_SIZE__+0x380894>
     218:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     21c:	00170213 	andseq	r0, r7, r3, lsl r2
     220:	012e0700 	teqeq	lr, r0, lsl #14
     224:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     228:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     22c:	01111927 	tsteq	r1, r7, lsr #18
     230:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     234:	01194297 			; <UNDEFINED> instruction: 0x01194297
     238:	08000013 	stmdaeq	r0, {r0, r1, r4}
     23c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     240:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     244:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     248:	05090000 	streq	r0, [r9, #-0]
     24c:	3a0e0300 	bcc	380e54 <__RW_SIZE__+0x3808cc>
     250:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     254:	00170213 	andseq	r0, r7, r3, lsl r2
     258:	000f0a00 	andeq	r0, pc, r0, lsl #20
     25c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     260:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     264:	03193f01 	tsteq	r9, #1, 30
     268:	3b0b3a0e 	blcc	2ceaa8 <__RW_SIZE__+0x2ce520>
     26c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     270:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     274:	97184006 	ldrls	r4, [r8, -r6]
     278:	00001942 	andeq	r1, r0, r2, asr #18
     27c:	01110100 	tsteq	r1, r0, lsl #2
     280:	0b130e25 	bleq	4c3b1c <__RW_SIZE__+0x4c3594>
     284:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     288:	06120111 			; <UNDEFINED> instruction: 0x06120111
     28c:	00001710 	andeq	r1, r0, r0, lsl r7
     290:	03010402 	movweq	r0, #5122	; 0x1402
     294:	3a0b0b0e 	bcc	2c2ed4 <__RW_SIZE__+0x2c294c>
     298:	010b3b0b 	tsteq	fp, fp, lsl #22
     29c:	03000013 	movweq	r0, #19
     2a0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     2a4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     2a8:	03001604 	movweq	r1, #1540	; 0x604
     2ac:	3b0b3a0e 	blcc	2ceaec <__RW_SIZE__+0x2ce564>
     2b0:	00134905 	andseq	r4, r3, r5, lsl #18
     2b4:	00240500 	eoreq	r0, r4, r0, lsl #10
     2b8:	0b3e0b0b 	bleq	f82eec <__RW_SIZE__+0xf82964>
     2bc:	00000e03 	andeq	r0, r0, r3, lsl #28
     2c0:	03001606 	movweq	r1, #1542	; 0x606
     2c4:	3b0b3a0e 	blcc	2ceb04 <__RW_SIZE__+0x2ce57c>
     2c8:	0013490b 	andseq	r4, r3, fp, lsl #18
     2cc:	00240700 	eoreq	r0, r4, r0, lsl #14
     2d0:	0b3e0b0b 	bleq	f82f04 <__RW_SIZE__+0xf8297c>
     2d4:	00000803 	andeq	r0, r0, r3, lsl #16
     2d8:	0b011308 	bleq	44f00 <__RW_SIZE__+0x44978>
     2dc:	3b0b3a05 	blcc	2ceaf8 <__RW_SIZE__+0x2ce570>
     2e0:	0013010b 	andseq	r0, r3, fp, lsl #2
     2e4:	000d0900 	andeq	r0, sp, r0, lsl #18
     2e8:	0b3a0e03 	bleq	e83afc <__RW_SIZE__+0xe83574>
     2ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2f0:	00000b38 	andeq	r0, r0, r8, lsr fp
     2f4:	03000d0a 	movweq	r0, #3338	; 0xd0a
     2f8:	3b0b3a0e 	blcc	2ceb38 <__RW_SIZE__+0x2ce5b0>
     2fc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     300:	0b000005 	bleq	31c <__ZI_SIZE__+0x2b4>
     304:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     308:	0b3b0b3a 	bleq	ec2ff8 <__RW_SIZE__+0xec2a70>
     30c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     310:	010c0000 	mrseq	r0, (UNDEF: 12)
     314:	01134901 	tsteq	r3, r1, lsl #18
     318:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     31c:	13490021 	movtne	r0, #36897	; 0x9021
     320:	00000b2f 	andeq	r0, r0, pc, lsr #22
     324:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
     328:	0f000013 	svceq	0x00000013
     32c:	13490021 	movtne	r0, #36897	; 0x9021
     330:	0000052f 	andeq	r0, r0, pc, lsr #10
     334:	0b011310 	bleq	44f7c <__RW_SIZE__+0x449f4>
     338:	3b0b3a0b 	blcc	2ceb6c <__RW_SIZE__+0x2ce5e4>
     33c:	00130105 	andseq	r0, r3, r5, lsl #2
     340:	000d1100 	andeq	r1, sp, r0, lsl #2
     344:	0b3a0803 	bleq	e82358 <__RW_SIZE__+0xe81dd0>
     348:	1349053b 	movtne	r0, #38203	; 0x953b
     34c:	00000b38 	andeq	r0, r0, r8, lsr fp
     350:	03000d12 	movweq	r0, #3346	; 0xd12
     354:	3b0b3a0e 	blcc	2ceb94 <__RW_SIZE__+0x2ce60c>
     358:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     35c:	1300000b 	movwne	r0, #11
     360:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     364:	0b3b0b3a 	bleq	ec3054 <__RW_SIZE__+0xec2acc>
     368:	13491927 	movtne	r1, #39207	; 0x9927
     36c:	00000b20 	andeq	r0, r0, r0, lsr #22
     370:	03012e14 	movweq	r2, #7700	; 0x1e14
     374:	3b0b3a0e 	blcc	2cebb4 <__RW_SIZE__+0x2ce62c>
     378:	20192705 	andscs	r2, r9, r5, lsl #14
     37c:	0013010b 	andseq	r0, r3, fp, lsl #2
     380:	00051500 	andeq	r1, r5, r0, lsl #10
     384:	0b3a0e03 	bleq	e83b98 <__RW_SIZE__+0xe83610>
     388:	1349053b 	movtne	r0, #38203	; 0x953b
     38c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     390:	03193f00 	tsteq	r9, #0, 30
     394:	3b0b3a0e 	blcc	2cebd4 <__RW_SIZE__+0x2ce64c>
     398:	1119270b 	tstne	r9, fp, lsl #14
     39c:	40061201 	andmi	r1, r6, r1, lsl #4
     3a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     3a4:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     3a8:	03193f01 	tsteq	r9, #1, 30
     3ac:	3b0b3a0e 	blcc	2cebec <__RW_SIZE__+0x2ce664>
     3b0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     3b4:	010b2013 	tsteq	fp, r3, lsl r0
     3b8:	18000013 	stmdane	r0, {r0, r1, r4}
     3bc:	08030034 	stmdaeq	r3, {r2, r4, r5}
     3c0:	0b3b0b3a 	bleq	ec30b0 <__RW_SIZE__+0xec2b28>
     3c4:	00001349 	andeq	r1, r0, r9, asr #6
     3c8:	31012e19 	tstcc	r1, r9, lsl lr
     3cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     3d0:	97184006 	ldrls	r4, [r8, -r6]
     3d4:	13011942 	movwne	r1, #6466	; 0x1942
     3d8:	341a0000 	ldrcc	r0, [sl], #-0
     3dc:	00133100 	andseq	r3, r3, r0, lsl #2
     3e0:	00341b00 	eorseq	r1, r4, r0, lsl #22
     3e4:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     3e8:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     3ec:	11133100 	tstne	r3, r0, lsl #2
     3f0:	58061201 	stmdapl	r6, {r0, r9, ip}
     3f4:	000b590b 	andeq	r5, fp, fp, lsl #18
     3f8:	012e1d00 	teqeq	lr, r0, lsl #26
     3fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     400:	0b3b0b3a 	bleq	ec30f0 <__RW_SIZE__+0xec2b68>
     404:	01111927 	tsteq	r1, r7, lsr #18
     408:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     40c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     410:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     414:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     418:	06120111 			; <UNDEFINED> instruction: 0x06120111
     41c:	0b590b58 	bleq	1643184 <__RW_SIZE__+0x1642bfc>
     420:	0b1f0000 	bleq	7c0428 <__RW_SIZE__+0x7bfea0>
     424:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     428:	20000006 	andcs	r0, r0, r6
     42c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     430:	0b3a0e03 	bleq	e83c44 <__RW_SIZE__+0xe836bc>
     434:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     438:	01111349 	tsteq	r1, r9, asr #6
     43c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     440:	01194297 			; <UNDEFINED> instruction: 0x01194297
     444:	21000013 	tstcs	r0, r3, lsl r0
     448:	08030005 	stmdaeq	r3, {r0, r2}
     44c:	0b3b0b3a 	bleq	ec313c <__RW_SIZE__+0xec2bb4>
     450:	17021349 	strne	r1, [r2, -r9, asr #6]
     454:	1d220000 	stcne	0, cr0, [r2, #-0]
     458:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     45c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     460:	010b590b 	tsteq	fp, fp, lsl #18
     464:	23000013 	movwcs	r0, #19
     468:	13310005 	teqne	r1, #5
     46c:	00001702 	andeq	r1, r0, r2, lsl #14
     470:	31000524 	tstcc	r0, r4, lsr #10
     474:	000b1c13 	andeq	r1, fp, r3, lsl ip
     478:	00342500 	eorseq	r2, r4, r0, lsl #10
     47c:	0b3a0e03 	bleq	e83c90 <__RW_SIZE__+0xe83708>
     480:	1349053b 	movtne	r0, #38203	; 0x953b
     484:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     490:	0e030b13 	vmoveq.32	d3[0], r0
     494:	01110e1b 	tsteq	r1, fp, lsl lr
     498:	17100612 			; <UNDEFINED> instruction: 0x17100612
     49c:	24020000 	strcs	r0, [r2], #-0
     4a0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4a4:	000e030b 	andeq	r0, lr, fp, lsl #6
     4a8:	00160300 	andseq	r0, r6, r0, lsl #6
     4ac:	0b3a0e03 	bleq	e83cc0 <__RW_SIZE__+0xe83738>
     4b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4b4:	24040000 	strcs	r0, [r4], #-0
     4b8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4bc:	0008030b 	andeq	r0, r8, fp, lsl #6
     4c0:	00350500 	eorseq	r0, r5, r0, lsl #10
     4c4:	00001349 	andeq	r1, r0, r9, asr #6
     4c8:	0b011306 	bleq	450e8 <__RW_SIZE__+0x44b60>
     4cc:	3b0b3a0b 	blcc	2ced00 <__RW_SIZE__+0x2ce778>
     4d0:	00130105 	andseq	r0, r3, r5, lsl #2
     4d4:	000d0700 	andeq	r0, sp, r0, lsl #14
     4d8:	0b3a0803 	bleq	e824ec <__RW_SIZE__+0xe81f64>
     4dc:	1349053b 	movtne	r0, #38203	; 0x953b
     4e0:	00000b38 	andeq	r0, r0, r8, lsr fp
     4e4:	03000d08 	movweq	r0, #3336	; 0xd08
     4e8:	3b0b3a0e 	blcc	2ced28 <__RW_SIZE__+0x2ce7a0>
     4ec:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4f0:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     4f4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     4f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4fc:	00001349 	andeq	r1, r0, r9, asr #6
     500:	3f002e0a 	svccc	0x00002e0a
     504:	3a0e0319 	bcc	381170 <__RW_SIZE__+0x380be8>
     508:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     50c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     510:	97184006 	ldrls	r4, [r8, -r6]
     514:	00001942 	andeq	r1, r0, r2, asr #18
     518:	3f012e0b 	svccc	0x00012e0b
     51c:	3a0e0319 	bcc	381188 <__RW_SIZE__+0x380c00>
     520:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     524:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     528:	97184006 	ldrls	r4, [r8, -r6]
     52c:	13011942 	movwne	r1, #6466	; 0x1942
     530:	050c0000 	streq	r0, [ip, #-0]
     534:	3a080300 	bcc	20113c <__RW_SIZE__+0x200bb4>
     538:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     53c:	00170213 	andseq	r0, r7, r3, lsl r2
     540:	00340d00 	eorseq	r0, r4, r0, lsl #26
     544:	0b3a0e03 	bleq	e83d58 <__RW_SIZE__+0xe837d0>
     548:	1349053b 	movtne	r0, #38203	; 0x953b
     54c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     550:	01000000 	mrseq	r0, (UNDEF: 0)
     554:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     558:	0e030b13 	vmoveq.32	d3[0], r0
     55c:	01110e1b 	tsteq	r1, fp, lsl lr
     560:	17100612 			; <UNDEFINED> instruction: 0x17100612
     564:	24020000 	strcs	r0, [r2], #-0
     568:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     56c:	000e030b 	andeq	r0, lr, fp, lsl #6
     570:	00160300 	andseq	r0, r6, r0, lsl #6
     574:	0b3a0e03 	bleq	e83d88 <__RW_SIZE__+0xe83800>
     578:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     57c:	24040000 	strcs	r0, [r4], #-0
     580:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     584:	0008030b 	andeq	r0, r8, fp, lsl #6
     588:	00350500 	eorseq	r0, r5, r0, lsl #10
     58c:	00001349 	andeq	r1, r0, r9, asr #6
     590:	0b011306 	bleq	451b0 <__RW_SIZE__+0x44c28>
     594:	3b0b3a0b 	blcc	2cedc8 <__RW_SIZE__+0x2ce840>
     598:	0013010b 	andseq	r0, r3, fp, lsl #2
     59c:	000d0700 	andeq	r0, sp, r0, lsl #14
     5a0:	0b3a0e03 	bleq	e83db4 <__RW_SIZE__+0xe8382c>
     5a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5a8:	00000b38 	andeq	r0, r0, r8, lsr fp
     5ac:	03000d08 	movweq	r0, #3336	; 0xd08
     5b0:	3b0b3a08 	blcc	2cedd8 <__RW_SIZE__+0x2ce850>
     5b4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     5b8:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     5bc:	13490026 	movtne	r0, #36902	; 0x9026
     5c0:	010a0000 	mrseq	r0, (UNDEF: 10)
     5c4:	01134901 	tsteq	r3, r1, lsl #18
     5c8:	0b000013 	bleq	61c <__RW_SIZE__+0x94>
     5cc:	13490021 	movtne	r0, #36897	; 0x9021
     5d0:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5d4:	0b01130c 	bleq	4520c <__RW_SIZE__+0x44c84>
     5d8:	3b0b3a0b 	blcc	2cee0c <__RW_SIZE__+0x2ce884>
     5dc:	00130105 	andseq	r0, r3, r5, lsl #2
     5e0:	000d0d00 	andeq	r0, sp, r0, lsl #26
     5e4:	0b3a0803 	bleq	e825f8 <__RW_SIZE__+0xe82070>
     5e8:	1349053b 	movtne	r0, #38203	; 0x953b
     5ec:	00000b38 	andeq	r0, r0, r8, lsr fp
     5f0:	03000d0e 	movweq	r0, #3342	; 0xd0e
     5f4:	3b0b3a0e 	blcc	2cee34 <__RW_SIZE__+0x2ce8ac>
     5f8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     5fc:	0f00000b 	svceq	0x0000000b
     600:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     604:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     608:	00001349 	andeq	r1, r0, r9, asr #6
     60c:	0b000f10 	bleq	4254 <__RW_SIZE__+0x3ccc>
     610:	0013490b 	andseq	r4, r3, fp, lsl #18
     614:	01041100 	mrseq	r1, (UNDEF: 20)
     618:	0b0b0e03 	bleq	2c3e2c <__RW_SIZE__+0x2c38a4>
     61c:	0b3b0b3a 	bleq	ec330c <__RW_SIZE__+0xec2d84>
     620:	00001301 	andeq	r1, r0, r1, lsl #6
     624:	03002812 	movweq	r2, #2066	; 0x812
     628:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     62c:	002e1300 	eoreq	r1, lr, r0, lsl #6
     630:	0b3a0e03 	bleq	e83e44 <__RW_SIZE__+0xe838bc>
     634:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     638:	00000b20 	andeq	r0, r0, r0, lsr #22
     63c:	03002e14 	movweq	r2, #3604	; 0xe14
     640:	3b0b3a0e 	blcc	2cee80 <__RW_SIZE__+0x2ce8f8>
     644:	000b200b 	andeq	r2, fp, fp
     648:	012e1500 	teqeq	lr, r0, lsl #10
     64c:	0b3a0e03 	bleq	e83e60 <__RW_SIZE__+0xe838d8>
     650:	01110b3b 	tsteq	r1, fp, lsr fp
     654:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     658:	01194297 			; <UNDEFINED> instruction: 0x01194297
     65c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     660:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     664:	0b3b0b3a 	bleq	ec3354 <__RW_SIZE__+0xec2dcc>
     668:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     66c:	1d170000 	ldcne	0, cr0, [r7, #-0]
     670:	11133101 	tstne	r3, r1, lsl #2
     674:	58061201 	stmdapl	r6, {r0, r9, ip}
     678:	010b590b 	tsteq	fp, fp, lsl #18
     67c:	18000013 	stmdane	r0, {r0, r1, r4}
     680:	01018289 	smlabbeq	r1, r9, r2, r8
     684:	13310111 	teqne	r1, #1073741828	; 0x40000004
     688:	8a190000 	bhi	640690 <__RW_SIZE__+0x640108>
     68c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     690:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     694:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     698:	11010182 	smlabbne	r1, r2, r1, r0
     69c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     6a0:	00001331 	andeq	r1, r0, r1, lsr r3
     6a4:	31011d1b 	tstcc	r1, fp, lsl sp
     6a8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     6ac:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     6b0:	0013010b 	andseq	r0, r3, fp, lsl #2
     6b4:	82891c00 	addhi	r1, r9, #0, 24
     6b8:	01110101 	tsteq	r1, r1, lsl #2
     6bc:	13011331 	movwne	r1, #4913	; 0x1331
     6c0:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     6c4:	11010182 	smlabbne	r1, r2, r1, r0
     6c8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     6cc:	13011331 	movwne	r1, #4913	; 0x1331
     6d0:	891e0000 	ldmdbhi	lr, {}	; <UNPREDICTABLE>
     6d4:	11000182 	smlabbne	r0, r2, r1, r0
     6d8:	00133101 	andseq	r3, r3, r1, lsl #2
     6dc:	012e1f00 	teqeq	lr, r0, lsl #30
     6e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6e4:	0b3b0b3a 	bleq	ec33d4 <__RW_SIZE__+0xec2e4c>
     6e8:	01111927 	tsteq	r1, r7, lsr #18
     6ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6f4:	20000013 	andcs	r0, r0, r3, lsl r0
     6f8:	1331001d 	teqne	r1, #29
     6fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     700:	0b590b58 	bleq	1643468 <__RW_SIZE__+0x1642ee0>
     704:	1d210000 	stcne	0, cr0, [r1, #-0]
     708:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     70c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     710:	0105590b 	tsteq	r5, fp, lsl #18
     714:	22000013 	andcs	r0, r0, #19
     718:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     71c:	00001301 	andeq	r1, r0, r1, lsl #6
     720:	03003423 	movweq	r3, #1059	; 0x423
     724:	3b0b3a08 	blcc	2cef4c <__RW_SIZE__+0x2ce9c4>
     728:	02134905 	andseq	r4, r3, #81920	; 0x14000
     72c:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
     730:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     734:	06120111 			; <UNDEFINED> instruction: 0x06120111
     738:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     73c:	00001301 	andeq	r1, r0, r1, lsl #6
     740:	03003425 	movweq	r3, #1061	; 0x425
     744:	3b0b3a0e 	blcc	2cef84 <__RW_SIZE__+0x2ce9fc>
     748:	3f134905 	svccc	0x00134905
     74c:	00193c19 	andseq	r3, r9, r9, lsl ip
     750:	00342600 	eorseq	r2, r4, r0, lsl #12
     754:	0b3a0e03 	bleq	e83f68 <__RW_SIZE__+0xe839e0>
     758:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     75c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     760:	34270000 	strtcc	r0, [r7], #-0
     764:	3a0e0300 	bcc	38136c <__RW_SIZE__+0x380de4>
     768:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     76c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     770:	28000018 	stmdacs	r0, {r3, r4}
     774:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     778:	0b3a0e03 	bleq	e83f8c <__RW_SIZE__+0xe83a04>
     77c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     780:	1301193c 	movwne	r1, #6460	; 0x193c
     784:	05290000 	streq	r0, [r9, #-0]!
     788:	00134900 	andseq	r4, r3, r0, lsl #18
     78c:	00182a00 	andseq	r2, r8, r0, lsl #20
     790:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     794:	03193f00 	tsteq	r9, #0, 30
     798:	3b0b3a0e 	blcc	2cefd8 <__RW_SIZE__+0x2cea50>
     79c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     7a0:	2c000019 	stccs	0, cr0, [r0], {25}
     7a4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     7a8:	0b3a0e03 	bleq	e83fbc <__RW_SIZE__+0xe83a34>
     7ac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7b0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     7b4:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     7b8:	03193f01 	tsteq	r9, #1, 30
     7bc:	3b0b3a0e 	blcc	2ceffc <__RW_SIZE__+0x2cea74>
     7c0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     7c4:	00000019 	andeq	r0, r0, r9, lsl r0
     7c8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     7cc:	030b130e 	movweq	r1, #45838	; 0xb30e
     7d0:	110e1b0e 	tstne	lr, lr, lsl #22
     7d4:	10061201 	andne	r1, r6, r1, lsl #4
     7d8:	02000017 	andeq	r0, r0, #23
     7dc:	0b0b0024 	bleq	2c0874 <__RW_SIZE__+0x2c02ec>
     7e0:	0e030b3e 	vmoveq.16	d3[0], r0
     7e4:	24030000 	strcs	r0, [r3], #-0
     7e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     7ec:	0008030b 	andeq	r0, r8, fp, lsl #6
     7f0:	000f0400 	andeq	r0, pc, r0, lsl #8
     7f4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     7f8:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     7fc:	03193f01 	tsteq	r9, #1, 30
     800:	3b0b3a0e 	blcc	2cf040 <__RW_SIZE__+0x2ceab8>
     804:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     808:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     80c:	97184006 	ldrls	r4, [r8, -r6]
     810:	13011942 	movwne	r1, #6466	; 0x1942
     814:	05060000 	streq	r0, [r6, #-0]
     818:	3a080300 	bcc	201420 <__RW_SIZE__+0x200e98>
     81c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     820:	00170213 	andseq	r0, r7, r3, lsl r2
     824:	00340700 	eorseq	r0, r4, r0, lsl #14
     828:	0b3a0e03 	bleq	e8403c <__RW_SIZE__+0xe83ab4>
     82c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     830:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     834:	34080000 	strcc	r0, [r8], #-0
     838:	3a0e0300 	bcc	381440 <__RW_SIZE__+0x380eb8>
     83c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     840:	00180213 	andseq	r0, r8, r3, lsl r2
     844:	00340900 	eorseq	r0, r4, r0, lsl #18
     848:	0b3a0e03 	bleq	e8405c <__RW_SIZE__+0xe83ad4>
     84c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     850:	00001702 	andeq	r1, r0, r2, lsl #14
     854:	0300340a 	movweq	r3, #1034	; 0x40a
     858:	3b0b3a0e 	blcc	2cf098 <__RW_SIZE__+0x2ceb10>
     85c:	3f134905 	svccc	0x00134905
     860:	00193c19 	andseq	r3, r9, r9, lsl ip
     864:	00350b00 	eorseq	r0, r5, r0, lsl #22
     868:	00001349 	andeq	r1, r0, r9, asr #6
     86c:	01110100 	tsteq	r1, r0, lsl #2
     870:	0b130e25 	bleq	4c410c <__RW_SIZE__+0x4c3b84>
     874:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     878:	06120111 			; <UNDEFINED> instruction: 0x06120111
     87c:	00001710 	andeq	r1, r0, r0, lsl r7
     880:	03010402 	movweq	r0, #5122	; 0x1402
     884:	3a0b0b0e 	bcc	2c34c4 <__RW_SIZE__+0x2c2f3c>
     888:	010b3b0b 	tsteq	fp, fp, lsl #22
     88c:	03000013 	movweq	r0, #19
     890:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     894:	00000d1c 	andeq	r0, r0, ip, lsl sp
     898:	03001604 	movweq	r1, #1540	; 0x604
     89c:	3b0b3a0e 	blcc	2cf0dc <__RW_SIZE__+0x2ceb54>
     8a0:	00134905 	andseq	r4, r3, r5, lsl #18
     8a4:	00240500 	eoreq	r0, r4, r0, lsl #10
     8a8:	0b3e0b0b 	bleq	f834dc <__RW_SIZE__+0xf82f54>
     8ac:	00000e03 	andeq	r0, r0, r3, lsl #28
     8b0:	03001606 	movweq	r1, #1542	; 0x606
     8b4:	3b0b3a0e 	blcc	2cf0f4 <__RW_SIZE__+0x2ceb6c>
     8b8:	0013490b 	andseq	r4, r3, fp, lsl #18
     8bc:	00240700 	eoreq	r0, r4, r0, lsl #14
     8c0:	0b3e0b0b 	bleq	f834f4 <__RW_SIZE__+0xf82f6c>
     8c4:	00000803 	andeq	r0, r0, r3, lsl #16
     8c8:	0b011308 	bleq	454f0 <__RW_SIZE__+0x44f68>
     8cc:	3b0b3a05 	blcc	2cf0e8 <__RW_SIZE__+0x2ceb60>
     8d0:	0013010b 	andseq	r0, r3, fp, lsl #2
     8d4:	000d0900 	andeq	r0, sp, r0, lsl #18
     8d8:	0b3a0e03 	bleq	e840ec <__RW_SIZE__+0xe83b64>
     8dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8e0:	00000b38 	andeq	r0, r0, r8, lsr fp
     8e4:	03000d0a 	movweq	r0, #3338	; 0xd0a
     8e8:	3b0b3a0e 	blcc	2cf128 <__RW_SIZE__+0x2ceba0>
     8ec:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     8f0:	0b000005 	bleq	90c <__RW_SIZE__+0x384>
     8f4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     8f8:	0b3b0b3a 	bleq	ec35e8 <__RW_SIZE__+0xec3060>
     8fc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     900:	010c0000 	mrseq	r0, (UNDEF: 12)
     904:	01134901 	tsteq	r3, r1, lsl #18
     908:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     90c:	13490021 	movtne	r0, #36897	; 0x9021
     910:	00000b2f 	andeq	r0, r0, pc, lsr #22
     914:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
     918:	0f000013 	svceq	0x00000013
     91c:	13490021 	movtne	r0, #36897	; 0x9021
     920:	0000052f 	andeq	r0, r0, pc, lsr #10
     924:	0b011310 	bleq	4556c <__RW_SIZE__+0x44fe4>
     928:	3b0b3a0b 	blcc	2cf15c <__RW_SIZE__+0x2cebd4>
     92c:	0013010b 	andseq	r0, r3, fp, lsl #2
     930:	000d1100 	andeq	r1, sp, r0, lsl #2
     934:	0b3a0803 	bleq	e82948 <__RW_SIZE__+0xe823c0>
     938:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     93c:	00000b38 	andeq	r0, r0, r8, lsr fp
     940:	49002612 	stmdbmi	r0, {r1, r4, r9, sl, sp}
     944:	13000013 	movwne	r0, #19
     948:	0b0b0113 	bleq	2c0d9c <__RW_SIZE__+0x2c0814>
     94c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     950:	00001301 	andeq	r1, r0, r1, lsl #6
     954:	03000d14 	movweq	r0, #3348	; 0xd14
     958:	3b0b3a08 	blcc	2cf180 <__RW_SIZE__+0x2cebf8>
     95c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     960:	1500000b 	strne	r0, [r0, #-11]
     964:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     968:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     96c:	0b381349 	bleq	e05698 <__RW_SIZE__+0xe05110>
     970:	0f160000 	svceq	0x00160000
     974:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     978:	17000013 	smladne	r0, r3, r0, r0
     97c:	0e03012e 	adfeqsp	f0, f3, #0.5
     980:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     984:	0b201927 	bleq	806e28 <__RW_SIZE__+0x8068a0>
     988:	00001301 	andeq	r1, r0, r1, lsl #6
     98c:	03000518 	movweq	r0, #1304	; 0x518
     990:	3b0b3a0e 	blcc	2cf1d0 <__RW_SIZE__+0x2cec48>
     994:	00134905 	andseq	r4, r3, r5, lsl #18
     998:	012e1900 	teqeq	lr, r0, lsl #18
     99c:	0b3a0e03 	bleq	e841b0 <__RW_SIZE__+0xe83c28>
     9a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9ac:	00130119 	andseq	r0, r3, r9, lsl r1
     9b0:	00051a00 	andeq	r1, r5, r0, lsl #20
     9b4:	0b3a0e03 	bleq	e841c8 <__RW_SIZE__+0xe83c40>
     9b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9bc:	00001702 	andeq	r1, r0, r2, lsl #14
     9c0:	0300051b 	movweq	r0, #1307	; 0x51b
     9c4:	3b0b3a08 	blcc	2cf1ec <__RW_SIZE__+0x2cec64>
     9c8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     9cc:	1c000017 	stcne	0, cr0, [r0], {23}
     9d0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     9d4:	0b3b0b3a 	bleq	ec36c4 <__RW_SIZE__+0xec313c>
     9d8:	17021349 	strne	r1, [r2, -r9, asr #6]
     9dc:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     9e0:	11010182 	smlabbne	r1, r2, r1, r0
     9e4:	00133101 	andseq	r3, r3, r1, lsl #2
     9e8:	828a1e00 	addhi	r1, sl, #0, 28
     9ec:	18020001 	stmdane	r2, {r0}
     9f0:	00184291 	mulseq	r8, r1, r2
     9f4:	012e1f00 	teqeq	lr, r0, lsl #30
     9f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9fc:	0b3b0b3a 	bleq	ec36ec <__RW_SIZE__+0xec3164>
     a00:	01111927 	tsteq	r1, r7, lsr #18
     a04:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a08:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a0c:	20000013 	andcs	r0, r0, r3, lsl r0
     a10:	01018289 	smlabbeq	r1, r9, r2, r8
     a14:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a18:	00001301 	andeq	r1, r0, r1, lsl #6
     a1c:	03012e21 	movweq	r2, #7713	; 0x1e21
     a20:	3b0b3a0e 	blcc	2cf260 <__RW_SIZE__+0x2cecd8>
     a24:	2019270b 	andscs	r2, r9, fp, lsl #14
     a28:	0013010b 	andseq	r0, r3, fp, lsl #2
     a2c:	00052200 	andeq	r2, r5, r0, lsl #4
     a30:	0b3a0803 	bleq	e82a44 <__RW_SIZE__+0xe824bc>
     a34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a38:	1d230000 	stcne	0, cr0, [r3, #-0]
     a3c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     a40:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     a44:	010b590b 	tsteq	fp, fp, lsl #18
     a48:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
     a4c:	13310005 	teqne	r1, #5
     a50:	00001802 	andeq	r1, r0, r2, lsl #16
     a54:	31000525 	tstcc	r0, r5, lsr #10
     a58:	00170213 	andseq	r0, r7, r3, lsl r2
     a5c:	82892600 	addhi	r2, r9, #0, 12
     a60:	01110001 	tsteq	r1, r1
     a64:	00001331 	andeq	r1, r0, r1, lsr r3
     a68:	3f002e27 	svccc	0x00002e27
     a6c:	3a0e0319 	bcc	3816d8 <__RW_SIZE__+0x381150>
     a70:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a74:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a78:	97184006 	ldrls	r4, [r8, -r6]
     a7c:	00001942 	andeq	r1, r0, r2, asr #18
     a80:	3f012e28 	svccc	0x00012e28
     a84:	3a0e0319 	bcc	3816f0 <__RW_SIZE__+0x381168>
     a88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a90:	97184006 	ldrls	r4, [r8, -r6]
     a94:	13011942 	movwne	r1, #6466	; 0x1942
     a98:	1d290000 	stcne	0, cr0, [r9, #-0]
     a9c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     aa0:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     aa4:	0005590b 	andeq	r5, r5, fp, lsl #18
     aa8:	00052a00 	andeq	r2, r5, r0, lsl #20
     aac:	0b1c1331 	bleq	705778 <__RW_SIZE__+0x7051f0>
     ab0:	342b0000 	strtcc	r0, [fp], #-0
     ab4:	3a0e0300 	bcc	3816bc <__RW_SIZE__+0x381134>
     ab8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     abc:	00180213 	andseq	r0, r8, r3, lsl r2
     ac0:	00342c00 	eorseq	r2, r4, r0, lsl #24
     ac4:	0b3a0e03 	bleq	e842d8 <__RW_SIZE__+0xe83d50>
     ac8:	1349053b 	movtne	r0, #38203	; 0x953b
     acc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ad0:	342d0000 	strtcc	r0, [sp], #-0
     ad4:	3a0e0300 	bcc	3816dc <__RW_SIZE__+0x381154>
     ad8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     adc:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     ae0:	2e000018 	mcrcs	0, 0, r0, cr0, cr8, {0}
     ae4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ae8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     aec:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     af0:	00001802 	andeq	r1, r0, r2, lsl #16
     af4:	3f012e2f 	svccc	0x00012e2f
     af8:	3a0e0319 	bcc	381764 <__RW_SIZE__+0x3811dc>
     afc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b00:	00193c19 	andseq	r3, r9, r9, lsl ip
     b04:	00053000 	andeq	r3, r5, r0
     b08:	00001349 	andeq	r1, r0, r9, asr #6
     b0c:	00001831 	andeq	r1, r0, r1, lsr r8
     b10:	11010000 	mrsne	r0, (UNDEF: 1)
     b14:	130e2501 	movwne	r2, #58625	; 0xe501
     b18:	1b0e030b 	blne	38174c <__RW_SIZE__+0x3811c4>
     b1c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     b20:	00171006 	andseq	r1, r7, r6
     b24:	00240200 	eoreq	r0, r4, r0, lsl #4
     b28:	0b3e0b0b 	bleq	f8375c <__RW_SIZE__+0xf831d4>
     b2c:	00000e03 	andeq	r0, r0, r3, lsl #28
     b30:	03001603 	movweq	r1, #1539	; 0x603
     b34:	3b0b3a0e 	blcc	2cf374 <__RW_SIZE__+0x2cedec>
     b38:	0013490b 	andseq	r4, r3, fp, lsl #18
     b3c:	00240400 	eoreq	r0, r4, r0, lsl #8
     b40:	0b3e0b0b 	bleq	f83774 <__RW_SIZE__+0xf831ec>
     b44:	00000803 	andeq	r0, r0, r3, lsl #16
     b48:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     b4c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     b50:	13490026 	movtne	r0, #36902	; 0x9026
     b54:	13070000 	movwne	r0, #28672	; 0x7000
     b58:	3a0b0b01 	bcc	2c3764 <__RW_SIZE__+0x2c31dc>
     b5c:	01053b0b 	tsteq	r5, fp, lsl #22
     b60:	08000013 	stmdaeq	r0, {r0, r1, r4}
     b64:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b6c:	0b381349 	bleq	e05898 <__RW_SIZE__+0xe05310>
     b70:	0d090000 	stceq	0, cr0, [r9, #-0]
     b74:	3a080300 	bcc	20177c <__RW_SIZE__+0x2011f4>
     b78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b7c:	000b3813 	andeq	r3, fp, r3, lsl r8
     b80:	00160a00 	andseq	r0, r6, r0, lsl #20
     b84:	0b3a0e03 	bleq	e84398 <__RW_SIZE__+0xe83e10>
     b88:	1349053b 	movtne	r0, #38203	; 0x953b
     b8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     b90:	03193f01 	tsteq	r9, #1, 30
     b94:	3b0b3a0e 	blcc	2cf3d4 <__RW_SIZE__+0x2cee4c>
     b98:	1119270b 	tstne	r9, fp, lsl #14
     b9c:	40061201 	andmi	r1, r6, r1, lsl #4
     ba0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	0300050c 	movweq	r0, #1292	; 0x50c
     bac:	3b0b3a0e 	blcc	2cf3ec <__RW_SIZE__+0x2cee64>
     bb0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     bb4:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     bb8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     bbc:	0b3a0e03 	bleq	e843d0 <__RW_SIZE__+0xe83e48>
     bc0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     bc4:	01111349 	tsteq	r1, r9, asr #6
     bc8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     bcc:	00194297 	mulseq	r9, r7, r2
     bd0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
     bd4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bd8:	0b3b0b3a 	bleq	ec38c8 <__RW_SIZE__+0xec3340>
     bdc:	01111927 	tsteq	r1, r7, lsr #18
     be0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     be4:	00194297 	mulseq	r9, r7, r2
     be8:	00340f00 	eorseq	r0, r4, r0, lsl #30
     bec:	0b3a0e03 	bleq	e84400 <__RW_SIZE__+0xe83e78>
     bf0:	1349053b 	movtne	r0, #38203	; 0x953b
     bf4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     bf8:	01000000 	mrseq	r0, (UNDEF: 0)
     bfc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c00:	0e030b13 	vmoveq.32	d3[0], r0
     c04:	01110e1b 	tsteq	r1, fp, lsl lr
     c08:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c0c:	24020000 	strcs	r0, [r2], #-0
     c10:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c14:	000e030b 	andeq	r0, lr, fp, lsl #6
     c18:	00160300 	andseq	r0, r6, r0, lsl #6
     c1c:	0b3a0e03 	bleq	e84430 <__RW_SIZE__+0xe83ea8>
     c20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c24:	24040000 	strcs	r0, [r4], #-0
     c28:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c2c:	0008030b 	andeq	r0, r8, fp, lsl #6
     c30:	00350500 	eorseq	r0, r5, r0, lsl #10
     c34:	00001349 	andeq	r1, r0, r9, asr #6
     c38:	0b011306 	bleq	45858 <__RW_SIZE__+0x452d0>
     c3c:	3b0b3a0b 	blcc	2cf470 <__RW_SIZE__+0x2ceee8>
     c40:	00130105 	andseq	r0, r3, r5, lsl #2
     c44:	000d0700 	andeq	r0, sp, r0, lsl #14
     c48:	0b3a0803 	bleq	e82c5c <__RW_SIZE__+0xe826d4>
     c4c:	1349053b 	movtne	r0, #38203	; 0x953b
     c50:	00000b38 	andeq	r0, r0, r8, lsr fp
     c54:	03000d08 	movweq	r0, #3336	; 0xd08
     c58:	3b0b3a0e 	blcc	2cf498 <__RW_SIZE__+0x2cef10>
     c5c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c60:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     c64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c6c:	00001349 	andeq	r1, r0, r9, asr #6
     c70:	0b000f0a 	bleq	48a0 <__RW_SIZE__+0x4318>
     c74:	0013490b 	andseq	r4, r3, fp, lsl #18
     c78:	012e0b00 	teqeq	lr, r0, lsl #22
     c7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__RW_SIZE__+0xec33e8>
     c84:	01111927 	tsteq	r1, r7, lsr #18
     c88:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c8c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c90:	0c000013 	stceq	0, cr0, [r0], {19}
     c94:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c98:	0b3b0b3a 	bleq	ec3988 <__RW_SIZE__+0xec3400>
     c9c:	17021349 	strne	r1, [r2, -r9, asr #6]
     ca0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     ca4:	03193f00 	tsteq	r9, #0, 30
     ca8:	3b0b3a0e 	blcc	2cf4e8 <__RW_SIZE__+0x2cef60>
     cac:	1119270b 	tstne	r9, fp, lsl #14
     cb0:	40061201 	andmi	r1, r6, r1, lsl #4
     cb4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cb8:	340e0000 	strcc	r0, [lr], #-0
     cbc:	3a0e0300 	bcc	3818c4 <__RW_SIZE__+0x38133c>
     cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cc4:	00170213 	andseq	r0, r7, r3, lsl r2
     cc8:	82890f00 	addhi	r0, r9, #0, 30
     ccc:	01110101 	tsteq	r1, r1, lsl #2
     cd0:	00001331 	andeq	r1, r0, r1, lsr r3
     cd4:	01828a10 	orreq	r8, r2, r0, lsl sl
     cd8:	91180200 	tstls	r8, r0, lsl #4
     cdc:	00001842 	andeq	r1, r0, r2, asr #16
     ce0:	03003411 	movweq	r3, #1041	; 0x411
     ce4:	3b0b3a0e 	blcc	2cf524 <__RW_SIZE__+0x2cef9c>
     ce8:	3f134905 	svccc	0x00134905
     cec:	00193c19 	andseq	r3, r9, r9, lsl ip
     cf0:	012e1200 	teqeq	lr, r0, lsl #4
     cf4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cf8:	0b3b0b3a 	bleq	ec39e8 <__RW_SIZE__+0xec3460>
     cfc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     d00:	05130000 	ldreq	r0, [r3, #-0]
     d04:	00134900 	andseq	r4, r3, r0, lsl #18
     d08:	00181400 	andseq	r1, r8, r0, lsl #8
     d0c:	01000000 	mrseq	r0, (UNDEF: 0)
     d10:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     d14:	0e030b13 	vmoveq.32	d3[0], r0
     d18:	01110e1b 	tsteq	r1, fp, lsl lr
     d1c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     d20:	04020000 	streq	r0, [r2], #-0
     d24:	0b0e0301 	bleq	381930 <__RW_SIZE__+0x3813a8>
     d28:	3b0b3a0b 	blcc	2cf55c <__RW_SIZE__+0x2cefd4>
     d2c:	0013010b 	andseq	r0, r3, fp, lsl #2
     d30:	00280300 	eoreq	r0, r8, r0, lsl #6
     d34:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     d38:	16040000 	strne	r0, [r4], -r0
     d3c:	3a0e0300 	bcc	381944 <__RW_SIZE__+0x3813bc>
     d40:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d44:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     d48:	0b0b0024 	bleq	2c0de0 <__RW_SIZE__+0x2c0858>
     d4c:	0e030b3e 	vmoveq.16	d3[0], r0
     d50:	16060000 	strne	r0, [r6], -r0
     d54:	3a0e0300 	bcc	38195c <__RW_SIZE__+0x3813d4>
     d58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d5c:	07000013 	smladeq	r0, r3, r0, r0
     d60:	0b0b0024 	bleq	2c0df8 <__RW_SIZE__+0x2c0870>
     d64:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d68:	13080000 	movwne	r0, #32768	; 0x8000
     d6c:	3a050b01 	bcc	143978 <__RW_SIZE__+0x1433f0>
     d70:	010b3b0b 	tsteq	fp, fp, lsl #22
     d74:	09000013 	stmdbeq	r0, {r0, r1, r4}
     d78:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     d7c:	0b3b0b3a 	bleq	ec3a6c <__RW_SIZE__+0xec34e4>
     d80:	0b381349 	bleq	e05aac <__RW_SIZE__+0xe05524>
     d84:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     d88:	3a0e0300 	bcc	381990 <__RW_SIZE__+0x381408>
     d8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d90:	00053813 	andeq	r3, r5, r3, lsl r8
     d94:	000d0b00 	andeq	r0, sp, r0, lsl #22
     d98:	0b3a0803 	bleq	e82dac <__RW_SIZE__+0xe82824>
     d9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da0:	00000538 	andeq	r0, r0, r8, lsr r5
     da4:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     da8:	00130113 	andseq	r0, r3, r3, lsl r1
     dac:	00210d00 	eoreq	r0, r1, r0, lsl #26
     db0:	0b2f1349 	bleq	bc5adc <__RW_SIZE__+0xbc5554>
     db4:	350e0000 	strcc	r0, [lr, #-0]
     db8:	00134900 	andseq	r4, r3, r0, lsl #18
     dbc:	00210f00 	eoreq	r0, r1, r0, lsl #30
     dc0:	052f1349 	streq	r1, [pc, #-841]!	; a7f <__RW_SIZE__+0x4f7>
     dc4:	13100000 	tstne	r0, #0
     dc8:	3a0b0b01 	bcc	2c39d4 <__RW_SIZE__+0x2c344c>
     dcc:	01053b0b 	tsteq	r5, fp, lsl #22
     dd0:	11000013 	tstne	r0, r3, lsl r0
     dd4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ddc:	0b381349 	bleq	e05b08 <__RW_SIZE__+0xe05580>
     de0:	0d120000 	ldceq	0, cr0, [r2, #-0]
     de4:	3a0e0300 	bcc	3819ec <__RW_SIZE__+0x381464>
     de8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dec:	000b3813 	andeq	r3, fp, r3, lsl r8
     df0:	000f1300 	andeq	r1, pc, r0, lsl #6
     df4:	00000b0b 	andeq	r0, r0, fp, lsl #22
     df8:	0b000f14 	bleq	4a50 <__RW_SIZE__+0x44c8>
     dfc:	0013490b 	andseq	r4, r3, fp, lsl #18
     e00:	00261500 	eoreq	r1, r6, r0, lsl #10
     e04:	00001349 	andeq	r1, r0, r9, asr #6
     e08:	03011316 	movweq	r1, #4886	; 0x1316
     e0c:	3a0b0b0e 	bcc	2c3a4c <__RW_SIZE__+0x2c34c4>
     e10:	010b3b0b 	tsteq	fp, fp, lsl #22
     e14:	17000013 	smladne	r0, r3, r0, r0
     e18:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e1c:	0b381349 	bleq	e05b48 <__RW_SIZE__+0xe055c0>
     e20:	00001934 	andeq	r1, r0, r4, lsr r9
     e24:	3f012e18 	svccc	0x00012e18
     e28:	3a0e0319 	bcc	381a94 <__RW_SIZE__+0x38150c>
     e2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e30:	010b2019 	tsteq	fp, r9, lsl r0
     e34:	19000013 	stmdbne	r0, {r0, r1, r4}
     e38:	08030005 	stmdaeq	r3, {r0, r2}
     e3c:	0b3b0b3a 	bleq	ec3b2c <__RW_SIZE__+0xec35a4>
     e40:	00001349 	andeq	r1, r0, r9, asr #6
     e44:	3f002e1a 	svccc	0x00002e1a
     e48:	3a0e0319 	bcc	381ab4 <__RW_SIZE__+0x38152c>
     e4c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e50:	20134919 	andscs	r4, r3, r9, lsl r9
     e54:	1b00000b 	blne	e88 <__RW_SIZE__+0x900>
     e58:	0e03012e 	adfeqsp	f0, f3, #0.5
     e5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e60:	0b201927 	bleq	807304 <__RW_SIZE__+0x806d7c>
     e64:	00001301 	andeq	r1, r0, r1, lsl #6
     e68:	0300051c 	movweq	r0, #1308	; 0x51c
     e6c:	3b0b3a0e 	blcc	2cf6ac <__RW_SIZE__+0x2cf124>
     e70:	00134905 	andseq	r4, r3, r5, lsl #18
     e74:	012e1d00 	teqeq	lr, r0, lsl #26
     e78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e7c:	0b3b0b3a 	bleq	ec3b6c <__RW_SIZE__+0xec35e4>
     e80:	01111927 	tsteq	r1, r7, lsr #18
     e84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e88:	01194296 			; <UNDEFINED> instruction: 0x01194296
     e8c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     e90:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e94:	0b3b0b3a 	bleq	ec3b84 <__RW_SIZE__+0xec35fc>
     e98:	17021349 	strne	r1, [r2, -r9, asr #6]
     e9c:	341f0000 	ldrcc	r0, [pc], #-0	; ea4 <__RW_SIZE__+0x91c>
     ea0:	3a080300 	bcc	201aa8 <__RW_SIZE__+0x201520>
     ea4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ea8:	00170213 	andseq	r0, r7, r3, lsl r2
     eac:	00342000 	eorseq	r2, r4, r0
     eb0:	0b3a0e03 	bleq	e846c4 <__RW_SIZE__+0xe8413c>
     eb4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     eb8:	00001702 	andeq	r1, r0, r2, lsl #14
     ebc:	03000521 	movweq	r0, #1313	; 0x521
     ec0:	3b0b3a0e 	blcc	2cf700 <__RW_SIZE__+0x2cf178>
     ec4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ec8:	012e2200 	teqeq	lr, r0, lsl #4
     ecc:	01111331 	tsteq	r1, r1, lsr r3
     ed0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ed4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ed8:	23000013 	movwcs	r0, #19
     edc:	13310005 	teqne	r1, #5
     ee0:	00001802 	andeq	r1, r0, r2, lsl #16
     ee4:	31000524 	tstcc	r0, r4, lsr #10
     ee8:	00170213 	andseq	r0, r7, r3, lsl r2
     eec:	011d2500 	tsteq	sp, r0, lsl #10
     ef0:	01521331 	cmpeq	r2, r1, lsr r3
     ef4:	0b581755 	bleq	1606c50 <__RW_SIZE__+0x16066c8>
     ef8:	00000b59 	andeq	r0, r0, r9, asr fp
     efc:	3f012e26 	svccc	0x00012e26
     f00:	3a0e0319 	bcc	381b6c <__RW_SIZE__+0x3815e4>
     f04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f08:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f0c:	97184006 	ldrls	r4, [r8, -r6]
     f10:	13011942 	movwne	r1, #6466	; 0x1942
     f14:	05270000 	streq	r0, [r7, #-0]!
     f18:	3a080300 	bcc	201b20 <__RW_SIZE__+0x201598>
     f1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f20:	00180213 	andseq	r0, r8, r3, lsl r2
     f24:	00182800 	andseq	r2, r8, r0, lsl #16
     f28:	34290000 	strtcc	r0, [r9], #-0
     f2c:	3a080300 	bcc	201b34 <__RW_SIZE__+0x2015ac>
     f30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f34:	00180213 	andseq	r0, r8, r3, lsl r2
     f38:	00342a00 	eorseq	r2, r4, r0, lsl #20
     f3c:	0b3a0e03 	bleq	e84750 <__RW_SIZE__+0xe841c8>
     f40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f44:	00001802 	andeq	r1, r0, r2, lsl #16
     f48:	31011d2b 	tstcc	r1, fp, lsr #26
     f4c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     f50:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     f54:	0013010b 	andseq	r0, r3, fp, lsl #2
     f58:	82892c00 	addhi	r2, r9, #0, 24
     f5c:	01110101 	tsteq	r1, r1, lsl #2
     f60:	00001331 	andeq	r1, r0, r1, lsr r3
     f64:	01828a2d 	orreq	r8, r2, sp, lsr #20
     f68:	91180200 	tstls	r8, r0, lsl #4
     f6c:	00001842 	andeq	r1, r0, r2, asr #16
     f70:	31002e2e 	tstcc	r0, lr, lsr #28
     f74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f78:	97184006 	ldrls	r4, [r8, -r6]
     f7c:	00001942 	andeq	r1, r0, r2, asr #18
     f80:	3f012e2f 	svccc	0x00012e2f
     f84:	3a0e0319 	bcc	381bf0 <__RW_SIZE__+0x381668>
     f88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f8c:	11134919 	tstne	r3, r9, lsl r9
     f90:	40061201 	andmi	r1, r6, r1, lsl #4
     f94:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f98:	00001301 	andeq	r1, r0, r1, lsl #6
     f9c:	03003430 	movweq	r3, #1072	; 0x430
     fa0:	3b0b3a08 	blcc	2cf7c8 <__RW_SIZE__+0x2cf240>
     fa4:	0013490b 	andseq	r4, r3, fp, lsl #18
     fa8:	001d3100 	andseq	r3, sp, r0, lsl #2
     fac:	01111331 	tsteq	r1, r1, lsr r3
     fb0:	0b580612 	bleq	1602800 <__RW_SIZE__+0x1602278>
     fb4:	00000b59 	andeq	r0, r0, r9, asr fp
     fb8:	03000532 	movweq	r0, #1330	; 0x532
     fbc:	3b0b3a08 	blcc	2cf7e4 <__RW_SIZE__+0x2cf25c>
     fc0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fc4:	33000017 	movwcc	r0, #23
     fc8:	13310005 	teqne	r1, #5
     fcc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     fd0:	31011d34 	tstcc	r1, r4, lsr sp
     fd4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fd8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     fdc:	3500000b 	strcc	r0, [r0, #-11]
     fe0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     fe8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     fec:	0000193c 	andeq	r1, r0, ip, lsr r9
     ff0:	3f012e36 	svccc	0x00012e36
     ff4:	3a0e0319 	bcc	381c60 <__RW_SIZE__+0x3816d8>
     ff8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ffc:	3c134919 	ldccc	9, cr4, [r3], {25}
    1000:	37000019 	smladcc	r0, r9, r0, r0
    1004:	13490005 	movtne	r0, #36869	; 0x9005
    1008:	01000000 	mrseq	r0, (UNDEF: 0)
    100c:	06100011 			; <UNDEFINED> instruction: 0x06100011
    1010:	01120111 	tsteq	r2, r1, lsl r1
    1014:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1018:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    101c:	Address 0x0000101c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	000000a4 	andeq	r0, r0, r4, lsr #1
   4:	000000b8 	strheq	r0, [r0], -r8
   8:	400c0006 	andmi	r0, ip, r6
   c:	9f000f42 	svcls	0x00000f42
	...
  18:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
  1c:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
  20:	9f300002 	svcls	0x00300002
  24:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
  28:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
  2c:	00500001 	subseq	r0, r0, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	54000000 	strpl	r0, [r0], #-0
  38:	5c080033 	stcpl	0, cr0, [r8], {51}	; 0x33
  3c:	02080033 	andeq	r0, r8, #51	; 0x33
  40:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  44:	5c080033 	stcpl	0, cr0, [r8], {51}	; 0x33
  48:	01080033 	tsteq	r8, r3, lsr r0
  4c:	00005000 	andeq	r5, r0, r0
  50:	00000000 	andeq	r0, r0, r0
  54:	33640000 	cmncc	r4, #0
  58:	33680800 	cmncc	r8, #0, 16
  5c:	00020800 	andeq	r0, r2, r0, lsl #16
  60:	33689f30 	cmncc	r8, #48, 30	; 0xc0
  64:	336a0800 	cmncc	sl, #0, 16
  68:	00010800 	andeq	r0, r1, r0, lsl #16
  6c:	00000050 	andeq	r0, r0, r0, asr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00337400 	eorseq	r7, r3, r0, lsl #8
  78:	00337808 	eorseq	r7, r3, r8, lsl #16
  7c:	30000208 	andcc	r0, r0, r8, lsl #4
  80:	0033789f 	mlaseq	r3, pc, r8, r7	; <UNPREDICTABLE>
  84:	00337a08 	eorseq	r7, r3, r8, lsl #20
  88:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  94:	08003384 	stmdaeq	r0, {r2, r7, r8, r9, ip, sp}
  98:	08003388 	stmdaeq	r0, {r3, r7, r8, r9, ip, sp}
  9c:	9f300002 	svcls	0x00300002
  a0:	08003388 	stmdaeq	r0, {r3, r7, r8, r9, ip, sp}
  a4:	0800338a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip, sp}
  a8:	00500001 	subseq	r0, r0, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	94000000 	strls	r0, [r0], #-0
  b4:	98080033 	stmdals	r8, {r0, r1, r4, r5}
  b8:	02080033 	andeq	r0, r8, #51	; 0x33
  bc:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  c0:	9a080033 	bls	200194 <__RW_SIZE__+0x1ffc0c>
  c4:	01080033 	tsteq	r8, r3, lsr r0
  c8:	00005000 	andeq	r5, r0, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	33a40000 			; <UNDEFINED> instruction: 0x33a40000
  d4:	33a60800 			; <UNDEFINED> instruction: 0x33a60800
  d8:	00010800 	andeq	r0, r1, r0, lsl #16
  dc:	0033a650 	eorseq	sl, r3, r0, asr r6
  e0:	0033a808 	eorseq	sl, r3, r8, lsl #16
  e4:	f3000408 	vshl.u8	d0, d8, d0
  e8:	009f5001 	addseq	r5, pc, r1
  ec:	00000000 	andeq	r0, r0, r0
  f0:	a4000000 	strge	r0, [r0], #-0
  f4:	a6080033 			; <UNDEFINED> instruction: 0xa6080033
  f8:	02080033 	andeq	r0, r8, #51	; 0x33
  fc:	a69f3000 	ldrge	r3, [pc], r0
 100:	a8080033 	stmdage	r8, {r0, r1, r4, r5}
 104:	01080033 	tsteq	r8, r3, lsr r0
 108:	00005000 	andeq	r5, r0, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	33a80000 			; <UNDEFINED> instruction: 0x33a80000
 114:	33aa0800 			; <UNDEFINED> instruction: 0x33aa0800
 118:	00010800 	andeq	r0, r1, r0, lsl #16
 11c:	0033aa50 	eorseq	sl, r3, r0, asr sl
 120:	0033ac08 	eorseq	sl, r3, r8, lsl #24
 124:	f3000408 	vshl.u8	d0, d8, d0
 128:	009f5001 	addseq	r5, pc, r1
 12c:	00000000 	andeq	r0, r0, r0
 130:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 134:	aa080033 	bge	200208 <__RW_SIZE__+0x1ffc80>
 138:	02080033 	andeq	r0, r8, #51	; 0x33
 13c:	aa9f3000 	bge	fe7cc144 <MSP_BASE+0xde7c7144>
 140:	ac080033 	stcge	0, cr0, [r8], {51}	; 0x33
 144:	01080033 	tsteq	r8, r3, lsr r0
 148:	00005000 	andeq	r5, r0, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	33ac0000 			; <UNDEFINED> instruction: 0x33ac0000
 154:	33ae0800 			; <UNDEFINED> instruction: 0x33ae0800
 158:	00010800 	andeq	r0, r1, r0, lsl #16
 15c:	0033ae50 	eorseq	sl, r3, r0, asr lr
 160:	0033b008 	eorseq	fp, r3, r8
 164:	f3000408 	vshl.u8	d0, d8, d0
 168:	009f5001 	addseq	r5, pc, r1
 16c:	00000000 	andeq	r0, r0, r0
 170:	ac000000 	stcge	0, cr0, [r0], {-0}
 174:	ae080033 	mcrge	0, 0, r0, cr8, cr3, {1}
 178:	02080033 	andeq	r0, r8, #51	; 0x33
 17c:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 180:	b0080033 	andlt	r0, r8, r3, lsr r0
 184:	01080033 	tsteq	r8, r3, lsr r0
 188:	00005000 	andeq	r5, r0, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	33b00000 	movscc	r0, #0
 194:	33b40800 			; <UNDEFINED> instruction: 0x33b40800
 198:	00010800 	andeq	r0, r1, r0, lsl #16
 19c:	0033b450 	eorseq	fp, r3, r0, asr r4
 1a0:	0033b608 	eorseq	fp, r3, r8, lsl #12
 1a4:	f3000408 	vshl.u8	d0, d8, d0
 1a8:	009f5001 	addseq	r5, pc, r1
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	b0000000 	andlt	r0, r0, r0
 1b4:	b4080033 	strlt	r0, [r8], #-51	; 0xffffffcd
 1b8:	02080033 	andeq	r0, r8, #51	; 0x33
 1bc:	b49f3000 	ldrlt	r3, [pc], #0	; 1c4 <__ZI_SIZE__+0x15c>
 1c0:	b6080033 			; <UNDEFINED> instruction: 0xb6080033
 1c4:	01080033 	tsteq	r8, r3, lsr r0
 1c8:	00005000 	andeq	r5, r0, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	33b80000 			; <UNDEFINED> instruction: 0x33b80000
 1d4:	33bc0800 			; <UNDEFINED> instruction: 0x33bc0800
 1d8:	00010800 	andeq	r0, r1, r0, lsl #16
 1dc:	0033bc50 	eorseq	fp, r3, r0, asr ip
 1e0:	0033c008 	eorseq	ip, r3, r8
 1e4:	f3000408 	vshl.u8	d0, d8, d0
 1e8:	009f5001 	addseq	r5, pc, r1
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1f4:	bc080033 	stclt	0, cr0, [r8], {51}	; 0x33
 1f8:	02080033 	andeq	r0, r8, #51	; 0x33
 1fc:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 200:	c0080033 	andgt	r0, r8, r3, lsr r0
 204:	01080033 	tsteq	r8, r3, lsr r0
 208:	00005000 	andeq	r5, r0, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	33c00000 	biccc	r0, r0, #0
 214:	33c40800 	biccc	r0, r4, #0, 16
 218:	00010800 	andeq	r0, r1, r0, lsl #16
 21c:	0033c450 	eorseq	ip, r3, r0, asr r4
 220:	0033c808 	eorseq	ip, r3, r8, lsl #16
 224:	f3000408 	vshl.u8	d0, d8, d0
 228:	009f5001 	addseq	r5, pc, r1
 22c:	00000000 	andeq	r0, r0, r0
 230:	c0000000 	andgt	r0, r0, r0
 234:	c4080033 	strgt	r0, [r8], #-51	; 0xffffffcd
 238:	02080033 	andeq	r0, r8, #51	; 0x33
 23c:	c49f3000 	ldrgt	r3, [pc], #0	; 244 <__ZI_SIZE__+0x1dc>
 240:	c8080033 	stmdagt	r8, {r0, r1, r4, r5}
 244:	01080033 	tsteq	r8, r3, lsr r0
 248:	00005000 	andeq	r5, r0, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	33c80000 	biccc	r0, r8, #0
 254:	33cc0800 	biccc	r0, ip, #0, 16
 258:	00010800 	andeq	r0, r1, r0, lsl #16
 25c:	0033cc50 	eorseq	ip, r3, r0, asr ip
 260:	0033ce08 	eorseq	ip, r3, r8, lsl #28
 264:	f3000408 	vshl.u8	d0, d8, d0
 268:	009f5001 	addseq	r5, pc, r1
 26c:	00000000 	andeq	r0, r0, r0
 270:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 274:	cc080033 	stcgt	0, cr0, [r8], {51}	; 0x33
 278:	02080033 	andeq	r0, r8, #51	; 0x33
 27c:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 280:	ce080033 	mcrgt	0, 0, r0, cr8, cr3, {1}
 284:	01080033 	tsteq	r8, r3, lsr r0
 288:	00005000 	andeq	r5, r0, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	33d00000 	bicscc	r0, r0, #0
 294:	33d60800 	bicscc	r0, r6, #0, 16
 298:	00010800 	andeq	r0, r1, r0, lsl #16
 29c:	0033d650 	eorseq	sp, r3, r0, asr r6
 2a0:	0033d808 	eorseq	sp, r3, r8, lsl #16
 2a4:	f3000408 	vshl.u8	d0, d8, d0
 2a8:	009f5001 	addseq	r5, pc, r1
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	d0000000 	andle	r0, r0, r0
 2b4:	d6080033 			; <UNDEFINED> instruction: 0xd6080033
 2b8:	02080033 	andeq	r0, r8, #51	; 0x33
 2bc:	d69f3000 	ldrle	r3, [pc], r0
 2c0:	d8080033 	stmdale	r8, {r0, r1, r4, r5}
 2c4:	01080033 	tsteq	r8, r3, lsr r0
 2c8:	00005000 	andeq	r5, r0, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	33d80000 	bicscc	r0, r8, #0
 2d4:	33de0800 	bicscc	r0, lr, #0, 16
 2d8:	00010800 	andeq	r0, r1, r0, lsl #16
 2dc:	0033de50 	eorseq	sp, r3, r0, asr lr
 2e0:	0033e008 	eorseq	lr, r3, r8
 2e4:	f3000408 	vshl.u8	d0, d8, d0
 2e8:	009f5001 	addseq	r5, pc, r1
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2f4:	de080033 	mcrle	0, 0, r0, cr8, cr3, {1}
 2f8:	02080033 	andeq	r0, r8, #51	; 0x33
 2fc:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 300:	e0080033 	and	r0, r8, r3, lsr r0
 304:	01080033 	tsteq	r8, r3, lsr r0
 308:	00005000 	andeq	r5, r0, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	33e00000 	mvncc	r0, #0
 314:	33e40800 	mvncc	r0, #0, 16
 318:	00010800 	andeq	r0, r1, r0, lsl #16
 31c:	0033e450 	eorseq	lr, r3, r0, asr r4
 320:	0033e608 	eorseq	lr, r3, r8, lsl #12
 324:	f3000408 	vshl.u8	d0, d8, d0
 328:	009f5001 	addseq	r5, pc, r1
 32c:	00000000 	andeq	r0, r0, r0
 330:	e0000000 	and	r0, r0, r0
 334:	e4080033 	str	r0, [r8], #-51	; 0xffffffcd
 338:	02080033 	andeq	r0, r8, #51	; 0x33
 33c:	e49f3000 	ldr	r3, [pc], #0	; 344 <__ZI_SIZE__+0x2dc>
 340:	e6080033 			; <UNDEFINED> instruction: 0xe6080033
 344:	01080033 	tsteq	r8, r3, lsr r0
 348:	00005000 	andeq	r5, r0, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	00b40000 	adcseq	r0, r4, r0
 354:	01380000 	teqeq	r8, r0
 358:	00010000 	andeq	r0, r1, r0
 35c:	00013850 	andeq	r3, r1, r0, asr r8
 360:	00015800 	andeq	r5, r1, r0, lsl #16
 364:	f3000400 	vshl.u8	d0, d0, d0
 368:	009f5001 	addseq	r5, pc, r1
 36c:	00000000 	andeq	r0, r0, r0
 370:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 374:	e6000000 	str	r0, [r0], -r0
 378:	02000000 	andeq	r0, r0, #0
 37c:	009f4700 	addseq	r4, pc, r0, lsl #14
 380:	00000000 	andeq	r0, r0, r0
 384:	30000000 	andcc	r0, r0, r0
 388:	3c000000 	stccc	0, cr0, [r0], {-0}
 38c:	01000000 	mrseq	r0, (UNDEF: 0)
 390:	003c5000 	eorseq	r5, ip, r0
 394:	00400000 	subeq	r0, r0, r0
 398:	00040000 	andeq	r0, r4, r0
 39c:	9f200070 	svcls	0x00200070
 3a0:	00000040 	andeq	r0, r0, r0, asr #32
 3a4:	0000004c 	andeq	r0, r0, ip, asr #32
 3a8:	01f30004 	mvnseq	r0, r4
 3ac:	00009f50 	andeq	r9, r0, r0, asr pc
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	03060000 	movweq	r0, #24576	; 0x6000
 3b8:	031e0000 	tsteq	lr, #0
 3bc:	00010000 	andeq	r0, r1, r0
 3c0:	00040e53 	andeq	r0, r4, r3, asr lr
 3c4:	00041100 	andeq	r1, r4, r0, lsl #2
 3c8:	53000100 	movwpl	r0, #256	; 0x100
	...
 3d4:	00000384 	andeq	r0, r0, r4, lsl #7
 3d8:	0000039a 	muleq	r0, sl, r3
 3dc:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
 3e0:	57000004 	strpl	r0, [r0, -r4]
 3e4:	01000004 	tsteq	r0, r4
 3e8:	045a5300 	ldrbeq	r5, [sl], #-768	; 0xfffffd00
 3ec:	04650000 	strbteq	r0, [r5], #-0
 3f0:	00010000 	andeq	r0, r1, r0
 3f4:	00000053 	andeq	r0, r0, r3, asr r0
	...
 400:	00001400 	andeq	r1, r0, r0, lsl #8
 404:	50000100 	andpl	r0, r0, r0, lsl #2
 408:	00000014 	andeq	r0, r0, r4, lsl r0
 40c:	0000001a 	andeq	r0, r0, sl, lsl r0
 410:	1a520001 	bne	148041c <__RW_SIZE__+0x147fe94>
 414:	1c000000 	stcne	0, cr0, [r0], {-0}
 418:	03000000 	movweq	r0, #0
 41c:	9f797200 	svcls	0x00797200
 420:	0000001c 	andeq	r0, r0, ip, lsl r0
 424:	00000032 	andeq	r0, r0, r2, lsr r0
 428:	01f30004 	mvnseq	r0, r4
 42c:	00329f50 	eorseq	r9, r2, r0, asr pc
 430:	003c0000 	eorseq	r0, ip, r0
 434:	00010000 	andeq	r0, r1, r0
 438:	00003c50 	andeq	r3, r0, r0, asr ip
 43c:	00004400 	andeq	r4, r0, r0, lsl #8
 440:	52000100 	andpl	r0, r0, #0, 2
	...
 44c:	00000018 	andeq	r0, r0, r8, lsl r0
 450:	0000002c 	andeq	r0, r0, ip, lsr #32
 454:	00500001 	subseq	r0, r0, r1
 458:	00000000 	andeq	r0, r0, r0
 45c:	20000000 	andcs	r0, r0, r0
 460:	32000000 	andcc	r0, r0, #0
 464:	01000000 	mrseq	r0, (UNDEF: 0)
 468:	00005200 	andeq	r5, r0, r0, lsl #4
	...
 474:	000e0000 	andeq	r0, lr, r0
 478:	00010000 	andeq	r0, r1, r0
 47c:	00000e50 	andeq	r0, r0, r0, asr lr
 480:	00003400 	andeq	r3, r0, r0, lsl #8
 484:	56000100 	strpl	r0, [r0], -r0, lsl #2
 488:	00000034 	andeq	r0, r0, r4, lsr r0
 48c:	00000038 	andeq	r0, r0, r8, lsr r0
 490:	01f30004 	mvnseq	r0, r4
 494:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 4a0:	000e0000 	andeq	r0, lr, r0
 4a4:	00010000 	andeq	r0, r1, r0
 4a8:	00000e51 	andeq	r0, r0, r1, asr lr
 4ac:	00003400 	andeq	r3, r0, r0, lsl #8
 4b0:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 4b4:	00000034 	andeq	r0, r0, r4, lsr r0
 4b8:	00000038 	andeq	r0, r0, r8, lsr r0
 4bc:	01f30004 	mvnseq	r0, r4
 4c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 4cc:	000e0000 	andeq	r0, lr, r0
 4d0:	00020000 	andeq	r0, r2, r0
 4d4:	000e9f30 	andeq	r9, lr, r0, lsr pc
 4d8:	00260000 	eoreq	r0, r6, r0
 4dc:	00010000 	andeq	r0, r1, r0
 4e0:	00002654 	andeq	r2, r0, r4, asr r6
 4e4:	00002900 	andeq	r2, r0, r0, lsl #18
 4e8:	52000100 	andpl	r0, r0, #0, 2
 4ec:	00000029 	andeq	r0, r0, r9, lsr #32
 4f0:	0000002a 	andeq	r0, r0, sl, lsr #32
 4f4:	7f740003 	svcvc	0x00740003
 4f8:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 4fc:	00003400 	andeq	r3, r0, r0, lsl #8
 500:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 504:	00000034 	andeq	r0, r0, r4, lsr r0
 508:	00000038 	andeq	r0, r0, r8, lsr r0
 50c:	00530001 	subseq	r0, r3, r1
 510:	00000000 	andeq	r0, r0, r0
 514:	7c000000 	stcvc	0, cr0, [r0], {-0}
 518:	82000000 	andhi	r0, r0, #0
 51c:	01000000 	mrseq	r0, (UNDEF: 0)
 520:	00825000 	addeq	r5, r2, r0
 524:	00fe0000 	rscseq	r0, lr, r0
 528:	00010000 	andeq	r0, r1, r0
 52c:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 530:	00016e00 	andeq	r6, r1, r0, lsl #28
 534:	f3000400 	vshl.u8	d0, d0, d0
 538:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 53c:	a6000001 	strge	r0, [r0], -r1
 540:	01000001 	tsteq	r0, r1
 544:	00005400 	andeq	r5, r0, r0, lsl #8
 548:	00000000 	andeq	r0, r0, r0
 54c:	007c0000 	rsbseq	r0, ip, r0
 550:	008f0000 	addeq	r0, pc, r0
 554:	00010000 	andeq	r0, r1, r0
 558:	00008f51 	andeq	r8, r0, r1, asr pc
 55c:	0001a600 	andeq	sl, r1, r0, lsl #12
 560:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 56c:	0000007c 	andeq	r0, r0, ip, ror r0
 570:	0000008f 	andeq	r0, r0, pc, lsl #1
 574:	8f520001 	svchi	0x00520001
 578:	a6000000 	strge	r0, [r0], -r0
 57c:	01000001 	tsteq	r0, r1
 580:	00005600 	andeq	r5, r0, r0, lsl #12
 584:	00000000 	andeq	r0, r0, r0
 588:	00900000 	addseq	r0, r0, r0
 58c:	00fe0000 	rscseq	r0, lr, r0
 590:	00010000 	andeq	r0, r1, r0
 594:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 598:	00016e00 	andeq	r6, r1, r0, lsl #28
 59c:	f3000400 	vshl.u8	d0, d0, d0
 5a0:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 5a4:	a6000001 	strge	r0, [r0], -r1
 5a8:	01000001 	tsteq	r0, r1
 5ac:	00005400 	andeq	r5, r0, r0, lsl #8
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 5b8:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 5bc:	00010000 	andeq	r0, r1, r0
 5c0:	0001ac50 	andeq	sl, r1, r0, asr ip
 5c4:	0001b800 	andeq	fp, r1, r0, lsl #16
 5c8:	f3000400 	vshl.u8	d0, d0, d0
 5cc:	009f5001 	addseq	r5, pc, r1
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 5d8:	b5000001 	strlt	r0, [r0, #-1]
 5dc:	01000001 	tsteq	r0, r1
 5e0:	01b55100 			; <UNDEFINED> instruction: 0x01b55100
 5e4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 5e8:	00040000 	andeq	r0, r4, r0
 5ec:	9f5101f3 	svcls	0x005101f3
	...
 5f8:	000001a8 	andeq	r0, r0, r8, lsr #3
 5fc:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 600:	b5520001 	ldrblt	r0, [r2, #-1]
 604:	b8000001 	stmdalt	r0, {r0}
 608:	04000001 	streq	r0, [r0], #-1
 60c:	5201f300 	andpl	pc, r1, #0, 6
 610:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 614:	00000000 	andeq	r0, r0, r0
 618:	0001b800 	andeq	fp, r1, r0, lsl #16
 61c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 620:	50000100 	andpl	r0, r0, r0, lsl #2
 624:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 628:	000001c8 	andeq	r0, r0, r8, asr #3
 62c:	01f30004 	mvnseq	r0, r4
 630:	00009f50 	andeq	r9, r0, r0, asr pc
 634:	00000000 	andeq	r0, r0, r0
 638:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 63c:	01c50000 	biceq	r0, r5, r0
 640:	00010000 	andeq	r0, r1, r0
 644:	0001c551 	andeq	ip, r1, r1, asr r5
 648:	0001c800 	andeq	ip, r1, r0, lsl #16
 64c:	f3000400 	vshl.u8	d0, d0, d0
 650:	009f5101 	addseq	r5, pc, r1, lsl #2
 654:	00000000 	andeq	r0, r0, r0
 658:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 65c:	c5000001 	strgt	r0, [r0, #-1]
 660:	01000001 	tsteq	r0, r1
 664:	01c55200 	biceq	r5, r5, r0, lsl #4
 668:	01c80000 	biceq	r0, r8, r0
 66c:	00040000 	andeq	r0, r4, r0
 670:	9f5201f3 	svcls	0x005201f3
	...
 67c:	000001c8 	andeq	r0, r0, r8, asr #3
 680:	000001cc 	andeq	r0, r0, ip, asr #3
 684:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 688:	d8000001 	stmdale	r0, {r0}
 68c:	04000001 	streq	r0, [r0], #-1
 690:	5001f300 	andpl	pc, r1, r0, lsl #6
 694:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 698:	00000000 	andeq	r0, r0, r0
 69c:	0001c800 	andeq	ip, r1, r0, lsl #16
 6a0:	0001d500 	andeq	sp, r1, r0, lsl #10
 6a4:	51000100 	mrspl	r0, (UNDEF: 16)
 6a8:	000001d5 	ldrdeq	r0, [r0], -r5
 6ac:	000001d8 	ldrdeq	r0, [r0], -r8
 6b0:	01f30004 	mvnseq	r0, r4
 6b4:	00009f51 	andeq	r9, r0, r1, asr pc
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	01c80000 	biceq	r0, r8, r0
 6c0:	01d50000 	bicseq	r0, r5, r0
 6c4:	00010000 	andeq	r0, r1, r0
 6c8:	0001d552 	andeq	sp, r1, r2, asr r5
 6cc:	0001d800 	andeq	sp, r1, r0, lsl #16
 6d0:	f3000400 	vshl.u8	d0, d0, d0
 6d4:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
 6e0:	11000000 	mrsne	r0, (UNDEF: 0)
 6e4:	01000000 	mrseq	r0, (UNDEF: 0)
 6e8:	00115000 	andseq	r5, r1, r0
 6ec:	00480000 	subeq	r0, r8, r0
 6f0:	00040000 	andeq	r0, r4, r0
 6f4:	9f5001f3 	svcls	0x005001f3
	...
 700:	00000080 	andeq	r0, r0, r0, lsl #1
 704:	00000091 	muleq	r0, r1, r0
 708:	91500001 	cmpls	r0, r1
 70c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 710:	04000000 	streq	r0, [r0], #-0
 714:	5001f300 	andpl	pc, r1, r0, lsl #6
 718:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 724:	00000e00 	andeq	r0, r0, r0, lsl #28
 728:	50000100 	andpl	r0, r0, r0, lsl #2
 72c:	0000000e 	andeq	r0, r0, lr
 730:	00000088 	andeq	r0, r0, r8, lsl #1
 734:	01f30004 	mvnseq	r0, r4
 738:	00009f50 	andeq	r9, r0, r0, asr pc
 73c:	00000000 	andeq	r0, r0, r0
 740:	01080000 	mrseq	r0, (UNDEF: 8)
 744:	015a0000 	cmpeq	sl, r0
 748:	00010000 	andeq	r0, r1, r0
 74c:	00015a50 	andeq	r5, r1, r0, asr sl
 750:	0001a600 	andeq	sl, r1, r0, lsl #12
 754:	f3000400 	vshl.u8	d0, d0, d0
 758:	a69f5001 	ldrge	r5, [pc], r1
 75c:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
 760:	01000001 	tsteq	r0, r1
 764:	00005000 	andeq	r5, r0, r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	01080000 	mrseq	r0, (UNDEF: 8)
 770:	01600000 	cmneq	r0, r0
 774:	00010000 	andeq	r0, r1, r0
 778:	00016051 	andeq	r6, r1, r1, asr r0
 77c:	0001a600 	andeq	sl, r1, r0, lsl #12
 780:	f3000400 	vshl.u8	d0, d0, d0
 784:	a69f5101 	ldrge	r5, [pc], r1, lsl #2
 788:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
 78c:	01000001 	tsteq	r0, r1
 790:	00005100 	andeq	r5, r0, r0, lsl #2
 794:	00000000 	andeq	r0, r0, r0
 798:	01260000 	teqeq	r6, r0
 79c:	01400000 	mrseq	r0, (UNDEF: 64)
 7a0:	00010000 	andeq	r0, r1, r0
 7a4:	00014255 	andeq	r4, r1, r5, asr r2
 7a8:	00017a00 	andeq	r7, r1, r0, lsl #20
 7ac:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 7b0:	000001a6 	andeq	r0, r0, r6, lsr #3
 7b4:	000001aa 	andeq	r0, r0, sl, lsr #3
 7b8:	00550001 	subseq	r0, r5, r1
 7bc:	00000000 	andeq	r0, r0, r0
 7c0:	3c000000 	stccc	0, cr0, [r0], {-0}
 7c4:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 7c8:	01000001 	tsteq	r0, r1
 7cc:	01505400 	cmpeq	r0, r0, lsl #8
 7d0:	01760000 	cmneq	r6, r0
 7d4:	00010000 	andeq	r0, r1, r0
 7d8:	00000054 	andeq	r0, r0, r4, asr r0
 7dc:	00000000 	andeq	r0, r0, r0
 7e0:	00019800 	andeq	r9, r1, r0, lsl #16
 7e4:	0001a600 	andeq	sl, r1, r0, lsl #12
 7e8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 7f4:	0000019a 	muleq	r0, sl, r1
 7f8:	000001a6 	andeq	r0, r0, r6, lsr #3
 7fc:	00540001 	subseq	r0, r4, r1
	...
 808:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 80c:	01000000 	mrseq	r0, (UNDEF: 0)
 810:	00395000 	eorseq	r5, r9, r0
 814:	00b80000 	adcseq	r0, r8, r0
 818:	00040000 	andeq	r0, r4, r0
 81c:	9f5001f3 	svcls	0x005001f3
	...
 828:	00000058 	andeq	r0, r0, r8, asr r0
 82c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 830:	93540006 	cmpls	r4, #6
 834:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 840:	0000005e 	andeq	r0, r0, lr, asr r0
 844:	00000061 	andeq	r0, r0, r1, rrx
 848:	61500001 	cmpvs	r0, r1
 84c:	8a000000 	bhi	854 <__RW_SIZE__+0x2cc>
 850:	01000000 	mrseq	r0, (UNDEF: 0)
 854:	008a5600 	addeq	r5, sl, r0, lsl #12
 858:	008e0000 	addeq	r0, lr, r0
 85c:	00080000 	andeq	r0, r8, r0
 860:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 864:	9f220076 	svcls	0x00220076
 868:	0000008e 	andeq	r0, r0, lr, lsl #1
 86c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 870:	00560001 	subseq	r0, r6, r1
 874:	00000000 	andeq	r0, r0, r0
 878:	8a000000 	bhi	880 <__RW_SIZE__+0x2f8>
 87c:	92000000 	andls	r0, r0, #0
 880:	05000000 	streq	r0, [r0, #-0]
 884:	3f007000 	svccc	0x00007000
 888:	00929f1a 	addseq	r9, r2, sl, lsl pc
 88c:	00960000 	addseq	r0, r6, r0
 890:	00010000 	andeq	r0, r1, r0
 894:	00000050 	andeq	r0, r0, r0, asr r0
 898:	00000000 	andeq	r0, r0, r0
 89c:	0000f400 	andeq	pc, r0, r0, lsl #8
 8a0:	00010400 	andeq	r0, r1, r0, lsl #8
 8a4:	50000100 	andpl	r0, r0, r0, lsl #2
 8a8:	00000104 	andeq	r0, r0, r4, lsl #2
 8ac:	0000011c 	andeq	r0, r0, ip, lsl r1
 8b0:	01700003 	cmneq	r0, r3
 8b4:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 8b8:	00012000 	andeq	r2, r1, r0
 8bc:	50000100 	andpl	r0, r0, r0, lsl #2
 8c0:	00000124 	andeq	r0, r0, r4, lsr #2
 8c4:	00000136 	andeq	r0, r0, r6, lsr r1
 8c8:	01700003 	cmneq	r0, r3
 8cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 8d0:	00000000 	andeq	r0, r0, r0
 8d4:	00010400 	andeq	r0, r1, r0, lsl #8
 8d8:	00011c00 	andeq	r1, r1, r0, lsl #24
 8dc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 8e0:	00000124 	andeq	r0, r0, r4, lsr #2
 8e4:	00000136 	andeq	r0, r0, r6, lsr r1
 8e8:	00540001 	subseq	r0, r4, r1
 8ec:	00000000 	andeq	r0, r0, r0
 8f0:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 8f4:	5a000001 	bpl	900 <__RW_SIZE__+0x378>
 8f8:	04000001 	streq	r0, [r0], #-1
 8fc:	7dc09100 	stfvcp	f1, [r0]
 900:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 904:	00016000 	andeq	r6, r1, r0
 908:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 90c:	00000160 	andeq	r0, r0, r0, ror #2
 910:	00000178 	andeq	r0, r0, r8, ror r1
 914:	01740003 	cmneq	r4, r3
 918:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 91c:	00017c00 	andeq	r7, r1, r0, lsl #24
 920:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 924:	00000186 	andeq	r0, r0, r6, lsl #3
 928:	00000198 	muleq	r0, r8, r1
 92c:	01740003 	cmneq	r4, r3
 930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 934:	00000000 	andeq	r0, r0, r0
 938:	00016000 	andeq	r6, r1, r0
 93c:	00017800 	andeq	r7, r1, r0, lsl #16
 940:	50000100 	andpl	r0, r0, r0, lsl #2
 944:	00000186 	andeq	r0, r0, r6, lsl #3
 948:	00000198 	muleq	r0, r8, r1
 94c:	00500001 	subseq	r0, r0, r1
 950:	00000000 	andeq	r0, r0, r0
 954:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 958:	e6000001 	str	r0, [r0], -r1
 95c:	01000001 	tsteq	r0, r1
 960:	01e65000 	mvneq	r5, r0
 964:	01ee0000 	mvneq	r0, r0
 968:	00040000 	andeq	r0, r4, r0
 96c:	9f5001f3 	svcls	0x005001f3
 970:	000001ee 	andeq	r0, r0, lr, ror #3
 974:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 978:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 97c:	0a000001 	beq	988 <__RW_SIZE__+0x400>
 980:	04000002 	streq	r0, [r0], #-2
 984:	5001f300 	andpl	pc, r1, r0, lsl #6
 988:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 98c:	00000000 	andeq	r0, r0, r0
 990:	0001e800 	andeq	lr, r1, r0, lsl #16
 994:	0001ee00 	andeq	lr, r1, r0, lsl #28
 998:	08000300 	stmdaeq	r0, {r8, r9}
 99c:	00009f25 	andeq	r9, r0, r5, lsr #30
 9a0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	03530002 	cmpeq	r3, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
  34:	00000058 	andeq	r0, r0, r8, asr r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	051e0002 	ldreq	r0, [lr, #-2]
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
  54:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0a270002 	beq	9c0074 <__RW_SIZE__+0x9bfaec>
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
  74:	00000158 	andeq	r0, r0, r8, asr r1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	11150002 	tstne	r5, r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	08003540 	stmdaeq	r0, {r6, r8, sl, ip, sp}
  94:	00000072 	andeq	r0, r0, r2, ror r0
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	13100002 	tstne	r0, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	080035b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, sp}
  b4:	00000468 	andeq	r0, r0, r8, ror #8
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	1c4f0002 	mcrrne	0, 0, r0, pc, cr2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08003a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, sp}
  d4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	1d4e0002 	stclne	0, cr0, [lr, #-8]
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08003a60 	stmdaeq	r0, {r5, r6, r9, fp, ip, sp}
  f4:	000003f2 	strdeq	r0, [r0], -r2
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	2fd10002 	svccs	0x00d10002
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, ip, sp}
 114:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	31550002 	cmpcc	r5, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
 134:	000001ae 	andeq	r0, r0, lr, lsr #3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	35980002 	ldrcc	r0, [r8, #2]
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	080040d0 	stmdaeq	r0, {r4, r6, r7, lr}
 154:	0000020a 	andeq	r0, r0, sl, lsl #4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3d7a0002 	ldclcc	0, cr0, [sl, #-8]!
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003000 	stmdaeq	r0, {ip, sp}
 174:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00900002 	addseq	r0, r0, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
  60:	31663233 	cmncc	r6, r3, lsr r2
  64:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
  68:	00000000 	andeq	r0, r0, r0
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
  7c:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
  80:	0000682e 	andeq	r6, r0, lr, lsr #16
  84:	65640000 	strbvs	r0, [r4, #-0]!
  88:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
  8c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
  90:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
  94:	00000068 	andeq	r0, r0, r8, rrx
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	0031ec02 	eorseq	lr, r1, r2, lsl #24
  a0:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
  a4:	29413d2d 	stmdbcs	r1, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
  a8:	3d2b233e 	stccc	3, cr2, [fp, #-248]!	; 0xffffff08
  ac:	674b4b68 	strbvs	r4, [fp, -r8, ror #22]
  b0:	83136a4b 	tsthi	r3, #307200	; 0x4b000
  b4:	6a83136a 	bvs	fe0c4e64 <MSP_BASE+0xde0bfe64>
  b8:	02009223 	andeq	r9, r0, #805306370	; 0x30000002
  bc:	032c0104 	teqeq	ip, #4, 2
  c0:	1d237409 	cfstrsne	mvf7, [r3, #-36]!	; 0xffffffdc
  c4:	77034d3d 	smladxvc	r3, sp, sp, r4
  c8:	0b036720 	bleq	d9d50 <__RW_SIZE__+0xd97c8>
  cc:	0259133c 	subseq	r1, r9, #60, 6	; 0xf0000000
  d0:	01010003 	tsteq	r1, r3
  d4:	000000a3 	andeq	r0, r0, r3, lsr #1
  d8:	007f0002 	rsbseq	r0, pc, r2
  dc:	01020000 	mrseq	r0, (UNDEF: 2)
  e0:	000d0efb 	strdeq	r0, [sp], -fp
  e4:	01010101 	tsteq	r1, r1, lsl #2
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	43010000 	movwmi	r0, #4096	; 0x1000
  f0:	6f435c3a 	svcvs	0x00435c3a
  f4:	6f536564 	svcvs	0x00536564
  f8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  fc:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 100:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 104:	20797265 	rsbscs	r7, r9, r5, ror #4
 108:	202b2b47 	eorcs	r2, fp, r7, asr #22
 10c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 110:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 114:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 118:	61652d65 	cmnvs	r5, r5, ror #26
 11c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 120:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 124:	00006564 	andeq	r6, r0, r4, ror #10
 128:	636f6c63 	cmnvs	pc, #25344	; 0x6300
 12c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 130:	73000000 	movwvc	r0, #0
 134:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 138:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 13c:	0000682e 	andeq	r6, r0, lr, lsr #16
 140:	74730000 	ldrbtvc	r0, [r3], #-0
 144:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 148:	0100682e 	tsteq	r0, lr, lsr #16
 14c:	6f630000 	svcvs	0x00630000
 150:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 154:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 158:	00000000 	andeq	r0, r0, r0
 15c:	02050000 	andeq	r0, r5, #0
 160:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
 164:	21671315 	cmncs	r7, r5, lsl r3
 168:	212d2f2d 	teqcs	sp, sp, lsr #30
 16c:	001f2121 	andseq	r2, pc, r1, lsr #2
 170:	3d010402 	cfstrscc	mvf0, [r1, #-8]
 174:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
 178:	e2010100 	and	r0, r1, #0, 2
 17c:	02000000 	andeq	r0, r0, #0
 180:	00006500 	andeq	r6, r0, r0, lsl #10
 184:	fb010200 	blx	4098e <__RW_SIZE__+0x40406>
 188:	01000d0e 	tsteq	r0, lr, lsl #26
 18c:	00010101 	andeq	r0, r1, r1, lsl #2
 190:	00010000 	andeq	r0, r1, r0
 194:	3a430100 	bcc	10c059c <__RW_SIZE__+0x10c0014>
 198:	646f435c 	strbtvs	r4, [pc], #-860	; 1a0 <__ZI_SIZE__+0x138>
 19c:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffe3f <MSP_BASE+0xdfffae3f>
 1a0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 1a4:	6f535c79 	svcvs	0x00535c79
 1a8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1ac:	47207972 			; <UNDEFINED> instruction: 0x47207972
 1b0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 1b4:	2f657469 	svccs	0x00657469
 1b8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1bc:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 1c0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1c4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 1c8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1cc:	63000065 	movwvs	r0, #101	; 0x65
 1d0:	5f65726f 	svcpl	0x0065726f
 1d4:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 1d8:	00000063 	andeq	r0, r0, r3, rrx
 1dc:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 1e0:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 1e4:	00010068 	andeq	r0, r1, r8, rrx
 1e8:	05000000 	streq	r0, [r0, #-0]
 1ec:	00334402 	eorseq	r4, r3, r2, lsl #8
 1f0:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 1f4:	034e1501 	movteq	r1, #58625	; 0xe501
 1f8:	4c13010c 	ldfmis	f0, [r3], {12}
 1fc:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 200:	010c034e 	tsteq	ip, lr, asr #6
 204:	0a034c13 	beq	d3258 <__RW_SIZE__+0xd2cd0>
 208:	03301501 	teqeq	r0, #4194304	; 0x400000
 20c:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 210:	30154a0b 	andscc	r4, r5, fp, lsl #20
 214:	132e0a03 	teqne	lr, #12288	; 0x3000
 218:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 21c:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 220:	4a0b0313 	bmi	2c0e74 <__RW_SIZE__+0x2c08ec>
 224:	0a033015 	beq	cc280 <__RW_SIZE__+0xcbcf8>
 228:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 22c:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 230:	2215200b 	andscs	r2, r5, #11
 234:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 238:	200b0322 	andcs	r0, fp, r2, lsr #6
 23c:	0b033015 	bleq	cc298 <__RW_SIZE__+0xcbd10>
 240:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 244:	30152e0b 	andscc	r2, r5, fp, lsl #28
 248:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 24c:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 250:	0c033e15 	stceq	14, cr3, [r3], {21}
 254:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 258:	3015200c 	andscc	r2, r5, ip
 25c:	01000102 	tsteq	r0, r2, lsl #2
 260:	00011401 	andeq	r1, r1, r1, lsl #8
 264:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 268:	02000000 	andeq	r0, r0, #0
 26c:	0d0efb01 	vstreq	d15, [lr, #-4]
 270:	01010100 	mrseq	r0, (UNDEF: 17)
 274:	00000001 	andeq	r0, r0, r1
 278:	01000001 	tsteq	r0, r1
 27c:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 280:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 284:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 288:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 28c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 290:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 294:	2b2b4720 	blcs	ad1f1c <__RW_SIZE__+0xad1994>
 298:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 29c:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 2a0:	6f6e2d6d 	svcvs	0x006e2d6d
 2a4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 2a8:	2f696261 	svccs	0x00696261
 2ac:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 2b0:	00656475 	rsbeq	r6, r5, r5, ror r4
 2b4:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 2b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 2bc:	6f630000 	svcvs	0x00630000
 2c0:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 2c4:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 2c8:	00000000 	andeq	r0, r0, r0
 2cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 2d0:	30316632 	eorscc	r6, r1, r2, lsr r6
 2d4:	00682e78 	rsbeq	r2, r8, r8, ror lr
 2d8:	73000000 	movwvc	r0, #0
 2dc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 2e0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 2e4:	00000001 	andeq	r0, r0, r1
 2e8:	e8020500 	stmda	r2, {r8, sl}
 2ec:	15080033 	strne	r0, [r8, #-51]	; 0xffffffcd
 2f0:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 2f4:	0e9e0b03 	vfnmseq.f64	d0, d14, d3
 2f8:	2cf20d03 	ldclcs	13, cr0, [r2], #12
 2fc:	312e0c03 	teqcc	lr, r3, lsl #24
 300:	03016603 	movweq	r6, #5635	; 0x1603
 304:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 308:	312f2e10 	teqcc	pc, r0, lsl lr	; <UNPREDICTABLE>
 30c:	03016103 	movweq	r6, #4355	; 0x1103
 310:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 314:	31302e17 	teqcc	r0, r7, lsl lr
 318:	03020421 	movweq	r0, #9249	; 0x2421
 31c:	04200bb8 	strteq	r0, [r0], #-3000	; 0xfffff448
 320:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 324:	03020466 	movweq	r0, #9318	; 0x2466
 328:	042e0ba7 	strteq	r0, [lr], #-2983	; 0xfffff459
 32c:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 330:	034c672e 	movteq	r6, #50990	; 0xc72e
 334:	2b5b3c6e 	blcs	16cf4f4 <__RW_SIZE__+0x16cef6c>
 338:	3e2c223d 	mcrcc	2, 1, r2, cr12, cr13, {1}
 33c:	3d591f21 	ldclcc	15, cr1, [r9, #-132]	; 0xffffff7c
 340:	0204592d 	andeq	r5, r4, #737280	; 0xb4000
 344:	3c0bd903 	stccc	9, cr13, [fp], {3}
 348:	a7030104 	strge	r0, [r3, -r4, lsl #2]
 34c:	042f2e74 	strteq	r2, [pc], #-3700	; 354 <__ZI_SIZE__+0x2ec>
 350:	0bd80302 	bleq	ff600f60 <MSP_BASE+0xdf5fbf60>
 354:	03010420 	movweq	r0, #5152	; 0x1420
 358:	214a74a7 	smlaltbcs	r7, sl, r7, r4
 35c:	d8030204 	stmdale	r3, {r2, r9}
 360:	0104200b 	tsteq	r4, fp
 364:	2e74aa03 	vaddcs.f32	s21, s8, s6
 368:	a1030204 	tstge	r3, r4, lsl #4
 36c:	01044a0b 	tsteq	r4, fp, lsl #20
 370:	2074e903 	rsbscs	lr, r4, r3, lsl #18
 374:	01000302 	tsteq	r0, r2, lsl #6
 378:	00009b01 	andeq	r9, r0, r1, lsl #22
 37c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 380:	02000000 	andeq	r0, r0, #0
 384:	0d0efb01 	vstreq	d15, [lr, #-4]
 388:	01010100 	mrseq	r0, (UNDEF: 17)
 38c:	00000001 	andeq	r0, r0, r1
 390:	01000001 	tsteq	r0, r1
 394:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 398:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 39c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 3a0:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 3a4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 3a8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 3ac:	2b2b4720 	blcs	ad2034 <__RW_SIZE__+0xad1aac>
 3b0:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 3b4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 3b8:	6f6e2d6d 	svcvs	0x006e2d6d
 3bc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 3c0:	2f696261 	svccs	0x00696261
 3c4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 3c8:	00656475 	rsbeq	r6, r5, r5, ror r4
 3cc:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 3d0:	0000632e 	andeq	r6, r0, lr, lsr #6
 3d4:	74730000 	ldrbtvc	r0, [r3], #-0
 3d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 3dc:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 3e0:	00000068 	andeq	r0, r0, r8, rrx
 3e4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 3e8:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 3ec:	00010068 	andeq	r0, r1, r8, rrx
 3f0:	726f6300 	rsbvc	r6, pc, #0, 6
 3f4:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 3f8:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 3fc:	00000000 	andeq	r0, r0, r0
 400:	40020500 	andmi	r0, r2, r0, lsl #10
 404:	15080035 	strne	r0, [r8, #-53]	; 0xffffffcb
 408:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 40c:	da136a83 	ble	4dae20 <__RW_SIZE__+0x4da898>
 410:	0213a213 	andseq	sl, r3, #805306369	; 0x30000001
 414:	01010009 	tsteq	r1, r9
 418:	00000204 	andeq	r0, r0, r4, lsl #4
 41c:	00910002 	addseq	r0, r1, r2
 420:	01020000 	mrseq	r0, (UNDEF: 2)
 424:	000d0efb 	strdeq	r0, [sp], -fp
 428:	01010101 	tsteq	r1, r1, lsl #2
 42c:	01000000 	mrseq	r0, (UNDEF: 0)
 430:	43010000 	movwmi	r0, #4096	; 0x1000
 434:	6f435c3a 	svcvs	0x00435c3a
 438:	6f536564 	svcvs	0x00536564
 43c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 440:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 444:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 448:	20797265 	rsbscs	r7, r9, r5, ror #4
 44c:	202b2b47 	eorcs	r2, fp, r7, asr #22
 450:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 454:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 458:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 45c:	61652d65 	cmnvs	r5, r5, ror #26
 460:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 464:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 468:	00006564 	andeq	r6, r0, r4, ror #10
 46c:	6e69616d 	powvsez	f6, f1, #5.0
 470:	0000632e 	andeq	r6, r0, lr, lsr #6
 474:	74730000 	ldrbtvc	r0, [r3], #-0
 478:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 47c:	0100682e 	tsteq	r0, lr, lsr #16
 480:	6f630000 	svcvs	0x00630000
 484:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 488:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 48c:	00000000 	andeq	r0, r0, r0
 490:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 494:	30316632 	eorscc	r6, r1, r2, lsr r6
 498:	00682e78 	rsbeq	r2, r8, r8, ror lr
 49c:	64000000 	strvs	r0, [r0], #-0
 4a0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
 4a4:	72645f65 	rsbvc	r5, r4, #404	; 0x194
 4a8:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 4ac:	0000682e 	andeq	r6, r0, lr, lsr #16
 4b0:	00000000 	andeq	r0, r0, r0
 4b4:	35b40205 	ldrcc	r0, [r4, #517]!	; 0x205
 4b8:	d0030800 	andle	r0, r3, r0, lsl #16
 4bc:	03220100 	teqeq	r2, #0, 2
 4c0:	1603660a 	strne	r6, [r3], -sl, lsl #12
 4c4:	040200ac 	streq	r0, [r2], #-172	; 0xffffff54
 4c8:	00900601 	addseq	r0, r0, r1, lsl #12
 4cc:	58030402 	stmdapl	r3, {r1, sl}
 4d0:	03040200 	movweq	r0, #16896	; 0x4200
 4d4:	02002306 	andeq	r2, r0, #402653184	; 0x18000000
 4d8:	00390304 	eorseq	r0, r9, r4, lsl #6
 4dc:	31030402 	tstcc	r3, r2, lsl #8
 4e0:	03040200 	movweq	r0, #16896	; 0x4200
 4e4:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 4e8:	5f033103 	svcpl	0x00033103
 4ec:	4a2d0374 	bmi	b412c4 <__RW_SIZE__+0xb40d3c>
 4f0:	032e5303 	teqeq	lr, #201326592	; 0xc000000
 4f4:	02002e18 	andeq	r2, r0, #24, 28	; 0x180
 4f8:	74060104 	strvc	r0, [r6], #-260	; 0xfffffefc
 4fc:	01040200 	mrseq	r0, R12_usr
 500:	02003d06 	andeq	r3, r0, #384	; 0x180
 504:	3c060204 	sfmcc	f0, 4, [r6], {4}
 508:	03040200 	movweq	r0, #16896	; 0x4200
 50c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 510:	033d0603 	teqeq	sp, #3145728	; 0x300000
 514:	034b2051 	movteq	r2, #45137	; 0xb051
 518:	034b2e0b 	movteq	r2, #48651	; 0xbe0b
 51c:	034b2e79 	movteq	r2, #48761	; 0xbe79
 520:	be762e1b 	mrclt	14, 3, r2, cr6, cr11, {0}
 524:	036724c9 	cmneq	r7, #-922746880	; 0xc9000000
 528:	bd212e17 	stclt	14, cr2, [r1, #-92]!	; 0xffffffa4
 52c:	7fba03af 	svcvc	0x00ba03af
 530:	e6038366 	str	r8, [r3], -r6, ror #6
 534:	03af3c00 			; <UNDEFINED> instruction: 0x03af3c00
 538:	70034a10 	andvc	r4, r3, r0, lsl sl
 53c:	2e6b032e 	cdpcs	3, 6, cr0, cr11, cr14, {1}
 540:	747203af 	ldrbtvc	r0, [r2], #-943	; 0xfffffc51
 544:	034a3003 	movteq	r3, #40963	; 0xa003
 548:	12032e50 	andne	r2, r3, #80, 28	; 0x500
 54c:	7f9e032e 	svcvc	0x009e032e
 550:	e3034b66 	movw	r4, #15206	; 0x3b66
 554:	9d032000 	stcls	0, cr2, [r3, #-0]
 558:	e3032e7f 	movw	r2, #15999	; 0x3e7f
 55c:	a8032000 	stmdage	r3, {sp}
 560:	03832e7f 	orreq	r2, r3, #2032	; 0x7f0
 564:	4f3c00e6 	svcmi	0x003c00e6
 568:	2e7f8803 	cdpcs	8, 7, cr8, cr15, cr3, {0}
 56c:	00f9034b 	rscseq	r0, r9, fp, asr #6
 570:	5b032c2e 	blpl	cb630 <__RW_SIZE__+0xcb0a8>
 574:	7fad0358 	svcvc	0x00ad0358
 578:	d4034b66 	strle	r4, [r3], #-2918	; 0xfffff49a
 57c:	ac032000 	stcge	0, cr2, [r3], {-0}
 580:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
 584:	13032000 	movwne	r2, #12288	; 0x3000
 588:	4a18033c 	bmi	601280 <__RW_SIZE__+0x600cf8>
 58c:	032e6803 	teqeq	lr, #196608	; 0x30000
 590:	033c00cd 	teqeq	ip, #205	; 0xcd
 594:	2f3c7ebc 	svccs	0x003c7ebc
 598:	73034b2f 	movwvc	r4, #15151	; 0x3b2f
 59c:	3f2b5b2e 	svccc	0x002b5b2e
 5a0:	660b0383 	strvs	r0, [fp], -r3, lsl #7
 5a4:	0383302f 	orreq	r3, r3, #47	; 0x2f
 5a8:	032001c0 	teqeq	r0, #192, 2	; 0x30
 5ac:	032e7ebf 	teqeq	lr, #3056	; 0xbf0
 5b0:	032001c1 	teqeq	r0, #1073741872	; 0x40000030
 5b4:	032e7ec0 	teqeq	lr, #192, 28	; 0xc00
 5b8:	312001c0 	smlawtcc	r0, r0, r1, r0
 5bc:	3c4c033d 	mcrrcc	3, 3, r0, ip, cr13
 5c0:	ba00da03 	blt	36dd4 <__RW_SIZE__+0x3684c>
 5c4:	747fa603 	ldrbtvc	sl, [pc], #-1539	; 5cc <__RW_SIZE__+0x44>
 5c8:	003c3803 	eorseq	r3, ip, r3, lsl #16
 5cc:	06010402 	streq	r0, [r1], -r2, lsl #8
 5d0:	3e3e063c 	mrccc	6, 1, r0, cr14, cr12, {1}
 5d4:	7417035d 	ldrvc	r0, [r7], #-861	; 0xfffffca3
 5d8:	bd034430 	cfstrslt	mvf4, [r3, #-192]	; 0xffffff40
 5dc:	3067ba7f 	rsbcc	fp, r7, pc, ror sl
 5e0:	032f3067 	teqeq	pc, #103	; 0x67
 5e4:	10034a12 	andne	r4, r3, r2, lsl sl
 5e8:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
 5ec:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 5f0:	325d3d3e 	subscc	r3, sp, #3968	; 0xf80
 5f4:	7fb7034c 	svcvc	0x00b7034c
 5f8:	2f41673c 	svccs	0x0041673c
 5fc:	032f3d4c 	teqeq	pc, #76, 26	; 0x1300
 600:	216d5864 	cmncs	sp, r4, ror #16
 604:	db03592d 	blle	d6ac0 <__RW_SIZE__+0xd6538>
 608:	5f03c800 	svcpl	0x0003c800
 60c:	3c41033c 	mcrrcc	3, 3, r0, r1, cr12
 610:	03592d21 	cmpeq	r9, #2112	; 0x840
 614:	0367ac10 	cmneq	r7, #16, 24	; 0x1000
 618:	02793c3c 	rsbseq	r3, r9, #60, 24	; 0x3c00
 61c:	01010007 	tsteq	r1, r7
 620:	00000052 	andeq	r0, r0, r2, asr r0
 624:	002e0002 	eoreq	r0, lr, r2
 628:	01020000 	mrseq	r0, (UNDEF: 2)
 62c:	000d0efb 	strdeq	r0, [sp], -fp
 630:	01010101 	tsteq	r1, r1, lsl #2
 634:	01000000 	mrseq	r0, (UNDEF: 0)
 638:	00010000 	andeq	r0, r1, r0
 63c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 640:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 644:	00000063 	andeq	r0, r0, r3, rrx
 648:	726f6300 	rsbvc	r6, pc, #0, 6
 64c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 650:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 654:	00000000 	andeq	r0, r0, r0
 658:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
 65c:	1508003a 	strne	r0, [r8, #-58]	; 0xffffffc6
 660:	58790327 	ldmdapl	r9!, {r0, r1, r2, r5, r8, r9}^
 664:	3e4c5b27 	vmlacc.f64	d21, d12, d23
 668:	0200242c 	andeq	r2, r0, #44, 8	; 0x2c000000
 66c:	77030104 	strvc	r0, [r3, -r4, lsl #2]
 670:	0009023c 	andeq	r0, r9, ip, lsr r2
 674:	02460101 	subeq	r0, r6, #1073741824	; 0x40000000
 678:	00020000 	andeq	r0, r2, r0
 67c:	00000099 	muleq	r0, r9, r0
 680:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 684:	0101000d 	tsteq	r1, sp
 688:	00000101 	andeq	r0, r0, r1, lsl #2
 68c:	00000100 	andeq	r0, r0, r0, lsl #2
 690:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 694:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 69c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 6a0:	756f535c 	strbvc	r5, [pc, #-860]!	; 34c <__ZI_SIZE__+0x2e4>
 6a4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 6a8:	2b472079 	blcs	11c8894 <__RW_SIZE__+0x11c830c>
 6ac:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 6b0:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 6b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6c0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 6c4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 6c8:	74730000 	ldrbtvc	r0, [r3], #-0
 6cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 6d0:	5f783031 	svcpl	0x00783031
 6d4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
 6d8:	00000000 	andeq	r0, r0, r0
 6dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 6e0:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 6e4:	0000682e 	andeq	r6, r0, lr, lsr #16
 6e8:	74730000 	ldrbtvc	r0, [r3], #-0
 6ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 6f0:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 6f4:	00000068 	andeq	r0, r0, r8, rrx
 6f8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 6fc:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 700:	00010068 	andeq	r0, r1, r8, rrx
 704:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 708:	5f656369 	svcpl	0x00656369
 70c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 710:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
 714:	00000000 	andeq	r0, r0, r0
 718:	02050000 	andeq	r0, r5, #0
 71c:	08003a60 	stmdaeq	r0, {r5, r6, r9, fp, ip, sp}
 720:	23012503 	movwcs	r2, #5379	; 0x1503
 724:	0031202b 	eorseq	r2, r1, fp, lsr #32
 728:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
 72c:	02040200 	andeq	r0, r4, #0, 4
 730:	040200aa 	streq	r0, [r2], #-170	; 0xffffff56
 734:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
 738:	402c0204 	eormi	r0, ip, r4, lsl #4
 73c:	214a7003 	cmpcs	sl, r3
 740:	ba2a03c9 	blt	a8166c <__RW_SIZE__+0xa810e4>
 744:	03212d13 	teqeq	r1, #1216	; 0x4c0
 748:	2d21580c 	stccs	8, cr5, [r1, #-48]!	; 0xffffffd0
 74c:	032f2d21 	teqeq	pc, #2112	; 0x840
 750:	75752e5a 	ldrbvc	r2, [r5, #-3674]!	; 0xfffff1a6
 754:	56220876 			; <UNDEFINED> instruction: 0x56220876
 758:	03ad8525 			; <UNDEFINED> instruction: 0x03ad8525
 75c:	7591741d 	ldrvc	r7, [r1, #1053]	; 0x41d
 760:	59037591 	stmdbpl	r3, {r0, r4, r7, r8, sl, ip, sp, lr}
 764:	3303d782 	movwcc	sp, #14210	; 0x3782
 768:	212d13e4 	teqcs	sp, r4, ror #7
 76c:	13580c03 	cmpne	r8, #768	; 0x300
 770:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 774:	212d1358 	teqcs	sp, r8, asr r3
 778:	13580c03 	cmpne	r8, #768	; 0x300
 77c:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 780:	212d1358 	teqcs	sp, r8, asr r3
 784:	13580c03 	cmpne	r8, #768	; 0x300
 788:	0e03212d 	adfeqsp	f2, f3, #5.0
 78c:	0b031358 	bleq	c54f4 <__RW_SIZE__+0xc4f6c>
 790:	0b032182 	bleq	c8da0 <__RW_SIZE__+0xc8818>
 794:	0b03213c 	bleq	c8c8c <__RW_SIZE__+0xc8704>
 798:	0b03213c 	bleq	c8c90 <__RW_SIZE__+0xc8708>
 79c:	0b03213c 	bleq	c8c94 <__RW_SIZE__+0xc870c>
 7a0:	0b03213c 	bleq	c8c98 <__RW_SIZE__+0xc8710>
 7a4:	0b03213c 	bleq	c8c9c <__RW_SIZE__+0xc8714>
 7a8:	0b03213c 	bleq	c8ca0 <__RW_SIZE__+0xc8718>
 7ac:	0b03213c 	bleq	c8ca4 <__RW_SIZE__+0xc871c>
 7b0:	0b03213c 	bleq	c8ca8 <__RW_SIZE__+0xc8720>
 7b4:	0b03213c 	bleq	c8cac <__RW_SIZE__+0xc8724>
 7b8:	0b03213c 	bleq	c8cb0 <__RW_SIZE__+0xc8728>
 7bc:	0b03213c 	bleq	c8cb4 <__RW_SIZE__+0xc872c>
 7c0:	0b03213c 	bleq	c8cb8 <__RW_SIZE__+0xc8730>
 7c4:	0b03213c 	bleq	c8cbc <__RW_SIZE__+0xc8734>
 7c8:	0b03213c 	bleq	c8cc0 <__RW_SIZE__+0xc8738>
 7cc:	0b03213c 	bleq	c8cc4 <__RW_SIZE__+0xc873c>
 7d0:	0b03213c 	bleq	c8cc8 <__RW_SIZE__+0xc8740>
 7d4:	0b03213c 	bleq	c8ccc <__RW_SIZE__+0xc8744>
 7d8:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 7dc:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 7e0:	0b03213c 	bleq	c8cd8 <__RW_SIZE__+0xc8750>
 7e4:	0b03213c 	bleq	c8cdc <__RW_SIZE__+0xc8754>
 7e8:	0d03213c 	stfeqs	f2, [r3, #-240]	; 0xffffff10
 7ec:	0204213c 	andeq	r2, r4, #60, 2
 7f0:	7408b403 	strvc	fp, [r8], #-1027	; 0xfffffbfd
 7f4:	cc030104 	stfgts	f0, [r3], {4}
 7f8:	1e302e77 	mrcne	14, 1, r2, cr0, cr7, {3}
 7fc:	b4030204 	strlt	r0, [r3], #-516	; 0xfffffdfc
 800:	01042e08 	tsteq	r4, r8, lsl #28
 804:	4a77cc03 	bmi	1df3818 <__RW_SIZE__+0x1df3290>
 808:	03020422 	movweq	r0, #9250	; 0x2422
 80c:	042008b2 	strteq	r0, [r0], #-2226	; 0xfffff74e
 810:	77d00301 	ldrbvc	r0, [r0, r1, lsl #6]
 814:	3c0a032e 	stccc	3, cr0, [sl], {46}	; 0x2e
 818:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 81c:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 820:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 824:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 828:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 82c:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
 830:	03020421 	movweq	r0, #9249	; 0x2421
 834:	045807d9 	ldrbeq	r0, [r8], #-2009	; 0xfffff827
 838:	78a70301 	stmiavc	r7!, {r0, r8, r9}
 83c:	02043e2e 	andeq	r3, r4, #736	; 0x2e0
 840:	2e07d703 	cdpcs	7, 0, cr13, cr7, cr3, {0}
 844:	a9030104 	stmdbge	r3, {r2, r8}
 848:	041e2e78 	ldreq	r2, [lr], #-3704	; 0xfffff188
 84c:	07d90302 	ldrbeq	r0, [r9, r2, lsl #6]
 850:	03010420 	movweq	r0, #5152	; 0x1420
 854:	2c2e78a9 	stccs	8, cr7, [lr], #-676	; 0xfffffd5c
 858:	d9030204 	stmdble	r3, {r2, r9}
 85c:	01042007 	tsteq	r4, r7
 860:	2e78a903 	cdpcs	9, 7, cr10, cr8, cr3, {0}
 864:	3c0a0321 	stccc	3, cr0, [sl], {33}	; 0x21
 868:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 86c:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 870:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 874:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 878:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 87c:	3c0e0321 	stccc	3, cr0, [lr], {33}	; 0x21
 880:	03020421 	movweq	r0, #9249	; 0x2421
 884:	04580780 	ldrbeq	r0, [r8], #-1920	; 0xfffff880
 888:	79800301 	stmibvc	r0, {r0, r8, r9}
 88c:	0204592e 	andeq	r5, r4, #753664	; 0xb8000
 890:	2006ff03 	andcs	pc, r6, r3, lsl #30
 894:	80030104 	andhi	r0, r3, r4, lsl #2
 898:	04213c79 	strteq	r3, [r1], #-3193	; 0xfffff387
 89c:	06ff0302 	ldrbteq	r0, [pc], r2, lsl #6
 8a0:	03010420 	movweq	r0, #5152	; 0x1420
 8a4:	032e7983 	teqeq	lr, #2146304	; 0x20c000
 8a8:	03213c0a 	teqeq	r1, #2560	; 0xa00
 8ac:	03213c0b 	teqeq	r1, #2816	; 0xb00
 8b0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 8b4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 8b8:	02213c0b 	eoreq	r3, r1, #2816	; 0xb00
 8bc:	01010002 	tsteq	r1, r2
 8c0:	0000009b 	muleq	r0, fp, r0
 8c4:	00720002 	rsbseq	r0, r2, r2
 8c8:	01020000 	mrseq	r0, (UNDEF: 2)
 8cc:	000d0efb 	strdeq	r0, [sp], -fp
 8d0:	01010101 	tsteq	r1, r1, lsl #2
 8d4:	01000000 	mrseq	r0, (UNDEF: 0)
 8d8:	43010000 	movwmi	r0, #4096	; 0x1000
 8dc:	6f435c3a 	svcvs	0x00435c3a
 8e0:	6f536564 	svcvs	0x00536564
 8e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 8e8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 8ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 8f0:	20797265 	rsbscs	r7, r9, r5, ror #4
 8f4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 8f8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 8fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 900:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 904:	61652d65 	cmnvs	r5, r5, ror #26
 908:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 90c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 910:	00006564 	andeq	r6, r0, r4, ror #10
 914:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 918:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
 91c:	00000063 	andeq	r0, r0, r3, rrx
 920:	726f6300 	rsbvc	r6, pc, #0, 6
 924:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 928:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 92c:	73000000 	movwvc	r0, #0
 930:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 934:	00682e74 	rsbeq	r2, r8, r4, ror lr
 938:	00000001 	andeq	r0, r0, r1
 93c:	58020500 	stmdapl	r2, {r8, sl}
 940:	1508003e 	strne	r0, [r8, #-62]	; 0xffffffc2
 944:	21f36721 	mvnscs	r6, r1, lsr #14
 948:	3f5913be 	svccc	0x005913be
 94c:	13235913 	teqne	r3, #311296	; 0x4c000
 950:	86132359 			; <UNDEFINED> instruction: 0x86132359
 954:	1fe56721 	svcne	0x00e56721
 958:	0b022121 	bleq	88de4 <__RW_SIZE__+0x8885c>
 95c:	2e010100 	adfcss	f0, f1, f0
 960:	02000001 	andeq	r0, r0, #1
 964:	00009200 	andeq	r9, r0, r0, lsl #4
 968:	fb010200 	blx	41172 <__RW_SIZE__+0x40bea>
 96c:	01000d0e 	tsteq	r0, lr, lsl #26
 970:	00010101 	andeq	r0, r1, r1, lsl #2
 974:	00010000 	andeq	r0, r1, r0
 978:	3a430100 	bcc	10c0d80 <__RW_SIZE__+0x10c07f8>
 97c:	646f435c 	strbtvs	r4, [pc], #-860	; 984 <__RW_SIZE__+0x3fc>
 980:	756f5365 	strbvc	r5, [pc, #-869]!	; 623 <__RW_SIZE__+0x9b>
 984:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 988:	6f535c79 	svcvs	0x00535c79
 98c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 990:	47207972 			; <UNDEFINED> instruction: 0x47207972
 994:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 998:	2f657469 	svccs	0x00657469
 99c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 9a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 9a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 9a8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 9ac:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 9b0:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
 9b4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 9b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 9bc:	74730000 	ldrbtvc	r0, [r3], #-0
 9c0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 9c4:	0100682e 	tsteq	r0, lr, lsr #16
 9c8:	74730000 	ldrbtvc	r0, [r3], #-0
 9cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 9d0:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 9d4:	00000068 	andeq	r0, r0, r8, rrx
 9d8:	726f6300 	rsbvc	r6, pc, #0, 6
 9dc:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 9e0:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 9e4:	64000000 	strvs	r0, [r0], #-0
 9e8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
 9ec:	72645f65 	rsbvc	r5, r4, #404	; 0x194
 9f0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 9f4:	0000682e 	andeq	r6, r0, lr, lsr #16
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	3f200205 	svccc	0x00200205
 a00:	0d030800 	stceq	8, cr0, [r3, #-0]
 a04:	2a4e2101 	bcs	1388e10 <__RW_SIZE__+0x1388888>
 a08:	2f4b3a24 	svccs	0x004b3a24
 a0c:	221e301c 	andscs	r3, lr, #28
 a10:	25222121 	strcs	r2, [r2, #-289]!	; 0xfffffedf
 a14:	59674b1b 	stmdbpl	r7!, {r0, r1, r3, r4, r8, r9, fp, lr}^
 a18:	01040200 	mrseq	r0, R12_usr
 a1c:	6767775a 			; <UNDEFINED> instruction: 0x6767775a
 a20:	315a2131 	cmpcc	sl, r1, lsr r1
 a24:	2b21301b 	blcs	84ca98 <__RW_SIZE__+0x84c510>
 a28:	21222122 	teqcs	r2, r2, lsr #2
 a2c:	20090323 	andcs	r0, r9, r3, lsr #6
 a30:	4b207703 	blmi	81e644 <__RW_SIZE__+0x81e0bc>
 a34:	59595b59 	ldmdbpl	r9, {r0, r3, r4, r6, r8, r9, fp, ip, lr}^
 a38:	5959215a 	ldmdbpl	r9, {r1, r3, r4, r6, r8, sp}^
 a3c:	213c1903 	teqcs	ip, r3, lsl #18
 a40:	03040200 	movweq	r0, #16896	; 0x4200
 a44:	02005806 	andeq	r5, r0, #393216	; 0x60000
 a48:	67060304 	strvs	r0, [r6, -r4, lsl #6]
 a4c:	03040200 	movweq	r0, #16896	; 0x4200
 a50:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
 a54:	02002103 	andeq	r2, r0, #-1073741824	; 0xc0000000
 a58:	00920304 	addseq	r0, r2, r4, lsl #6
 a5c:	1e030402 	cdpne	4, 0, cr0, cr3, cr2, {0}
 a60:	03040200 	movweq	r0, #16896	; 0x4200
 a64:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
 a68:	3d232d03 	stccc	13, cr2, [r3, #-12]!
 a6c:	3d232d21 	stccc	13, cr2, [r3, #-132]!	; 0xffffff7c
 a70:	211f3d83 	tstcs	pc, r3, lsl #27
 a74:	212d833b 	teqcs	sp, fp, lsr r3
 a78:	212d2f1f 	teqcs	sp, pc, lsl pc
 a7c:	2f211e24 	svccs	0x00211e24
 a80:	02040200 	andeq	r0, r4, #0, 4
 a84:	002e7003 	eoreq	r7, lr, r3
 a88:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 a8c:	01000202 	tsteq	r0, r2, lsl #4
 a90:	0001ad01 	andeq	sl, r1, r1, lsl #26
 a94:	e9000200 	stmdb	r0, {r9}
 a98:	02000000 	andeq	r0, r0, #0
 a9c:	0d0efb01 	vstreq	d15, [lr, #-4]
 aa0:	01010100 	mrseq	r0, (UNDEF: 17)
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	01000001 	tsteq	r0, r1
 aac:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 ab0:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 ab4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 ab8:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 abc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 ac0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 ac4:	2b2b4720 	blcs	ad274c <__RW_SIZE__+0xad21c4>
 ac8:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 acc:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 ad0:	6f6e2d6d 	svcvs	0x006e2d6d
 ad4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 ad8:	2f696261 	svccs	0x00696261
 adc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 ae0:	00656475 	rsbeq	r6, r5, r5, ror r4
 ae4:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 ae8:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 aec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 af0:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 af4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 af8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 afc:	2b2b4720 	blcs	ad2784 <__RW_SIZE__+0xad21fc>
 b00:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 b04:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 b08:	63672f62 	cmnvs	r7, #392	; 0x188
 b0c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 b10:	6f6e2d6d 	svcvs	0x006e2d6d
 b14:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 b18:	2f696261 	svccs	0x00696261
 b1c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 b20:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 b24:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 b28:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
 b2c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 b30:	00000063 	andeq	r0, r0, r3, rrx
 b34:	726f6300 	rsbvc	r6, pc, #0, 6
 b38:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 b3c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 b40:	73000000 	movwvc	r0, #0
 b44:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 b48:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 b4c:	0000682e 	andeq	r6, r0, lr, lsr #16
 b50:	74730000 	ldrbtvc	r0, [r3], #-0
 b54:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 b58:	0100682e 	tsteq	r0, lr, lsr #16
 b5c:	74730000 	ldrbtvc	r0, [r3], #-0
 b60:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
 b64:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 b68:	74730000 	ldrbtvc	r0, [r3], #-0
 b6c:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
 b70:	00010068 	andeq	r0, r1, r8, rrx
 b74:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
 b78:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
 b7c:	003e6e69 	eorseq	r6, lr, r9, ror #28
 b80:	00000000 	andeq	r0, r0, r0
 b84:	d0020500 	andle	r0, r2, r0, lsl #10
 b88:	1a080040 	bne	200c90 <__RW_SIZE__+0x200708>
 b8c:	3d2c5a25 	vstmdbcc	ip!, {s10-s46}
 b90:	673d2d21 	ldrvs	r2, [sp, -r1, lsr #26]!
 b94:	3d13084c 	ldccc	8, cr0, [r3, #-304]	; 0xfffffed0
 b98:	302f5908 	eorcc	r5, pc, r8, lsl #18
 b9c:	2d211e68 	stccs	14, cr1, [r1, #-416]!	; 0xfffffe60
 ba0:	6a212121 	bvs	84902c <__RW_SIZE__+0x848aa4>
 ba4:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 ba8:	29ad3401 	stmibcs	sp!, {r0, sl, ip, sp}
 bac:	01040200 	mrseq	r0, R12_usr
 bb0:	75064a06 	strvc	r4, [r6, #-2566]	; 0xfffff5fa
 bb4:	76032152 			; <UNDEFINED> instruction: 0x76032152
 bb8:	341d4b2e 	ldrcc	r4, [sp], #-2862	; 0xfffff4d2
 bbc:	034e2575 	movteq	r2, #58741	; 0xe575
 bc0:	03752e72 	cmneq	r5, #1824	; 0x720
 bc4:	413c3c10 	teqmi	ip, r0, lsl ip
 bc8:	7403212d 	strvc	r2, [r3], #-301	; 0xfffffed3
 bcc:	3c76032e 	ldclcc	3, cr0, [r6], #-184	; 0xffffff48
 bd0:	75341d59 	ldrvc	r1, [r4, #-3417]!	; 0xfffff2a7
 bd4:	4a0f0325 	bmi	3c1870 <__RW_SIZE__+0x3c12e8>
 bd8:	75586703 	ldrbvc	r6, [r8, #-1795]	; 0xfffff8fd
 bdc:	132e1b03 	teqne	lr, #3072	; 0xc00
 be0:	03313584 	teqeq	r1, #132, 10	; 0x21000000
 be4:	02000174 	andeq	r0, r0, #116, 2
 be8:	4a060104 	bmi	181000 <__RW_SIZE__+0x180a78>
 bec:	0d033e06 	stceq	14, cr3, [r3, #-24]	; 0xffffffe8
 bf0:	1523312e 	strne	r3, [r3, #-302]!	; 0xfffffed2
 bf4:	20090348 	andcs	r0, r9, r8, asr #6
 bf8:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 bfc:	0104200b 	tsteq	r4, fp
 c00:	2e74f203 	cdpcs	2, 7, cr15, cr4, cr3, {0}
 c04:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 c08:	01044a0b 	tsteq	r4, fp, lsl #20
 c0c:	3c74f203 	lfmcc	f7, 3, [r4], #-12
 c10:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 c14:	0104200b 	tsteq	r4, fp
 c18:	3c74eb03 	ldclcc	11, cr14, [r4], #-12
 c1c:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 c20:	0104200b 	tsteq	r4, fp
 c24:	2e74c303 	cdpcs	3, 7, cr12, cr4, cr3, {0}
 c28:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 c2c:	0104200b 	tsteq	r4, fp
 c30:	3c74c303 	ldclcc	3, cr12, [r4], #-12
 c34:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 c38:	4b033c0b 	blmi	cfc6c <__RW_SIZE__+0xcf6e4>
 c3c:	0002022e 	andeq	r0, r2, lr, lsr #4
 c40:	007c0101 	rsbseq	r0, ip, r1, lsl #2
 c44:	00020000 	andeq	r0, r2, r0
 c48:	0000001d 	andeq	r0, r0, sp, lsl r0
 c4c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 c50:	0101000d 	tsteq	r1, sp
 c54:	00000101 	andeq	r0, r0, r1, lsl #2
 c58:	00000100 	andeq	r0, r0, r0, lsl #2
 c5c:	72630001 	rsbvc	r0, r3, #1
 c60:	732e3074 	teqvc	lr, #116	; 0x74
 c64:	00000000 	andeq	r0, r0, r0
 c68:	02050000 	andeq	r0, r5, #0
 c6c:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
 c70:	0100fb03 	tsteq	r0, r3, lsl #22
 c74:	21222121 	teqcs	r2, r1, lsr #2
 c78:	2f212123 	svccs	0x00212123
 c7c:	3021232f 	eorcc	r2, r1, pc, lsr #6
 c80:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
 c84:	2f21200a 	svccs	0x0021200a
 c88:	27303021 	ldrcs	r3, [r0, -r1, lsr #32]!
 c8c:	2f222f2f 	svccs	0x00222f2f
 c90:	2121222f 	teqcs	r1, pc, lsr #4
 c94:	2f2f302f 	svccs	0x002f302f
 c98:	21212221 	teqcs	r1, r1, lsr #4
 c9c:	2f21302f 	svccs	0x0021302f
 ca0:	021b032f 	andseq	r0, fp, #-1140850688	; 0xbc000000
 ca4:	2f210128 	svccs	0x00210128
 ca8:	2f2f2121 	svccs	0x002f2121
 cac:	207f9803 	rsbscs	r9, pc, r3, lsl #16
 cb0:	0d032f2f 	stceq	15, cr2, [r3, #-188]	; 0xffffff44
 cb4:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
 cb8:	2e120330 	mrccs	3, 0, r0, cr2, cr0, {1}
 cbc:	00020230 	andeq	r0, r2, r0, lsr r2
 cc0:	Address 0x00000cc0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	4f495047 	svcmi	0x00495047
       4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
       8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
       c:	42504100 	subsmi	r4, r0, #0, 2
      10:	54535231 	ldrbpl	r5, [r3], #-561	; 0xfffffdcf
      14:	444a0052 	strbmi	r0, [sl], #-82	; 0xffffffae
      18:	4a003152 	bmi	c568 <__RW_SIZE__+0xbfe0>
      1c:	00325244 	eorseq	r5, r2, r4, asr #4
      20:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
      24:	52444a00 	subpl	r4, r4, #0, 20
      28:	68730034 	ldmdavs	r3!, {r2, r4, r5}^
      2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
      30:	00746e69 	rsbseq	r6, r4, r9, ror #28
      34:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
      38:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
      3c:	43444200 	movtmi	r4, #16896	; 0x4200
      40:	64610052 	strbtvs	r0, [r1], #-82	; 0xffffffae
      44:	00632e63 	rsbeq	r2, r3, r3, ror #28
      48:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
      4c:	63644100 	cmnvs	r4, #0, 2
      50:	6174535f 	cmnvs	r4, pc, asr r3
      54:	41007472 	tstmi	r0, r2, ror r4
      58:	45314250 	ldrmi	r4, [r1, #-592]!	; 0xfffffdb0
      5c:	4100524e 	tstmi	r0, lr, asr #4
      60:	45324250 	ldrmi	r4, [r2, #-592]!	; 0xfffffdb0
      64:	6c00524e 	sfmvs	f5, 4, [r0], {78}	; 0x4e
      68:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
      74:	43435200 	movtmi	r5, #12800	; 0x3200
      78:	7079545f 	rsbsvc	r5, r9, pc, asr r4
      7c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
      80:	52534200 	subspl	r4, r3, #0, 4
      84:	48410052 	stmdami	r1, {r1, r4, r6}^
      88:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
      8c:	42504100 	subsmi	r4, r0, #0, 2
      90:	54535232 	ldrbpl	r5, [r3], #-562	; 0xfffffdce
      94:	3a440052 	bcc	11001e4 <__RW_SIZE__+0x10ffc5c>
      98:	726f775c 	rsbvc	r7, pc, #92, 14	; 0x1700000
      9c:	6170736b 	cmnvs	r0, fp, ror #6
      a0:	665c6563 	ldrbvs	r6, [ip], -r3, ror #10
      a4:	6f727077 	svcvs	0x00727077
      a8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
      ac:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
      b0:	7269665c 	rsbvc	r6, r9, #92, 12	; 0x5c00000
      b4:	7261776d 	rsbvc	r7, r1, #28573696	; 0x1b40000
      b8:	53565c65 	cmppl	r6, #25856	; 0x6500
      bc:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
      c0:	3132305c 	teqcc	r2, ip, asr r0
      c4:	4d49542e 	cfstrdmi	mvd5, [r9, #-184]	; 0xffffff48
      c8:	455f5245 	ldrbmi	r5, [pc, #-581]	; fffffe8b <MSP_BASE+0xdfffae8b>
      cc:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
      d0:	42414c5f 	submi	r4, r1, #24320	; 0x5f00
      d4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
      d8:	34204320 	strtcc	r4, [r0], #-800	; 0xfffffce0
      dc:	312e382e 	teqcc	lr, lr, lsr #16
      e0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
      e4:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
      e8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
      ec:	336d2d78 	cmncc	sp, #120, 26	; 0x1e00
      f0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
      f4:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
      f8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
      fc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
     100:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
     104:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
     108:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
     10c:	73637061 	cmnvc	r3, #97	; 0x61
     110:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
     114:	68742d6f 	ldmdavs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp}^
     118:	2d626d75 	stclcs	13, cr6, [r2, #-468]!	; 0xfffffe2c
     11c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     120:	726f7772 	rsbvc	r7, pc, #29884416	; 0x1c80000
     124:	672d206b 	strvs	r2, [sp, -fp, rrx]!
     128:	334f2d20 	movtcc	r2, #64800	; 0xfd20
     12c:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     130:	75622d6f 	strbvc	r2, [r2, #-3439]!	; 0xfffff291
     134:	69746c69 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^
     138:	662d206e 	strtvs	r2, [sp], -lr, rrx
     13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     144:	6168632d 	cmnvs	r8, sp, lsr #6
     148:	662d2072 			; <UNDEFINED> instruction: 0x662d2072
     14c:	732d6f6e 	teqvc	sp, #440	; 0x1b8
     150:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
     154:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
     158:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
     15c:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
     160:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffffd0 <MSP_BASE+0xdfffafd0>
     164:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     168:	4a006e6f 	bmi	1bb2c <__RW_SIZE__+0x1b5a4>
     16c:	3152464f 	cmpcc	r2, pc, asr #12
     170:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     174:	4a003252 	bmi	cac4 <__RW_SIZE__+0xc53c>
     178:	3352464f 	cmpcc	r2, #82837504	; 0x4f00000
     17c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     180:	75003452 	strvc	r3, [r0, #-1106]	; 0xfffffbae
     184:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     188:	2064656e 	rsbcs	r6, r4, lr, ror #10
     18c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     190:	63644100 	cmnvs	r4, #0, 2
     194:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     198:	6174535f 	cmnvs	r4, pc, asr r3
     19c:	00737574 	rsbseq	r7, r3, r4, ror r5
     1a0:	5f636441 	svcpl	0x00636441
     1a4:	5f746547 	svcpl	0x00746547
     1a8:	61746144 	cmnvs	r4, r4, asr #2
     1ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     1b0:	6f6c2067 	svcvs	0x006c2067
     1b4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
     1b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     1bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
     1c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     1c4:	5f636441 	svcpl	0x00636441
     1c8:	5f736443 	svcpl	0x00736443
     1cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     1d0:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
     1d4:	5f323374 	svcpl	0x00323374
     1d8:	64410074 	strbvs	r0, [r1], #-116	; 0xffffff8c
     1dc:	74535f63 	ldrbvc	r5, [r3], #-3939	; 0xfffff09d
     1e0:	7300706f 	movwvc	r7, #111	; 0x6f
     1e4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
     1e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     1ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
     1f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     1f4:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
     1f8:	756f656d 	strbvc	r6, [pc, #-1389]!	; fffffc93 <MSP_BASE+0xdfffac93>
     1fc:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
     200:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     204:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     208:	4a007265 	bmi	1cba4 <__RW_SIZE__+0x1c61c>
     20c:	00525153 	subseq	r5, r2, r3, asr r1
     210:	31525153 	cmpcc	r2, r3, asr r1
     214:	52515300 	subspl	r5, r1, #0, 6
     218:	51530032 	cmppl	r3, r2, lsr r0
     21c:	41003352 	tstmi	r0, r2, asr r3
     220:	545f4344 	ldrbpl	r4, [pc], #-836	; 228 <__ZI_SIZE__+0x1c0>
     224:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     228:	53006665 	movwpl	r6, #1637	; 0x665
     22c:	3152504d 	cmpcc	r2, sp, asr #32
     230:	504d5300 	subpl	r5, sp, r0, lsl #6
     234:	55003252 	strpl	r3, [r0, #-594]	; 0xfffffdae
     238:	31747261 	cmncc	r4, r1, ror #4
     23c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     240:	0066746e 	rsbeq	r7, r6, lr, ror #8
     244:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     248:	414c4600 	cmpmi	ip, r0, lsl #12
     24c:	545f4853 	ldrbpl	r4, [pc], #-2131	; 254 <__ZI_SIZE__+0x1ec>
     250:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     254:	57006665 	strpl	r6, [r0, -r5, ror #12]
     258:	00525052 	subseq	r5, r2, r2, asr r0
     25c:	636f6c63 	cmnvs	pc, #25344	; 0x6300
     260:	00632e6b 	rsbeq	r2, r3, fp, ror #28
     264:	4b54504f 	blmi	15143a8 <__RW_SIZE__+0x1513e20>
     268:	00525945 	subseq	r5, r2, r5, asr #18
     26c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     270:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     274:	6f6c4300 	svcvs	0x006c4300
     278:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     27c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     280:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
     284:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     288:	735f5f00 	cmpvc	pc, #0, 30
     28c:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
     290:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     294:	76004c4f 	strvc	r4, [r0], -pc, asr #24
     298:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
     29c:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
     2a0:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
     2a4:	72700057 	rsbsvc	r0, r0, #87	; 0x57
     2a8:	73614d69 	cmnvc	r1, #6720	; 0x1a40
     2ac:	6f74006b 	svcvs	0x0074006b
     2b0:	50664f70 	rsbpl	r4, r6, r0, ror pc
     2b4:	53636f72 	cmnpl	r3, #456	; 0x1c8
     2b8:	6b636174 	blvs	18d8890 <__RW_SIZE__+0x18d8308>
     2bc:	75616600 	strbvc	r6, [r1, #-1536]!	; 0xfffffa00
     2c0:	614d746c 	cmpvs	sp, ip, ror #8
     2c4:	63006b73 	movwvs	r6, #2931	; 0xb73
     2c8:	5f65726f 	svcpl	0x0065726f
     2cc:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     2d0:	5f5f0063 	svcpl	0x005f0063
     2d4:	5f746567 	svcpl	0x00746567
     2d8:	0050534d 	subseq	r5, r0, sp, asr #6
     2dc:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     2e0:	534d5f74 	movtpl	r5, #57204	; 0xdf74
     2e4:	5f5f0050 	svcpl	0x005f0050
     2e8:	5f746567 	svcpl	0x00746567
     2ec:	00505350 	subseq	r5, r0, r0, asr r3
     2f0:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     2f4:	53505f74 	cmppl	r0, #116, 30	; 0x1d0
     2f8:	5f5f0050 	svcpl	0x005f0050
     2fc:	31564552 	cmpcc	r6, r2, asr r5
     300:	5f5f0036 	svcpl	0x005f0036
     304:	5f746567 	svcpl	0x00746567
     308:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
     30c:	004b5341 	subeq	r5, fp, r1, asr #6
     310:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     314:	41465f74 	hvcmi	26100	; 0x65f4
     318:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
     31c:	004b5341 	subeq	r5, fp, r1, asr #6
     320:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
     324:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     328:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     32c:	41425f74 	hvcmi	9716	; 0x25f4
     330:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
     334:	69750049 	ldmdbvs	r5!, {r0, r3, r6}^
     338:	5f38746e 	svcpl	0x0038746e
     33c:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
     340:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
     344:	525f5f00 	subspl	r5, pc, #0, 30
     348:	48535645 	ldmdami	r3, {r0, r2, r6, r9, sl, ip, lr}^
     34c:	706f7400 	rsbvc	r7, pc, r0, lsl #8
     350:	614d664f 	cmpvs	sp, pc, asr #12
     354:	74536e69 	ldrbvc	r6, [r3], #-3689	; 0xfffff197
     358:	006b6361 	rsbeq	r6, fp, r1, ror #6
     35c:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     360:	52505f74 	subspl	r5, r0, #116, 30	; 0x1d0
     364:	53414d49 	movtpl	r4, #7497	; 0x1d49
     368:	5f5f004b 	svcpl	0x005f004b
     36c:	00564552 	subseq	r4, r6, r2, asr r5
     370:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
     374:	4f435f74 	svcmi	0x00435f74
     378:	4f52544e 	svcmi	0x0052544e
     37c:	5f5f004c 	svcpl	0x005f004c
     380:	54494252 	strbpl	r4, [r9], #-594	; 0xfffffdae
     384:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     388:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
     38c:	50455341 	subpl	r5, r5, r1, asr #6
     390:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
     394:	31746e69 	cmncc	r4, r9, ror #28
     398:	00745f36 	rsbseq	r5, r4, r6, lsr pc
     39c:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     3a0:	535f5f00 	cmppl	pc, #0, 30
     3a4:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
     3a8:	5f5f0057 	svcpl	0x005f0057
     3ac:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
     3b0:	5f004258 	svcpl	0x00004258
     3b4:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
     3b8:	00425845 	subeq	r5, r2, r5, asr #16
     3bc:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
     3c0:	41465f74 	hvcmi	26100	; 0x65f4
     3c4:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
     3c8:	004b5341 	subeq	r5, fp, r1, asr #6
     3cc:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
     3d0:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     3d4:	42535500 	subsmi	r5, r3, #0, 10
     3d8:	5f504c5f 	svcpl	0x00504c5f
     3dc:	314e4143 	cmpcc	lr, r3, asr #2
     3e0:	3058525f 	subscc	r5, r8, pc, asr r2
     3e4:	5152495f 	cmppl	r2, pc, asr r9
     3e8:	654b006e 	strbvs	r0, [fp, #-110]	; 0xffffff92
     3ec:	6f505f79 	svcvs	0x00505f79
     3f0:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     3f4:	0074696e 	rsbseq	r6, r4, lr, ror #18
     3f8:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
     3fc:	41430063 	cmpmi	r3, r3, rrx
     400:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
     404:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     408:	006e5152 	rsbeq	r5, lr, r2, asr r1
     40c:	31414d44 	cmpcc	r1, r4, asr #26
     410:	6168435f 	cmnvs	r8, pc, asr r3
     414:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     418:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
     41c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     420:	5f324332 	svcpl	0x00324332
     424:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     428:	006e5152 	rsbeq	r5, lr, r2, asr r1
     42c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     430:	5152495f 	cmppl	r2, pc, asr r9
     434:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     438:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     43c:	6e6e6168 	powvsez	f6, f6, #0.0
     440:	5f326c65 	svcpl	0x00326c65
     444:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     448:	414c4600 	cmpmi	ip, r0, lsl #12
     44c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
     450:	006e5152 	rsbeq	r5, lr, r2, asr r1
     454:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
     458:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     45c:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
     460:	006e5152 	rsbeq	r5, lr, r2, asr r1
     464:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     468:	315f3531 	cmpcc	pc, r1, lsr r5	; <UNPREDICTABLE>
     46c:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     470:	4b006e51 	blmi	1bdbc <__RW_SIZE__+0x1b834>
     474:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
     478:	5f746961 	svcpl	0x00746961
     47c:	5f79654b 	svcpl	0x0079654b
     480:	656c6552 	strbvs	r6, [ip, #-1362]!	; 0xfffffaae
     484:	64657361 	strbtvs	r7, [r5], #-865	; 0xfffffc9f
     488:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     48c:	5f565364 	svcpl	0x00565364
     490:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     494:	43435200 	movtmi	r5, #12800	; 0x3200
     498:	5152495f 	cmppl	r2, pc, asr r9
     49c:	654d006e 	strbvs	r0, [sp, #-110]	; 0xffffff92
     4a0:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     4a4:	616e614d 	cmnvs	lr, sp, asr #2
     4a8:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
     4ac:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     4b0:	006e5152 	rsbeq	r5, lr, r2, asr r1
     4b4:	5f79654b 	svcpl	0x0079654b
     4b8:	5f525349 	svcpl	0x00525349
     4bc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     4c0:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
     4c4:	00524553 	subseq	r4, r2, r3, asr r5
     4c8:	314d4954 	cmpcc	sp, r4, asr r9
     4cc:	4b52425f 	blmi	1490e50 <__RW_SIZE__+0x14908c8>
     4d0:	5152495f 	cmppl	r2, pc, asr r9
     4d4:	5352006e 	cmppl	r2, #110	; 0x6e
     4d8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     4dc:	53003144 	movwpl	r3, #324	; 0x144
     4e0:	5f314950 	svcpl	0x00314950
     4e4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     4e8:	414d4400 	cmpmi	sp, r0, lsl #8
     4ec:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     4f0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     4f4:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     4f8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     4fc:	4349564e 	movtmi	r5, #38478	; 0x964e
     500:	616e455f 	cmnvs	lr, pc, asr r5
     504:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     508:	4b005152 	blmi	14a58 <__RW_SIZE__+0x144d0>
     50c:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
     510:	5f746961 	svcpl	0x00746961
     514:	5f79654b 	svcpl	0x0079654b
     518:	73657250 	cmnvc	r5, #80, 4
     51c:	00646573 	rsbeq	r6, r4, r3, ror r5
     520:	5f79654b 	svcpl	0x0079654b
     524:	63656843 	cmnvs	r5, #4390912	; 0x430000
     528:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
     52c:	00747570 	rsbseq	r7, r4, r0, ror r5
     530:	314e4143 	cmpcc	lr, r3, asr #2
     534:	3158525f 	cmpcc	r8, pc, asr r2
     538:	5152495f 	cmppl	r2, pc, asr r9
     53c:	5355006e 	cmppl	r5, #110	; 0x6e
     540:	50485f42 	subpl	r5, r8, r2, asr #30
     544:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     548:	58545f31 	ldmdapl	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     54c:	5152495f 	cmppl	r2, pc, asr r9
     550:	5249006e 	subpl	r0, r9, #110	; 0x6e
     554:	545f6e51 	ldrbpl	r6, [pc], #-3665	; 55c <MSP_SIZE+0x15c>
     558:	00657079 	rsbeq	r7, r5, r9, ror r0
     55c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     560:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     564:	006e5152 	rsbeq	r5, lr, r2, asr r1
     568:	5f79654b 	svcpl	0x0079654b
     56c:	5f746547 	svcpl	0x00746547
     570:	73657250 	cmnvc	r5, #80, 4
     574:	00646573 	rsbeq	r6, r4, r3, ror r5
     578:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     57c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     580:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     584:	5f434956 	svcpl	0x00434956
     588:	61736944 	cmnvs	r3, r4, asr #18
     58c:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     590:	49005152 	stmdbmi	r0, {r1, r4, r6, r8, ip, lr}
     594:	5f324332 	svcpl	0x00324332
     598:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     59c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     5a0:	4f494641 	svcmi	0x00494641
     5a4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     5a8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     5ac:	414d4400 	cmpmi	sp, r0, lsl #8
     5b0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     5b4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     5b8:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     5bc:	006e5152 	rsbeq	r5, lr, r2, asr r1
     5c0:	4349564e 	movtmi	r5, #38478	; 0x964e
     5c4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     5c8:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
     5cc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     5d0:	51524967 	cmppl	r2, r7, ror #18
     5d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     5d8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     5dc:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
     5e0:	5f31414d 	svcpl	0x0031414d
     5e4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5e8:	316c656e 	cmncc	ip, lr, ror #10
     5ec:	5152495f 	cmppl	r2, pc, asr r9
     5f0:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
     5f4:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
     5f8:	42535500 	subsmi	r5, r3, #0, 10
     5fc:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
     600:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     604:	006e5152 	rsbeq	r5, lr, r2, asr r1
     608:	47445757 	smlsldmi	r5, r4, r7, r7
     60c:	5152495f 	cmppl	r2, pc, asr r9
     610:	7542006e 	strbvc	r0, [r2, #-110]	; 0xffffff92
     614:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
     618:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     61c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     620:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     624:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     628:	50006e51 	andpl	r6, r0, r1, asr lr
     62c:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
     630:	006e5152 	rsbeq	r5, lr, r2, asr r1
     634:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
     638:	414d4400 	cmpmi	sp, r0, lsl #8
     63c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     640:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     644:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     648:	006e5152 	rsbeq	r5, lr, r2, asr r1
     64c:	31433249 	cmpcc	r3, r9, asr #4
     650:	5f56455f 	svcpl	0x0056455f
     654:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     658:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     65c:	50555f31 	subspl	r5, r5, r1, lsr pc
     660:	5152495f 	cmppl	r2, pc, asr r9
     664:	5453006e 	ldrbpl	r0, [r3], #-110	; 0xffffff92
     668:	52005249 	andpl	r5, r0, #-1879048188	; 0x90000004
     66c:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     670:	006e5152 	rsbeq	r5, lr, r2, asr r1
     674:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     678:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     67c:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
     680:	56524553 			; <UNDEFINED> instruction: 0x56524553
     684:	00324445 	eorseq	r4, r2, r5, asr #8
     688:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     68c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     690:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     694:	56524553 			; <UNDEFINED> instruction: 0x56524553
     698:	00344445 	eorseq	r4, r4, r5, asr #8
     69c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     6a0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     6a4:	58450035 	stmdapl	r5, {r0, r2, r4, r5}^
     6a8:	545f4954 	ldrbpl	r4, [pc], #-2388	; 6b0 <__RW_SIZE__+0x128>
     6ac:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     6b0:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
     6b4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     6b8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     6bc:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     6c0:	614d6e6f 	cmpvs	sp, pc, ror #28
     6c4:	62616b73 	rsbvs	r6, r1, #117760	; 0x1cc00
     6c8:	6e49656c 	cdpvs	5, 4, cr6, cr9, cr12, {3}
     6cc:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     6d0:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
     6d4:	5f314d49 	svcpl	0x00314d49
     6d8:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6dc:	006e5152 	rsbeq	r5, lr, r2, asr r1
     6e0:	52535452 	subspl	r5, r3, #1375731712	; 0x52000000
     6e4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     6e8:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     6ec:	006e5152 	rsbeq	r5, lr, r2, asr r1
     6f0:	4349564e 	movtmi	r5, #38478	; 0x964e
     6f4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     6f8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     6fc:	545f314d 	ldrbpl	r3, [pc], #-333	; 704 <__RW_SIZE__+0x17c>
     700:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     704:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     708:	006e5152 	rsbeq	r5, lr, r2, asr r1
     70c:	31433249 	cmpcc	r3, r9, asr #4
     710:	5f52455f 	svcpl	0x0052455f
     714:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     718:	73795300 	cmnvc	r9, #0, 6
     71c:	6b636954 	blvs	18dac74 <__RW_SIZE__+0x18da6ec>
     720:	5152495f 	cmppl	r2, pc, asr r9
     724:	414d006e 	cmpmi	sp, lr, rrx
     728:	00325250 	eorseq	r5, r2, r0, asr r2
     72c:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
     730:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
     734:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     738:	006e5152 	rsbeq	r5, lr, r2, asr r1
     73c:	52535446 	subspl	r5, r3, #1174405120	; 0x46000000
     740:	62654400 	rsbvs	r4, r5, #0, 8
     744:	6f4d6775 	svcvs	0x004d6775
     748:	6f74696e 	svcvs	0x0074696e
     74c:	52495f72 	subpl	r5, r9, #456	; 0x1c8
     750:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     754:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
     758:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     75c:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     760:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     764:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     768:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     76c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     770:	61435653 	cmpvs	r3, r3, asr r6
     774:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     778:	006e5152 	rsbeq	r5, lr, r2, asr r1
     77c:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
     780:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     784:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     788:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     78c:	00524241 	subseq	r4, r2, r1, asr #4
     790:	31414d44 	cmpcc	r1, r4, asr #26
     794:	6168435f 	cmnvs	r8, pc, asr r3
     798:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     79c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     7a0:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     7a4:	33495458 	movtcc	r5, #37976	; 0x9458
     7a8:	5152495f 	cmppl	r2, pc, asr r9
     7ac:	5349006e 	movtpl	r0, #36974	; 0x906e
     7b0:	41005250 	tstmi	r0, r0, asr r2
     7b4:	5f314344 	svcpl	0x00314344
     7b8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     7bc:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     7c0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     7c4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     7c8:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     7cc:	00524356 	subseq	r4, r2, r6, asr r3
     7d0:	504d4154 	subpl	r4, sp, r4, asr r1
     7d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     7d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7dc:	41435452 	cmpmi	r3, r2, asr r4
     7e0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     7e4:	5152495f 	cmppl	r2, pc, asr r9
     7e8:	454c006e 	strbmi	r0, [ip, #-110]	; 0xffffff92
     7ec:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
     7f0:	664f5f6c 	strbvs	r5, [pc], -ip, ror #30
     7f4:	454c0066 	strbmi	r0, [ip, #-102]	; 0xffffff9a
     7f8:	69445f44 	stmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
     7fc:	616c7073 	smcvs	50947	; 0xc703
     800:	656c0079 	strbvs	r0, [ip, #-121]!	; 0xffffff87
     804:	00632e64 	rsbeq	r2, r3, r4, ror #28
     808:	5f44454c 	svcpl	0x0044454c
     80c:	5f6c6c41 	svcpl	0x006c6c41
     810:	4c006e4f 	stcmi	14, cr6, [r0], {79}	; 0x4f
     814:	495f4445 	ldmdbmi	pc, {r0, r2, r6, sl, lr}^	; <UNPREDICTABLE>
     818:	0074696e 	rsbseq	r6, r4, lr, ror #18
     81c:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     820:	00647261 	rsbeq	r7, r4, r1, ror #4
     824:	45564552 	ldrbmi	r4, [r6, #-1362]	; 0xfffffaae
     828:	00455352 	subeq	r5, r5, r2, asr r3
     82c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     830:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
     834:	53007961 	movwpl	r7, #2401	; 0x961
     838:	495f7379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     83c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     840:	6867696c 	stmdavs	r7!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     844:	646f4d74 	strbtvs	r4, [pc], #-3444	; 84c <__RW_SIZE__+0x2c4>
     848:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     84c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 684 <__RW_SIZE__+0xfc>
     850:	65706f00 	ldrbvs	r6, [r0, #-3840]!	; 0xfffff100
     854:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     858:	69446e6f 	stmdbvs	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     85c:	74636572 	strbtvc	r6, [r3], #-1394	; 0xfffffa8e
     860:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     864:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
     868:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     86c:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     870:	4f495047 	svcmi	0x00495047
     874:	6e495f41 	cdpvs	15, 4, cr5, cr9, cr1, {2}
     878:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
     87c:	31747261 	cmncc	r4, r1, ror #4
     880:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     884:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
     888:	6f4d656d 	svcvs	0x004d656d
     88c:	6f436564 	svcvs	0x00436564
     890:	6f72746e 	svcvs	0x0072746e
     894:	5043006c 	subpl	r0, r3, ip, rrx
     898:	00444955 	subeq	r4, r4, r5, asr r9
     89c:	6867696c 	stmdavs	r7!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     8a0:	746e4974 	strbtvc	r4, [lr], #-2420	; 0xfffff68c
     8a4:	61767265 	cmnvs	r6, r5, ror #4
     8a8:	7563006c 	strbvc	r0, [r3, #-108]!	; 0xffffff94
     8ac:	646f4d72 	strbtvs	r4, [pc], #-3442	; 8b4 <__RW_SIZE__+0x32c>
     8b0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     8b4:	505f324d 	subspl	r3, pc, sp, asr #4
     8b8:	495f4d57 	ldmdbmi	pc, {r0, r1, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     8bc:	0074696e 	rsbseq	r6, r4, lr, ror #18
     8c0:	61746f72 	cmnvs	r4, r2, ror pc
     8c4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     8c8:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     8cc:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     8d0:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
     8d4:	41464200 	mrsmi	r4, (UNDEF: 102)
     8d8:	61550052 	cmpvs	r5, r2, asr r0
     8dc:	5f317472 	svcpl	0x00317472
     8e0:	445f7852 	ldrbmi	r7, [pc], #-2130	; 8e8 <__RW_SIZE__+0x360>
     8e4:	00617461 	rsbeq	r7, r1, r1, ror #8
     8e8:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
     8ec:	524f4600 	subpl	r4, pc, #0, 12
     8f0:	44524157 	ldrbmi	r4, [r2], #-343	; 0xfffffea9
     8f4:	53464300 	movtpl	r4, #25344	; 0x6300
     8f8:	706f0052 	rsbvc	r0, pc, r2, asr r0	; <UNPREDICTABLE>
     8fc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     900:	4d6e6f69 	stclmi	15, cr6, [lr, #-420]!	; 0xfffffe5c
     904:	0065646f 	rsbeq	r6, r5, pc, ror #8
     908:	5f79654b 	svcpl	0x0079654b
     90c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
     910:	49410065 	stmdbmi	r1, {r0, r2, r5, r6}^
     914:	00524352 	subseq	r4, r2, r2, asr r3
     918:	5f424353 	svcpl	0x00424353
     91c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     920:	47494c00 	strbmi	r4, [r9, -r0, lsl #24]
     924:	435f5448 	cmpmi	pc, #72, 8	; 0x48000000
     928:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     92c:	54004c4f 	strpl	r4, [r0], #-3151	; 0xfffff3b1
     930:	5f454d49 	svcpl	0x00454d49
     934:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
     938:	004c4f52 	subeq	r4, ip, r2, asr pc
     93c:	53434853 	movtpl	r4, #14419	; 0x3853
     940:	4d4d0052 	stclmi	0, cr0, [sp, #-328]	; 0xfffffeb8
     944:	00524146 	subseq	r4, r2, r6, asr #2
     948:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     94c:	78525f31 	ldmdavc	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     950:	006e495f 	rsbeq	r4, lr, pc, asr r9
     954:	554e414d 	strbpl	r4, [lr, #-333]	; 0xfffffeb3
     958:	73004c41 	movwvc	r4, #3137	; 0xc41
     95c:	00706f74 	rsbseq	r6, r0, r4, ror pc
     960:	65766572 	ldrbvs	r6, [r6, #-1394]!	; 0xfffffa8e
     964:	00657372 	rsbeq	r7, r5, r2, ror r3
     968:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
     96c:	41534900 	cmpmi	r3, r0, lsl #18
     970:	46440052 			; <UNDEFINED> instruction: 0x46440052
     974:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
     978:	00525346 	subseq	r5, r2, r6, asr #6
     97c:	52464d4d 	subpl	r4, r6, #4928	; 0x1340
     980:	776f7000 	strbvc	r7, [pc, -r0]!
     984:	6d007265 	sfmvs	f7, 4, [r0, #-404]	; 0xfffffe6c
     988:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     98c:	70750063 	rsbsvc	r0, r5, r3, rrx
     990:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     994:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xfffff0b0
     998:	61550072 	cmpvs	r5, r2, ror r0
     99c:	5f317472 	svcpl	0x00317472
     9a0:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
     9a4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9a8:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
     9ac:	616e455f 	cmnvs	lr, pc, asr r5
     9b0:	00656c62 	rsbeq	r6, r5, r2, ror #24
     9b4:	4f727563 	svcmi	0x00727563
     9b8:	61726570 	cmnvs	r2, r0, ror r5
     9bc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     9c0:	4f545300 	svcmi	0x00545300
     9c4:	614d0050 	qdaddvs	r0, r0, sp
     9c8:	41006e69 	tstmi	r0, r9, ror #28
     9cc:	00525346 	subseq	r5, r2, r6, asr #6
     9d0:	5f4d5750 	svcpl	0x004d5750
     9d4:	5f746553 	svcpl	0x00746553
     9d8:	79747544 	ldmdbvc	r4!, {r2, r6, r8, sl, ip, sp, lr}^
     9dc:	6379435f 	cmnvs	r9, #2080374785	; 0x7c000001
     9e0:	6300656c 	movwvs	r6, #1388	; 0x56c
     9e4:	61567364 	cmpvs	r6, r4, ror #6
     9e8:	0065756c 	rsbeq	r7, r5, ip, ror #10
     9ec:	70616568 	rsbvc	r6, r1, r8, ror #10
     9f0:	65727000 	ldrbvs	r7, [r2, #-0]!
     9f4:	61654876 	smcvs	21638	; 0x5486
     9f8:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
     9fc:	65487478 	strbvs	r7, [r8, #-1144]	; 0xfffffb88
     a00:	72007061 	andvc	r7, r0, #97	; 0x61
     a04:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     a08:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
     a0c:	62735f00 	rsbsvs	r5, r3, #0, 30
     a10:	5f006b72 	svcpl	0x00006b72
     a14:	5f495a5f 	svcpl	0x00495a5f
     a18:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
     a1c:	005f5f54 	subseq	r5, pc, r4, asr pc	; <UNPREDICTABLE>
     a20:	5f494d4e 	svcpl	0x00494d4e
     a24:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     a28:	0072656c 	rsbseq	r6, r2, ip, ror #10
     a2c:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
     a30:	62654400 	rsbvs	r4, r5, #0, 8
     a34:	6f4d6775 	svcvs	0x004d6775
     a38:	61485f6e 	cmpvs	r8, lr, ror #30
     a3c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     a40:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     a44:	5f344954 	svcpl	0x00344954
     a48:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     a4c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     a50:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     a54:	5f31414d 	svcpl	0x0031414d
     a58:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     a5c:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     a60:	5152495f 	cmppl	r2, pc, asr r9
     a64:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     a68:	0072656c 	rsbseq	r6, r2, ip, ror #10
     a6c:	47445757 	smlsldmi	r5, r4, r7, r7
     a70:	5152495f 	cmppl	r2, pc, asr r9
     a74:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     a78:	0072656c 	rsbseq	r6, r2, ip, ror #10
     a7c:	5f4d4954 	svcpl	0x004d4954
     a80:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     a84:	00666544 	rsbeq	r6, r6, r4, asr #10
     a88:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a8c:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     a90:	61485152 	cmpvs	r8, r2, asr r1
     a94:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     a98:	61460072 	hvcvs	24578	; 0x6002
     a9c:	5f746c75 	svcpl	0x00746c75
     aa0:	6f706552 	svcvs	0x00706552
     aa4:	43007472 	movwmi	r7, #1138	; 0x472
     aa8:	00325243 	eorseq	r5, r2, r3, asr #4
     aac:	5f4e4143 	svcpl	0x004e4143
     ab0:	5f454353 	svcpl	0x00454353
     ab4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ab8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     abc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     ac0:	5f324332 	svcpl	0x00324332
     ac4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     ac8:	61485152 	cmpvs	r8, r2, asr r1
     acc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     ad0:	44420072 	strbmi	r0, [r2], #-114	; 0xffffff8e
     ad4:	43005254 	movwmi	r5, #596	; 0x254
     ad8:	31524d43 	cmpcc	r2, r3, asr #26
     adc:	4d434300 	stclmi	3, cr4, [r3, #-0]
     ae0:	53003252 	movwpl	r3, #594	; 0x252
     ae4:	5f314950 	svcpl	0x00314950
     ae8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     aec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     af0:	47007265 	strmi	r7, [r0, -r5, ror #4]
     af4:	00525054 	subseq	r5, r2, r4, asr r0
     af8:	5f445650 	svcpl	0x00445650
     afc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     b00:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     b04:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
     b08:	33495458 	movtcc	r5, #37976	; 0x9458
     b0c:	5152495f 	cmppl	r2, pc, asr r9
     b10:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     b14:	0072656c 	rsbseq	r6, r2, ip, ror #10
     b18:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     b1c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     b20:	52003031 	andpl	r3, r0, #49	; 0x31
     b24:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     b28:	31444556 	cmpcc	r4, r6, asr r5
     b2c:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
     b30:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b34:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     b38:	53455200 	movtpl	r5, #20992	; 0x5200
     b3c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     b40:	00333144 	eorseq	r3, r3, r4, asr #2
     b44:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     b48:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     b4c:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     b50:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     b54:	31444556 	cmpcc	r4, r6, asr r5
     b58:	79530035 	ldmdbvc	r3, {r0, r2, r4, r5}^
     b5c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     b60:	6c465f6b 	mcrrvs	15, 6, r5, r6, cr11
     b64:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
     b68:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     b6c:	31444556 	cmpcc	r4, r6, asr r5
     b70:	45520037 	ldrbmi	r0, [r2, #-55]	; 0xffffffc9
     b74:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b78:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     b7c:	53455200 	movtpl	r5, #20992	; 0x5200
     b80:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     b84:	00393144 	eorseq	r3, r9, r4, asr #2
     b88:	67617355 			; <UNDEFINED> instruction: 0x67617355
     b8c:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
     b90:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     b94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     b98:	43007265 	movwmi	r7, #613	; 0x265
     b9c:	00524543 	subseq	r4, r2, r3, asr #10
     ba0:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     ba4:	7078455f 	rsbsvc	r4, r8, pc, asr r5
     ba8:	64657269 	strbtvs	r7, [r5], #-617	; 0xfffffd97
     bac:	42535500 	subsmi	r5, r3, #0, 10
     bb0:	5f50485f 	svcpl	0x0050485f
     bb4:	5f4e4143 	svcpl	0x004e4143
     bb8:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
     bbc:	61485152 	cmpvs	r8, r2, asr r1
     bc0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     bc4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     bc8:	555f314d 	ldrbpl	r3, [pc, #-333]	; a83 <__RW_SIZE__+0x4fb>
     bcc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     bd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     bd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     bd8:	414d4400 	cmpmi	sp, r0, lsl #8
     bdc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     be0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     be4:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     be8:	61485152 	cmpvs	r8, r2, asr r1
     bec:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     bf0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     bf4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     bf8:	61485152 	cmpvs	r8, r2, asr r1
     bfc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     c00:	74530072 	ldrbvc	r0, [r3], #-114	; 0xffffff8e
     c04:	5f6b6361 	svcpl	0x006b6361
     c08:	00676572 	rsbeq	r6, r7, r2, ror r5
     c0c:	314d4954 	cmpcc	sp, r4, asr r9
     c10:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     c14:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; aa0 <__RW_SIZE__+0x518>
     c18:	5152495f 	cmppl	r2, pc, asr r9
     c1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     c20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c24:	57425355 	smlsldpl	r5, r2, r5, r3
     c28:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
     c2c:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     c30:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     c34:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c38:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     c3c:	616e614d 	cmnvs	lr, sp, asr #2
     c40:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     c44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     c48:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     c4c:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     c50:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     c54:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     c58:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c5c:	41535500 	cmpmi	r3, r0, lsl #10
     c60:	545f5452 	ldrbpl	r5, [pc], #-1106	; c68 <__RW_SIZE__+0x6e0>
     c64:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     c68:	46006665 	strmi	r6, [r0], -r5, ror #12
     c6c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     c70:	5152495f 	cmppl	r2, pc, asr r9
     c74:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     c78:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c7c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     c80:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     c84:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     c88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c8c:	43444100 	movtmi	r4, #16640	; 0x4100
     c90:	5f325f31 	svcpl	0x00325f31
     c94:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     c98:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     c9c:	43007265 	movwmi	r7, #613	; 0x265
     ca0:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     ca4:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     ca8:	61485152 	cmpvs	r8, r2, asr r1
     cac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     cb0:	50530072 	subspl	r0, r3, r2, ror r0
     cb4:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     cb8:	61485152 	cmpvs	r8, r2, asr r1
     cbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     cc0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     cc4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     cc8:	6e6e6168 	powvsez	f6, f6, #0.0
     ccc:	5f326c65 	svcpl	0x00326c65
     cd0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     cd4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     cd8:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
     cdc:	31495458 	cmpcc	r9, r8, asr r4
     ce0:	5152495f 	cmppl	r2, pc, asr r9
     ce4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     ce8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     cec:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     cf0:	485f5653 	ldmdami	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     cf4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     cf8:	73007265 	movwvc	r7, #613	; 0x265
     cfc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     d00:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d04:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     d08:	45520063 	ldrbmi	r0, [r2, #-99]	; 0xffffff9d
     d0c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     d10:	00314445 	eorseq	r4, r1, r5, asr #8
     d14:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     d18:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     d1c:	4d440036 	stclmi	0, cr0, [r4, #-216]	; 0xffffff28
     d20:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     d24:	6e6e6168 	powvsez	f6, f6, #0.0
     d28:	5f356c65 	svcpl	0x00356c65
     d2c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d30:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d34:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     d38:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     d3c:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     d40:	43435200 	movtmi	r5, #12800	; 0x3200
     d44:	5152495f 	cmppl	r2, pc, asr r9
     d48:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     d4c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d50:	31414d44 	cmpcc	r1, r4, asr #26
     d54:	6168435f 	cmnvs	r8, pc, asr r3
     d58:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d5c:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     d60:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d68:	43545200 	cmpmi	r4, #0, 4
     d6c:	5152495f 	cmppl	r2, pc, asr r9
     d70:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     d74:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d78:	5f435653 	svcpl	0x00435653
     d7c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     d80:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d84:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     d88:	75445f6b 	strbvc	r5, [r4, #-3947]	; 0xfffff095
     d8c:	5400706d 	strpl	r7, [r0], #-109	; 0xffffff93
     d90:	5f344d49 	svcpl	0x00344d49
     d94:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d98:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d9c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     da0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     da4:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     da8:	73795300 	cmnvc	r9, #0, 6
     dac:	6b636954 	blvs	18db304 <__RW_SIZE__+0x18dad7c>
     db0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     db4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     db8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     dbc:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
     dc0:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     dc4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     dc8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dcc:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
     dd0:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     dd4:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     dd8:	434d5300 	movtmi	r5, #54016	; 0xd300
     ddc:	75420052 	strbvc	r0, [r2, #-82]	; 0xffffffae
     de0:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
     de4:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     de8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     df0:	5f324332 	svcpl	0x00324332
     df4:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     df8:	61485152 	cmpvs	r8, r2, asr r1
     dfc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     e00:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     e04:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
     e08:	5f314332 	svcpl	0x00314332
     e0c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     e10:	61485152 	cmpvs	r8, r2, asr r1
     e14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     e18:	53550072 	cmppl	r5, #114	; 0x72
     e1c:	504c5f42 	subpl	r5, ip, r2, asr #30
     e20:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     e24:	3058525f 	subscc	r5, r8, pc, asr r2
     e28:	5152495f 	cmppl	r2, pc, asr r9
     e2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     e30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e34:	314d4954 	cmpcc	sp, r4, asr r9
     e38:	5f43435f 	svcpl	0x0043435f
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     e48:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     e4c:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     e50:	52434300 	subpl	r4, r3, #0, 6
     e54:	43430031 	movtmi	r0, #12337	; 0x3031
     e58:	43003352 	movwmi	r3, #850	; 0x352
     e5c:	00345243 	eorseq	r5, r4, r3, asr #4
     e60:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     e64:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     e68:	44003631 	strmi	r3, [r0], #-1585	; 0xfffff9cf
     e6c:	5f31414d 	svcpl	0x0031414d
     e70:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     e74:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     e78:	5152495f 	cmppl	r2, pc, asr r9
     e7c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     e80:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e84:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     e88:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     e8c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e90:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e94:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
     e98:	5f524550 	svcpl	0x00524550
     e9c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ea0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ea4:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     ea8:	5f31414d 	svcpl	0x0031414d
     eac:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     eb0:	316c656e 	cmncc	ip, lr, ror #10
     eb4:	5152495f 	cmppl	r2, pc, asr r9
     eb8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     ebc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ec0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ec4:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec8:	61485152 	cmpvs	r8, r2, asr r1
     ecc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     ed0:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     ed4:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
     ed8:	5f30315f 	svcpl	0x0030315f
     edc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ee0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ee4:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
     ee8:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     eec:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     ef0:	61485152 	cmpvs	r8, r2, asr r1
     ef4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     ef8:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
     efc:	616c4143 	cmnvs	ip, r3, asr #2
     f00:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     f04:	61485152 	cmpvs	r8, r2, asr r1
     f08:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     f0c:	53550072 	cmppl	r5, #114	; 0x72
     f10:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     f14:	5152495f 	cmppl	r2, pc, asr r9
     f18:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     f1c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f20:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
     f24:	3249006b 	subcc	r0, r9, #107	; 0x6b
     f28:	455f3143 	ldrbmi	r3, [pc, #-323]	; ded <__RW_SIZE__+0x865>
     f2c:	52495f56 	subpl	r5, r9, #344	; 0x158
     f30:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f34:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     f3c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     f40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f48:	73795300 	cmnvc	r9, #0, 6
     f4c:	6b636954 	blvs	18db4a4 <__RW_SIZE__+0x18daf1c>
     f50:	6f74535f 	svcvs	0x0074535f
     f54:	79730070 	ldmdbvc	r3!, {r4, r5, r6}^
     f58:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
     f5c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
     f60:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
     f64:	79530042 	ldmdbvc	r3, {r1, r6}^
     f68:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     f6c:	68435f6b 	stmdavs	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     f70:	5f6b6365 	svcpl	0x006b6365
     f74:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
     f78:	0074756f 	rsbseq	r7, r4, pc, ror #10
     f7c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     f80:	414f4c00 	cmpmi	pc, r0, lsl #24
     f84:	79530044 	ldmdbvc	r3, {r2, r6}^
     f88:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     f8c:	75525f6b 	ldrbvc	r5, [r2, #-3947]	; 0xfffff095
     f90:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     f94:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     f98:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     f9c:	6d006570 	cfstr32vs	mvfx6, [r0, #-448]	; 0xfffffe40
     fa0:	00636573 	rsbeq	r6, r3, r3, ror r5
     fa4:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     fa8:	5f6b6369 	svcpl	0x006b6369
     fac:	545f534f 	ldrbpl	r5, [pc], #-847	; fb4 <__RW_SIZE__+0xa2c>
     fb0:	006b6369 	rsbeq	r6, fp, r9, ror #6
     fb4:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     fb8:	5f6b6369 	svcpl	0x006b6369
     fbc:	5f746547 	svcpl	0x00746547
     fc0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
     fc4:	73795300 	cmnvc	r9, #0, 6
     fc8:	6b636954 	blvs	18db520 <__RW_SIZE__+0x18daf98>
     fcc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     fd0:	616f4c5f 	cmnvs	pc, pc, asr ip	; <UNPREDICTABLE>
     fd4:	69545f64 	ldmdbvs	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     fd8:	6300656d 	movwvs	r6, #1389	; 0x56d
     fdc:	61706d6f 	cmnvs	r0, pc, ror #26
     fe0:	00326572 	eorseq	r6, r2, r2, ror r5
     fe4:	706d6f63 	rsbvc	r6, sp, r3, ror #30
     fe8:	33657261 	cmncc	r5, #268435462	; 0x10000006
     fec:	74756400 	ldrbtvc	r6, [r5], #-1024	; 0xfffffc00
     ff0:	64003279 	strvs	r3, [r0], #-633	; 0xfffffd87
     ff4:	33797475 	cmncc	r9, #1962934272	; 0x75000000
     ff8:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
     ffc:	776f5032 			; <UNDEFINED> instruction: 0x776f5032
    1000:	74007265 	strvc	r7, [r0], #-613	; 0xfffffd9b
    1004:	00656d69 	rsbeq	r6, r5, r9, ror #26
    1008:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    100c:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1010:	336e6970 	cmncc	lr, #112, 18	; 0x1c0000
    1014:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xfffff0b0
    1018:	61550072 	cmpvs	r5, r2, ror r0
    101c:	5f317472 	svcpl	0x00317472
    1020:	5f746547 	svcpl	0x00746547
    1024:	73657250 	cmnvc	r5, #80, 4
    1028:	00646573 	rsbeq	r6, r4, r3, ror r5
    102c:	61765f5f 	cmnvs	r6, pc, asr pc
    1030:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
    1034:	61750074 	cmnvs	r5, r4, ror r0
    1038:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    103c:	756f6400 	strbvc	r6, [pc, #-1024]!	; c44 <__RW_SIZE__+0x6bc>
    1040:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1044:	61746164 	cmnvs	r4, r4, ror #2
    1048:	72615500 	rsbvc	r5, r1, #0, 10
    104c:	535f3174 	cmppl	pc, #116, 2
    1050:	5f646e65 	svcpl	0x00646e65
    1054:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    1058:	72615500 	rsbvc	r5, r1, #0, 10
    105c:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
    1060:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
    1064:	00726168 	rsbseq	r6, r2, r8, ror #2
    1068:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
    106c:	72615500 	rsbvc	r5, r1, #0, 10
    1070:	535f3174 	cmppl	pc, #116, 2
    1074:	5f646e65 	svcpl	0x00646e65
    1078:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    107c:	6600676e 	strvs	r6, [r0], -lr, ror #14
    1080:	00636172 	rsbeq	r6, r3, r2, ror r1
    1084:	746e616d 	strbtvc	r6, [lr], #-365	; 0xfffffe93
    1088:	72747300 	rsbsvc	r7, r4, #0, 6
    108c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1090:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
    1094:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
    1098:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
    109c:	5f007473 	svcpl	0x00007473
    10a0:	0070615f 	rsbseq	r6, r0, pc, asr r1
    10a4:	72707376 	rsbsvc	r7, r0, #-671088639	; 0xd8000001
    10a8:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d079c>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45ab4>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	0000006a 	andeq	r0, r0, sl, rrx
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
      2c:	0000001a 	andeq	r0, r0, sl, lsl r0
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      3c:	0000001a 	andeq	r0, r0, sl, lsl r0
      40:	00000014 	andeq	r0, r0, r4, lsl r0
      44:	00000000 	andeq	r0, r0, r0
      48:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
      4c:	0000004a 	andeq	r0, r0, sl, asr #32
      50:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
      54:	00018e02 	andeq	r8, r1, r2, lsl #28
      58:	0000000c 	andeq	r0, r0, ip
      5c:	00000000 	andeq	r0, r0, r0
      60:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
      64:	00000010 	andeq	r0, r0, r0, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
      6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      70:	7c020001 	stcvc	0, cr0, [r2], {1}
      74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      78:	0000000c 	andeq	r0, r0, ip
      7c:	00000068 	andeq	r0, r0, r8, rrx
      80:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
      84:	00000058 	andeq	r0, r0, r8, asr r0
      88:	0000000c 	andeq	r0, r0, ip
      8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      90:	7c020001 	stcvc	0, cr0, [r2], {1}
      94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      98:	0000000c 	andeq	r0, r0, ip
      9c:	00000088 	andeq	r0, r0, r8, lsl #1
      a0:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
      a4:	00000008 	andeq	r0, r0, r8
      a8:	0000000c 	andeq	r0, r0, ip
      ac:	00000088 	andeq	r0, r0, r8, lsl #1
      b0:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
      b4:	00000006 	andeq	r0, r0, r6
      b8:	0000000c 	andeq	r0, r0, ip
      bc:	00000088 	andeq	r0, r0, r8, lsl #1
      c0:	08003354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip, sp}
      c4:	00000008 	andeq	r0, r0, r8
      c8:	0000000c 	andeq	r0, r0, ip
      cc:	00000088 	andeq	r0, r0, r8, lsl #1
      d0:	0800335c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, sp}
      d4:	00000006 	andeq	r0, r0, r6
      d8:	0000000c 	andeq	r0, r0, ip
      dc:	00000088 	andeq	r0, r0, r8, lsl #1
      e0:	08003364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, sp}
      e4:	00000006 	andeq	r0, r0, r6
      e8:	0000000c 	andeq	r0, r0, ip
      ec:	00000088 	andeq	r0, r0, r8, lsl #1
      f0:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
      f4:	00000006 	andeq	r0, r0, r6
      f8:	0000000c 	andeq	r0, r0, ip
      fc:	00000088 	andeq	r0, r0, r8, lsl #1
     100:	08003374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, sp}
     104:	00000006 	andeq	r0, r0, r6
     108:	0000000c 	andeq	r0, r0, ip
     10c:	00000088 	andeq	r0, r0, r8, lsl #1
     110:	0800337c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip, sp}
     114:	00000006 	andeq	r0, r0, r6
     118:	0000000c 	andeq	r0, r0, ip
     11c:	00000088 	andeq	r0, r0, r8, lsl #1
     120:	08003384 	stmdaeq	r0, {r2, r7, r8, r9, ip, sp}
     124:	00000006 	andeq	r0, r0, r6
     128:	0000000c 	andeq	r0, r0, ip
     12c:	00000088 	andeq	r0, r0, r8, lsl #1
     130:	0800338c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, sp}
     134:	00000006 	andeq	r0, r0, r6
     138:	0000000c 	andeq	r0, r0, ip
     13c:	00000088 	andeq	r0, r0, r8, lsl #1
     140:	08003394 	stmdaeq	r0, {r2, r4, r7, r8, r9, ip, sp}
     144:	00000006 	andeq	r0, r0, r6
     148:	0000000c 	andeq	r0, r0, ip
     14c:	00000088 	andeq	r0, r0, r8, lsl #1
     150:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     154:	00000006 	andeq	r0, r0, r6
     158:	0000000c 	andeq	r0, r0, ip
     15c:	00000088 	andeq	r0, r0, r8, lsl #1
     160:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
     164:	00000004 	andeq	r0, r0, r4
     168:	0000000c 	andeq	r0, r0, ip
     16c:	00000088 	andeq	r0, r0, r8, lsl #1
     170:	080033a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, sp}
     174:	00000004 	andeq	r0, r0, r4
     178:	0000000c 	andeq	r0, r0, ip
     17c:	00000088 	andeq	r0, r0, r8, lsl #1
     180:	080033ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip, sp}
     184:	00000004 	andeq	r0, r0, r4
     188:	0000000c 	andeq	r0, r0, ip
     18c:	00000088 	andeq	r0, r0, r8, lsl #1
     190:	080033b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, ip, sp}
     194:	00000006 	andeq	r0, r0, r6
     198:	0000000c 	andeq	r0, r0, ip
     19c:	00000088 	andeq	r0, r0, r8, lsl #1
     1a0:	080033b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp}
     1a4:	00000008 	andeq	r0, r0, r8
     1a8:	0000000c 	andeq	r0, r0, ip
     1ac:	00000088 	andeq	r0, r0, r8, lsl #1
     1b0:	080033c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, sp}
     1b4:	00000008 	andeq	r0, r0, r8
     1b8:	0000000c 	andeq	r0, r0, ip
     1bc:	00000088 	andeq	r0, r0, r8, lsl #1
     1c0:	080033c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip, sp}
     1c4:	00000006 	andeq	r0, r0, r6
     1c8:	0000000c 	andeq	r0, r0, ip
     1cc:	00000088 	andeq	r0, r0, r8, lsl #1
     1d0:	080033d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip, sp}
     1d4:	00000008 	andeq	r0, r0, r8
     1d8:	0000000c 	andeq	r0, r0, ip
     1dc:	00000088 	andeq	r0, r0, r8, lsl #1
     1e0:	080033d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip, sp}
     1e4:	00000008 	andeq	r0, r0, r8
     1e8:	0000000c 	andeq	r0, r0, ip
     1ec:	00000088 	andeq	r0, r0, r8, lsl #1
     1f0:	080033e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip, sp}
     1f4:	00000006 	andeq	r0, r0, r6
     1f8:	0000000c 	andeq	r0, r0, ip
     1fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     200:	7c020001 	stcvc	0, cr0, [r2], {1}
     204:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     208:	0000000c 	andeq	r0, r0, ip
     20c:	000001f8 	strdeq	r0, [r0], -r8
     210:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
     214:	00000026 	andeq	r0, r0, r6, lsr #32
     218:	0000000c 	andeq	r0, r0, ip
     21c:	000001f8 	strdeq	r0, [r0], -r8
     220:	08003410 	stmdaeq	r0, {r4, sl, ip, sp}
     224:	0000002a 	andeq	r0, r0, sl, lsr #32
     228:	0000000c 	andeq	r0, r0, ip
     22c:	000001f8 	strdeq	r0, [r0], -r8
     230:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
     234:	0000002e 	andeq	r0, r0, lr, lsr #32
     238:	0000000c 	andeq	r0, r0, ip
     23c:	000001f8 	strdeq	r0, [r0], -r8
     240:	0800346c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip, sp}
     244:	0000002e 	andeq	r0, r0, lr, lsr #32
     248:	00000014 	andeq	r0, r0, r4, lsl r0
     24c:	000001f8 	strdeq	r0, [r0], -r8
     250:	0800349c 	stmdaeq	r0, {r2, r3, r4, r7, sl, ip, sp}
     254:	000000a4 	andeq	r0, r0, r4, lsr #1
     258:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     25c:	00000001 	andeq	r0, r0, r1
     260:	0000000c 	andeq	r0, r0, ip
     264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     268:	7c020001 	stcvc	0, cr0, [r2], {1}
     26c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     270:	0000000c 	andeq	r0, r0, ip
     274:	00000260 	andeq	r0, r0, r0, ror #4
     278:	08003540 	stmdaeq	r0, {r6, r8, sl, ip, sp}
     27c:	0000002e 	andeq	r0, r0, lr, lsr #32
     280:	0000000c 	andeq	r0, r0, ip
     284:	00000260 	andeq	r0, r0, r0, ror #4
     288:	08003570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip, sp}
     28c:	0000001c 	andeq	r0, r0, ip, lsl r0
     290:	0000000c 	andeq	r0, r0, ip
     294:	00000260 	andeq	r0, r0, r0, ror #4
     298:	0800358c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, sp}
     29c:	00000012 	andeq	r0, r0, r2, lsl r0
     2a0:	0000000c 	andeq	r0, r0, ip
     2a4:	00000260 	andeq	r0, r0, r0, ror #4
     2a8:	080035a0 	stmdaeq	r0, {r5, r7, r8, sl, ip, sp}
     2ac:	00000012 	andeq	r0, r0, r2, lsl r0
     2b0:	0000000c 	andeq	r0, r0, ip
     2b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     2bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2c8:	080035b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, sp}
     2cc:	0000010c 	andeq	r0, r0, ip, lsl #2
     2d0:	83100e41 	tsthi	r0, #1040	; 0x410
     2d4:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	00000018 	andeq	r0, r0, r8, lsl r0
     2e0:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2e4:	080036c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp}
     2e8:	0000013a 	andeq	r0, r0, sl, lsr r1
     2ec:	83100e41 	tsthi	r0, #1040	; 0x410
     2f0:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     2f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     2f8:	00000024 	andeq	r0, r0, r4, lsr #32
     2fc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     300:	080037fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     304:	00000220 	andeq	r0, r0, r0, lsr #4
     308:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     30c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     310:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     314:	8a048905 	bhi	122730 <__RW_SIZE__+0x1221a8>
     318:	8e028b03 	vmlahi.f64	d8, d2, d3
     31c:	300e4101 	andcc	r4, lr, r1, lsl #2
     320:	0000000c 	andeq	r0, r0, ip
     324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     328:	7c020001 	stcvc	0, cr0, [r2], {1}
     32c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     330:	00000014 	andeq	r0, r0, r4, lsl r0
     334:	00000320 	andeq	r0, r0, r0, lsr #6
     338:	08003a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, sp}
     33c:	00000044 	andeq	r0, r0, r4, asr #32
     340:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     344:	00000001 	andeq	r0, r0, r1
     348:	0000000c 	andeq	r0, r0, ip
     34c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     350:	7c020001 	stcvc	0, cr0, [r2], {1}
     354:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     358:	0000001c 	andeq	r0, r0, ip, lsl r0
     35c:	00000348 	andeq	r0, r0, r8, asr #6
     360:	08003a60 	stmdaeq	r0, {r5, r6, r9, fp, ip, sp}
     364:	00000038 	andeq	r0, r0, r8, lsr r0
     368:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     36c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     370:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     374:	200e4301 	andcs	r4, lr, r1, lsl #6
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	00000348 	andeq	r0, r0, r8, asr #6
     380:	08003a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip, sp}
     384:	00000032 	andeq	r0, r0, r2, lsr r0
     388:	83080e41 	movwhi	r0, #36417	; 0x8e41
     38c:	00018e02 	andeq	r8, r1, r2, lsl #28
     390:	00000014 	andeq	r0, r0, r4, lsl r0
     394:	00000348 	andeq	r0, r0, r8, asr #6
     398:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
     39c:	00000010 	andeq	r0, r0, r0, lsl r0
     3a0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3a8:	00000014 	andeq	r0, r0, r4, lsl r0
     3ac:	00000348 	andeq	r0, r0, r8, asr #6
     3b0:	08003adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip, sp}
     3b4:	0000012a 	andeq	r0, r0, sl, lsr #2
     3b8:	83080e44 	movwhi	r0, #36420	; 0x8e44
     3bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     3c0:	00000014 	andeq	r0, r0, r4, lsl r0
     3c4:	00000348 	andeq	r0, r0, r8, asr #6
     3c8:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
     3cc:	00000010 	andeq	r0, r0, r0, lsl r0
     3d0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3d8:	00000014 	andeq	r0, r0, r4, lsl r0
     3dc:	00000348 	andeq	r0, r0, r8, asr #6
     3e0:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
     3e4:	00000010 	andeq	r0, r0, r0, lsl r0
     3e8:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f0:	00000014 	andeq	r0, r0, r4, lsl r0
     3f4:	00000348 	andeq	r0, r0, r8, asr #6
     3f8:	08003c28 	stmdaeq	r0, {r3, r5, sl, fp, ip, sp}
     3fc:	00000010 	andeq	r0, r0, r0, lsl r0
     400:	83080e43 	movwhi	r0, #36419	; 0x8e43
     404:	00018e02 	andeq	r8, r1, r2, lsl #28
     408:	00000014 	andeq	r0, r0, r4, lsl r0
     40c:	00000348 	andeq	r0, r0, r8, asr #6
     410:	08003c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, sp}
     414:	00000010 	andeq	r0, r0, r0, lsl r0
     418:	83080e43 	movwhi	r0, #36419	; 0x8e43
     41c:	00018e02 	andeq	r8, r1, r2, lsl #28
     420:	00000014 	andeq	r0, r0, r4, lsl r0
     424:	00000348 	andeq	r0, r0, r8, asr #6
     428:	08003c48 	stmdaeq	r0, {r3, r6, sl, fp, ip, sp}
     42c:	00000010 	andeq	r0, r0, r0, lsl r0
     430:	83080e43 	movwhi	r0, #36419	; 0x8e43
     434:	00018e02 	andeq	r8, r1, r2, lsl #28
     438:	00000014 	andeq	r0, r0, r4, lsl r0
     43c:	00000348 	andeq	r0, r0, r8, asr #6
     440:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
     444:	00000010 	andeq	r0, r0, r0, lsl r0
     448:	83080e43 	movwhi	r0, #36419	; 0x8e43
     44c:	00018e02 	andeq	r8, r1, r2, lsl #28
     450:	0000000c 	andeq	r0, r0, ip
     454:	00000348 	andeq	r0, r0, r8, asr #6
     458:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
     45c:	0000000e 	andeq	r0, r0, lr
     460:	00000014 	andeq	r0, r0, r4, lsl r0
     464:	00000348 	andeq	r0, r0, r8, asr #6
     468:	08003c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp}
     46c:	00000006 	andeq	r0, r0, r6
     470:	83080e41 	movwhi	r0, #36417	; 0x8e41
     474:	00018e02 	andeq	r8, r1, r2, lsl #28
     478:	00000014 	andeq	r0, r0, r4, lsl r0
     47c:	00000348 	andeq	r0, r0, r8, asr #6
     480:	08003c80 	stmdaeq	r0, {r7, sl, fp, ip, sp}
     484:	00000006 	andeq	r0, r0, r6
     488:	83080e41 	movwhi	r0, #36417	; 0x8e41
     48c:	00018e02 	andeq	r8, r1, r2, lsl #28
     490:	00000014 	andeq	r0, r0, r4, lsl r0
     494:	00000348 	andeq	r0, r0, r8, asr #6
     498:	08003c88 	stmdaeq	r0, {r3, r7, sl, fp, ip, sp}
     49c:	00000006 	andeq	r0, r0, r6
     4a0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4a8:	00000014 	andeq	r0, r0, r4, lsl r0
     4ac:	00000348 	andeq	r0, r0, r8, asr #6
     4b0:	08003c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, sp}
     4b4:	00000006 	andeq	r0, r0, r6
     4b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c0:	00000014 	andeq	r0, r0, r4, lsl r0
     4c4:	00000348 	andeq	r0, r0, r8, asr #6
     4c8:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
     4cc:	00000006 	andeq	r0, r0, r6
     4d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4d8:	00000014 	andeq	r0, r0, r4, lsl r0
     4dc:	00000348 	andeq	r0, r0, r8, asr #6
     4e0:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
     4e4:	00000006 	andeq	r0, r0, r6
     4e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f0:	00000014 	andeq	r0, r0, r4, lsl r0
     4f4:	00000348 	andeq	r0, r0, r8, asr #6
     4f8:	08003ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip, sp}
     4fc:	00000006 	andeq	r0, r0, r6
     500:	83080e41 	movwhi	r0, #36417	; 0x8e41
     504:	00018e02 	andeq	r8, r1, r2, lsl #28
     508:	00000014 	andeq	r0, r0, r4, lsl r0
     50c:	00000348 	andeq	r0, r0, r8, asr #6
     510:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
     514:	00000006 	andeq	r0, r0, r6
     518:	83080e41 	movwhi	r0, #36417	; 0x8e41
     51c:	00018e02 	andeq	r8, r1, r2, lsl #28
     520:	00000014 	andeq	r0, r0, r4, lsl r0
     524:	00000348 	andeq	r0, r0, r8, asr #6
     528:	08003cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip, sp}
     52c:	00000006 	andeq	r0, r0, r6
     530:	83080e41 	movwhi	r0, #36417	; 0x8e41
     534:	00018e02 	andeq	r8, r1, r2, lsl #28
     538:	00000014 	andeq	r0, r0, r4, lsl r0
     53c:	00000348 	andeq	r0, r0, r8, asr #6
     540:	08003cc0 	stmdaeq	r0, {r6, r7, sl, fp, ip, sp}
     544:	00000006 	andeq	r0, r0, r6
     548:	83080e41 	movwhi	r0, #36417	; 0x8e41
     54c:	00018e02 	andeq	r8, r1, r2, lsl #28
     550:	00000014 	andeq	r0, r0, r4, lsl r0
     554:	00000348 	andeq	r0, r0, r8, asr #6
     558:	08003cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp}
     55c:	00000006 	andeq	r0, r0, r6
     560:	83080e41 	movwhi	r0, #36417	; 0x8e41
     564:	00018e02 	andeq	r8, r1, r2, lsl #28
     568:	00000014 	andeq	r0, r0, r4, lsl r0
     56c:	00000348 	andeq	r0, r0, r8, asr #6
     570:	08003cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, sp}
     574:	00000006 	andeq	r0, r0, r6
     578:	83080e41 	movwhi	r0, #36417	; 0x8e41
     57c:	00018e02 	andeq	r8, r1, r2, lsl #28
     580:	00000014 	andeq	r0, r0, r4, lsl r0
     584:	00000348 	andeq	r0, r0, r8, asr #6
     588:	08003cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp}
     58c:	00000006 	andeq	r0, r0, r6
     590:	83080e41 	movwhi	r0, #36417	; 0x8e41
     594:	00018e02 	andeq	r8, r1, r2, lsl #28
     598:	00000014 	andeq	r0, r0, r4, lsl r0
     59c:	00000348 	andeq	r0, r0, r8, asr #6
     5a0:	08003ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip, sp}
     5a4:	00000006 	andeq	r0, r0, r6
     5a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b0:	00000014 	andeq	r0, r0, r4, lsl r0
     5b4:	00000348 	andeq	r0, r0, r8, asr #6
     5b8:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
     5bc:	00000006 	andeq	r0, r0, r6
     5c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5c8:	00000014 	andeq	r0, r0, r4, lsl r0
     5cc:	00000348 	andeq	r0, r0, r8, asr #6
     5d0:	08003cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip, sp}
     5d4:	00000006 	andeq	r0, r0, r6
     5d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	00000348 	andeq	r0, r0, r8, asr #6
     5e8:	08003cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip, sp}
     5ec:	00000006 	andeq	r0, r0, r6
     5f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f8:	00000014 	andeq	r0, r0, r4, lsl r0
     5fc:	00000348 	andeq	r0, r0, r8, asr #6
     600:	08003d00 	stmdaeq	r0, {r8, sl, fp, ip, sp}
     604:	00000006 	andeq	r0, r0, r6
     608:	83080e41 	movwhi	r0, #36417	; 0x8e41
     60c:	00018e02 	andeq	r8, r1, r2, lsl #28
     610:	00000014 	andeq	r0, r0, r4, lsl r0
     614:	00000348 	andeq	r0, r0, r8, asr #6
     618:	08003d08 	stmdaeq	r0, {r3, r8, sl, fp, ip, sp}
     61c:	00000006 	andeq	r0, r0, r6
     620:	83080e41 	movwhi	r0, #36417	; 0x8e41
     624:	00018e02 	andeq	r8, r1, r2, lsl #28
     628:	00000014 	andeq	r0, r0, r4, lsl r0
     62c:	00000348 	andeq	r0, r0, r8, asr #6
     630:	08003d10 	stmdaeq	r0, {r4, r8, sl, fp, ip, sp}
     634:	00000006 	andeq	r0, r0, r6
     638:	83080e41 	movwhi	r0, #36417	; 0x8e41
     63c:	00018e02 	andeq	r8, r1, r2, lsl #28
     640:	00000014 	andeq	r0, r0, r4, lsl r0
     644:	00000348 	andeq	r0, r0, r8, asr #6
     648:	08003d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, sp}
     64c:	00000006 	andeq	r0, r0, r6
     650:	83080e41 	movwhi	r0, #36417	; 0x8e41
     654:	00018e02 	andeq	r8, r1, r2, lsl #28
     658:	00000014 	andeq	r0, r0, r4, lsl r0
     65c:	00000348 	andeq	r0, r0, r8, asr #6
     660:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
     664:	00000006 	andeq	r0, r0, r6
     668:	83080e41 	movwhi	r0, #36417	; 0x8e41
     66c:	00018e02 	andeq	r8, r1, r2, lsl #28
     670:	00000014 	andeq	r0, r0, r4, lsl r0
     674:	00000348 	andeq	r0, r0, r8, asr #6
     678:	08003d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp}
     67c:	00000006 	andeq	r0, r0, r6
     680:	83080e41 	movwhi	r0, #36417	; 0x8e41
     684:	00018e02 	andeq	r8, r1, r2, lsl #28
     688:	00000014 	andeq	r0, r0, r4, lsl r0
     68c:	00000348 	andeq	r0, r0, r8, asr #6
     690:	08003d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, sp}
     694:	00000032 	andeq	r0, r0, r2, lsr r0
     698:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     69c:	00018502 	andeq	r8, r1, r2, lsl #10
     6a0:	00000014 	andeq	r0, r0, r4, lsl r0
     6a4:	00000348 	andeq	r0, r0, r8, asr #6
     6a8:	08003d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip, sp}
     6ac:	00000006 	andeq	r0, r0, r6
     6b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6b8:	00000014 	andeq	r0, r0, r4, lsl r0
     6bc:	00000348 	andeq	r0, r0, r8, asr #6
     6c0:	08003d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip, sp}
     6c4:	00000006 	andeq	r0, r0, r6
     6c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d0:	00000014 	andeq	r0, r0, r4, lsl r0
     6d4:	00000348 	andeq	r0, r0, r8, asr #6
     6d8:	08003d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, sp}
     6dc:	00000006 	andeq	r0, r0, r6
     6e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6e8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ec:	00000348 	andeq	r0, r0, r8, asr #6
     6f0:	08003d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, ip, sp}
     6f4:	00000006 	andeq	r0, r0, r6
     6f8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     700:	00000014 	andeq	r0, r0, r4, lsl r0
     704:	00000348 	andeq	r0, r0, r8, asr #6
     708:	08003d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, sp}
     70c:	00000006 	andeq	r0, r0, r6
     710:	83080e41 	movwhi	r0, #36417	; 0x8e41
     714:	00018e02 	andeq	r8, r1, r2, lsl #28
     718:	00000014 	andeq	r0, r0, r4, lsl r0
     71c:	00000348 	andeq	r0, r0, r8, asr #6
     720:	08003d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp, ip, sp}
     724:	00000006 	andeq	r0, r0, r6
     728:	83080e41 	movwhi	r0, #36417	; 0x8e41
     72c:	00018e02 	andeq	r8, r1, r2, lsl #28
     730:	00000014 	andeq	r0, r0, r4, lsl r0
     734:	00000348 	andeq	r0, r0, r8, asr #6
     738:	08003d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip, sp}
     73c:	00000036 	andeq	r0, r0, r6, lsr r0
     740:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     744:	00018502 	andeq	r8, r1, r2, lsl #10
     748:	00000014 	andeq	r0, r0, r4, lsl r0
     74c:	00000348 	andeq	r0, r0, r8, asr #6
     750:	08003dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip, sp}
     754:	00000006 	andeq	r0, r0, r6
     758:	83080e41 	movwhi	r0, #36417	; 0x8e41
     75c:	00018e02 	andeq	r8, r1, r2, lsl #28
     760:	00000014 	andeq	r0, r0, r4, lsl r0
     764:	00000348 	andeq	r0, r0, r8, asr #6
     768:	08003dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, ip, sp}
     76c:	00000006 	andeq	r0, r0, r6
     770:	83080e41 	movwhi	r0, #36417	; 0x8e41
     774:	00018e02 	andeq	r8, r1, r2, lsl #28
     778:	00000014 	andeq	r0, r0, r4, lsl r0
     77c:	00000348 	andeq	r0, r0, r8, asr #6
     780:	08003ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp}
     784:	00000006 	andeq	r0, r0, r6
     788:	83080e41 	movwhi	r0, #36417	; 0x8e41
     78c:	00018e02 	andeq	r8, r1, r2, lsl #28
     790:	00000014 	andeq	r0, r0, r4, lsl r0
     794:	00000348 	andeq	r0, r0, r8, asr #6
     798:	08003de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip, sp}
     79c:	00000006 	andeq	r0, r0, r6
     7a0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7a8:	00000014 	andeq	r0, r0, r4, lsl r0
     7ac:	00000348 	andeq	r0, r0, r8, asr #6
     7b0:	08003dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, sp}
     7b4:	00000006 	andeq	r0, r0, r6
     7b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c0:	00000014 	andeq	r0, r0, r4, lsl r0
     7c4:	00000348 	andeq	r0, r0, r8, asr #6
     7c8:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
     7cc:	00000006 	andeq	r0, r0, r6
     7d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7d8:	00000014 	andeq	r0, r0, r4, lsl r0
     7dc:	00000348 	andeq	r0, r0, r8, asr #6
     7e0:	08003dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
     7e4:	00000030 	andeq	r0, r0, r0, lsr r0
     7e8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     7ec:	00000001 	andeq	r0, r0, r1
     7f0:	00000014 	andeq	r0, r0, r4, lsl r0
     7f4:	00000348 	andeq	r0, r0, r8, asr #6
     7f8:	08003e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, sp}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	83080e41 	movwhi	r0, #36417	; 0x8e41
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	00000014 	andeq	r0, r0, r4, lsl r0
     80c:	00000348 	andeq	r0, r0, r8, asr #6
     810:	08003e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, ip, sp}
     814:	00000006 	andeq	r0, r0, r6
     818:	83080e41 	movwhi	r0, #36417	; 0x8e41
     81c:	00018e02 	andeq	r8, r1, r2, lsl #28
     820:	00000014 	andeq	r0, r0, r4, lsl r0
     824:	00000348 	andeq	r0, r0, r8, asr #6
     828:	08003e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip, sp}
     82c:	00000006 	andeq	r0, r0, r6
     830:	83080e41 	movwhi	r0, #36417	; 0x8e41
     834:	00018e02 	andeq	r8, r1, r2, lsl #28
     838:	00000014 	andeq	r0, r0, r4, lsl r0
     83c:	00000348 	andeq	r0, r0, r8, asr #6
     840:	08003e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, sp}
     844:	00000006 	andeq	r0, r0, r6
     848:	83080e41 	movwhi	r0, #36417	; 0x8e41
     84c:	00018e02 	andeq	r8, r1, r2, lsl #28
     850:	00000014 	andeq	r0, r0, r4, lsl r0
     854:	00000348 	andeq	r0, r0, r8, asr #6
     858:	08003e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, ip, sp}
     85c:	00000006 	andeq	r0, r0, r6
     860:	83080e41 	movwhi	r0, #36417	; 0x8e41
     864:	00018e02 	andeq	r8, r1, r2, lsl #28
     868:	0000000c 	andeq	r0, r0, ip
     86c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     870:	7c020001 	stcvc	0, cr0, [r2], {1}
     874:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     878:	00000018 	andeq	r0, r0, r8, lsl r0
     87c:	00000868 	andeq	r0, r0, r8, ror #16
     880:	08003e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, ip, sp}
     884:	00000048 	andeq	r0, r0, r8, asr #32
     888:	83100e41 	tsthi	r0, #1040	; 0x410
     88c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     890:	00018e02 	andeq	r8, r1, r2, lsl #28
     894:	0000000c 	andeq	r0, r0, ip
     898:	00000868 	andeq	r0, r0, r8, ror #16
     89c:	08003ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, ip, sp}
     8a0:	00000010 	andeq	r0, r0, r0, lsl r0
     8a4:	0000000c 	andeq	r0, r0, ip
     8a8:	00000868 	andeq	r0, r0, r8, ror #16
     8ac:	08003eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip, sp}
     8b0:	0000000c 	andeq	r0, r0, ip
     8b4:	0000000c 	andeq	r0, r0, ip
     8b8:	00000868 	andeq	r0, r0, r8, ror #16
     8bc:	08003ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
     8c0:	0000000c 	andeq	r0, r0, ip
     8c4:	0000000c 	andeq	r0, r0, ip
     8c8:	00000868 	andeq	r0, r0, r8, ror #16
     8cc:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
     8d0:	0000000e 	andeq	r0, r0, lr
     8d4:	00000014 	andeq	r0, r0, r4, lsl r0
     8d8:	00000868 	andeq	r0, r0, r8, ror #16
     8dc:	08003ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, ip, sp}
     8e0:	00000048 	andeq	r0, r0, r8, asr #32
     8e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8f4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8fc:	00000014 	andeq	r0, r0, r4, lsl r0
     900:	000008ec 	andeq	r0, r0, ip, ror #17
     904:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
     908:	00000088 	andeq	r0, r0, r8, lsl #1
     90c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     910:	00018502 	andeq	r8, r1, r2, lsl #10
     914:	00000014 	andeq	r0, r0, r4, lsl r0
     918:	000008ec 	andeq	r0, r0, ip, ror #17
     91c:	08003fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp}
     920:	0000007e 	andeq	r0, r0, lr, ror r0
     924:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     928:	00018502 	andeq	r8, r1, r2, lsl #10
     92c:	00000018 	andeq	r0, r0, r8, lsl r0
     930:	000008ec 	andeq	r0, r0, ip, ror #17
     934:	08004028 	stmdaeq	r0, {r3, r5, lr}
     938:	000000a6 	andeq	r0, r0, r6, lsr #1
     93c:	83100e41 	tsthi	r0, #1040	; 0x410
     940:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     944:	00018e02 	andeq	r8, r1, r2, lsl #28
     948:	0000000c 	andeq	r0, r0, ip
     94c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     950:	7c020001 	stcvc	0, cr0, [r2], {1}
     954:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     958:	00000018 	andeq	r0, r0, r8, lsl r0
     95c:	00000948 	andeq	r0, r0, r8, asr #18
     960:	080040d0 	stmdaeq	r0, {r4, r6, r7, lr}
     964:	000000b8 	strheq	r0, [r0], -r8
     968:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     96c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     970:	00018e02 	andeq	r8, r1, r2, lsl #28
     974:	0000000c 	andeq	r0, r0, ip
     978:	00000948 	andeq	r0, r0, r8, asr #18
     97c:	08004188 	stmdaeq	r0, {r3, r7, r8, lr}
     980:	0000003a 	andeq	r0, r0, sl, lsr r0
     984:	00000014 	andeq	r0, r0, r4, lsl r0
     988:	00000948 	andeq	r0, r0, r8, asr #18
     98c:	080041c4 	stmdaeq	r0, {r2, r6, r7, r8, lr}
     990:	00000042 	andeq	r0, r0, r2, asr #32
     994:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     998:	00018502 	andeq	r8, r1, r2, lsl #10
     99c:	00000024 	andeq	r0, r0, r4, lsr #32
     9a0:	00000948 	andeq	r0, r0, r8, asr #18
     9a4:	08004208 	stmdaeq	r0, {r3, r9, lr}
     9a8:	00000060 	andeq	r0, r0, r0, rrx
     9ac:	80100e41 	andshi	r0, r0, r1, asr #28
     9b0:	82038104 	andhi	r8, r3, #4, 2
     9b4:	41018302 	tstmi	r1, r2, lsl #6
     9b8:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     9bc:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     9c0:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     9c4:	0000000c 	andeq	r0, r0, ip
     9c8:	00000948 	andeq	r0, r0, r8, asr #18
     9cc:	08004268 	stmdaeq	r0, {r3, r5, r6, r9, lr}
     9d0:	00000016 	andeq	r0, r0, r6, lsl r0
     9d4:	0000000c 	andeq	r0, r0, ip
     9d8:	00000948 	andeq	r0, r0, r8, asr #18
     9dc:	08004280 	stmdaeq	r0, {r7, r9, lr}
     9e0:	00000018 	andeq	r0, r0, r8, lsl r0
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	00000948 	andeq	r0, r0, r8, asr #18
     9ec:	08004298 	stmdaeq	r0, {r3, r4, r7, r9, lr}
     9f0:	00000042 	andeq	r0, r0, r2, asr #32
     9f4:	0000000c 	andeq	r0, r0, ip
     9f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9fc:	7c020001 	stcvc	0, cr0, [r2], {1}
     a00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a04:	00000018 	andeq	r0, r0, r8, lsl r0
     a08:	000009f4 	strdeq	r0, [r0], -r4
     a0c:	080042e0 	stmdaeq	r0, {r5, r6, r7, r9, lr}
     a10:	00000032 	andeq	r0, r0, r2, lsr r0
     a14:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     a18:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a1c:	780e4101 	stmdavc	lr, {r0, r8, lr}
     a20:	00000014 	andeq	r0, r0, r4, lsl r0
     a24:	000009f4 	strdeq	r0, [r0], -r4
     a28:	08004314 	stmdaeq	r0, {r2, r4, r8, r9, lr}
     a2c:	0000001a 	andeq	r0, r0, sl, lsl r0
     a30:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a34:	00018502 	andeq	r8, r1, r2, lsl #10
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a40:	7c020001 	stcvc	0, cr0, [r2], {1}
     a44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a48:	00000028 	andeq	r0, r0, r8, lsr #32
     a4c:	00000a38 	andeq	r0, r0, r8, lsr sl
     a50:	08004330 	stmdaeq	r0, {r4, r5, r8, r9, lr}
     a54:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     a58:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a5c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a60:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     a64:	8a048905 	bhi	122e80 <__RW_SIZE__+0x1228f8>
     a68:	8e028b03 	vmlahi.f64	d8, d2, d3
     a6c:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     a70:	00000002 	andeq	r0, r0, r2
     a74:	0000000c 	andeq	r0, r0, ip
     a78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a84:	00000024 	andeq	r0, r0, r4, lsr #32
     a88:	00000a74 	andeq	r0, r0, r4, ror sl
     a8c:	080057e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, lr}
     a90:	0000014a 	andeq	r0, r0, sl, asr #2
     a94:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a98:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a9c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     aa0:	8a048905 	bhi	122ebc <__RW_SIZE__+0x122934>
     aa4:	8e028b03 	vmlahi.f64	d8, d2, d3
     aa8:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     aac:	00000028 	andeq	r0, r0, r8, lsr #32
     ab0:	00000a74 	andeq	r0, r0, r4, ror sl
     ab4:	08005934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, lr}
     ab8:	00000f8a 	andeq	r0, r0, sl, lsl #31
     abc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ac0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ac4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ac8:	8a048905 	bhi	122ee4 <__RW_SIZE__+0x12295c>
     acc:	8e028b03 	vmlahi.f64	d8, d2, d3
     ad0:	900e4101 	andls	r4, lr, r1, lsl #2
     ad4:	00000001 	andeq	r0, r0, r1
     ad8:	0000000c 	andeq	r0, r0, ip
     adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ae0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ae4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ae8:	00000014 	andeq	r0, r0, r4, lsl r0
     aec:	00000ad8 	ldrdeq	r0, [r0], -r8
     af0:	080068c0 	stmdaeq	r0, {r6, r7, fp, sp, lr}
     af4:	00000052 	andeq	r0, r0, r2, asr r0
     af8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     afc:	00018e02 	andeq	r8, r1, r2, lsl #28
     b00:	0000000c 	andeq	r0, r0, ip
     b04:	00000ad8 	ldrdeq	r0, [r0], -r8
     b08:	08006914 	stmdaeq	r0, {r2, r4, r8, fp, sp, lr}
     b0c:	0000000a 	andeq	r0, r0, sl
     b10:	0000000c 	andeq	r0, r0, ip
     b14:	00000ad8 	ldrdeq	r0, [r0], -r8
     b18:	08006920 	stmdaeq	r0, {r5, r8, fp, sp, lr}
     b1c:	0000000c 	andeq	r0, r0, ip
     b20:	0000000c 	andeq	r0, r0, ip
     b24:	00000ad8 	ldrdeq	r0, [r0], -r8
     b28:	0800692c 	stmdaeq	r0, {r2, r3, r5, r8, fp, sp, lr}
     b2c:	00000008 	andeq	r0, r0, r8
     b30:	0000000c 	andeq	r0, r0, ip
     b34:	00000ad8 	ldrdeq	r0, [r0], -r8
     b38:	08006934 	stmdaeq	r0, {r2, r4, r5, r8, fp, sp, lr}
     b3c:	00000004 	andeq	r0, r0, r4
     b40:	0000000c 	andeq	r0, r0, ip
     b44:	00000ad8 	ldrdeq	r0, [r0], -r8
     b48:	08006938 	stmdaeq	r0, {r3, r4, r5, r8, fp, sp, lr}
     b4c:	00000008 	andeq	r0, r0, r8
     b50:	0000000c 	andeq	r0, r0, ip
     b54:	00000ad8 	ldrdeq	r0, [r0], -r8
     b58:	08006940 	stmdaeq	r0, {r6, r8, fp, sp, lr}
     b5c:	00000012 	andeq	r0, r0, r2, lsl r0
     b60:	0000000c 	andeq	r0, r0, ip
     b64:	00000ad8 	ldrdeq	r0, [r0], -r8
     b68:	08006954 	stmdaeq	r0, {r2, r4, r6, r8, fp, sp, lr}
     b6c:	00000008 	andeq	r0, r0, r8
     b70:	0000000c 	andeq	r0, r0, ip
     b74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b78:	7c020001 	stcvc	0, cr0, [r2], {1}
     b7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b80:	0000000c 	andeq	r0, r0, ip
     b84:	00000b70 	andeq	r0, r0, r0, ror fp
     b88:	0800695c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, sp, lr}
     b8c:	00000010 	andeq	r0, r0, r0, lsl r0
     b90:	0000000c 	andeq	r0, r0, ip
     b94:	00000b70 	andeq	r0, r0, r0, ror fp
     b98:	0800696c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, sp, lr}
     b9c:	00000010 	andeq	r0, r0, r0, lsl r0
     ba0:	0000000c 	andeq	r0, r0, ip
     ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ba8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bb0:	00000024 	andeq	r0, r0, r4, lsr #32
     bb4:	00000ba0 	andeq	r0, r0, r0, lsr #23
     bb8:	0800697c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr}
     bbc:	0000056e 	andeq	r0, r0, lr, ror #10
     bc0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     bc4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     bc8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     bcc:	8a048905 	bhi	122fe8 <__RW_SIZE__+0x122a60>
     bd0:	8e028b03 	vmlahi.f64	d8, d2, d3
     bd4:	300e4401 	andcc	r4, lr, r1, lsl #8
     bd8:	0000000c 	andeq	r0, r0, ip
     bdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     be0:	7c020001 	stcvc	0, cr0, [r2], {1}
     be4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     be8:	00000018 	andeq	r0, r0, r8, lsl r0
     bec:	00000bd8 	ldrdeq	r0, [r0], -r8
     bf0:	08006eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr}
     bf4:	00000090 	muleq	r0, r0, r0
     bf8:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     bfc:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c00:	00000001 	andeq	r0, r0, r1
     c04:	0000000c 	andeq	r0, r0, ip
     c08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c0c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c14:	00000018 	andeq	r0, r0, r8, lsl r0
     c18:	00000c04 	andeq	r0, r0, r4, lsl #24
     c1c:	08006f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
     c20:	000000a6 	andeq	r0, r0, r6, lsr #1
     c24:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     c28:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c2c:	00018702 	andeq	r8, r1, r2, lsl #14
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c38:	7c020001 	stcvc	0, cr0, [r2], {1}
     c3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000c30 	andeq	r0, r0, r0, lsr ip
     c48:	08007024 	stmdaeq	r0, {r2, r5, ip, sp, lr}
     c4c:	00000002 	andeq	r0, r0, r2
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	00000c30 	andeq	r0, r0, r0, lsr ip
     c58:	08007028 	stmdaeq	r0, {r3, r5, ip, sp, lr}
     c5c:	00000002 	andeq	r0, r0, r2
     c60:	0000000c 	andeq	r0, r0, ip
     c64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c68:	7c020001 	stcvc	0, cr0, [r2], {1}
     c6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c70:	00000018 	andeq	r0, r0, r8, lsl r0
     c74:	00000c60 	andeq	r0, r0, r0, ror #24
     c78:	0800702c 	stmdaeq	r0, {r2, r3, r5, ip, sp, lr}
     c7c:	0000006c 	andeq	r0, r0, ip, rrx
     c80:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     c84:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c88:	00018e02 	andeq	r8, r1, r2, lsl #28
     c8c:	00000018 	andeq	r0, r0, r8, lsl r0
     c90:	00000c60 	andeq	r0, r0, r0, ror #24
     c94:	08007098 	stmdaeq	r0, {r3, r4, r7, ip, sp, lr}
     c98:	00000036 	andeq	r0, r0, r6, lsr r0
     c9c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     ca0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     ca4:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     ca8:	00000024 	andeq	r0, r0, r4, lsr #32
     cac:	00000c60 	andeq	r0, r0, r0, ror #24
     cb0:	080070d0 	stmdaeq	r0, {r4, r6, r7, ip, sp, lr}
     cb4:	0000008c 	andeq	r0, r0, ip, lsl #1
     cb8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     cbc:	86078508 	strhi	r8, [r7], -r8, lsl #10
     cc0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     cc4:	8a038904 	bhi	e30dc <__RW_SIZE__+0xe2b54>
     cc8:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     ccc:	0000280e 	andeq	r2, r0, lr, lsl #16
     cd0:	00000020 	andeq	r0, r0, r0, lsr #32
     cd4:	00000c60 	andeq	r0, r0, r0, ror #24
     cd8:	0800715c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp, lr}
     cdc:	00000098 	muleq	r0, r8, r0
     ce0:	83200e42 	teqhi	r0, #1056	; 0x420
     ce4:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     ce8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     cec:	89038804 	stmdbhi	r3, {r2, fp, pc}
     cf0:	00018e02 	andeq	r8, r1, r2, lsl #28
     cf4:	0000000c 	andeq	r0, r0, ip
     cf8:	00000c60 	andeq	r0, r0, r0, ror #24
     cfc:	080071f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp, lr}
     d00:	0000003c 	andeq	r0, r0, ip, lsr r0
     d04:	0000000c 	andeq	r0, r0, ip
     d08:	00000c60 	andeq	r0, r0, r0, ror #24
     d0c:	08007230 	stmdaeq	r0, {r4, r5, r9, ip, sp, lr}
     d10:	00000056 	andeq	r0, r0, r6, asr r0
     d14:	00000014 	andeq	r0, r0, r4, lsl r0
     d18:	00000c60 	andeq	r0, r0, r0, ror #24
     d1c:	08007288 	stmdaeq	r0, {r3, r7, r9, ip, sp, lr}
     d20:	00000012 	andeq	r0, r0, r2, lsl r0
     d24:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d28:	00018e02 	andeq	r8, r1, r2, lsl #28
     d2c:	00000024 	andeq	r0, r0, r4, lsr #32
     d30:	00000c60 	andeq	r0, r0, r0, ror #24
     d34:	0800729c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp, lr}
     d38:	00000140 	andeq	r0, r0, r0, asr #2
     d3c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d40:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d44:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d48:	8a048905 	bhi	123164 <__RW_SIZE__+0x122bdc>
     d4c:	8e028b03 	vmlahi.f64	d8, d2, d3
     d50:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     d54:	00000020 	andeq	r0, r0, r0, lsr #32
     d58:	00000c60 	andeq	r0, r0, r0, ror #24
     d5c:	080073dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip, sp, lr}
     d60:	000000b8 	strheq	r0, [r0], -r8
     d64:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     d68:	86068507 	strhi	r8, [r6], -r7, lsl #10
     d6c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     d70:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     d74:	280e4201 	stmdacs	lr, {r0, r9, lr}
     d78:	00000024 	andeq	r0, r0, r4, lsr #32
     d7c:	00000c60 	andeq	r0, r0, r0, ror #24
     d80:	08007494 	stmdaeq	r0, {r2, r4, r7, sl, ip, sp, lr}
     d84:	000000b6 	strheq	r0, [r0], -r6
     d88:	83280e42 	teqhi	r8, #1056	; 0x420
     d8c:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     d90:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     d94:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     d98:	8b038a04 	blhi	e35b0 <__RW_SIZE__+0xe3028>
     d9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     da0:	00000014 	andeq	r0, r0, r4, lsl r0
     da4:	00000c60 	andeq	r0, r0, r0, ror #24
     da8:	0800754c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip, sp, lr}
     dac:	00000042 	andeq	r0, r0, r2, asr #32
     db0:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     db4:	00000001 	andeq	r0, r0, r1
     db8:	00000024 	andeq	r0, r0, r4, lsr #32
     dbc:	00000c60 	andeq	r0, r0, r0, ror #24
     dc0:	08007590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp, lr}
     dc4:	000000ea 	andeq	r0, r0, sl, ror #1
     dc8:	83280e42 	teqhi	r8, #1056	; 0x420
     dcc:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     dd0:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     dd4:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     dd8:	8b038a04 	blhi	e35f0 <__RW_SIZE__+0xe3068>
     ddc:	00018e02 	andeq	r8, r1, r2, lsl #28
     de0:	0000000c 	andeq	r0, r0, ip
     de4:	00000c60 	andeq	r0, r0, r0, ror #24
     de8:	0800767c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip, sp, lr}
     dec:	00000042 	andeq	r0, r0, r2, asr #32
     df0:	0000001c 	andeq	r0, r0, ip, lsl r0
     df4:	00000c60 	andeq	r0, r0, r0, ror #24
     df8:	080076c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp, lr}
     dfc:	000000ac 	andeq	r0, r0, ip, lsr #1
     e00:	83180e41 	tsthi	r8, #1040	; 0x410
     e04:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     e08:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     e0c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e10:	00000020 	andeq	r0, r0, r0, lsr #32
     e14:	00000c60 	andeq	r0, r0, r0, ror #24
     e18:	0800776c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
     e1c:	000000ba 	strheq	r0, [r0], -sl
     e20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     e24:	86058506 	strhi	r8, [r5], -r6, lsl #10
     e28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     e2c:	41018e02 	tstmi	r1, r2, lsl #28
     e30:	0000200e 	andeq	r2, r0, lr
     e34:	00000020 	andeq	r0, r0, r0, lsr #32
     e38:	00000c60 	andeq	r0, r0, r0, ror #24
     e3c:	08007828 	stmdaeq	r0, {r3, r5, fp, ip, sp, lr}
     e40:	0000005e 	andeq	r0, r0, lr, asr r0
     e44:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     e48:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e4c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e50:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     e54:	280e4101 	stmdacs	lr, {r0, r8, lr}
     e58:	00000014 	andeq	r0, r0, r4, lsl r0
     e5c:	00000c60 	andeq	r0, r0, r0, ror #24
     e60:	08007888 	stmdaeq	r0, {r3, r7, fp, ip, sp, lr}
     e64:	00000034 	andeq	r0, r0, r4, lsr r0
     e68:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e6c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e70:	00000018 	andeq	r0, r0, r8, lsl r0
     e74:	00000c60 	andeq	r0, r0, r0, ror #24
     e78:	080078bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, sp, lr}
     e7c:	00000046 	andeq	r0, r0, r6, asr #32
     e80:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     e84:	86028503 	strhi	r8, [r2], -r3, lsl #10
     e88:	00000001 	andeq	r0, r0, r1
     e8c:	00000014 	andeq	r0, r0, r4, lsl r0
     e90:	00000c60 	andeq	r0, r0, r0, ror #24
     e94:	08007904 	stmdaeq	r0, {r2, r8, fp, ip, sp, lr}
     e98:	0000005e 	andeq	r0, r0, lr, asr r0
     e9c:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     ea0:	00000001 	andeq	r0, r0, r1
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eac:	7c020001 	stcvc	0, cr0, [r2], {1}
     eb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	00000ea4 	andeq	r0, r0, r4, lsr #29
     ebc:	08007964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip, sp, lr}
     ec0:	00000050 	andeq	r0, r0, r0, asr r0
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ecc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ed0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ed4:	00000018 	andeq	r0, r0, r8, lsl r0
     ed8:	00000ec4 	andeq	r0, r0, r4, asr #29
     edc:	080079b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip, sp, lr}
     ee0:	00000026 	andeq	r0, r0, r6, lsr #32
     ee4:	83100e41 	tsthi	r0, #1040	; 0x410
     ee8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     eec:	00018e02 	andeq	r8, r1, r2, lsl #28
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ef8:	7c020001 	stcvc	0, cr0, [r2], {1}
     efc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000ef0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f08:	08007c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp, lr}
     f0c:	0000005e 	andeq	r0, r0, lr, asr r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f18:	7c020001 	stcvc	0, cr0, [r2], {1}
     f1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f20:	00000024 	andeq	r0, r0, r4, lsr #32
     f24:	00000f10 	andeq	r0, r0, r0, lsl pc
     f28:	08007c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp, lr}
     f2c:	00000104 	andeq	r0, r0, r4, lsl #2
     f30:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f34:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f38:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f3c:	8a048905 	bhi	123358 <__RW_SIZE__+0x122dd0>
     f40:	8e028b03 	vmlahi.f64	d8, d2, d3
     f44:	300e4301 	andcc	r4, lr, r1, lsl #6
     f48:	00000028 	andeq	r0, r0, r8, lsr #32
     f4c:	00000f10 	andeq	r0, r0, r0, lsl pc
     f50:	08007d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr}
     f54:	00000adc 	ldrdeq	r0, [r0], -ip
     f58:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f5c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f60:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f64:	8a048905 	bhi	123380 <__RW_SIZE__+0x122df8>
     f68:	8e028b03 	vmlahi.f64	d8, d2, d3
     f6c:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     f70:	00000001 	andeq	r0, r0, r1
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f84:	00000014 	andeq	r0, r0, r4, lsl r0
     f88:	00000f74 	andeq	r0, r0, r4, ror pc
     f8c:	08008858 	stmdaeq	r0, {r3, r4, r6, fp, pc}
     f90:	00000062 	andeq	r0, r0, r2, rrx
     f94:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     f98:	00018e02 	andeq	r8, r1, r2, lsl #28
     f9c:	0000000c 	andeq	r0, r0, ip
     fa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fa4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fa8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fac:	0000001c 	andeq	r0, r0, ip, lsl r0
     fb0:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
     fb4:	080088bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, pc}
     fb8:	000000a2 	andeq	r0, r0, r2, lsr #1
     fbc:	83180e41 	tsthi	r8, #1040	; 0x410
     fc0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     fc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     fc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fcc:	0000001c 	andeq	r0, r0, ip, lsl r0
     fd0:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
     fd4:	08008960 	stmdaeq	r0, {r5, r6, r8, fp, pc}
     fd8:	00000198 	muleq	r0, r8, r1
     fdc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     fe0:	86058506 	strhi	r8, [r5], -r6, lsl #10
     fe4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     fe8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ff8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ffc:	00000018 	andeq	r0, r0, r8, lsl r0
    1000:	00000fec 	andeq	r0, r0, ip, ror #31
    1004:	08008af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, pc}
    1008:	000000ce 	andeq	r0, r0, lr, asr #1
    100c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1010:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1014:	00018702 	andeq	r8, r1, r2, lsl #14
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1020:	7c020001 	stcvc	0, cr0, [r2], {1}
    1024:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1028:	00000018 	andeq	r0, r0, r8, lsl r0
    102c:	00001018 	andeq	r1, r0, r8, lsl r0
    1030:	08008bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, pc}
    1034:	0000009e 	muleq	r0, lr, r0
    1038:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    103c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1040:	00018702 	andeq	r8, r1, r2, lsl #14
    1044:	0000000c 	andeq	r0, r0, ip
    1048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    104c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1050:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1054:	00000024 	andeq	r0, r0, r4, lsr #32
    1058:	00001044 	andeq	r1, r0, r4, asr #32
    105c:	08008c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, pc}
    1060:	000003ea 	andeq	r0, r0, sl, ror #7
    1064:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1068:	86088509 	strhi	r8, [r8], -r9, lsl #10
    106c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1070:	8a048905 	bhi	12348c <__RW_SIZE__+0x122f04>
    1074:	8e028b03 	vmlahi.f64	d8, d2, d3
    1078:	300e4201 	andcc	r4, lr, r1, lsl #4
    107c:	0000000c 	andeq	r0, r0, ip
    1080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1084:	7c020001 	stcvc	0, cr0, [r2], {1}
    1088:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    108c:	00000018 	andeq	r0, r0, r8, lsl r0
    1090:	0000107c 	andeq	r1, r0, ip, ror r0
    1094:	08009054 	stmdaeq	r0, {r2, r4, r6, ip, pc}
    1098:	0000001a 	andeq	r0, r0, sl, lsl r0
    109c:	83100e41 	tsthi	r0, #1040	; 0x410
    10a0:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    10a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a8:	00000018 	andeq	r0, r0, r8, lsl r0
    10ac:	0000107c 	andeq	r1, r0, ip, ror r0
    10b0:	08009070 	stmdaeq	r0, {r4, r5, r6, ip, pc}
    10b4:	000000d6 	ldrdeq	r0, [r0], -r6
    10b8:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    10bc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10cc:	7c010001 	stcvc	0, cr0, [r1], {1}
    10d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	000010c4 	andeq	r1, r0, r4, asr #1
    10dc:	08009149 	stmdaeq	r0, {r0, r3, r6, r8, ip, pc}
    10e0:	0000025c 	andeq	r0, r0, ip, asr r2
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10ec:	7c010001 	stcvc	0, cr0, [r1], {1}
    10f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10f4:	00000014 	andeq	r0, r0, r4, lsl r0
    10f8:	000010e4 	andeq	r1, r0, r4, ror #1
    10fc:	08009cf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, pc}
    1100:	0000002c 	andeq	r0, r0, ip, lsr #32
    1104:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    1108:	00000010 	andeq	r0, r0, r0, lsl r0
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1114:	7c020001 	stcvc	0, cr0, [r2], {1}
    1118:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    111c:	00000020 	andeq	r0, r0, r0, lsr #32
    1120:	0000110c 	andeq	r1, r0, ip, lsl #2
    1124:	08009d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, pc}
    1128:	00000030 	andeq	r0, r0, r0, lsr r0
    112c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1130:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1134:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1138:	8a038904 	bhi	e3550 <__RW_SIZE__+0xe2fc8>
    113c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1140:	00000020 	andeq	r0, r0, r0, lsr #32
    1144:	0000110c 	andeq	r1, r0, ip, lsl #2
    1148:	08009d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, ip, pc}
    114c:	00000030 	andeq	r0, r0, r0, lsr r0
    1150:	83200e42 	teqhi	r0, #1056	; 0x420
    1154:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1158:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    115c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1160:	00018e02 	andeq	r8, r1, r2, lsl #28
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    116c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1170:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1174:	00000024 	andeq	r0, r0, r4, lsr #32
    1178:	00001164 	andeq	r1, r0, r4, ror #2
    117c:	08009d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, pc}
    1180:	00000352 	andeq	r0, r0, r2, asr r3
    1184:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1188:	86088509 	strhi	r8, [r8], -r9, lsl #10
    118c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1190:	8a048905 	bhi	1235ac <__RW_SIZE__+0x123024>
    1194:	8e028b03 	vmlahi.f64	d8, d2, d3
    1198:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    119c:	0000000c 	andeq	r0, r0, ip
    11a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11ac:	00000024 	andeq	r0, r0, r4, lsr #32
    11b0:	0000119c 	muleq	r0, ip, r1
    11b4:	0800a0d8 	stmdaeq	r0, {r3, r4, r6, r7, sp, pc}
    11b8:	00000300 	andeq	r0, r0, r0, lsl #6
    11bc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11c0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11c4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11c8:	8a048905 	bhi	1235e4 <__RW_SIZE__+0x12305c>
    11cc:	8e028b03 	vmlahi.f64	d8, d2, d3
    11d0:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
   4:	080033e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000132 	andeq	r0, r0, r2, lsr r1
  30:	00000138 	andeq	r0, r0, r8, lsr r1
  34:	00000140 	andeq	r0, r0, r0, asr #2
  38:	00000144 	andeq	r0, r0, r4, asr #2
  3c:	00000148 	andeq	r0, r0, r8, asr #2
	...
  48:	000001c4 	andeq	r0, r0, r4, asr #3
  4c:	000001ce 	andeq	r0, r0, lr, asr #3
  50:	000001d2 	ldrdeq	r0, [r0], -r2
  54:	000001d4 	ldrdeq	r0, [r0], -r4
	...
  60:	00000220 	andeq	r0, r0, r0, lsr #4
  64:	0000022a 	andeq	r0, r0, sl, lsr #4
  68:	0000022e 	andeq	r0, r0, lr, lsr #4
  6c:	00000230 	andeq	r0, r0, r0, lsr r2
	...
  78:	0000024e 	andeq	r0, r0, lr, asr #4
  7c:	000002ac 	andeq	r0, r0, ip, lsr #5
  80:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
  84:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
  88:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
  8c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
	...
  98:	000002c8 	andeq	r0, r0, r8, asr #5
  9c:	000002e0 	andeq	r0, r0, r0, ror #5
  a0:	000002ee 	andeq	r0, r0, lr, ror #5
  a4:	000002f4 	strdeq	r0, [r0], -r4
  a8:	000003d2 	ldrdeq	r0, [r0], -r2
  ac:	00000408 	andeq	r0, r0, r8, lsl #8
  b0:	00000414 	andeq	r0, r0, r4, lsl r4
  b4:	0000043a 	andeq	r0, r0, sl, lsr r4
	...
  c0:	00000300 	andeq	r0, r0, r0, lsl #6
  c4:	0000031e 	andeq	r0, r0, lr, lsl r3
  c8:	0000040e 	andeq	r0, r0, lr, lsl #8
  cc:	00000414 	andeq	r0, r0, r4, lsl r4
	...
  d8:	0000031e 	andeq	r0, r0, lr, lsl r3
  dc:	00000322 	andeq	r0, r0, r2, lsr #6
  e0:	0000037e 	andeq	r0, r0, lr, ror r3
  e4:	000003a0 	andeq	r0, r0, r0, lsr #7
  e8:	0000044c 	andeq	r0, r0, ip, asr #8
  ec:	00000468 	andeq	r0, r0, r8, ror #8
	...
  f8:	000003a0 	andeq	r0, r0, r0, lsr #7
  fc:	000003d2 	ldrdeq	r0, [r0], -r2
 100:	0000043a 	andeq	r0, r0, sl, lsr r4
 104:	0000044c 	andeq	r0, r0, ip, asr #8
	...
 110:	00000090 	muleq	r0, r0, r0
 114:	0000011e 	andeq	r0, r0, lr, lsl r1
 118:	0000016e 	andeq	r0, r0, lr, ror #2
 11c:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
 128:	000002e0 	andeq	r0, r0, r0, ror #5
 12c:	000002e4 	andeq	r0, r0, r4, ror #5
 130:	000002ee 	andeq	r0, r0, lr, ror #5
 134:	000002f6 	strdeq	r0, [r0], -r6
 138:	000002fa 	strdeq	r0, [r0], -sl
 13c:	000002fe 	strdeq	r0, [r0], -lr
	...
 148:	00000340 	andeq	r0, r0, r0, asr #6
 14c:	00000344 	andeq	r0, r0, r4, asr #6
 150:	0000034e 	andeq	r0, r0, lr, asr #6
 154:	00000352 	andeq	r0, r0, r2, asr r3
 158:	00000356 	andeq	r0, r0, r6, asr r3
 15c:	0000035a 	andeq	r0, r0, sl, asr r3
 160:	00000360 	andeq	r0, r0, r0, ror #6
 164:	00000364 	andeq	r0, r0, r4, ror #6
	...
 170:	000003a8 	andeq	r0, r0, r8, lsr #7
 174:	000003ac 	andeq	r0, r0, ip, lsr #7
 178:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 17c:	000003be 			; <UNDEFINED> instruction: 0x000003be
 180:	000003c2 	andeq	r0, r0, r2, asr #7
 184:	000003c6 	andeq	r0, r0, r6, asr #7
	...
 190:	000000fa 	strdeq	r0, [r0], -sl
 194:	00000118 	andeq	r0, r0, r8, lsl r1
 198:	00000124 	andeq	r0, r0, r4, lsr #2
 19c:	00000136 	andeq	r0, r0, r6, lsr r1
	...
 1a8:	0000014e 	andeq	r0, r0, lr, asr #2
 1ac:	0000017c 	andeq	r0, r0, ip, ror r1
 1b0:	00000186 	andeq	r0, r0, r6, lsl #3
 1b4:	00000198 	muleq	r0, r8, r1
	...
 1c0:	00000154 	andeq	r0, r0, r4, asr r1
 1c4:	00000174 	andeq	r0, r0, r4, ror r1
 1c8:	00000186 	andeq	r0, r0, r6, lsl #3
 1cc:	00000198 	muleq	r0, r8, r1
	...
 1d8:	000001d4 	ldrdeq	r0, [r0], -r4
 1dc:	000001d8 	ldrdeq	r0, [r0], -r8
 1e0:	000001e0 	andeq	r0, r0, r0, ror #3
 1e4:	000001e6 	andeq	r0, r0, r6, ror #3
 1e8:	000001e8 	andeq	r0, r0, r8, ror #3
 1ec:	000001ee 	andeq	r0, r0, lr, ror #3
	...
 1f8:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1fc:	000001f4 	strdeq	r0, [r0], -r4
 200:	000001f6 	strdeq	r0, [r0], -r6
 204:	000001fc 	strdeq	r0, [r0], -ip
 208:	00000202 	andeq	r0, r0, r2, lsl #4
 20c:	00000206 	andeq	r0, r0, r6, lsl #4
	...
