Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: vga_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\Xilinx\workshop\vga_rectangle\vga_control_module.v\" into library work
Parsing module <vga_control_module>.
Analyzing Verilog file \"D:\Xilinx\workshop\vga_rectangle\time_divide.v\" into library work
Parsing module <time_divided>.
Analyzing Verilog file \"D:\Xilinx\workshop\vga_rectangle\sync_module.v\" into library work
Parsing module <sync_module>.
Analyzing Verilog file \"D:\Xilinx\workshop\vga_rectangle\vga_module.v\" into library work
Parsing module <vga_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_module>.

Elaborating module <time_divided>.

Elaborating module <sync_module>.
WARNING:HDLCompiler:462 - "D:\Xilinx\workshop\vga_rectangle\sync_module.v" Line 67: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:462 - "D:\Xilinx\workshop\vga_rectangle\sync_module.v" Line 69: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:1128 - "D:\Xilinx\workshop\vga_rectangle\sync_module.v" Line 76: Assignment under multiple single edges is not supported for synthesis
WARNING:HDLCompiler:1511 - "D:\Xilinx\workshop\vga_rectangle\sync_module.v" Line 36: Mix of blocking and non-blocking assignments to variable <valid_r> is not a recommended coding practice.

Elaborating module <vga_control_module>.
WARNING:HDLCompiler:1511 - "D:\Xilinx\workshop\vga_rectangle\vga_control_module.v" Line 32: Mix of blocking and non-blocking assignments to variable <rectangle> is not a recommended coding practice.
WARNING:HDLCompiler:413 - "D:\Xilinx\workshop\vga_rectangle\vga_control_module.v" Line 42: Result of 8-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\workshop\vga_rectangle\vga_control_module.v" Line 43: Result of 8-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\workshop\vga_rectangle\vga_control_module.v" Line 44: Result of 8-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_module>.
    Related source file is "d:/xilinx/workshop/vga_rectangle/vga_module.v".
    Summary:
	no macro.
Unit <vga_module> synthesized.

Synthesizing Unit <time_divided>.
    Related source file is "d:/xilinx/workshop/vga_rectangle/time_divide.v".
        div_num = 4
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <clkout>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <time_divided> synthesized.

Synthesizing Unit <sync_module>.
    Related source file is "d:/xilinx/workshop/vga_rectangle/sync_module.v".
    Found 10-bit register for signal <Count_V>.
    Found 10-bit register for signal <Count_H>.
    Found 10-bit subtractor for signal <Count_H[9]_GND_3_o_sub_17_OUT> created at line 84.
    Found 10-bit subtractor for signal <Count_V[9]_GND_3_o_sub_19_OUT> created at line 85.
    Found 10-bit adder for signal <Count_H[9]_GND_3_o_add_1_OUT> created at line 48.
    Found 10-bit adder for signal <Count_V[9]_GND_3_o_add_6_OUT> created at line 60.
    Found 10-bit comparator greater for signal <GND_3_o_Count_H[9]_LessThan_11_o> created at line 69
    Found 10-bit comparator greater for signal <Count_H[9]_PWR_3_o_LessThan_12_o> created at line 69
    Found 10-bit comparator greater for signal <GND_3_o_Count_V[9]_LessThan_13_o> created at line 69
    Found 10-bit comparator greater for signal <Count_V[9]_PWR_3_o_LessThan_14_o> created at line 69
    Found 10-bit comparator greater for signal <VGA_HS> created at line 81
    Found 10-bit comparator greater for signal <VGA_VS> created at line 82
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <sync_module> synthesized.

Synthesizing Unit <vga_control_module>.
    Related source file is "d:/xilinx/workshop/vga_rectangle/vga_control_module.v".
    Found 1-bit register for signal <rectangle>.
    Found 10-bit comparator greater for signal <GND_4_o_X[9]_LessThan_1_o> created at line 37
    Found 10-bit comparator greater for signal <X[9]_GND_4_o_LessThan_2_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_Y[9]_LessThan_3_o> created at line 37
    Found 10-bit comparator greater for signal <Y[9]_GND_4_o_LessThan_4_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_X[9]_LessThan_5_o> created at line 37
    Found 10-bit comparator greater for signal <X[9]_PWR_5_o_LessThan_6_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_X[9]_LessThan_9_o> created at line 37
    Found 10-bit comparator greater for signal <X[9]_GND_4_o_LessThan_10_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_Y[9]_LessThan_11_o> created at line 37
    Found 10-bit comparator greater for signal <Y[9]_GND_4_o_LessThan_12_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_X[9]_LessThan_13_o> created at line 37
    Found 10-bit comparator greater for signal <X[9]_GND_4_o_LessThan_14_o> created at line 37
    Found 10-bit comparator greater for signal <GND_4_o_Y[9]_LessThan_19_o> created at line 37
    Found 10-bit comparator greater for signal <Y[9]_GND_4_o_LessThan_20_o> created at line 37
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  14 Comparator(s).
Unit <vga_control_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 32-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 10-bit register                                       : 2
 32-bit register                                       : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 20
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sync_module>.
The following registers are absorbed into counter <Count_H>: 1 register on signal <Count_H>.
The following registers are absorbed into counter <Count_V>: 1 register on signal <Count_V>.
Unit <sync_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit subtractor                                     : 2
 32-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 20
 10-bit comparator greater                             : 20
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_module> ...

Optimizing unit <time_divided> ...

Optimizing unit <sync_module> ...

Optimizing unit <vga_control_module> ...
WARNING:Xst:1710 - FF/Latch <u1/cnt_2> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_3> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_4> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_5> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_6> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_7> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_8> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_9> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_10> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_11> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_12> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_13> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_14> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_15> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_16> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_17> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_18> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_19> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_20> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_21> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_22> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_23> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_24> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_25> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_26> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_27> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_28> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_29> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_30> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u1/cnt_31> (without init value) has a constant value of 0 in block <vga_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 137
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 3
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 5
#      LUT5                        : 20
#      LUT6                        : 52
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 24
#      FDC                         : 13
#      FDCE                        : 10
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                   94  out of   9112     1%  
    Number used as Logic:                94  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     94
   Number with an unused Flip Flop:      70  out of     94    74%  
   Number with an unused LUT:             0  out of     94     0%  
   Number of fully used LUT-FF pairs:    24  out of     94    25%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk                            | BUFGP                  | 3     |
u1/clkout                          | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.978ns (Maximum Frequency: 143.307MHz)
   Minimum input arrival time before clock: 6.548ns
   Maximum output required time after clock: 7.822ns
   Maximum combinational path delay: 6.504ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 2.802ns (frequency: 356.837MHz)
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Delay:               2.802ns (Levels of Logic = 4)
  Source:            u1/cnt_0 (FF)
  Destination:       u1/cnt_1 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: u1/cnt_0 to u1/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  u1/cnt_0 (u1/cnt_0)
     INV:I->O              1   0.206   0.000  u1/Madd_cnt[31]_GND_2_o_add_0_OUT_lut<0>_INV_0 (u1/Madd_cnt[31]_GND_2_o_add_0_OUT_lut<0>)
     MUXCY:S->O            0   0.172   0.000  u1/Madd_cnt[31]_GND_2_o_add_0_OUT_cy<0> (u1/Madd_cnt[31]_GND_2_o_add_0_OUT_cy<0>)
     XORCY:CI->O           1   0.180   0.808  u1/Madd_cnt[31]_GND_2_o_add_0_OUT_xor<1> (u1/cnt[31]_GND_2_o_add_0_OUT<1>)
     LUT3:I0->O            1   0.205   0.000  u1/Mmux_cnt[31]_cnt[31]_mux_4_OUT121 (u1/cnt[31]_cnt[31]_mux_4_OUT<1>)
     FDC:D                     0.102          u1/cnt_1
    ----------------------------------------
    Total                      2.802ns (1.312ns logic, 1.490ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clkout'
  Clock period: 6.978ns (frequency: 143.307MHz)
  Total number of paths / destination ports: 2651 / 31
-------------------------------------------------------------------------
Delay:               6.978ns (Levels of Logic = 6)
  Source:            u2/Count_H_2 (FF)
  Destination:       u3/rectangle (FF)
  Source Clock:      u1/clkout rising
  Destination Clock: u1/clkout rising

  Data Path: u2/Count_H_2 to u3/rectangle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.077  u2/Count_H_2 (u2/Count_H_2)
     LUT4:I0->O           16   0.203   1.005  u2/Count_H[9]_PWR_3_o_LessThan_12_o21 (u2/Count_H[9]_PWR_3_o_LessThan_12_o2)
     LUT6:I5->O           18   0.205   1.154  u2/Mmux_valid_r13 (u2/Mmux_valid_r12)
     LUT6:I4->O            1   0.203   0.808  u2/Mmux_X151 (Y<4>)
     LUT6:I3->O            1   0.205   0.580  u3/GND_4_o_INV_16_o9 (u3/GND_4_o_INV_16_o9)
     LUT5:I4->O            1   0.205   0.580  u3/GND_4_o_INV_16_o10 (u3/GND_4_o_INV_16_o10)
     LUT5:I4->O            1   0.205   0.000  u3/GND_4_o_INV_16_o11 (u3/GND_4_o_INV_16_o)
     FDC:D                     0.102          u3/rectangle
    ----------------------------------------
    Total                      6.978ns (1.775ns logic, 5.203ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.081ns (Levels of Logic = 2)
  Source:            clk_rst (PAD)
  Destination:       u1/clkout (FF)
  Destination Clock: sys_clk rising

  Data Path: clk_rst to u1/clkout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  clk_rst_IBUF (clk_rst_IBUF)
     LUT2:I0->O            1   0.203   0.579  u1/_n0043_inv1 (u1/_n0043_inv)
     FDE:CE                    0.322          u1/clkout
    ----------------------------------------
    Total                      3.081ns (1.747ns logic, 1.334ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/clkout'
  Total number of paths / destination ports: 54 / 22
-------------------------------------------------------------------------
Offset:              6.548ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       u3/rectangle (FF)
  Destination Clock: u1/clkout rising

  Data Path: rst to u3/rectangle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.841  rst_IBUF (rst_IBUF)
     LUT6:I0->O            1   0.203   0.944  u3/GND_4_o_INV_16_o8_SW0_SW2 (N52)
     LUT6:I0->O            1   0.203   0.944  u3/GND_4_o_INV_16_o8_SW0 (N6)
     LUT6:I0->O            1   0.203   0.684  u3/GND_4_o_INV_16_o8 (u3/GND_4_o_INV_16_o8)
     LUT5:I3->O            1   0.203   0.000  u3/GND_4_o_INV_16_o11 (u3/GND_4_o_INV_16_o)
     FDC:D                     0.102          u3/rectangle
    ----------------------------------------
    Total                      6.548ns (2.136ns logic, 4.412ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clkout'
  Total number of paths / destination ports: 328 / 11
-------------------------------------------------------------------------
Offset:              7.822ns (Levels of Logic = 4)
  Source:            u2/Count_V_2 (FF)
  Destination:       VGA_R<2> (PAD)
  Source Clock:      u1/clkout rising

  Data Path: u2/Count_V_2 to VGA_R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.210  u2/Count_V_2 (u2/Count_V_2)
     LUT4:I1->O            8   0.205   0.907  u2/Mmux_X1511 (u2/Mmux_X151)
     LUT6:I4->O           17   0.203   1.275  u2/Mmux_valid_r11 (u2/Mmux_valid_r1)
     LUT5:I1->O            8   0.203   0.802  u3/valid_rectangle_AND_23_o1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_R_2_OBUF (VGA_R<2>)
    ----------------------------------------
    Total                      7.822ns (3.629ns logic, 4.193ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            u1/clkout (FF)
  Destination:       VGA_CLK (PAD)
  Source Clock:      sys_clk rising

  Data Path: u1/clkout to VGA_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  u1/clkout (u1/clkout)
     OBUF:I->O                 2.571          VGA_CLK_OBUF (VGA_CLK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.504ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       VGA_R<2> (PAD)

  Data Path: rst to VGA_R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.705  rst_IBUF (rst_IBUF)
     LUT5:I2->O            8   0.205   0.802  u3/valid_rectangle_AND_23_o1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_R_2_OBUF (VGA_R<2>)
    ----------------------------------------
    Total                      6.504ns (3.998ns logic, 2.506ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    2.802|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u1/clkout      |    6.978|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.86 secs
 
--> 

Total memory usage is 248056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

