0.7
2020.2
Nov  8 2024
22:36:55
/home/nfox/Documents/School/cse490-vivado/arch-project.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sim_1/imports/cse490-project1/full_datapath_testbench.sv,1744650679,systemVerilog,,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,full_tb,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu.sv,1744485619,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu_control.sv,,alu,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu_control.sv,1744493703,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/control.sv,,alu_control,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/control.sv,1744485619,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv,,control,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,1744387131,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu.sv,,,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv,1744649092,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,data_memory;instruction_memory,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv,1744387131,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv,,ProgramCounter,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv,1744649221,systemVerilog,,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sim_1/imports/cse490-project1/full_datapath_testbench.sv,/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,register,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
