INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/RAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/ALU_MINI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MINI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sources_1/new/NMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/NMC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NMC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Mini project Vivado/2016/NMC/NMC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
