/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2017-2022 NXP
 */

#ifndef __ARCH_ARM_MACH_S32G1_SIUL_H__
#define __ARCH_ARM_MACH_S32G1_SIUL_H__

#include "dt-bindings/pinctrl/s32-gen1-pinctrl.h"

/* SIUL2_0 and SIUL2_1 MSCR specifications as stated in Reference Manual: */

#define SIUL2_0_MSCR_BASE		(SIUL2_0_BASE_ADDR + 0x00000240)
#define SIUL2_1_MSCR_BASE		(SIUL2_1_BASE_ADDR + 0x00000400)
/* MSCR 0-101 */
#define SIUL2_0_MSCRn(i)		(SIUL2_0_MSCR_BASE + 4 * (i))
/* MSCR 112-1007 */
#define SIUL2_1_MSCRn(i)		(SIUL2_1_MSCR_BASE + 4 * ((i) - 112))

#define SIUL2_0_IMCR_BASE		(SIUL2_0_BASE_ADDR + 0x00000A40)
#define SIUL2_1_IMCR_BASE		(SIUL2_1_BASE_ADDR + 0x00000C1C)
/* IMCR 0-83 */
#define SIUL2_0_IMCRn(i)		(SIUL2_0_IMCR_BASE +  4 * (i))
/* IMCR 119-495 */
#define SIUL2_1_IMCRn(i)		(SIUL2_1_IMCR_BASE +  4 * (i - 119))

#define SIUL2_0_S32R45_MAX_GPIO		102
#define SIUL2_0_S32G_MAX_GPIO		112

/* S32-GEN1 UART0 settings */
/* TXD */
#define SIUL2_PC09_MSCR_S32_G1_UART0	41
/* RXD */
#define SIUL2_PC10_MSCR_S32_G1_UART0	42
#define SIUL2_PC10_IMCR_S32_G1_UART0	(512 - 512)

/* TXD */
#define SIUL2_PK15_MSCR_S32_G1_UART0	175
/* RXD */
#define SIUL2_PL0_MSCR_S32_G1_UART0	176
#define SIUL2_PL0_ISCR_S32_G1_UART0	0

/* S32-GEN1 UART1 settings */
/* TXD */
#define SIUL2_PA13_MSCR_S32_G1_UART1	13
/* RXD */
#define SIUL2_PB00_MSCR_S32_G1_UART1	16
#define SIUL2_PB00_IMCR_S32_G1_UART1	(736 - 512)
#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
/* TXD */
#define SIUL2_PB09_MSCR_S32_G1_UART1	25
/* RXD */
#define SIUL2_PB10_MSCR_S32_G1_UART1	26
#define SIUL2_PB10_IMCR_S32_G1_UART1	(736 - 512)
#else
/* TXD */
#define SIUL2_PC08_MSCR_S32_G1_UART1	40
/* RXD */
#define SIUL2_PC04_MSCR_S32_G1_UART1	36
#define SIUL2_PC04_IMCR_S32_G1_UART1	(736 - 512)
#endif

/* UART MSCR settings */
#define SIUL2_MSCR_S32_G1_PORT_CTRL_UART_TXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_OBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_PORT_CTRL_UART_RXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_IBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)

/* UART IMCR mux modes */
#define SIUL2_IMCR_S32_G1_UART_RXD_to_pad	0

/* S32GEN1 */
#define SIUL2_MSCR_S32G_G1_PORT_CTRL_UART0_TXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_OBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
#define SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_OBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)
#else
#define SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_OBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)
#endif

#define SIUL2_MSCR_S32G_G1_PORT_CTRL_UART_RXD	 \
	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
	 SIUL2_MSCR_S32_G1_IBE |		 \
	 SIUL2_MSCR_S32_G1_MUX_ID_0)

/* UART IMCR mux modes */
#define SIUL2_IMCR_S32G_G1_UART0_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
#define SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#elif defined(CONFIG_TARGET_S32G274ARDB)
#define SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#else
#define SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_4)
#endif

/* S32-GEN1 uSDHC settings */
#define SIUL2_USDHC_S32_G1_PAD_CTRL_BASE \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_PUE | \
	 SIUL2_MSCR_S32_G1_SMC_DIS)

#define SIUL2_USDHC_S32_G1_PAD_CTRL_CLK \
	(SIUL2_USDHC_S32_G1_PAD_CTRL_BASE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_USDHC_S32_G1_PAD_CTRL_CMD \
	(SIUL2_USDHC_S32_G1_PAD_CTRL_BASE | \
	 SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_USDHC_S32_G1_PAD_CTRL_DATA \
	(SIUL2_USDHC_S32_G1_PAD_CTRL_BASE | \
	 SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_USDHC_S32_G1_PAD_RST \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_PUE | \
	 SIUL2_MSCR_S32_G1_SMC_DIS | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

/* I2C settings */
/* S32GEN1 */
#define SIUL2_MSCR_S32G_PA_09	9
#define SIUL2_MSCR_S32G_PA_11	11
#define SIUL2_MSCR_S32G_PB_00	16
#define SIUL2_MSCR_S32G_PB_01	17
#define SIUL2_MSCR_S32G_PB_02	18
#define SIUL2_MSCR_S32G_PB_03	19
#define SIUL2_MSCR_S32G_PB_04	20
#define SIUL2_MSCR_S32G_PB_05	21
#define SIUL2_MSCR_S32G_PB_06	22
#define SIUL2_MSCR_S32G_PB_07	23
#define SIUL2_MSCR_S32G_PB_08	24
#define SIUL2_MSCR_S32G_PB_11	27
#define SIUL2_MSCR_S32G_PB_12	28
#define SIUL2_MSCR_S32G_PB_13	29
#define SIUL2_MSCR_S32G_PB_14	30
#define SIUL2_MSCR_S32G_PB_15	31
#define SIUL2_MSCR_S32G_PC_00	32
#define SIUL2_MSCR_S32G_PC_01	33
#define SIUL2_MSCR_S32G_PC_02	34
#define SIUL2_MSCR_S32G_PC_05	37
#define SIUL2_MSCR_S32G_PC_06	36
#define SIUL2_MSCR_S32G_PD_14	62
#define SIUL2_MSCR_S32G_PD_15	63
#define SIUL2_MSCR_S32G_PE_14	78
#define SIUL2_MSCR_S32G_PH_00	112
#define SIUL2_MSCR_S32G_PH_01	113
#define SIUL2_MSCR_S32G_PH_02	114
#define SIUL2_MSCR_S32G_PH_03	115
#define SIUL2_MSCR_S32G_PH_06	118
#define SIUL2_MSCR_S32G_PH_10	122
#define SIUL2_MSCR_S32G_PJ_00	144
#define SIUL2_MSCR_S32G_PK_03	163
#define SIUL2_MSCR_S32G_PK_05	165
#define SIUL2_MSCR_S32G_PL_10	186
#define SIUL2_MSCR_S32G_PL_11	187
#define SIUL2_MSCR_S32G_PL_12	188
#define SIUL2_MSCR_S32G_PL_13	189
#define SIUL2_MSCR_S32G_PL_14	190
#define SIUL2_PB_00_IMCR_S32G_I2C0_SDA	(565 - 512)
#define SIUL2_PB_01_IMCR_S32G_I2C0_SCLK	(566 - 512)
#define SIUL2_PB_03_IMCR_S32G_I2C1_SCLK	(717 - 512)
#define SIUL2_PB_04_IMCR_S32G_I2C1_SDA	(718 - 512)
#define SIUL2_PK_03_IMCR_S32G_I2C1_SCLK	(717 - 512)
#define SIUL2_PK_05_IMCR_S32G_I2C1_SDA	(718 - 512)
#define SIUL2_PB_05_IMCR_S32G_I2C2_SCLK	(719 - 512)
#define SIUL2_PB_06_IMCR_S32G_I2C2_SDA	(720 - 512)
#define SIUL2_PB_07_IMCR_S32G_I2C3_SCLK	(721 - 512)
#define SIUL2_PB_13_IMCR_S32G_I2C3_SDA	(722 - 512)
#define SIUL2_PC_01_IMCR_S32G_I2C4_SDA	(724 - 512)
#define SIUL2_PC_02_IMCR_S32G_I2C4_SCLK	(723 - 512)
#define SIUL2_PB_15_IMCR_S32G_I2C1_SDA	(565 - 512)
#define SIUL2_PC_00_IMCR_S32G_I2C1_SCLK	(566 - 512)

#define SIUL2_MSCR_S32G_I2C_SDA \
	 (SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_ODE)

#define SIUL2_MSCR_S32G_I2C_SCLK \
	 (SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_ODE)

/* I2C0 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SDA \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SDA_ALT2 \
	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SDA (SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SDA_ALT3 (SIUL2_MSCR_S32_G1_MUX_ID_3)

/* I2C0 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SCLK \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SCLK (SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SCLK_ALT3 (SIUL2_MSCR_S32_G1_MUX_ID_3)

/* I2C1 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SDA \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)

#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SDA_ALT3 \
	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SDA (SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SDA_ALT4 (SIUL2_MSCR_S32_G1_MUX_ID_4)

/* I2C1 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SCLK \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)

#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SCLK_ALT3 \
	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SCLK (SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SCLK_ALT5 (SIUL2_MSCR_S32_G1_MUX_ID_5)

/* I2C2 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SDA \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SDA (SIUL2_MSCR_S32_G1_MUX_ID_2)

/* I2C2 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SCLK \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SCLK (SIUL2_MSCR_S32_G1_MUX_ID_2)

/* I2C3 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SDA \
	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SDA (SIUL2_MSCR_S32_G1_MUX_ID_4)

/* I2C3 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SCLK \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SCLK (SIUL2_MSCR_S32_G1_MUX_ID_2)

/* I2C4 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SDA \
	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SDA (SIUL2_MSCR_S32_G1_MUX_ID_3)

/* I2C4 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SCLK \
	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SCLK (SIUL2_MSCR_S32_G1_MUX_ID_3)

/* S32G-GEN1 ENET settings */
/* GMAC0 MDC*/
#define SIUL2_MSCR_S32_G1_PD12		60
/* GMAC0 MDIO*/
#define SIUL2_MSCR_S32_G1_PD13		61
#define SIUL2_MSCR_S32_G1_GMAC0_MDI_IN	527

/* GMAC0 TX CLK*/
#define SIUL2_MSCR_S32_G1_PE2		66
#define SIUL2_MSCR_S32_G1_GMAC0_TX_CLK	66
#define SIUL2_MSCR_S32_G1_GMAC0_TX_CLK_IN       538
#define SIUL2_MSCR_S32_G1_PFE_MAC1_TX_CLK_IN    866

/* GMAC0 TX EN*/
#define SIUL2_MSCR_S32_G1_PE3		67

/* GMAC0 TX DATA0-3*/
#define SIUL2_MSCR_S32_G1_PE4		68
#define SIUL2_MSCR_S32_G1_PE5		69
#define SIUL2_MSCR_S32_G1_PE6		70
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RX_ER_IN    860

#define SIUL2_MSCR_S32_G1_PE7		71
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RMII_REF_CLK_IN  858

/* GMAC0 RX CLK*/
#define SIUL2_MSCR_S32_G1_PE8		72
#define SIUL2_MSCR_S32_G1_GMAC0_RX_CLK_IN	529
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RX_CLK_IN    859

/* GMAC0 RX ER*/
#define SIUL2_MSCR_S32_G1_PE9		73
#define SIUL2_MSCR_S32_G1_GMAC0_RXDV_IN	530
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RXDV_IN	865

/* GMAC0 RX DATA0*/
#define SIUL2_MSCR_S32_G1_PE10		74
#define SIUL2_MSCR_S32_G1_GMAC0_RXD0_IN	531
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RXD0_IN 861

/* GMAC0 RX DATA1*/
#define SIUL2_MSCR_S32_G1_PE11		75
#define SIUL2_MSCR_S32_G1_GMAC0_RXD1_IN	532
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RXD1_IN 862

/* GMAC0 RX DATA2*/
#define SIUL2_MSCR_S32_G1_PE12		76
#define SIUL2_MSCR_S32_G1_GMAC0_RXD2_IN	533
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RXD2_IN 863

/* GMAC0 RX DATA3*/
#define SIUL2_MSCR_S32_G1_PE13		77
#define SIUL2_MSCR_S32_G1_GMAC0_RXD3_IN	534
#define SIUL2_MSCR_S32_G1_PFE_MAC1_RXD3_IN 864

#define SIUL2_MSCR_S32_G1_ENET_MDC	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_MDIO	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_MDIO_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_TX_CLK \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_TX_CLK_IN	SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_CLK	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_CLK_IN	SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_D0	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_D0_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_D1	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_D1_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_D2	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_D2_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_D3	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_D3_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_DV	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_DV_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_RX_ER	\
	 (SIUL2_MSCR_S32_G1_IBE)

#define SIUL2_MSCR_S32_G1_ENET_RX_ER_IN		SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_ENET_TX_D0	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_TX_D1	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_TX_D2	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_TX_D3	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_TX_EN	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_ENET_RMII_CLK_REF_IP	\
	 (SIUL2_MSCR_S32_G1_IBE)

/* S32G Eth PFE Settings*/
/* MAC0 MII */
/* PFE MAC0 TRIG*/
#define SIUL2_MSCR_S32_G1_PB13      29
#define SIUL2_MSCR_S32_G1_PFE_MAC0_PST_TS_TRIG0_IN   847

/* PFE MAC0 PPS*/
#define SIUL2_MSCR_S32_G1_PC0       32

/* PFE MAC0 COL*/
#define SIUL2_MSCR_S32_G1_PC2		34
#define SIUL2_MSCR_S32_G1_PFE_MAC0_COL_IN   835

/* PFE MAC0 CRS*/
#define SIUL2_MSCR_S32_G1_PC1		33
#define SIUL2_MSCR_S32_G1_PFE_MAC0_CRS_IN   836

/* PFE MAC0 MDC*/
#define SIUL2_MSCR_S32_G1_PF0       80

/* PFE MAC0 MDO*/
#define SIUL2_MSCR_S32_G1_PE15		79
#define SIUL2_MSCR_S32_G1_PFE_MAC0_MDO_IN	837
#define SIUL2_MSCR_S32_G1_PFE_MAC2_MDO_IN	877

/* PFE MAC0 RXD0*/
#define SIUL2_MSCR_S32_G1_PH6		118
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RXD0_IN    841

/* PFE MAC0 RXD1*/
#define SIUL2_MSCR_S32_G1_PH7		119
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RXD1_IN    842

/* PFE MAC0 RXD2*/
#define SIUL2_MSCR_S32_G1_PH8		120
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RXD2_IN    843

/* PFE MAC0 RXD3*/
#define SIUL2_MSCR_S32_G1_PH9		121
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RXD3_IN    844

/* PFE MAC0 RXDV*/
#define SIUL2_MSCR_S32_G1_PH5		117
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RXDV_IN    845

/* PFE MAC0 RX CLK*/
#define SIUL2_MSCR_S32_G1_PH4       116
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RX_CLK_IN    839

/* PFE MAC0 RX ER*/
#define SIUL2_MSCR_S32_G1_PC9       41
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RX_ER_IN    840

/* PFE MAC0 TXD0*/
#define SIUL2_MSCR_S32_G1_PJ0       144
/* PFE MAC0 TXD1*/
#define SIUL2_MSCR_S32_G1_PH1       113
/* PFE MAC0 TXD2*/
#define SIUL2_MSCR_S32_G1_PH2       114
/* PFE MAC0 TXD3*/
#define SIUL2_MSCR_S32_G1_PH3       115
#define SIUL2_MSCR_S32_G1_PFE_MAC0_RMII_REF_CLK_IN    838

/* PFE MAC0 TX CLK*/
#define SIUL2_MSCR_S32_G1_PH10      122
#define SIUL2_MSCR_S32_G1_PFE_MAC0_TX_CLK_IN   846

/* PFE MAC0 TX EN*/
#define SIUL2_MSCR_S32_G1_PE14      78

/* MAC0 RMII */
/* PFE MAC0 RX ER*/
#define SIUL2_MSCR_S32_G1_PJ8       152

/* PFE MAC0 COL*/
#define SIUL2_MSCR_S32_G1_PC7		39

/* PFE MAC0 MDO*/
#define SIUL2_MSCR_S32_G1_PF1		81

/* PFE MAC0 PSO*/
#define SIUL2_MSCR_S32_G1_PC3       35

/*PFE MAC0 RGMII*/
/* PFE MAC0 PPS*/
#define SIUL2_MSCR_S32_G1_PJ7       151

/* PFE MAC0 TRIG*/
#define SIUL2_MSCR_S32_G1_PC5       37

/*PFE MAC1 MII*/
/*COL*/
#define SIUL2_MSCR_S32_G1_PA15      15
#define SIUL2_MSCR_S32_G1_PFE_MAC1_COL_IN   855

/*CRS*/
#define SIUL2_MSCR_S32_G1_PA16      16
#define SIUL2_MSCR_S32_G1_PFE_MAC1_CRS_IN   856

/*MDC*/
#define SIUL2_MSCR_S32_G1_PB7       23
#define SIUL2_MSCR_S32_G1_PFE_MAC1_MDC_IN    821

/*MDO*/
#define SIUL2_MSCR_S32_G1_PB8       24
#define SIUL2_MSCR_S32_G1_PFE_MAC1_MDI_IN    857

/*TRIG*/
#define SIUL2_MSCR_S32_G1_PB9       25
#define SIUL2_MSCR_S32_G1_PFE_MAC1_TRIG0_IN    867

/*PFE MAC1 RX ER*/
#define SIUL2_MSCR_S32_G1_PA13       13

/*PFE MAC1 RMII*/
/*TRIG*/
#define SIUL2_MSCR_S32_G1_PB11      11

/*PFE MAC2 MII*/
/*COL*/
#define SIUL2_MSCR_S32_G1_PB14      30
#define SIUL2_MSCR_S32_G1_PFE_MAC2_COL_IN   875

/*CRS*/
#define SIUL2_MSCR_S32_G1_PK8       168
#define SIUL2_MSCR_S32_G1_PFE_MAC2_CRS_IN  876

/*MDC*/
#define SIUL2_MSCR_S32_G1_PF2       82

/*TRIG*/
#define SIUL2_MSCR_S32_G1_PB15      31
#define SIUL2_MSCR_S32_G1_PFE_MAC2_TRIG0_IN   887

/*RXD0*/
#define SIUL2_MSCR_S32_G1_PL12      188
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RXD0_IN   881

/*RXD1*/
#define SIUL2_MSCR_S32_G1_PL13      189
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RXD1_IN   882

/*RXD2*/
#define SIUL2_MSCR_S32_G1_PL14      190
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RXD2_IN   883

/*RXD3*/
#define SIUL2_MSCR_S32_G1_PH0      112
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RXD3_IN   884

/* PFE MAC2 RXDV*/
#define SIUL2_MSCR_S32_G1_PE1		65
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RXDV_IN    885

/* PFE MAC2 RX CLK*/
#define SIUL2_MSCR_S32_G1_PE0       64
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RX_CLK_IN    879

/* PFE MAC2 RX ER*/
#define SIUL2_MSCR_S32_G1_PK10      170
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RX_ER_IN   880

/* PFE MAC2 TX CLK*/
#define SIUL2_MSCR_S32_G1_PL8       184
#define SIUL2_MSCR_S32_G1_PFE_MAC2_TX_CLK_IN    886

/* PFE MAC0 TX EN*/
#define SIUL2_MSCR_S32_G1_PL9       185

/* PFE MAC2 TXD0*/
#define SIUL2_MSCR_S32_G1_PL10       186
/* PFE MAC2 TXD1*/
#define SIUL2_MSCR_S32_G1_PL11       187
/* PFE MAC2 TXD2*/
#define SIUL2_MSCR_S32_G1_PD14		62
/* PFE MAC2 TXD3*/
#define SIUL2_MSCR_S32_G1_PD15		63
#define SIUL2_MSCR_S32_G1_PFE_MAC2_RMII_REF_CLK_IN   878

/*PFE RMII*/
/*COL*/
#define SIUL2_MSCR_S32_G1_PK7       167

#define PFE_MAGIC 0x0800
/* PFE default ops*/
#define SIUL2_MSCR_S32_G1_PFE_OUT \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	 PFE_MAGIC | \
	  SIUL2_MSCR_S32_G1_OBE)

#define SIUL2_MSCR_S32_G1_PFE_IN \
	(SIUL2_MSCR_S32_G1_IBE)

/* QSPI configuration  */
#define SIUL2_MSCR_S32_G1_QSPI_BASE \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_PUE | \
	 SIUL2_MSCR_S32_G1_SMC_DIS)

#define SIUL2_MSCR_S32_G1_QSPI_CLK_BASE	\
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE)

#define SIUL2_MSCR_S32_G1_QSPI_CS_BASE \
	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	  SIUL2_MSCR_S32_G1_OBE | \
	 SIUL2_MSCR_S32_G1_PUE | \
	 SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_SMC_DIS)

#define SIUL2_MSCR_S32_G1_QSPI_CK2_MUX		SIUL2_MSCR_S32_G1_MUX_ID_1
#define SIUL2_MSCR_S32_G1_QSPI_A_SCK_MUX	SIUL2_MSCR_S32_G1_MUX_ID_1
#define SIUL2_MSCR_S32_G1_QSPI_B_SCK_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2
#define SIUL2_MSCR_S32_G1_QSPI_A_CS0_MUX	SIUL2_MSCR_S32_G1_MUX_ID_1
#define SIUL2_MSCR_S32_G1_QSPI_B_CS0_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2
#define SIUL2_MSCR_S32_G1_QSPI_A_CS1_MUX	SIUL2_MSCR_S32_G1_MUX_ID_1
#define SIUL2_MSCR_S32_G1_QSPI_B_CS1_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2
#define SIUL2_IMCR_S32_G1_QSPI_A_DATA_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2
#define SIUL2_IMCR_S32_G1_QSPI_B_DATA_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2
#define SIUL2_MSCR_S32_G1_QSPI_A_DQS_MUX	SIUL2_MSCR_S32_G1_MUX_ID_2

#define SIUL2_MSCR_S32_G1_QSPI_A_DQS \
	(SIUL2_MSCR_S32_G1_QSPI_BASE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_QSPI_A_DATA0_7 \
	(SIUL2_MSCR_S32_G1_QSPI_BASE | \
	 SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_QSPI_A_CLK \
	(SIUL2_MSCR_S32_G1_QSPI_CLK_BASE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_QSPI_A_CS \
	(SIUL2_MSCR_S32_G1_QSPI_CLK_BASE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_QSPI_B_DATA0_7 \
	(SIUL2_MSCR_S32_G1_QSPI_BASE | \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)

/* QSPI configuration */
/* Note as-is DQS not enabled OR PAD_CTL_QSPI_A_DQS to enable */
#define SIUL2_MSCR_S32_G1_PF13__QSPI_A_DQS_IN     548
#define SIUL2_MSCR_S32_G1_PF13__QSPI_A_DQS_OUT    93

#define SIUL2_MSCR_S32_G1_PD4__QSPI_B_DQS         558

#define SIUL2_MSCR_S32_G1_PF5__QSPI_A_DATA0_IN    540
#define SIUL2_MSCR_S32_G1_PF5__QSPI_A_DATA0_OUT   85

#define SIUL2_MSCR_S32_G1_PF6__QSPI_A_DATA1_IN    541
#define SIUL2_MSCR_S32_G1_PF6__QSPI_A_DATA1_OUT   86

#define SIUL2_MSCR_S32_G1_PF7__QSPI_A_DATA2_IN    542
#define SIUL2_MSCR_S32_G1_PF7__QSPI_A_DATA2_OUT   87

#define SIUL2_MSCR_S32_G1_PF8__QSPI_A_DATA3_IN    543
#define SIUL2_MSCR_S32_G1_PF8__QSPI_A_DATA3_OUT   88

#define SIUL2_MSCR_S32_G1_PF9__QSPI_A_DATA4_IN    544
#define SIUL2_MSCR_S32_G1_PF9__QSPI_A_DATA4_OUT   89

#define SIUL2_MSCR_S32_G1_PF10__QSPI_A_DATA5_IN   545
#define SIUL2_MSCR_S32_G1_PF10__QSPI_A_DATA5_OUT  90

#define SIUL2_MSCR_S32_G1_PF11__QSPI_A_DATA6_IN   546
#define SIUL2_MSCR_S32_G1_PF11__QSPI_A_DATA6_OUT  91

#define SIUL2_MSCR_S32_G1_PF12__QSPI_A_DATA7_IN   547
#define SIUL2_MSCR_S32_G1_PF12__QSPI_A_DATA7_OUT  92

#define SIUL2_MSCR_S32_G1_PC14__QSPI_B_DATA0_IN   552
#define SIUL2_MSCR_S32_G1_PC14__QSPI_B_DATA0_OUT  46

#define SIUL2_MSCR_S32_G1_PD3__QSPI_B_DATA1_IN    554
#define SIUL2_MSCR_S32_G1_PD3__QSPI_B_DATA1_OUT   51

#define SIUL2_MSCR_S32_G1_PD9__QSPI_B_DATA2_IN    551
#define SIUL2_MSCR_S32_G1_PD9__QSPI_B_DATA2_OUT   57

#define SIUL2_MSCR_S32_G1_PC15__QSPI_B_DATA3_IN   553
#define SIUL2_MSCR_S32_G1_PC15__QSPI_B_DATA3_OUT  47

#define SIUL2_MSCR_S32_G1_PD2__QSPI_B_DATA4_IN    557
#define SIUL2_MSCR_S32_G1_PD2__QSPI_B_DATA4_OUT   50

#define SIUL2_MSCR_S32_G1_PD8__QSPI_B_DATA5_IN    550
#define SIUL2_MSCR_S32_G1_PD8__QSPI_B_DATA5_OUT   56

#define SIUL2_MSCR_S32_G1_PD10__QSPI_B_DATA6_IN   556
#define SIUL2_MSCR_S32_G1_PD10__QSPI_B_DATA6_OUT  58

#define SIUL2_MSCR_S32_G1_PD5__QSPI_B_DATA7_IN    555
#define SIUL2_MSCR_S32_G1_PD5__QSPI_B_DATA7_OUT   53

#define SIUL2_MSCR_S32_G1_PG5__QSPI_A_CS1         101
#define SIUL2_MSCR_S32_G1_PD1__QSPI_B_CS1         49

#define SIUL2_MSCR_S32_G1_PG4__QSPI_A_CS0         100
#define SIUL2_MSCR_S32_G1_PD0__QSPI_B_CS0         48

#define SIUL2_MSCR_S32_G1_PD6__QSPI_B_SCK         54
#define SIUL2_MSCR_S32_G1_PG0__QSPI_A_SCK         96
#define SIUL2_MSCR_S32_G1_PG1__QSPI_A_B_SCK       97
#define SIUL2_MSCR_S32_G1_PG2__QSPI_2A_SCK        98
#define SIUL2_MSCR_S32_G1_PG2__QSPI_2A_B_SCK      99

/* USB Configurations */
#define SIUL2_MSCR_S32G_PAD_CTL_USB_DATA	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_IBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_1)
#define SIUL2_IMCR_S32G_PAD_CTL_USB_DATA	(SIUL2_MSCR_S32_G1_IBE)
#define SIUL2_MSCR_S32G_PAD_CTL_USB_STP		( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32_G1_PD14_USB_ULPI_DATA_O0		62
#define SIUL2_MSCR_S32_G1_PD14_USB_ULPI_DATA_I0_IN	(896 - 512)

#define SIUL2_MSCR_S32_G1_PD15_USB_ULPI_DATA_O1		63
#define SIUL2_MSCR_S32_G1_PD15_USB_ULPI_DATA_I1_IN	(897 - 512)

#define SIUL2_MSCR_S32_G1_PE0_USB_ULPI_DATA_O2		64
#define SIUL2_MSCR_S32_G1_PE0_USB_ULPI_DATA_I2_IN	(898 - 512)

#define SIUL2_MSCR_S32_G1_PE1_USB_ULPI_DATA_O3		65
#define SIUL2_MSCR_S32_G1_PE1_USB_ULPI_DATA_I3_IN	(899 - 512)

#define SIUL2_MSCR_S32_G1_PL12_USB_ULPI_DATA_O4		188
#define SIUL2_MSCR_S32_G1_PL12_USB_ULPI_DATA_I4_IN	(900 - 512)

#define SIUL2_MSCR_S32_G1_PL13_USB_ULPI_DATA_O5		189
#define SIUL2_MSCR_S32_G1_PL13_USB_ULPI_DATA_I5_IN	(901 - 512)

#define SIUL2_MSCR_S32_G1_PL14_USB_ULPI_DATA_O6		190
#define SIUL2_MSCR_S32_G1_PL14_USB_ULPI_DATA_I6_IN	(902 - 512)

#define SIUL2_MSCR_S32_G1_PH0_USB_ULPI_DATA_O7		112
#define SIUL2_MSCR_S32_G1_PH0_USB_ULPI_DATA_I7_IN	(903 - 512)

#define SIUL2_MSCR_S32_G1_PL8_USB_ULPI_CLK_OUT		184
#define SIUL2_MSCR_S32_G1_PL8_USB_ULPI_CLK_IN		(895 - 512)

#define SIUL2_MSCR_S32_G1_PL9_USB_ULPI_DIR_OUT		185
#define SIUL2_MSCR_S32_G1_PL9_USB_ULPI_DIR_IN		(904 - 512)

#define SIUL2_MSCR_S32_G1_PL10_USB_ULPI_STP		186

#define SIUL2_MSCR_S32_G1_PL11_USB_ULPI_NXT_OUT		187
#define SIUL2_MSCR_S32_G1_PL11_USB_ULPI_NXT_IN		(905 - 512)

/* DSPI Configuration */
/* S32GEN1 */

#define SIUL2_MSCR_S32G_PA_06	6
#define SIUL2_MSCR_S32G_PA_07	7
#define SIUL2_MSCR_S32G_PA_08	8
#define SIUL2_MSCR_S32G_PA_09	9
#define SIUL2_MSCR_S32G_PA_10	10
#define SIUL2_MSCR_S32G_PA_11	11
#define SIUL2_MSCR_S32G_PA_12	12
#define SIUL2_MSCR_S32G_PA_13	13
#define SIUL2_MSCR_S32G_PA_14	14
#define SIUL2_MSCR_S32G_PA_15	15
#define SIUL2_MSCR_S32G_PB_00	16
#define SIUL2_MSCR_S32G_PB_09	25
#define SIUL2_MSCR_S32G_PB_10	26
#define SIUL2_MSCR_S32G_PC_09	41
#define SIUL2_MSCR_S32G_PC_10	42
#define SIUL2_MSCR_S32G_PE_05	68
#define SIUL2_MSCR_S32G_PF_15	95

#define SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx \
	( SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_PUE | \
	 SIUL2_MSCR_S32_G1_PUS)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI0_CS0 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI0_CS1 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_5)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI0_CS2 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI0_SCK	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI0_SOUT	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_1)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI0_SIN	(SIUL2_MSCR_S32_G1_IBE | \
						 SIUL2_MSCR_S32_G1_PUE | \
						 SIUL2_MSCR_S32_G1_PUS)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI1_CS0 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI1_CS3 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI1_SCK	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI1_SOUT	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_2)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI1_SIN	(SIUL2_MSCR_S32_G1_IBE | \
						 SIUL2_MSCR_S32_G1_PUE | \
						 SIUL2_MSCR_S32_G1_PUS)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI4_CS0 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_2)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI4_SCK	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_4)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI4_SOUT	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_4)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI4_SIN	(SIUL2_MSCR_S32_G1_IBE | \
						 SIUL2_MSCR_S32_G1_PUE | \
						 SIUL2_MSCR_S32_G1_PUS)

#define SUIL2_MSCR_S32G_PAD_CTL_SPI5_CS0 \
	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
	 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI5_SCK	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI5_SOUT	( SIUL2_MSCR_S32_G1_OBE | \
						 SIUL2_MSCR_S32_G1_MUX_ID_3)

#define SIUL2_MSCR_S32G_PAD_CTL_SPI5_SIN	(SIUL2_MSCR_S32_G1_IBE | \
						 SIUL2_MSCR_S32_G1_PUE | \
						 SIUL2_MSCR_S32_G1_PUS)

#define SIUL2_IMCR_S32G_PAD_CTL_SPI0_SIN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTL_SPI1_SIN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTL_SPI4_SIN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define SIUL2_IMCR_S32G_PAD_CTL_SPI5_SIN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

#define SIUL2_PA_14_IMCR_S32G_SPI0_SIN		(982 - 512)
#define SIUL2_PF_15_IMCR_S32G_SPI1_SIN		(987 - 512)
#define SIUL2_PF_15_IMCR_S32G_SPI4_SIN		(1002 - 512)
#define SIUL2_PA_10_IMCR_S32G_SPI5_SIN		(1007 - 512)

#define SIUL2_0_GPDI_BASE		(SIUL2_0_BASE_ADDR + 0x00001500)
#define SIUL2_1_GPDI_BASE		(SIUL2_1_BASE_ADDR + 0x00001500)

#define SIUL2_0_GPDO_BASE		(SIUL2_0_BASE_ADDR + 0x00001300)
#define SIUL2_1_GPDO_BASE		(SIUL2_1_BASE_ADDR + 0x00001300)

#define SIUL2_GPDI_BASE			(SIUL2_0_BASE_ADDR + 0x00001500)
#define SIUL2_GPDO_BASE			(SIUL2_0_BASE_ADDR + 0x00001300)

#define SIUL2_0_GPDI_N(i)		(SIUL2_0_GPDI_BASE + 4 * (i))
#define SIUL2_1_GPDI_N(i)		(SIUL2_1_GPDI_BASE + 4 * (i))

#define SIUL2_0_GPDO_N(i)		(SIUL2_0_GPDO_BASE + 4 * (i))
#define SIUL2_1_GPDO_N(i)		(SIUL2_1_GPDO_BASE + 4 * (i))

#define SIUL2_GPDIO_FOR_GPIO(i)		(((i) & (~0x3)) >> 2)
#define SIUL2_GPDIO_PDIO_OFF_FOR_GPIO(i)	(~(i) & (0x3))

#ifdef CONFIG_NXP_S32R45
#define SIUL2_0_MAX_GPIO		SIUL2_0_S32R45_MAX_GPIO
#endif

#if defined(CONFIG_NXP_S32G2XX) || defined(CONFIG_NXP_S32G3XX)
#define SIUL2_0_MAX_GPIO		SIUL2_0_S32G_MAX_GPIO
#endif

#define SIUL2_PDI_N(i) \
	(i < SIUL2_0_MAX_GPIO ? \
	SIUL2_0_GPDI_N(SIUL2_GPDIO_FOR_GPIO(i)) + \
	SIUL2_GPDIO_PDIO_OFF_FOR_GPIO(i) : \
	SIUL2_1_GPDI_N(SIUL2_GPDIO_FOR_GPIO(i)) + \
	SIUL2_GPDIO_PDIO_OFF_FOR_GPIO(i))

#define SIUL2_PDO_N(i) \
	(i < SIUL2_0_MAX_GPIO ? \
	SIUL2_0_GPDO_N(SIUL2_GPDIO_FOR_GPIO(i)) + \
	SIUL2_GPDIO_PDIO_OFF_FOR_GPIO(i) : \
	SIUL2_1_GPDO_N(SIUL2_GPDIO_FOR_GPIO(i)) + \
	SIUL2_GPDIO_PDIO_OFF_FOR_GPIO(i))

#define SIUL2_GPIO_VALUE1	(0x01)

#define SIUL2_MSCR_GPI_G1 \
	(SIUL2_MSCR_S32_G1_MUX_ID_0 | \
	 SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_PUE)

#define SIUL2_MSCR_GPO_G1 \
	(SIUL2_MSCR_S32_G1_MUX_ID_0 | \
	  SIUL2_MSCR_S32_G1_OBE)

#endif /*__ARCH_ARM_MACH_S32G1_SIUL_H__ */
