
APPS_ENDDEVICE_DEMO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001bd94  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001bd94  0001bd94  0002bd94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a10  20000000  0001bd9c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  00030a10  2**0
                  CONTENTS
  4 .bss          00001470  20000a10  0001c7b0  00030a10  2**3
                  ALLOC
  5 .stack        00002000  20001e80  0001dc20  00030a10  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00030a10  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030a38  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008af5c  00000000  00000000  00030ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000d0f4  00000000  00000000  000bba20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00017919  00000000  00000000  000c8b14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001498  00000000  00000000  000e042d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001c18  00000000  00000000  000e18c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003180d  00000000  00000000  000e34dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00033cac  00000000  00000000  00114cea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000ad2c8  00000000  00000000  00148996  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000049c0  00000000  00000000  001f5c60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 3e 00 20 61 37 00 00 5d 37 00 00 5d 37 00 00     .>. a7..]7..]7..
	...
      2c:	5d 37 00 00 00 00 00 00 00 00 00 00 5d 37 00 00     ]7..........]7..
      3c:	5d 37 00 00 5d 37 00 00 5d 37 00 00 d5 11 00 00     ]7..]7..]7......
      4c:	6d 09 00 00 5d 37 00 00 5d 37 00 00 5d 37 00 00     m...]7..]7..]7..
      5c:	5d 37 00 00 8d 1f 00 00 9d 1f 00 00 ad 1f 00 00     ]7..............
      6c:	bd 1f 00 00 cd 1f 00 00 dd 1f 00 00 5d 37 00 00     ............]7..
      7c:	5d 37 00 00 5d 37 00 00 19 33 00 00 29 33 00 00     ]7..]7...3..)3..
      8c:	39 33 00 00 49 33 00 00 59 33 00 00 b9 06 00 00     93..I3..Y3......
      9c:	5d 37 00 00 5d 37 00 00 5d 37 00 00 5d 37 00 00     ]7..]7..]7..]7..
      ac:	5d 37 00 00 00 00 00 00                             ]7......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000a10 	.word	0x20000a10
      d4:	00000000 	.word	0x00000000
      d8:	0001bd9c 	.word	0x0001bd9c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000a14 	.word	0x20000a14
     108:	0001bd9c 	.word	0x0001bd9c
     10c:	0001bd9c 	.word	0x0001bd9c
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00003049 	.word	0x00003049
     140:	0001089d 	.word	0x0001089d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000a2c 	.word	0x20000a2c
     1e4:	20000a30 	.word	0x20000a30
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000a2c 	.word	0x20000a2c
     214:	20000a30 	.word	0x20000a30
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	46c6      	mov	lr, r8
     220:	b500      	push	{lr}
     222:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     224:	ac01      	add	r4, sp, #4
     226:	2501      	movs	r5, #1
     228:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     22a:	2300      	movs	r3, #0
     22c:	4698      	mov	r8, r3
     22e:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     230:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     232:	0021      	movs	r1, r4
     234:	2013      	movs	r0, #19
     236:	4e12      	ldr	r6, [pc, #72]	; (280 <system_board_init+0x64>)
     238:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23a:	4f12      	ldr	r7, [pc, #72]	; (284 <system_board_init+0x68>)
     23c:	2380      	movs	r3, #128	; 0x80
     23e:	031b      	lsls	r3, r3, #12
     240:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     242:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     244:	0021      	movs	r1, r4
     246:	2012      	movs	r0, #18
     248:	47b0      	blx	r6
     24a:	2380      	movs	r3, #128	; 0x80
     24c:	02db      	lsls	r3, r3, #11
     24e:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     250:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     252:	0021      	movs	r1, r4
     254:	200d      	movs	r0, #13
     256:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     258:	2380      	movs	r3, #128	; 0x80
     25a:	019b      	lsls	r3, r3, #6
     25c:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     25e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     260:	0021      	movs	r1, r4
     262:	2009      	movs	r0, #9
     264:	47b0      	blx	r6
     266:	2380      	movs	r3, #128	; 0x80
     268:	009b      	lsls	r3, r3, #2
     26a:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26c:	4643      	mov	r3, r8
     26e:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     270:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     272:	0021      	movs	r1, r4
     274:	201c      	movs	r0, #28
     276:	47b0      	blx	r6
		
}
     278:	b002      	add	sp, #8
     27a:	bc04      	pop	{r2}
     27c:	4690      	mov	r8, r2
     27e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     280:	00000ec9 	.word	0x00000ec9
     284:	40002800 	.word	0x40002800

00000288 <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     288:	2000      	movs	r0, #0
     28a:	4770      	bx	lr

0000028c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     28c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     28e:	2300      	movs	r3, #0
     290:	2200      	movs	r2, #0
     292:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     294:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     296:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     298:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     29a:	2100      	movs	r1, #0
     29c:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     29e:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     2a0:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
     2a2:	2406      	movs	r4, #6
     2a4:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     2a6:	24c0      	movs	r4, #192	; 0xc0
     2a8:	0164      	lsls	r4, r4, #5
     2aa:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     2ac:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     2ae:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     2b0:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     2b2:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     2b4:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     2b6:	242a      	movs	r4, #42	; 0x2a
     2b8:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     2ba:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     2bc:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     2be:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     2c0:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     2c2:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     2c4:	3c06      	subs	r4, #6
     2c6:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     2c8:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     2ca:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     2cc:	7541      	strb	r1, [r0, #21]
}
     2ce:	bd10      	pop	{r4, pc}

000002d0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2d2:	46ce      	mov	lr, r9
     2d4:	b500      	push	{lr}
     2d6:	b098      	sub	sp, #96	; 0x60
     2d8:	0005      	movs	r5, r0
     2da:	000c      	movs	r4, r1
     2dc:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     2de:	0008      	movs	r0, r1
     2e0:	4bb2      	ldr	r3, [pc, #712]	; (5ac <adc_init+0x2dc>)
     2e2:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     2e4:	602c      	str	r4, [r5, #0]

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     2e6:	4ab2      	ldr	r2, [pc, #712]	; (5b0 <adc_init+0x2e0>)
     2e8:	6a13      	ldr	r3, [r2, #32]
     2ea:	2108      	movs	r1, #8
     2ec:	430b      	orrs	r3, r1
     2ee:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2f0:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     2f2:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2f4:	07d2      	lsls	r2, r2, #31
     2f6:	d504      	bpl.n	302 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     2f8:	0018      	movs	r0, r3
     2fa:	b018      	add	sp, #96	; 0x60
     2fc:	bc04      	pop	{r2}
     2fe:	4691      	mov	r9, r2
     300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     302:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     304:	8c13      	ldrh	r3, [r2, #32]
     306:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     308:	2b00      	cmp	r3, #0
     30a:	d1fb      	bne.n	304 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     30c:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     30e:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     310:	0792      	lsls	r2, r2, #30
     312:	d4f1      	bmi.n	2f8 <adc_init+0x28>
	module_inst->reference = config->reference;
     314:	7873      	ldrb	r3, [r6, #1]
     316:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     318:	2b00      	cmp	r3, #0
     31a:	d104      	bne.n	326 <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     31c:	4aa5      	ldr	r2, [pc, #660]	; (5b4 <adc_init+0x2e4>)
     31e:	69d3      	ldr	r3, [r2, #28]
     320:	2104      	movs	r1, #4
     322:	430b      	orrs	r3, r1
     324:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     326:	2300      	movs	r3, #0
     328:	60ab      	str	r3, [r5, #8]
     32a:	60eb      	str	r3, [r5, #12]
     32c:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     32e:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     330:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     332:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     334:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     336:	0080      	lsls	r0, r0, #2
     338:	4b9f      	ldr	r3, [pc, #636]	; (5b8 <adc_init+0x2e8>)
     33a:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     33c:	232a      	movs	r3, #42	; 0x2a
     33e:	5cf3      	ldrb	r3, [r6, r3]
     340:	2b00      	cmp	r3, #0
     342:	d105      	bne.n	350 <adc_init+0x80>
     344:	7b33      	ldrb	r3, [r6, #12]
     346:	2b00      	cmp	r3, #0
     348:	d102      	bne.n	350 <adc_init+0x80>
		module_inst->software_trigger = true;
     34a:	3301      	adds	r3, #1
     34c:	776b      	strb	r3, [r5, #29]
     34e:	e001      	b.n	354 <adc_init+0x84>
		module_inst->software_trigger = false;
     350:	2300      	movs	r3, #0
     352:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
     354:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
     356:	7833      	ldrb	r3, [r6, #0]
     358:	466a      	mov	r2, sp
     35a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
     35c:	4669      	mov	r1, sp
     35e:	201e      	movs	r0, #30
     360:	4b96      	ldr	r3, [pc, #600]	; (5bc <adc_init+0x2ec>)
     362:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
     364:	201e      	movs	r0, #30
     366:	4b96      	ldr	r3, [pc, #600]	; (5c0 <adc_init+0x2f0>)
     368:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
     36a:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
     36c:	2258      	movs	r2, #88	; 0x58
     36e:	4995      	ldr	r1, [pc, #596]	; (5c4 <adc_init+0x2f4>)
     370:	a802      	add	r0, sp, #8
     372:	4b95      	ldr	r3, [pc, #596]	; (5c8 <adc_init+0x2f8>)
     374:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     376:	2c13      	cmp	r4, #19
     378:	d90b      	bls.n	392 <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
     37a:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
     37c:	2258      	movs	r2, #88	; 0x58
     37e:	4991      	ldr	r1, [pc, #580]	; (5c4 <adc_init+0x2f4>)
     380:	a802      	add	r0, sp, #8
     382:	4b91      	ldr	r3, [pc, #580]	; (5c8 <adc_init+0x2f8>)
     384:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     386:	2c13      	cmp	r4, #19
     388:	d911      	bls.n	3ae <adc_init+0xde>
     38a:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
     38c:	4b8e      	ldr	r3, [pc, #568]	; (5c8 <adc_init+0x2f8>)
     38e:	4699      	mov	r9, r3
     390:	e01e      	b.n	3d0 <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     392:	00a4      	lsls	r4, r4, #2
     394:	ab02      	add	r3, sp, #8
     396:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     398:	a901      	add	r1, sp, #4
     39a:	2300      	movs	r3, #0
     39c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     39e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3a2:	3301      	adds	r3, #1
     3a4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3a6:	b2c0      	uxtb	r0, r0
     3a8:	4b88      	ldr	r3, [pc, #544]	; (5cc <adc_init+0x2fc>)
     3aa:	4798      	blx	r3
     3ac:	e7e5      	b.n	37a <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3ae:	00a4      	lsls	r4, r4, #2
     3b0:	ab02      	add	r3, sp, #8
     3b2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3b4:	a901      	add	r1, sp, #4
     3b6:	2300      	movs	r3, #0
     3b8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3ba:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3be:	3301      	adds	r3, #1
     3c0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3c2:	b2c0      	uxtb	r0, r0
     3c4:	4b81      	ldr	r3, [pc, #516]	; (5cc <adc_init+0x2fc>)
     3c6:	4798      	blx	r3
     3c8:	e7df      	b.n	38a <adc_init+0xba>
     3ca:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
     3cc:	2c14      	cmp	r4, #20
     3ce:	d018      	beq.n	402 <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     3d0:	2301      	movs	r3, #1
     3d2:	40a3      	lsls	r3, r4
     3d4:	6932      	ldr	r2, [r6, #16]
     3d6:	421a      	tst	r2, r3
     3d8:	d0f7      	beq.n	3ca <adc_init+0xfa>
	const uint32_t pinmapping[] = {
     3da:	2258      	movs	r2, #88	; 0x58
     3dc:	4979      	ldr	r1, [pc, #484]	; (5c4 <adc_init+0x2f4>)
     3de:	a802      	add	r0, sp, #8
     3e0:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
     3e2:	2c13      	cmp	r4, #19
     3e4:	d8f1      	bhi.n	3ca <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3e6:	00a3      	lsls	r3, r4, #2
     3e8:	aa02      	add	r2, sp, #8
     3ea:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3ec:	a901      	add	r1, sp, #4
     3ee:	2300      	movs	r3, #0
     3f0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3f2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3f4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3f6:	3301      	adds	r3, #1
     3f8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3fa:	b2c0      	uxtb	r0, r0
     3fc:	4b73      	ldr	r3, [pc, #460]	; (5cc <adc_init+0x2fc>)
     3fe:	4798      	blx	r3
     400:	e7e3      	b.n	3ca <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     402:	7b73      	ldrb	r3, [r6, #13]
     404:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
     406:	7bb2      	ldrb	r2, [r6, #14]
     408:	01d2      	lsls	r2, r2, #7
     40a:	4313      	orrs	r3, r2
     40c:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     40e:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
     410:	7d33      	ldrb	r3, [r6, #20]
     412:	01db      	lsls	r3, r3, #7
			| (config->reference);
     414:	7872      	ldrb	r2, [r6, #1]
     416:	4313      	orrs	r3, r2
     418:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     41a:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
     41c:	78f3      	ldrb	r3, [r6, #3]
     41e:	2b34      	cmp	r3, #52	; 0x34
     420:	d900      	bls.n	424 <adc_init+0x154>
     422:	e140      	b.n	6a6 <adc_init+0x3d6>
     424:	009b      	lsls	r3, r3, #2
     426:	4a6a      	ldr	r2, [pc, #424]	; (5d0 <adc_init+0x300>)
     428:	58d3      	ldr	r3, [r2, r3]
     42a:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     42c:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     42e:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
     430:	2102      	movs	r1, #2
     432:	e01a      	b.n	46a <adc_init+0x19a>
		adjres = config->divide_result;
     434:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
     436:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
     438:	2010      	movs	r0, #16
     43a:	e016      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     43c:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     43e:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     440:	2101      	movs	r1, #1
     442:	e012      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     444:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
     446:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     448:	2100      	movs	r1, #0
     44a:	e00e      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     44c:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
     44e:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
     450:	2100      	movs	r1, #0
     452:	e00a      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     454:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
     456:	2020      	movs	r0, #32
	uint8_t adjres = 0;
     458:	2100      	movs	r1, #0
     45a:	e006      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     45c:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
     45e:	2000      	movs	r0, #0
	uint8_t adjres = 0;
     460:	2100      	movs	r1, #0
     462:	e002      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     464:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
     466:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     468:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     46a:	0109      	lsls	r1, r1, #4
     46c:	2370      	movs	r3, #112	; 0x70
     46e:	400b      	ands	r3, r1
     470:	4313      	orrs	r3, r2
     472:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
     474:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     476:	8c13      	ldrh	r3, [r2, #32]
     478:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     47a:	2b00      	cmp	r3, #0
     47c:	d1fb      	bne.n	476 <adc_init+0x1a6>
	if (config->sample_length > 63) {
     47e:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
     480:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
     482:	2a3f      	cmp	r2, #63	; 0x3f
     484:	d900      	bls.n	488 <adc_init+0x1b8>
     486:	e737      	b.n	2f8 <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
     488:	7bf3      	ldrb	r3, [r6, #15]
     48a:	01db      	lsls	r3, r3, #7
     48c:	431a      	orrs	r2, r3
     48e:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
     490:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
     492:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     494:	8c13      	ldrh	r3, [r2, #32]
     496:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     498:	2b00      	cmp	r3, #0
     49a:	d1fb      	bne.n	494 <adc_init+0x1c4>
			config->clock_prescaler;
     49c:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
     49e:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
     4a0:	2324      	movs	r3, #36	; 0x24
     4a2:	5cf3      	ldrb	r3, [r6, r3]
     4a4:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
     4a6:	7b32      	ldrb	r2, [r6, #12]
     4a8:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4aa:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
     4ac:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4ae:	4313      	orrs	r3, r2
     4b0:	7ab2      	ldrb	r2, [r6, #10]
     4b2:	0052      	lsls	r2, r2, #1
     4b4:	4313      	orrs	r3, r2
     4b6:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
     4b8:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     4ba:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     4bc:	8c13      	ldrh	r3, [r2, #32]
     4be:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4c0:	2b00      	cmp	r3, #0
     4c2:	d1fb      	bne.n	4bc <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     4c4:	8b32      	ldrh	r2, [r6, #24]
     4c6:	2a00      	cmp	r2, #0
     4c8:	d020      	beq.n	50c <adc_init+0x23c>
		switch (resolution) {
     4ca:	2810      	cmp	r0, #16
     4cc:	d100      	bne.n	4d0 <adc_init+0x200>
     4ce:	e0c9      	b.n	664 <adc_init+0x394>
     4d0:	d800      	bhi.n	4d4 <adc_init+0x204>
     4d2:	e083      	b.n	5dc <adc_init+0x30c>
     4d4:	2820      	cmp	r0, #32
     4d6:	d100      	bne.n	4da <adc_init+0x20a>
     4d8:	e0a3      	b.n	622 <adc_init+0x352>
     4da:	2830      	cmp	r0, #48	; 0x30
     4dc:	d116      	bne.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     4de:	7af3      	ldrb	r3, [r6, #11]
     4e0:	2b00      	cmp	r3, #0
     4e2:	d00a      	beq.n	4fa <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
     4e4:	69f1      	ldr	r1, [r6, #28]
     4e6:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4e8:	2317      	movs	r3, #23
			if (config->differential_mode &&
     4ea:	29ff      	cmp	r1, #255	; 0xff
     4ec:	d900      	bls.n	4f0 <adc_init+0x220>
     4ee:	e703      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
     4f0:	6a31      	ldr	r1, [r6, #32]
     4f2:	3180      	adds	r1, #128	; 0x80
     4f4:	29ff      	cmp	r1, #255	; 0xff
     4f6:	d900      	bls.n	4fa <adc_init+0x22a>
     4f8:	e6fe      	b.n	2f8 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
     4fa:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
     4fc:	69f1      	ldr	r1, [r6, #28]
     4fe:	29ff      	cmp	r1, #255	; 0xff
     500:	dd00      	ble.n	504 <adc_init+0x234>
     502:	e6f9      	b.n	2f8 <adc_init+0x28>
     504:	6a31      	ldr	r1, [r6, #32]
     506:	29ff      	cmp	r1, #255	; 0xff
     508:	dd00      	ble.n	50c <adc_init+0x23c>
     50a:	e6f5      	b.n	2f8 <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
     50c:	897b      	ldrh	r3, [r7, #10]
     50e:	431a      	orrs	r2, r3
     510:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     512:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     514:	8c13      	ldrh	r3, [r2, #32]
     516:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     518:	2b00      	cmp	r3, #0
     51a:	d1fb      	bne.n	514 <adc_init+0x244>
	adc_module->WINLT.reg =
     51c:	8bb3      	ldrh	r3, [r6, #28]
     51e:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
     520:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     522:	8c13      	ldrh	r3, [r2, #32]
     524:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     526:	2b00      	cmp	r3, #0
     528:	d1fb      	bne.n	522 <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     52a:	8c33      	ldrh	r3, [r6, #32]
     52c:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
     52e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     530:	8c13      	ldrh	r3, [r2, #32]
     532:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     534:	2b00      	cmp	r3, #0
     536:	d1fb      	bne.n	530 <adc_init+0x260>
			config->positive_input;
     538:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
     53a:	88f2      	ldrh	r2, [r6, #6]
     53c:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     53e:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
     540:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     542:	8c13      	ldrh	r3, [r2, #32]
     544:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     546:	2b00      	cmp	r3, #0
     548:	d1fb      	bne.n	542 <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
     54a:	332a      	adds	r3, #42	; 0x2a
     54c:	5cf3      	ldrb	r3, [r6, r3]
     54e:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
     550:	2307      	movs	r3, #7
     552:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
     554:	331d      	adds	r3, #29
     556:	5cf3      	ldrb	r3, [r6, r3]
     558:	2b00      	cmp	r3, #0
     55a:	d01b      	beq.n	594 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     55c:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
     55e:	491d      	ldr	r1, [pc, #116]	; (5d4 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
     560:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     562:	428a      	cmp	r2, r1
     564:	d900      	bls.n	568 <adc_init+0x298>
     566:	e6c7      	b.n	2f8 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     568:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
     56a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     56c:	8c13      	ldrh	r3, [r2, #32]
     56e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     570:	2b00      	cmp	r3, #0
     572:	d1fb      	bne.n	56c <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
     574:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     576:	2380      	movs	r3, #128	; 0x80
     578:	011b      	lsls	r3, r3, #4
     57a:	18ca      	adds	r2, r1, r3
     57c:	4815      	ldr	r0, [pc, #84]	; (5d4 <adc_init+0x304>)
     57e:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
     580:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
     582:	4282      	cmp	r2, r0
     584:	d900      	bls.n	588 <adc_init+0x2b8>
     586:	e6b7      	b.n	2f8 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     588:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
     58a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     58c:	8c13      	ldrh	r3, [r2, #32]
     58e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     590:	2b00      	cmp	r3, #0
     592:	d1fb      	bne.n	58c <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
     594:	4b10      	ldr	r3, [pc, #64]	; (5d8 <adc_init+0x308>)
     596:	681b      	ldr	r3, [r3, #0]
     598:	021a      	lsls	r2, r3, #8
     59a:	21e0      	movs	r1, #224	; 0xe0
     59c:	00c9      	lsls	r1, r1, #3
     59e:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
     5a0:	069b      	lsls	r3, r3, #26
     5a2:	0f5b      	lsrs	r3, r3, #29
			) |
     5a4:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     5a6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
     5a8:	2300      	movs	r3, #0
     5aa:	e6a5      	b.n	2f8 <adc_init+0x28>
     5ac:	00000289 	.word	0x00000289
     5b0:	40000400 	.word	0x40000400
     5b4:	40001400 	.word	0x40001400
     5b8:	200010e4 	.word	0x200010e4
     5bc:	00003125 	.word	0x00003125
     5c0:	000030b5 	.word	0x000030b5
     5c4:	0001a224 	.word	0x0001a224
     5c8:	00013a4d 	.word	0x00013a4d
     5cc:	00003221 	.word	0x00003221
     5d0:	0001a150 	.word	0x0001a150
     5d4:	00000fff 	.word	0x00000fff
     5d8:	00806020 	.word	0x00806020
		switch (resolution) {
     5dc:	2800      	cmp	r0, #0
     5de:	d195      	bne.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     5e0:	7af3      	ldrb	r3, [r6, #11]
     5e2:	2b00      	cmp	r3, #0
     5e4:	d012      	beq.n	60c <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
     5e6:	69f3      	ldr	r3, [r6, #28]
     5e8:	2080      	movs	r0, #128	; 0x80
     5ea:	0100      	lsls	r0, r0, #4
     5ec:	4684      	mov	ip, r0
     5ee:	4463      	add	r3, ip
     5f0:	0019      	movs	r1, r3
			if (config->differential_mode &&
     5f2:	482e      	ldr	r0, [pc, #184]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     5f4:	2317      	movs	r3, #23
			if (config->differential_mode &&
     5f6:	4281      	cmp	r1, r0
     5f8:	d900      	bls.n	5fc <adc_init+0x32c>
     5fa:	e67d      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
     5fc:	6a33      	ldr	r3, [r6, #32]
     5fe:	4463      	add	r3, ip
     600:	0019      	movs	r1, r3
     602:	482a      	ldr	r0, [pc, #168]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     604:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
     606:	4281      	cmp	r1, r0
     608:	d900      	bls.n	60c <adc_init+0x33c>
     60a:	e675      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
     60c:	4927      	ldr	r1, [pc, #156]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     60e:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
     610:	69f0      	ldr	r0, [r6, #28]
     612:	4288      	cmp	r0, r1
     614:	dd00      	ble.n	618 <adc_init+0x348>
     616:	e66f      	b.n	2f8 <adc_init+0x28>
     618:	6a30      	ldr	r0, [r6, #32]
     61a:	4288      	cmp	r0, r1
     61c:	dd00      	ble.n	620 <adc_init+0x350>
     61e:	e66b      	b.n	2f8 <adc_init+0x28>
     620:	e774      	b.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     622:	7af3      	ldrb	r3, [r6, #11]
     624:	2b00      	cmp	r3, #0
     626:	d012      	beq.n	64e <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
     628:	69f3      	ldr	r3, [r6, #28]
     62a:	2080      	movs	r0, #128	; 0x80
     62c:	0080      	lsls	r0, r0, #2
     62e:	4684      	mov	ip, r0
     630:	4463      	add	r3, ip
     632:	0019      	movs	r1, r3
			if (config->differential_mode &&
     634:	481e      	ldr	r0, [pc, #120]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     636:	2317      	movs	r3, #23
			if (config->differential_mode &&
     638:	4281      	cmp	r1, r0
     63a:	d900      	bls.n	63e <adc_init+0x36e>
     63c:	e65c      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
     63e:	6a33      	ldr	r3, [r6, #32]
     640:	4463      	add	r3, ip
     642:	0019      	movs	r1, r3
     644:	481a      	ldr	r0, [pc, #104]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     646:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
     648:	4281      	cmp	r1, r0
     64a:	d900      	bls.n	64e <adc_init+0x37e>
     64c:	e654      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
     64e:	4918      	ldr	r1, [pc, #96]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     650:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
     652:	69f0      	ldr	r0, [r6, #28]
     654:	4288      	cmp	r0, r1
     656:	dd00      	ble.n	65a <adc_init+0x38a>
     658:	e64e      	b.n	2f8 <adc_init+0x28>
     65a:	6a30      	ldr	r0, [r6, #32]
     65c:	4288      	cmp	r0, r1
     65e:	dd00      	ble.n	662 <adc_init+0x392>
     660:	e64a      	b.n	2f8 <adc_init+0x28>
     662:	e753      	b.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     664:	7af3      	ldrb	r3, [r6, #11]
     666:	2b00      	cmp	r3, #0
     668:	d012      	beq.n	690 <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
     66a:	69f3      	ldr	r3, [r6, #28]
     66c:	2080      	movs	r0, #128	; 0x80
     66e:	0200      	lsls	r0, r0, #8
     670:	4684      	mov	ip, r0
     672:	4463      	add	r3, ip
     674:	0019      	movs	r1, r3
			if (config->differential_mode &&
     676:	480f      	ldr	r0, [pc, #60]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     678:	2317      	movs	r3, #23
			if (config->differential_mode &&
     67a:	4281      	cmp	r1, r0
     67c:	d900      	bls.n	680 <adc_init+0x3b0>
     67e:	e63b      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
     680:	6a33      	ldr	r3, [r6, #32]
     682:	4463      	add	r3, ip
     684:	0019      	movs	r1, r3
     686:	480b      	ldr	r0, [pc, #44]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     688:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
     68a:	4281      	cmp	r1, r0
     68c:	d900      	bls.n	690 <adc_init+0x3c0>
     68e:	e633      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
     690:	4908      	ldr	r1, [pc, #32]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     692:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
     694:	69f0      	ldr	r0, [r6, #28]
     696:	4288      	cmp	r0, r1
     698:	dd00      	ble.n	69c <adc_init+0x3cc>
     69a:	e62d      	b.n	2f8 <adc_init+0x28>
     69c:	6a30      	ldr	r0, [r6, #32]
     69e:	4288      	cmp	r0, r1
     6a0:	dd00      	ble.n	6a4 <adc_init+0x3d4>
     6a2:	e629      	b.n	2f8 <adc_init+0x28>
     6a4:	e732      	b.n	50c <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
     6a6:	2317      	movs	r3, #23
     6a8:	e626      	b.n	2f8 <adc_init+0x28>
     6aa:	46c0      	nop			; (mov r8, r8)
     6ac:	00000fff 	.word	0x00000fff
     6b0:	000003ff 	.word	0x000003ff
     6b4:	0000ffff 	.word	0x0000ffff

000006b8 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     6b8:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     6ba:	4b2f      	ldr	r3, [pc, #188]	; (778 <ADC_Handler+0xc0>)
     6bc:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     6be:	6823      	ldr	r3, [r4, #0]
     6c0:	799a      	ldrb	r2, [r3, #6]
     6c2:	795d      	ldrb	r5, [r3, #5]
     6c4:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     6c6:	07ea      	lsls	r2, r5, #31
     6c8:	d52a      	bpl.n	720 <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     6ca:	2201      	movs	r2, #1
     6cc:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
     6ce:	6962      	ldr	r2, [r4, #20]
     6d0:	1c93      	adds	r3, r2, #2
     6d2:	6163      	str	r3, [r4, #20]
     6d4:	6823      	ldr	r3, [r4, #0]
     6d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     6d8:	b29b      	uxth	r3, r3
     6da:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
     6dc:	8b23      	ldrh	r3, [r4, #24]
     6de:	3b01      	subs	r3, #1
     6e0:	b29b      	uxth	r3, r3
     6e2:	8323      	strh	r3, [r4, #24]
     6e4:	2b00      	cmp	r3, #0
     6e6:	d015      	beq.n	714 <ADC_Handler+0x5c>
			if (module->software_trigger == true
     6e8:	7f63      	ldrb	r3, [r4, #29]
     6ea:	2b00      	cmp	r3, #0
     6ec:	d018      	beq.n	720 <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     6ee:	6822      	ldr	r2, [r4, #0]
     6f0:	79d3      	ldrb	r3, [r2, #7]
     6f2:	b25b      	sxtb	r3, r3
     6f4:	2b00      	cmp	r3, #0
     6f6:	db13      	blt.n	720 <ADC_Handler+0x68>
     6f8:	8c13      	ldrh	r3, [r2, #32]
     6fa:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     6fc:	2b00      	cmp	r3, #0
     6fe:	d1fb      	bne.n	6f8 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     700:	7e13      	ldrb	r3, [r2, #24]
     702:	2102      	movs	r1, #2
     704:	430b      	orrs	r3, r1
     706:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     708:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     70a:	8c13      	ldrh	r3, [r2, #32]
     70c:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     70e:	2b00      	cmp	r3, #0
     710:	d1fb      	bne.n	70a <ADC_Handler+0x52>
     712:	e005      	b.n	720 <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     714:	2301      	movs	r3, #1
     716:	6822      	ldr	r2, [r4, #0]
     718:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
     71a:	7f23      	ldrb	r3, [r4, #28]
     71c:	2b05      	cmp	r3, #5
     71e:	d016      	beq.n	74e <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
     720:	076b      	lsls	r3, r5, #29
     722:	d508      	bpl.n	736 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     724:	2304      	movs	r3, #4
     726:	6822      	ldr	r2, [r4, #0]
     728:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     72a:	7ee3      	ldrb	r3, [r4, #27]
     72c:	079b      	lsls	r3, r3, #30
     72e:	d502      	bpl.n	736 <ADC_Handler+0x7e>
     730:	7ea3      	ldrb	r3, [r4, #26]
     732:	079b      	lsls	r3, r3, #30
     734:	d417      	bmi.n	766 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     736:	07ab      	lsls	r3, r5, #30
     738:	d508      	bpl.n	74c <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     73a:	2302      	movs	r3, #2
     73c:	6822      	ldr	r2, [r4, #0]
     73e:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     740:	7ee3      	ldrb	r3, [r4, #27]
     742:	075b      	lsls	r3, r3, #29
     744:	d502      	bpl.n	74c <ADC_Handler+0x94>
     746:	7ea3      	ldrb	r3, [r4, #26]
     748:	075b      	lsls	r3, r3, #29
     74a:	d410      	bmi.n	76e <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     74c:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
     74e:	2300      	movs	r3, #0
     750:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
     752:	7ee3      	ldrb	r3, [r4, #27]
     754:	07db      	lsls	r3, r3, #31
     756:	d5e3      	bpl.n	720 <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     758:	7ea3      	ldrb	r3, [r4, #26]
     75a:	07db      	lsls	r3, r3, #31
     75c:	d5e0      	bpl.n	720 <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     75e:	0020      	movs	r0, r4
     760:	68a3      	ldr	r3, [r4, #8]
     762:	4798      	blx	r3
     764:	e7dc      	b.n	720 <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     766:	0020      	movs	r0, r4
     768:	68e3      	ldr	r3, [r4, #12]
     76a:	4798      	blx	r3
     76c:	e7e3      	b.n	736 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     76e:	6923      	ldr	r3, [r4, #16]
     770:	0020      	movs	r0, r4
     772:	4798      	blx	r3
}
     774:	e7ea      	b.n	74c <ADC_Handler+0x94>
     776:	46c0      	nop			; (mov r8, r8)
     778:	200010e4 	.word	0x200010e4

0000077c <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
     77c:	2301      	movs	r3, #1
     77e:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
     780:	2300      	movs	r3, #0
     782:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
     784:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
     786:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
     788:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
     78a:	220f      	movs	r2, #15
     78c:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
     78e:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
     790:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
     792:	7203      	strb	r3, [r0, #8]
}
     794:	4770      	bx	lr

00000796 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
     796:	6802      	ldr	r2, [r0, #0]
     798:	6813      	ldr	r3, [r2, #0]
     79a:	2102      	movs	r1, #2
     79c:	430b      	orrs	r3, r1
     79e:	6013      	str	r3, [r2, #0]

}
     7a0:	4770      	bx	lr

000007a2 <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
     7a2:	2303      	movs	r3, #3
     7a4:	6802      	ldr	r2, [r0, #0]
     7a6:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
     7a8:	6802      	ldr	r2, [r0, #0]
     7aa:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
     7ac:	6802      	ldr	r2, [r0, #0]
     7ae:	6813      	ldr	r3, [r2, #0]
     7b0:	2102      	movs	r1, #2
     7b2:	438b      	bics	r3, r1
     7b4:	6013      	str	r3, [r2, #0]
}
     7b6:	4770      	bx	lr

000007b8 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
     7b8:	b570      	push	{r4, r5, r6, lr}
     7ba:	0004      	movs	r4, r0
     7bc:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
     7be:	78d3      	ldrb	r3, [r2, #3]
     7c0:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
     7c2:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
     7c4:	7853      	ldrb	r3, [r2, #1]
     7c6:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
     7c8:	7913      	ldrb	r3, [r2, #4]
     7ca:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
     7cc:	7813      	ldrb	r3, [r2, #0]
     7ce:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
     7d0:	7891      	ldrb	r1, [r2, #2]
     7d2:	02c9      	lsls	r1, r1, #11
     7d4:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
     7d6:	7851      	ldrb	r1, [r2, #1]
     7d8:	0209      	lsls	r1, r1, #8
     7da:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
     7dc:	78d1      	ldrb	r1, [r2, #3]
     7de:	0089      	lsls	r1, r1, #2
     7e0:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
     7e2:	7911      	ldrb	r1, [r2, #4]
     7e4:	0149      	lsls	r1, r1, #5
     7e6:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
     7e8:	7991      	ldrb	r1, [r2, #6]
     7ea:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
     7ec:	79d0      	ldrb	r0, [r2, #7]
     7ee:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
     7f0:	4301      	orrs	r1, r0
     7f2:	7a10      	ldrb	r0, [r2, #8]
     7f4:	0300      	lsls	r0, r0, #12
     7f6:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
     7f8:	7952      	ldrb	r2, [r2, #5]
     7fa:	0412      	lsls	r2, r2, #16
     7fc:	20f0      	movs	r0, #240	; 0xf0
     7fe:	0300      	lsls	r0, r0, #12
     800:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
     802:	430a      	orrs	r2, r1
     804:	4313      	orrs	r3, r2
     806:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
     808:	682b      	ldr	r3, [r5, #0]
     80a:	079b      	lsls	r3, r3, #30
     80c:	d401      	bmi.n	812 <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
     80e:	602e      	str	r6, [r5, #0]
	}
}
     810:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
     812:	0020      	movs	r0, r4
     814:	4b03      	ldr	r3, [pc, #12]	; (824 <aes_set_config+0x6c>)
     816:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
     818:	602e      	str	r6, [r5, #0]
		aes_enable(module);
     81a:	0020      	movs	r0, r4
     81c:	4b02      	ldr	r3, [pc, #8]	; (828 <aes_set_config+0x70>)
     81e:	4798      	blx	r3
     820:	e7f6      	b.n	810 <aes_set_config+0x58>
     822:	46c0      	nop			; (mov r8, r8)
     824:	000007a3 	.word	0x000007a3
     828:	00000797 	.word	0x00000797

0000082c <aes_init>:
{
     82c:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
     82e:	4c05      	ldr	r4, [pc, #20]	; (844 <aes_init+0x18>)
     830:	69e5      	ldr	r5, [r4, #28]
     832:	2380      	movs	r3, #128	; 0x80
     834:	019b      	lsls	r3, r3, #6
     836:	432b      	orrs	r3, r5
     838:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
     83a:	2301      	movs	r3, #1
     83c:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
     83e:	4b02      	ldr	r3, [pc, #8]	; (848 <aes_init+0x1c>)
     840:	4798      	blx	r3
}
     842:	bd70      	pop	{r4, r5, r6, pc}
     844:	40000400 	.word	0x40000400
     848:	000007b9 	.word	0x000007b9

0000084c <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
     84c:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
     84e:	7943      	ldrb	r3, [r0, #5]
     850:	2b01      	cmp	r3, #1
     852:	d005      	beq.n	860 <aes_write_key+0x14>
     854:	2b00      	cmp	r3, #0
     856:	d010      	beq.n	87a <aes_write_key+0x2e>
     858:	2b02      	cmp	r3, #2
     85a:	d10d      	bne.n	878 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
     85c:	2508      	movs	r5, #8
     85e:	e000      	b.n	862 <aes_write_key+0x16>
		key_length = 6;
     860:	2506      	movs	r5, #6
{
     862:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
     864:	c910      	ldmia	r1!, {r4}
     866:	1c9a      	adds	r2, r3, #2
     868:	0092      	lsls	r2, r2, #2
     86a:	6806      	ldr	r6, [r0, #0]
     86c:	46b4      	mov	ip, r6
     86e:	4462      	add	r2, ip
     870:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
     872:	3301      	adds	r3, #1
     874:	42ab      	cmp	r3, r5
     876:	d3f5      	bcc.n	864 <aes_write_key+0x18>
		key++;
	}
}
     878:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
     87a:	2504      	movs	r5, #4
     87c:	e7f1      	b.n	862 <aes_write_key+0x16>
	...

00000880 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
     880:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     882:	2300      	movs	r3, #0
     884:	6802      	ldr	r2, [r0, #0]
     886:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     888:	4b0f      	ldr	r3, [pc, #60]	; (8c8 <aes_write_input_data+0x48>)
     88a:	6842      	ldr	r2, [r0, #4]
     88c:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     88e:	4a0f      	ldr	r2, [pc, #60]	; (8cc <aes_write_input_data+0x4c>)
     890:	4293      	cmp	r3, r2
     892:	d00a      	beq.n	8aa <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     894:	7903      	ldrb	r3, [r0, #4]
     896:	2b03      	cmp	r3, #3
     898:	d00e      	beq.n	8b8 <aes_write_input_data+0x38>
     89a:	000c      	movs	r4, r1
     89c:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
     89e:	6803      	ldr	r3, [r0, #0]
     8a0:	c904      	ldmia	r1!, {r2}
     8a2:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
     8a4:	428c      	cmp	r4, r1
     8a6:	d1fa      	bne.n	89e <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
     8a8:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
     8aa:	6803      	ldr	r3, [r0, #0]
     8ac:	680a      	ldr	r2, [r1, #0]
     8ae:	639a      	str	r2, [r3, #56]	; 0x38
     8b0:	6803      	ldr	r3, [r0, #0]
     8b2:	684a      	ldr	r2, [r1, #4]
     8b4:	639a      	str	r2, [r3, #56]	; 0x38
     8b6:	e7f7      	b.n	8a8 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     8b8:	7983      	ldrb	r3, [r0, #6]
     8ba:	3b02      	subs	r3, #2
     8bc:	2b01      	cmp	r3, #1
     8be:	d8ec      	bhi.n	89a <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
     8c0:	6803      	ldr	r3, [r0, #0]
     8c2:	680a      	ldr	r2, [r1, #0]
     8c4:	639a      	str	r2, [r3, #56]	; 0x38
     8c6:	e7ef      	b.n	8a8 <aes_write_input_data+0x28>
     8c8:	00ff00ff 	.word	0x00ff00ff
     8cc:	00010003 	.word	0x00010003

000008d0 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     8d0:	2300      	movs	r3, #0
     8d2:	6802      	ldr	r2, [r0, #0]
     8d4:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     8d6:	4b10      	ldr	r3, [pc, #64]	; (918 <aes_read_output_data+0x48>)
     8d8:	6842      	ldr	r2, [r0, #4]
     8da:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     8dc:	4a0f      	ldr	r2, [pc, #60]	; (91c <aes_read_output_data+0x4c>)
     8de:	4293      	cmp	r3, r2
     8e0:	d00a      	beq.n	8f8 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     8e2:	7903      	ldrb	r3, [r0, #4]
     8e4:	2b03      	cmp	r3, #3
     8e6:	d00e      	beq.n	906 <aes_read_output_data+0x36>
     8e8:	000a      	movs	r2, r1
     8ea:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
     8ec:	6803      	ldr	r3, [r0, #0]
     8ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8f0:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
     8f2:	428a      	cmp	r2, r1
     8f4:	d1fa      	bne.n	8ec <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
     8f6:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
     8f8:	6803      	ldr	r3, [r0, #0]
     8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8fc:	600b      	str	r3, [r1, #0]
     8fe:	6803      	ldr	r3, [r0, #0]
     900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     902:	604b      	str	r3, [r1, #4]
     904:	e7f7      	b.n	8f6 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     906:	7983      	ldrb	r3, [r0, #6]
     908:	3b02      	subs	r3, #2
     90a:	2b01      	cmp	r3, #1
     90c:	d8ec      	bhi.n	8e8 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
     90e:	6803      	ldr	r3, [r0, #0]
     910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     912:	600b      	str	r3, [r1, #0]
     914:	e7ef      	b.n	8f6 <aes_read_output_data+0x26>
     916:	46c0      	nop			; (mov r8, r8)
     918:	00ff00ff 	.word	0x00ff00ff
     91c:	00010003 	.word	0x00010003

00000920 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     920:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     922:	2a00      	cmp	r2, #0
     924:	d001      	beq.n	92a <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     926:	0018      	movs	r0, r3
     928:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     92a:	008b      	lsls	r3, r1, #2
     92c:	4a06      	ldr	r2, [pc, #24]	; (948 <extint_register_callback+0x28>)
     92e:	589b      	ldr	r3, [r3, r2]
     930:	2b00      	cmp	r3, #0
     932:	d003      	beq.n	93c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     934:	4283      	cmp	r3, r0
     936:	d005      	beq.n	944 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     938:	231d      	movs	r3, #29
     93a:	e7f4      	b.n	926 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     93c:	0089      	lsls	r1, r1, #2
     93e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     940:	2300      	movs	r3, #0
     942:	e7f0      	b.n	926 <extint_register_callback+0x6>
		return STATUS_OK;
     944:	2300      	movs	r3, #0
     946:	e7ee      	b.n	926 <extint_register_callback+0x6>
     948:	200010ec 	.word	0x200010ec

0000094c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     94c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     94e:	2900      	cmp	r1, #0
     950:	d001      	beq.n	956 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     952:	0018      	movs	r0, r3
     954:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     956:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     958:	281f      	cmp	r0, #31
     95a:	d800      	bhi.n	95e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     95c:	4a02      	ldr	r2, [pc, #8]	; (968 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     95e:	2301      	movs	r3, #1
     960:	4083      	lsls	r3, r0
     962:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
     964:	2300      	movs	r3, #0
     966:	e7f4      	b.n	952 <extint_chan_enable_callback+0x6>
     968:	40002400 	.word	0x40002400

0000096c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     96c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     96e:	2200      	movs	r2, #0
     970:	4b10      	ldr	r3, [pc, #64]	; (9b4 <EIC_Handler+0x48>)
     972:	701a      	strb	r2, [r3, #0]
     974:	2300      	movs	r3, #0
     976:	4910      	ldr	r1, [pc, #64]	; (9b8 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     978:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     97a:	4e10      	ldr	r6, [pc, #64]	; (9bc <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     97c:	4c0d      	ldr	r4, [pc, #52]	; (9b4 <EIC_Handler+0x48>)
     97e:	e00a      	b.n	996 <EIC_Handler+0x2a>
		return eics[eic_index];
     980:	490d      	ldr	r1, [pc, #52]	; (9b8 <EIC_Handler+0x4c>)
     982:	e008      	b.n	996 <EIC_Handler+0x2a>
     984:	7823      	ldrb	r3, [r4, #0]
     986:	3301      	adds	r3, #1
     988:	b2db      	uxtb	r3, r3
     98a:	7023      	strb	r3, [r4, #0]
     98c:	2b0f      	cmp	r3, #15
     98e:	d810      	bhi.n	9b2 <EIC_Handler+0x46>
		return NULL;
     990:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     992:	2b1f      	cmp	r3, #31
     994:	d9f4      	bls.n	980 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     996:	0028      	movs	r0, r5
     998:	4018      	ands	r0, r3
     99a:	2201      	movs	r2, #1
     99c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     99e:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     9a0:	4210      	tst	r0, r2
     9a2:	d0ef      	beq.n	984 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     9a4:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     9a6:	009b      	lsls	r3, r3, #2
     9a8:	599b      	ldr	r3, [r3, r6]
     9aa:	2b00      	cmp	r3, #0
     9ac:	d0ea      	beq.n	984 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     9ae:	4798      	blx	r3
     9b0:	e7e8      	b.n	984 <EIC_Handler+0x18>
			}
		}
	}
}
     9b2:	bd70      	pop	{r4, r5, r6, pc}
     9b4:	200010e8 	.word	0x200010e8
     9b8:	40002400 	.word	0x40002400
     9bc:	200010ec 	.word	0x200010ec

000009c0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     9c0:	4a06      	ldr	r2, [pc, #24]	; (9dc <_extint_enable+0x1c>)
     9c2:	7813      	ldrb	r3, [r2, #0]
     9c4:	2102      	movs	r1, #2
     9c6:	430b      	orrs	r3, r1
     9c8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ca:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9cc:	6853      	ldr	r3, [r2, #4]
     9ce:	4219      	tst	r1, r3
     9d0:	d1fc      	bne.n	9cc <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9d2:	6853      	ldr	r3, [r2, #4]
     9d4:	4218      	tst	r0, r3
     9d6:	d1f9      	bne.n	9cc <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9d8:	4770      	bx	lr
     9da:	46c0      	nop			; (mov r8, r8)
     9dc:	40002400 	.word	0x40002400

000009e0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     9e0:	4a06      	ldr	r2, [pc, #24]	; (9fc <_extint_disable+0x1c>)
     9e2:	7813      	ldrb	r3, [r2, #0]
     9e4:	2102      	movs	r1, #2
     9e6:	438b      	bics	r3, r1
     9e8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ea:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9ec:	6853      	ldr	r3, [r2, #4]
     9ee:	4219      	tst	r1, r3
     9f0:	d1fc      	bne.n	9ec <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9f2:	6853      	ldr	r3, [r2, #4]
     9f4:	4218      	tst	r0, r3
     9f6:	d1f9      	bne.n	9ec <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9f8:	4770      	bx	lr
     9fa:	46c0      	nop			; (mov r8, r8)
     9fc:	40002400 	.word	0x40002400

00000a00 <_system_extint_init>:
{
     a00:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
     a02:	4a12      	ldr	r2, [pc, #72]	; (a4c <_system_extint_init+0x4c>)
     a04:	6951      	ldr	r1, [r2, #20]
     a06:	2380      	movs	r3, #128	; 0x80
     a08:	009b      	lsls	r3, r3, #2
     a0a:	430b      	orrs	r3, r1
     a0c:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     a0e:	4a10      	ldr	r2, [pc, #64]	; (a50 <_system_extint_init+0x50>)
     a10:	7813      	ldrb	r3, [r2, #0]
     a12:	2101      	movs	r1, #1
     a14:	430b      	orrs	r3, r1
     a16:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a18:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a1a:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a1c:	6853      	ldr	r3, [r2, #4]
     a1e:	4219      	tst	r1, r3
     a20:	d1fc      	bne.n	a1c <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a22:	6853      	ldr	r3, [r2, #4]
     a24:	4218      	tst	r0, r3
     a26:	d1f9      	bne.n	a1c <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
     a28:	4a09      	ldr	r2, [pc, #36]	; (a50 <_system_extint_init+0x50>)
     a2a:	7813      	ldrb	r3, [r2, #0]
     a2c:	2110      	movs	r1, #16
     a2e:	430b      	orrs	r3, r1
     a30:	7013      	strb	r3, [r2, #0]
     a32:	4b08      	ldr	r3, [pc, #32]	; (a54 <_system_extint_init+0x54>)
     a34:	0019      	movs	r1, r3
     a36:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     a38:	2200      	movs	r2, #0
     a3a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     a3c:	428b      	cmp	r3, r1
     a3e:	d1fc      	bne.n	a3a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     a40:	2208      	movs	r2, #8
     a42:	4b05      	ldr	r3, [pc, #20]	; (a58 <_system_extint_init+0x58>)
     a44:	601a      	str	r2, [r3, #0]
	_extint_enable();
     a46:	4b05      	ldr	r3, [pc, #20]	; (a5c <_system_extint_init+0x5c>)
     a48:	4798      	blx	r3
}
     a4a:	bd10      	pop	{r4, pc}
     a4c:	40000400 	.word	0x40000400
     a50:	40002400 	.word	0x40002400
     a54:	200010ec 	.word	0x200010ec
     a58:	e000e100 	.word	0xe000e100
     a5c:	000009c1 	.word	0x000009c1

00000a60 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     a60:	2300      	movs	r3, #0
     a62:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     a64:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     a66:	2201      	movs	r2, #1
     a68:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
     a6a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     a6c:	3201      	adds	r2, #1
     a6e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
     a70:	7243      	strb	r3, [r0, #9]
}
     a72:	4770      	bx	lr

00000a74 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     a74:	b5f0      	push	{r4, r5, r6, r7, lr}
     a76:	b083      	sub	sp, #12
     a78:	0005      	movs	r5, r0
     a7a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
     a7c:	4b1c      	ldr	r3, [pc, #112]	; (af0 <extint_chan_set_config+0x7c>)
     a7e:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a80:	a901      	add	r1, sp, #4
     a82:	2300      	movs	r3, #0
     a84:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     a86:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     a88:	7923      	ldrb	r3, [r4, #4]
     a8a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     a8c:	7a23      	ldrb	r3, [r4, #8]
     a8e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     a90:	7820      	ldrb	r0, [r4, #0]
     a92:	4b18      	ldr	r3, [pc, #96]	; (af4 <extint_chan_set_config+0x80>)
     a94:	4798      	blx	r3
		return NULL;
     a96:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     a98:	2d1f      	cmp	r5, #31
     a9a:	d800      	bhi.n	a9e <extint_chan_set_config+0x2a>
		return eics[eic_index];
     a9c:	4916      	ldr	r1, [pc, #88]	; (af8 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     a9e:	2207      	movs	r2, #7
     aa0:	402a      	ands	r2, r5
     aa2:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     aa4:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     aa6:	7aa3      	ldrb	r3, [r4, #10]
     aa8:	2b00      	cmp	r3, #0
     aaa:	d001      	beq.n	ab0 <extint_chan_set_config+0x3c>
     aac:	2308      	movs	r3, #8
     aae:	431f      	orrs	r7, r3
     ab0:	08eb      	lsrs	r3, r5, #3
     ab2:	009b      	lsls	r3, r3, #2
     ab4:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     ab6:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ab8:	260f      	movs	r6, #15
     aba:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     abc:	43b0      	bics	r0, r6
			(new_config << config_pos);
     abe:	4097      	lsls	r7, r2
     ac0:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ac2:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     ac4:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
     ac6:	7a63      	ldrb	r3, [r4, #9]
     ac8:	2b00      	cmp	r3, #0
     aca:	d10b      	bne.n	ae4 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
     acc:	698a      	ldr	r2, [r1, #24]
     ace:	2301      	movs	r3, #1
     ad0:	40ab      	lsls	r3, r5
     ad2:	43db      	mvns	r3, r3
     ad4:	041b      	lsls	r3, r3, #16
     ad6:	0c1b      	lsrs	r3, r3, #16
     ad8:	4013      	ands	r3, r2
     ada:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
     adc:	4b07      	ldr	r3, [pc, #28]	; (afc <extint_chan_set_config+0x88>)
     ade:	4798      	blx	r3
}
     ae0:	b003      	add	sp, #12
     ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
     ae4:	698a      	ldr	r2, [r1, #24]
     ae6:	2301      	movs	r3, #1
     ae8:	40ab      	lsls	r3, r5
     aea:	4313      	orrs	r3, r2
     aec:	618b      	str	r3, [r1, #24]
     aee:	e7f5      	b.n	adc <extint_chan_set_config+0x68>
     af0:	000009e1 	.word	0x000009e1
     af4:	00003221 	.word	0x00003221
     af8:	40002400 	.word	0x40002400
     afc:	000009c1 	.word	0x000009c1

00000b00 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     b00:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
     b02:	4a1e      	ldr	r2, [pc, #120]	; (b7c <nvm_set_config+0x7c>)
     b04:	6993      	ldr	r3, [r2, #24]
     b06:	2104      	movs	r1, #4
     b08:	430b      	orrs	r3, r1
     b0a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     b0c:	4b1c      	ldr	r3, [pc, #112]	; (b80 <nvm_set_config+0x80>)
     b0e:	2220      	movs	r2, #32
     b10:	32ff      	adds	r2, #255	; 0xff
     b12:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     b14:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     b16:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     b18:	07d2      	lsls	r2, r2, #31
     b1a:	d401      	bmi.n	b20 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     b1c:	0018      	movs	r0, r3
     b1e:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b20:	7803      	ldrb	r3, [r0, #0]
     b22:	021b      	lsls	r3, r3, #8
     b24:	22c0      	movs	r2, #192	; 0xc0
     b26:	0092      	lsls	r2, r2, #2
     b28:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b2a:	7841      	ldrb	r1, [r0, #1]
     b2c:	01c9      	lsls	r1, r1, #7
     b2e:	22ff      	movs	r2, #255	; 0xff
     b30:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b32:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b34:	7881      	ldrb	r1, [r0, #2]
     b36:	0049      	lsls	r1, r1, #1
     b38:	221e      	movs	r2, #30
     b3a:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b3c:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b3e:	78c2      	ldrb	r2, [r0, #3]
     b40:	0492      	lsls	r2, r2, #18
     b42:	2180      	movs	r1, #128	; 0x80
     b44:	02c9      	lsls	r1, r1, #11
     b46:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b48:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     b4a:	7902      	ldrb	r2, [r0, #4]
     b4c:	0412      	lsls	r2, r2, #16
     b4e:	21c0      	movs	r1, #192	; 0xc0
     b50:	0289      	lsls	r1, r1, #10
     b52:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b54:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     b56:	4a0a      	ldr	r2, [pc, #40]	; (b80 <nvm_set_config+0x80>)
     b58:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     b5a:	6893      	ldr	r3, [r2, #8]
     b5c:	035b      	lsls	r3, r3, #13
     b5e:	0f5b      	lsrs	r3, r3, #29
     b60:	4908      	ldr	r1, [pc, #32]	; (b84 <nvm_set_config+0x84>)
     b62:	2408      	movs	r4, #8
     b64:	409c      	lsls	r4, r3
     b66:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     b68:	6893      	ldr	r3, [r2, #8]
     b6a:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     b6c:	7843      	ldrb	r3, [r0, #1]
     b6e:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     b70:	8b13      	ldrh	r3, [r2, #24]
     b72:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     b74:	0fdb      	lsrs	r3, r3, #31
     b76:	011b      	lsls	r3, r3, #4
     b78:	e7d0      	b.n	b1c <nvm_set_config+0x1c>
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	40000400 	.word	0x40000400
     b80:	41004000 	.word	0x41004000
     b84:	20000a34 	.word	0x20000a34

00000b88 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     b88:	b530      	push	{r4, r5, lr}
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     b8a:	4a30      	ldr	r2, [pc, #192]	; (c4c <nvm_execute_command+0xc4>)
     b8c:	8814      	ldrh	r4, [r2, #0]
     b8e:	8853      	ldrh	r3, [r2, #2]
     b90:	4363      	muls	r3, r4
     b92:	428b      	cmp	r3, r1
     b94:	d20b      	bcs.n	bae <nvm_execute_command+0x26>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     b96:	2280      	movs	r2, #128	; 0x80
     b98:	0192      	lsls	r2, r2, #6
     b9a:	4b2d      	ldr	r3, [pc, #180]	; (c50 <nvm_execute_command+0xc8>)
     b9c:	18cb      	adds	r3, r1, r3
     b9e:	4293      	cmp	r3, r2
     ba0:	d905      	bls.n	bae <nvm_execute_command+0x26>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba2:	4c2c      	ldr	r4, [pc, #176]	; (c54 <nvm_execute_command+0xcc>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     ba4:	2318      	movs	r3, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba6:	4a2c      	ldr	r2, [pc, #176]	; (c58 <nvm_execute_command+0xd0>)
     ba8:	188a      	adds	r2, r1, r2
     baa:	42a2      	cmp	r2, r4
     bac:	d80e      	bhi.n	bcc <nvm_execute_command+0x44>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     bae:	4b2b      	ldr	r3, [pc, #172]	; (c5c <nvm_execute_command+0xd4>)
     bb0:	685c      	ldr	r4, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     bb2:	2280      	movs	r2, #128	; 0x80
     bb4:	02d2      	lsls	r2, r2, #11
     bb6:	4322      	orrs	r2, r4
     bb8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     bba:	2220      	movs	r2, #32
     bbc:	32ff      	adds	r2, #255	; 0xff
     bbe:	831a      	strh	r2, [r3, #24]
     bc0:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     bc2:	07db      	lsls	r3, r3, #31
     bc4:	d404      	bmi.n	bd0 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     bc6:	4b25      	ldr	r3, [pc, #148]	; (c5c <nvm_execute_command+0xd4>)
     bc8:	605c      	str	r4, [r3, #4]
		return STATUS_BUSY;
     bca:	2305      	movs	r3, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     bcc:	0018      	movs	r0, r3
     bce:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     bd0:	2845      	cmp	r0, #69	; 0x45
     bd2:	d829      	bhi.n	c28 <nvm_execute_command+0xa0>
     bd4:	0083      	lsls	r3, r0, #2
     bd6:	4a22      	ldr	r2, [pc, #136]	; (c60 <nvm_execute_command+0xd8>)
     bd8:	58d3      	ldr	r3, [r2, r3]
     bda:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     bdc:	4b1f      	ldr	r3, [pc, #124]	; (c5c <nvm_execute_command+0xd4>)
     bde:	8b1b      	ldrh	r3, [r3, #24]
     be0:	05db      	lsls	r3, r3, #23
     be2:	d503      	bpl.n	bec <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
     be4:	4b1d      	ldr	r3, [pc, #116]	; (c5c <nvm_execute_command+0xd4>)
     be6:	605c      	str	r4, [r3, #4]
				return STATUS_ERR_IO;
     be8:	2310      	movs	r3, #16
     bea:	e7ef      	b.n	bcc <nvm_execute_command+0x44>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     bec:	0889      	lsrs	r1, r1, #2
     bee:	0049      	lsls	r1, r1, #1
     bf0:	4b1a      	ldr	r3, [pc, #104]	; (c5c <nvm_execute_command+0xd4>)
     bf2:	61d9      	str	r1, [r3, #28]
			break;
     bf4:	e003      	b.n	bfe <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     bf6:	0889      	lsrs	r1, r1, #2
     bf8:	0049      	lsls	r1, r1, #1
     bfa:	4b18      	ldr	r3, [pc, #96]	; (c5c <nvm_execute_command+0xd4>)
     bfc:	61d9      	str	r1, [r3, #28]
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
     bfe:	23fd      	movs	r3, #253	; 0xfd
     c00:	0005      	movs	r5, r0
     c02:	3d1a      	subs	r5, #26
     c04:	401d      	ands	r5, r3
     c06:	d013      	beq.n	c30 <nvm_execute_command+0xa8>
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     c08:	23a5      	movs	r3, #165	; 0xa5
     c0a:	021b      	lsls	r3, r3, #8
     c0c:	4318      	orrs	r0, r3
     c0e:	4b13      	ldr	r3, [pc, #76]	; (c5c <nvm_execute_command+0xd4>)
     c10:	8018      	strh	r0, [r3, #0]
     c12:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     c14:	2201      	movs	r2, #1
     c16:	7d0b      	ldrb	r3, [r1, #20]
     c18:	4213      	tst	r3, r2
     c1a:	d0fc      	beq.n	c16 <nvm_execute_command+0x8e>
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
     c1c:	2d00      	cmp	r5, #0
     c1e:	d00f      	beq.n	c40 <nvm_execute_command+0xb8>
	nvm_module->CTRLB.reg = ctrlb_bak;
     c20:	4b0e      	ldr	r3, [pc, #56]	; (c5c <nvm_execute_command+0xd4>)
     c22:	605c      	str	r4, [r3, #4]
	return STATUS_OK;
     c24:	2300      	movs	r3, #0
     c26:	e7d1      	b.n	bcc <nvm_execute_command+0x44>
			nvm_module->CTRLB.reg = ctrlb_bak;
     c28:	4b0c      	ldr	r3, [pc, #48]	; (c5c <nvm_execute_command+0xd4>)
     c2a:	605c      	str	r4, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     c2c:	2317      	movs	r3, #23
     c2e:	e7cd      	b.n	bcc <nvm_execute_command+0x44>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
     c30:	4b0a      	ldr	r3, [pc, #40]	; (c5c <nvm_execute_command+0xd4>)
     c32:	6859      	ldr	r1, [r3, #4]
     c34:	2280      	movs	r2, #128	; 0x80
     c36:	02d2      	lsls	r2, r2, #11
     c38:	430a      	orrs	r2, r1
     c3a:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
     c3c:	685b      	ldr	r3, [r3, #4]
     c3e:	e7e3      	b.n	c08 <nvm_execute_command+0x80>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
     c40:	4a06      	ldr	r2, [pc, #24]	; (c5c <nvm_execute_command+0xd4>)
     c42:	6853      	ldr	r3, [r2, #4]
     c44:	4907      	ldr	r1, [pc, #28]	; (c64 <nvm_execute_command+0xdc>)
     c46:	400b      	ands	r3, r1
     c48:	6053      	str	r3, [r2, #4]
     c4a:	e7e9      	b.n	c20 <nvm_execute_command+0x98>
     c4c:	20000a34 	.word	0x20000a34
     c50:	ff7fc000 	.word	0xff7fc000
     c54:	00001fff 	.word	0x00001fff
     c58:	ffc00000 	.word	0xffc00000
     c5c:	41004000 	.word	0x41004000
     c60:	0001a27c 	.word	0x0001a27c
     c64:	fffbffff 	.word	0xfffbffff

00000c68 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     c6a:	4b2f      	ldr	r3, [pc, #188]	; (d28 <nvm_write_buffer+0xc0>)
     c6c:	881c      	ldrh	r4, [r3, #0]
     c6e:	885b      	ldrh	r3, [r3, #2]
     c70:	4363      	muls	r3, r4
	if (destination_address >
     c72:	4283      	cmp	r3, r0
     c74:	d207      	bcs.n	c86 <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c76:	4e2d      	ldr	r6, [pc, #180]	; (d2c <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     c78:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c7a:	4b2d      	ldr	r3, [pc, #180]	; (d30 <nvm_write_buffer+0xc8>)
     c7c:	18c3      	adds	r3, r0, r3
     c7e:	42b3      	cmp	r3, r6
     c80:	d806      	bhi.n	c90 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
     c82:	2601      	movs	r6, #1
     c84:	e000      	b.n	c88 <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
     c86:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c88:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     c8a:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c8c:	4218      	tst	r0, r3
     c8e:	d001      	beq.n	c94 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     c90:	0028      	movs	r0, r5
     c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     c94:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     c96:	4294      	cmp	r4, r2
     c98:	d3fa      	bcc.n	c90 <nvm_write_buffer+0x28>
     c9a:	4b26      	ldr	r3, [pc, #152]	; (d34 <nvm_write_buffer+0xcc>)
     c9c:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     c9e:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     ca0:	07db      	lsls	r3, r3, #31
     ca2:	d5f5      	bpl.n	c90 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     ca4:	4c24      	ldr	r4, [pc, #144]	; (d38 <nvm_write_buffer+0xd0>)
     ca6:	4b23      	ldr	r3, [pc, #140]	; (d34 <nvm_write_buffer+0xcc>)
     ca8:	801c      	strh	r4, [r3, #0]
     caa:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     cac:	2401      	movs	r4, #1
     cae:	7d2b      	ldrb	r3, [r5, #20]
     cb0:	4223      	tst	r3, r4
     cb2:	d0fc      	beq.n	cae <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     cb4:	2420      	movs	r4, #32
     cb6:	34ff      	adds	r4, #255	; 0xff
     cb8:	4b1e      	ldr	r3, [pc, #120]	; (d34 <nvm_write_buffer+0xcc>)
     cba:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     cbc:	2a00      	cmp	r2, #0
     cbe:	d02c      	beq.n	d1a <nvm_write_buffer+0xb2>
     cc0:	2301      	movs	r3, #1
     cc2:	0005      	movs	r5, r0
     cc4:	439d      	bics	r5, r3
     cc6:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     cc8:	1e54      	subs	r4, r2, #1
     cca:	46a4      	mov	ip, r4
     ccc:	e009      	b.n	ce2 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
     cce:	18cf      	adds	r7, r1, r3
     cd0:	787f      	ldrb	r7, [r7, #1]
     cd2:	023f      	lsls	r7, r7, #8
     cd4:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
     cd6:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     cd8:	3302      	adds	r3, #2
     cda:	b29b      	uxth	r3, r3
     cdc:	3502      	adds	r5, #2
     cde:	429a      	cmp	r2, r3
     ce0:	d904      	bls.n	cec <nvm_write_buffer+0x84>
		data = buffer[i];
     ce2:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     ce4:	4563      	cmp	r3, ip
     ce6:	dbf2      	blt.n	cce <nvm_write_buffer+0x66>
		data = buffer[i];
     ce8:	b2a4      	uxth	r4, r4
     cea:	e7f4      	b.n	cd6 <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cec:	4b0e      	ldr	r3, [pc, #56]	; (d28 <nvm_write_buffer+0xc0>)
     cee:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     cf0:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cf2:	2b00      	cmp	r3, #0
     cf4:	d1cc      	bne.n	c90 <nvm_write_buffer+0x28>
     cf6:	2a3f      	cmp	r2, #63	; 0x3f
     cf8:	d8ca      	bhi.n	c90 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
     cfa:	2e00      	cmp	r6, #0
     cfc:	d106      	bne.n	d0c <nvm_write_buffer+0xa4>
     cfe:	2200      	movs	r2, #0
     d00:	0001      	movs	r1, r0
     d02:	2004      	movs	r0, #4
     d04:	4b0d      	ldr	r3, [pc, #52]	; (d3c <nvm_write_buffer+0xd4>)
     d06:	4798      	blx	r3
     d08:	0005      	movs	r5, r0
     d0a:	e7c1      	b.n	c90 <nvm_write_buffer+0x28>
     d0c:	2200      	movs	r2, #0
     d0e:	0001      	movs	r1, r0
     d10:	201c      	movs	r0, #28
     d12:	4b0a      	ldr	r3, [pc, #40]	; (d3c <nvm_write_buffer+0xd4>)
     d14:	4798      	blx	r3
     d16:	0005      	movs	r5, r0
     d18:	e7ba      	b.n	c90 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     d1a:	4b03      	ldr	r3, [pc, #12]	; (d28 <nvm_write_buffer+0xc0>)
     d1c:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     d1e:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     d20:	2b00      	cmp	r3, #0
     d22:	d0ea      	beq.n	cfa <nvm_write_buffer+0x92>
     d24:	e7b4      	b.n	c90 <nvm_write_buffer+0x28>
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	20000a34 	.word	0x20000a34
     d2c:	00001fff 	.word	0x00001fff
     d30:	ffc00000 	.word	0xffc00000
     d34:	41004000 	.word	0x41004000
     d38:	ffffa544 	.word	0xffffa544
     d3c:	00000b89 	.word	0x00000b89

00000d40 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     d40:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     d42:	4b1b      	ldr	r3, [pc, #108]	; (db0 <nvm_read_buffer+0x70>)
     d44:	881c      	ldrh	r4, [r3, #0]
     d46:	885b      	ldrh	r3, [r3, #2]
     d48:	4363      	muls	r3, r4
	if (source_address >
     d4a:	4283      	cmp	r3, r0
     d4c:	d205      	bcs.n	d5a <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d4e:	4e19      	ldr	r6, [pc, #100]	; (db4 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     d50:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d52:	4b19      	ldr	r3, [pc, #100]	; (db8 <nvm_read_buffer+0x78>)
     d54:	18c3      	adds	r3, r0, r3
     d56:	42b3      	cmp	r3, r6
     d58:	d803      	bhi.n	d62 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
     d5a:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     d5c:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
     d5e:	4218      	tst	r0, r3
     d60:	d001      	beq.n	d66 <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     d62:	0028      	movs	r0, r5
     d64:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     d66:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     d68:	4294      	cmp	r4, r2
     d6a:	d3fa      	bcc.n	d62 <nvm_read_buffer+0x22>
     d6c:	4b13      	ldr	r3, [pc, #76]	; (dbc <nvm_read_buffer+0x7c>)
     d6e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     d70:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     d72:	07db      	lsls	r3, r3, #31
     d74:	d5f5      	bpl.n	d62 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     d76:	2420      	movs	r4, #32
     d78:	34ff      	adds	r4, #255	; 0xff
     d7a:	4b10      	ldr	r3, [pc, #64]	; (dbc <nvm_read_buffer+0x7c>)
     d7c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     d7e:	2a00      	cmp	r2, #0
     d80:	d014      	beq.n	dac <nvm_read_buffer+0x6c>
     d82:	2301      	movs	r3, #1
     d84:	4398      	bics	r0, r3
     d86:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     d88:	1e56      	subs	r6, r2, #1
     d8a:	e004      	b.n	d96 <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
     d8c:	3302      	adds	r3, #2
     d8e:	b29b      	uxth	r3, r3
     d90:	3002      	adds	r0, #2
     d92:	429a      	cmp	r2, r3
     d94:	d908      	bls.n	da8 <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
     d96:	8804      	ldrh	r4, [r0, #0]
     d98:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     d9a:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     d9c:	42b3      	cmp	r3, r6
     d9e:	daf5      	bge.n	d8c <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
     da0:	18cd      	adds	r5, r1, r3
     da2:	0a24      	lsrs	r4, r4, #8
     da4:	706c      	strb	r4, [r5, #1]
     da6:	e7f1      	b.n	d8c <nvm_read_buffer+0x4c>
	return STATUS_OK;
     da8:	2500      	movs	r5, #0
     daa:	e7da      	b.n	d62 <nvm_read_buffer+0x22>
     dac:	2500      	movs	r5, #0
     dae:	e7d8      	b.n	d62 <nvm_read_buffer+0x22>
     db0:	20000a34 	.word	0x20000a34
     db4:	00001fff 	.word	0x00001fff
     db8:	ffc00000 	.word	0xffc00000
     dbc:	41004000 	.word	0x41004000

00000dc0 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
     dc0:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     dc2:	4a22      	ldr	r2, [pc, #136]	; (e4c <nvm_erase_row+0x8c>)
     dc4:	8813      	ldrh	r3, [r2, #0]
     dc6:	8852      	ldrh	r2, [r2, #2]
     dc8:	435a      	muls	r2, r3
	if (row_address >
     dca:	4282      	cmp	r2, r0
     dcc:	d207      	bcs.n	dde <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     dce:	4c20      	ldr	r4, [pc, #128]	; (e50 <nvm_erase_row+0x90>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     dd0:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     dd2:	4920      	ldr	r1, [pc, #128]	; (e54 <nvm_erase_row+0x94>)
     dd4:	1841      	adds	r1, r0, r1
     dd6:	42a1      	cmp	r1, r4
     dd8:	d807      	bhi.n	dea <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
     dda:	2401      	movs	r4, #1
     ddc:	e000      	b.n	de0 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
     dde:	2400      	movs	r4, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     de0:	009b      	lsls	r3, r3, #2
     de2:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
     de4:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     de6:	4218      	tst	r0, r3
     de8:	d001      	beq.n	dee <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     dea:	0010      	movs	r0, r2
     dec:	bd10      	pop	{r4, pc}
     dee:	4b1a      	ldr	r3, [pc, #104]	; (e58 <nvm_erase_row+0x98>)
     df0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     df2:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
     df4:	07db      	lsls	r3, r3, #31
     df6:	d5f8      	bpl.n	dea <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     df8:	4b17      	ldr	r3, [pc, #92]	; (e58 <nvm_erase_row+0x98>)
     dfa:	2220      	movs	r2, #32
     dfc:	32ff      	adds	r2, #255	; 0xff
     dfe:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     e00:	0880      	lsrs	r0, r0, #2
     e02:	0040      	lsls	r0, r0, #1
     e04:	61d8      	str	r0, [r3, #28]
	if (is_rww_eeprom) {
     e06:	2c00      	cmp	r4, #0
     e08:	d01b      	beq.n	e42 <nvm_erase_row+0x82>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
     e0a:	6859      	ldr	r1, [r3, #4]
     e0c:	2280      	movs	r2, #128	; 0x80
     e0e:	02d2      	lsls	r2, r2, #11
     e10:	430a      	orrs	r2, r1
     e12:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
     e14:	685a      	ldr	r2, [r3, #4]
		nvm_module->CTRLA.reg = NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     e16:	4a11      	ldr	r2, [pc, #68]	; (e5c <nvm_erase_row+0x9c>)
     e18:	801a      	strh	r2, [r3, #0]
     e1a:	490f      	ldr	r1, [pc, #60]	; (e58 <nvm_erase_row+0x98>)
	while (!nvm_is_ready()) {
     e1c:	2201      	movs	r2, #1
     e1e:	7d0b      	ldrb	r3, [r1, #20]
     e20:	4213      	tst	r3, r2
     e22:	d0fc      	beq.n	e1e <nvm_erase_row+0x5e>
	if (is_rww_eeprom) {
     e24:	2c00      	cmp	r4, #0
     e26:	d004      	beq.n	e32 <nvm_erase_row+0x72>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
     e28:	4a0b      	ldr	r2, [pc, #44]	; (e58 <nvm_erase_row+0x98>)
     e2a:	6853      	ldr	r3, [r2, #4]
     e2c:	490c      	ldr	r1, [pc, #48]	; (e60 <nvm_erase_row+0xa0>)
     e2e:	400b      	ands	r3, r1
     e30:	6053      	str	r3, [r2, #4]
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     e32:	4b09      	ldr	r3, [pc, #36]	; (e58 <nvm_erase_row+0x98>)
     e34:	8b1a      	ldrh	r2, [r3, #24]
     e36:	201c      	movs	r0, #28
     e38:	4002      	ands	r2, r0
	return STATUS_OK;
     e3a:	1e50      	subs	r0, r2, #1
     e3c:	4182      	sbcs	r2, r0
     e3e:	0092      	lsls	r2, r2, #2
     e40:	e7d3      	b.n	dea <nvm_erase_row+0x2a>
		nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     e42:	4a08      	ldr	r2, [pc, #32]	; (e64 <nvm_erase_row+0xa4>)
     e44:	4b04      	ldr	r3, [pc, #16]	; (e58 <nvm_erase_row+0x98>)
     e46:	801a      	strh	r2, [r3, #0]
     e48:	e7e7      	b.n	e1a <nvm_erase_row+0x5a>
     e4a:	46c0      	nop			; (mov r8, r8)
     e4c:	20000a34 	.word	0x20000a34
     e50:	00001fff 	.word	0x00001fff
     e54:	ffc00000 	.word	0xffc00000
     e58:	41004000 	.word	0x41004000
     e5c:	ffffa51a 	.word	0xffffa51a
     e60:	fffbffff 	.word	0xfffbffff
     e64:	ffffa502 	.word	0xffffa502

00000e68 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     e68:	4b15      	ldr	r3, [pc, #84]	; (ec0 <nvm_get_parameters+0x58>)
     e6a:	2220      	movs	r2, #32
     e6c:	32ff      	adds	r2, #255	; 0xff
     e6e:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     e70:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     e72:	0359      	lsls	r1, r3, #13
     e74:	0f49      	lsrs	r1, r1, #29
     e76:	3a18      	subs	r2, #24
     e78:	3aff      	subs	r2, #255	; 0xff
     e7a:	408a      	lsls	r2, r1
	parameters->page_size =
     e7c:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     e7e:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
     e80:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
     e82:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     e84:	4b0f      	ldr	r3, [pc, #60]	; (ec4 <nvm_get_parameters+0x5c>)
     e86:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     e88:	065b      	lsls	r3, r3, #25
     e8a:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     e8c:	2b07      	cmp	r3, #7
     e8e:	d010      	beq.n	eb2 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     e90:	2206      	movs	r2, #6
     e92:	1ad2      	subs	r2, r2, r3
     e94:	2304      	movs	r3, #4
     e96:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     e98:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     e9a:	4b0a      	ldr	r3, [pc, #40]	; (ec4 <nvm_get_parameters+0x5c>)
     e9c:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     e9e:	2207      	movs	r2, #7
     ea0:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     ea2:	2b07      	cmp	r3, #7
     ea4:	d008      	beq.n	eb8 <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     ea6:	2207      	movs	r2, #7
     ea8:	1ad2      	subs	r2, r2, r3
     eaa:	2304      	movs	r3, #4
     eac:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     eae:	6083      	str	r3, [r0, #8]
	}
}
     eb0:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     eb2:	2300      	movs	r3, #0
     eb4:	6043      	str	r3, [r0, #4]
     eb6:	e7f0      	b.n	e9a <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
     eb8:	2300      	movs	r3, #0
     eba:	6083      	str	r3, [r0, #8]
     ebc:	e7f8      	b.n	eb0 <nvm_get_parameters+0x48>
     ebe:	46c0      	nop			; (mov r8, r8)
     ec0:	41004000 	.word	0x41004000
     ec4:	00804000 	.word	0x00804000

00000ec8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ec8:	b500      	push	{lr}
     eca:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ecc:	ab01      	add	r3, sp, #4
     ece:	2280      	movs	r2, #128	; 0x80
     ed0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ed2:	780a      	ldrb	r2, [r1, #0]
     ed4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ed6:	784a      	ldrb	r2, [r1, #1]
     ed8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     eda:	788a      	ldrb	r2, [r1, #2]
     edc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     ede:	0019      	movs	r1, r3
     ee0:	4b01      	ldr	r3, [pc, #4]	; (ee8 <port_pin_set_config+0x20>)
     ee2:	4798      	blx	r3
}
     ee4:	b003      	add	sp, #12
     ee6:	bd00      	pop	{pc}
     ee8:	00003221 	.word	0x00003221

00000eec <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eec:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
     eee:	6918      	ldr	r0, [r3, #16]
     ef0:	1e43      	subs	r3, r0, #1
     ef2:	4198      	sbcs	r0, r3
     ef4:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
     ef6:	4770      	bx	lr

00000ef8 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     ef8:	b570      	push	{r4, r5, r6, lr}
     efa:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     efc:	6806      	ldr	r6, [r0, #0]
     efe:	2204      	movs	r2, #4
     f00:	4b08      	ldr	r3, [pc, #32]	; (f24 <rtc_count_enable+0x2c>)
     f02:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     f04:	4d08      	ldr	r5, [pc, #32]	; (f28 <rtc_count_enable+0x30>)
     f06:	0020      	movs	r0, r4
     f08:	47a8      	blx	r5
     f0a:	2800      	cmp	r0, #0
     f0c:	d1fb      	bne.n	f06 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
     f0e:	8833      	ldrh	r3, [r6, #0]
     f10:	2202      	movs	r2, #2
     f12:	4313      	orrs	r3, r2
     f14:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f16:	4d04      	ldr	r5, [pc, #16]	; (f28 <rtc_count_enable+0x30>)
     f18:	0020      	movs	r0, r4
     f1a:	47a8      	blx	r5
     f1c:	2800      	cmp	r0, #0
     f1e:	d1fb      	bne.n	f18 <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
     f20:	bd70      	pop	{r4, r5, r6, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	e000e100 	.word	0xe000e100
     f28:	00000eed 	.word	0x00000eed

00000f2c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     f2c:	b570      	push	{r4, r5, r6, lr}
     f2e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f30:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     f32:	2104      	movs	r1, #4
     f34:	2380      	movs	r3, #128	; 0x80
     f36:	4a0a      	ldr	r2, [pc, #40]	; (f60 <rtc_count_disable+0x34>)
     f38:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     f3a:	4d0a      	ldr	r5, [pc, #40]	; (f64 <rtc_count_disable+0x38>)
     f3c:	0020      	movs	r0, r4
     f3e:	47a8      	blx	r5
     f40:	2800      	cmp	r0, #0
     f42:	d1fb      	bne.n	f3c <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     f44:	4b08      	ldr	r3, [pc, #32]	; (f68 <rtc_count_disable+0x3c>)
     f46:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     f48:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
     f4a:	8833      	ldrh	r3, [r6, #0]
     f4c:	2202      	movs	r2, #2
     f4e:	4393      	bics	r3, r2
     f50:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f52:	4d04      	ldr	r5, [pc, #16]	; (f64 <rtc_count_disable+0x38>)
     f54:	0020      	movs	r0, r4
     f56:	47a8      	blx	r5
     f58:	2800      	cmp	r0, #0
     f5a:	d1fb      	bne.n	f54 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
     f5c:	bd70      	pop	{r4, r5, r6, pc}
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	e000e100 	.word	0xe000e100
     f64:	00000eed 	.word	0x00000eed
     f68:	ffff81ff 	.word	0xffff81ff

00000f6c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     f6c:	b570      	push	{r4, r5, r6, lr}
     f6e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f70:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     f72:	4b0a      	ldr	r3, [pc, #40]	; (f9c <rtc_count_reset+0x30>)
     f74:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     f76:	2300      	movs	r3, #0
     f78:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
     f7a:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
     f7c:	4d08      	ldr	r5, [pc, #32]	; (fa0 <rtc_count_reset+0x34>)
     f7e:	0020      	movs	r0, r4
     f80:	47a8      	blx	r5
     f82:	2800      	cmp	r0, #0
     f84:	d1fb      	bne.n	f7e <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
     f86:	8833      	ldrh	r3, [r6, #0]
     f88:	2201      	movs	r2, #1
     f8a:	4313      	orrs	r3, r2
     f8c:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f8e:	4d04      	ldr	r5, [pc, #16]	; (fa0 <rtc_count_reset+0x34>)
     f90:	0020      	movs	r0, r4
     f92:	47a8      	blx	r5
     f94:	2800      	cmp	r0, #0
     f96:	d1fb      	bne.n	f90 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
     f98:	bd70      	pop	{r4, r5, r6, pc}
     f9a:	46c0      	nop			; (mov r8, r8)
     f9c:	00000f2d 	.word	0x00000f2d
     fa0:	00000eed 	.word	0x00000eed

00000fa4 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fa6:	0004      	movs	r4, r0
     fa8:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     faa:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     fac:	4d0c      	ldr	r5, [pc, #48]	; (fe0 <rtc_count_set_count+0x3c>)
     fae:	0020      	movs	r0, r4
     fb0:	47a8      	blx	r5
     fb2:	2800      	cmp	r0, #0
     fb4:	d1fb      	bne.n	fae <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     fb6:	7923      	ldrb	r3, [r4, #4]
     fb8:	2b00      	cmp	r3, #0
     fba:	d009      	beq.n	fd0 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     fbc:	2017      	movs	r0, #23
	switch(module->mode){
     fbe:	2b01      	cmp	r3, #1
     fc0:	d105      	bne.n	fce <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
     fc2:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
     fc4:	4d06      	ldr	r5, [pc, #24]	; (fe0 <rtc_count_set_count+0x3c>)
     fc6:	0020      	movs	r0, r4
     fc8:	47a8      	blx	r5
     fca:	2800      	cmp	r0, #0
     fcc:	d1fb      	bne.n	fc6 <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
     fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
     fd0:	4b04      	ldr	r3, [pc, #16]	; (fe4 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
     fd2:	2017      	movs	r0, #23
			if(count_value > 0xffff){
     fd4:	429e      	cmp	r6, r3
     fd6:	d8fa      	bhi.n	fce <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     fd8:	b2b6      	uxth	r6, r6
     fda:	833e      	strh	r6, [r7, #24]
			break;
     fdc:	e7f2      	b.n	fc4 <rtc_count_set_count+0x20>
     fde:	46c0      	nop			; (mov r8, r8)
     fe0:	00000eed 	.word	0x00000eed
     fe4:	0000ffff 	.word	0x0000ffff

00000fe8 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     fe8:	b570      	push	{r4, r5, r6, lr}
     fea:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     fec:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
     fee:	4d08      	ldr	r5, [pc, #32]	; (1010 <rtc_count_get_count+0x28>)
     ff0:	0020      	movs	r0, r4
     ff2:	47a8      	blx	r5
     ff4:	2800      	cmp	r0, #0
     ff6:	d1fb      	bne.n	ff0 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
     ff8:	7923      	ldrb	r3, [r4, #4]
     ffa:	2b00      	cmp	r3, #0
     ffc:	d004      	beq.n	1008 <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     ffe:	2000      	movs	r0, #0
	switch (module->mode) {
    1000:	2b01      	cmp	r3, #1
    1002:	d100      	bne.n	1006 <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    1004:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    1006:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    1008:	8b30      	ldrh	r0, [r6, #24]
    100a:	b280      	uxth	r0, r0
			break;
    100c:	e7fb      	b.n	1006 <rtc_count_get_count+0x1e>
    100e:	46c0      	nop			; (mov r8, r8)
    1010:	00000eed 	.word	0x00000eed

00001014 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    1014:	b5f0      	push	{r4, r5, r6, r7, lr}
    1016:	b083      	sub	sp, #12
    1018:	0004      	movs	r4, r0
    101a:	9101      	str	r1, [sp, #4]
    101c:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    101e:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    1020:	4f13      	ldr	r7, [pc, #76]	; (1070 <rtc_count_set_compare+0x5c>)
    1022:	0020      	movs	r0, r4
    1024:	47b8      	blx	r7
    1026:	2800      	cmp	r0, #0
    1028:	d1fb      	bne.n	1022 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    102a:	7923      	ldrb	r3, [r4, #4]
    102c:	2b00      	cmp	r3, #0
    102e:	d00e      	beq.n	104e <rtc_count_set_compare+0x3a>
    1030:	2b01      	cmp	r3, #1
    1032:	d119      	bne.n	1068 <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
    1034:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
    1036:	2d01      	cmp	r5, #1
    1038:	d817      	bhi.n	106a <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    103a:	3508      	adds	r5, #8
    103c:	00ad      	lsls	r5, r5, #2
    103e:	9b01      	ldr	r3, [sp, #4]
    1040:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
    1042:	4d0b      	ldr	r5, [pc, #44]	; (1070 <rtc_count_set_compare+0x5c>)
    1044:	0020      	movs	r0, r4
    1046:	47a8      	blx	r5
    1048:	2800      	cmp	r0, #0
    104a:	d1fb      	bne.n	1044 <rtc_count_set_compare+0x30>
    104c:	e00d      	b.n	106a <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    104e:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    1050:	2d02      	cmp	r5, #2
    1052:	d80a      	bhi.n	106a <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    1054:	4b07      	ldr	r3, [pc, #28]	; (1074 <rtc_count_set_compare+0x60>)
    1056:	9a01      	ldr	r2, [sp, #4]
    1058:	429a      	cmp	r2, r3
    105a:	d806      	bhi.n	106a <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    105c:	466b      	mov	r3, sp
    105e:	889b      	ldrh	r3, [r3, #4]
    1060:	3510      	adds	r5, #16
    1062:	006d      	lsls	r5, r5, #1
    1064:	53ab      	strh	r3, [r5, r6]
			break;
    1066:	e7ec      	b.n	1042 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    1068:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    106a:	b003      	add	sp, #12
    106c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    106e:	46c0      	nop			; (mov r8, r8)
    1070:	00000eed 	.word	0x00000eed
    1074:	0000ffff 	.word	0x0000ffff

00001078 <rtc_count_init>:
{
    1078:	b570      	push	{r4, r5, r6, lr}
    107a:	0004      	movs	r4, r0
    107c:	0015      	movs	r5, r2
	module->hw = hw;
    107e:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
    1080:	4a1f      	ldr	r2, [pc, #124]	; (1100 <rtc_count_init+0x88>)
    1082:	6951      	ldr	r1, [r2, #20]
    1084:	2380      	movs	r3, #128	; 0x80
    1086:	005b      	lsls	r3, r3, #1
    1088:	430b      	orrs	r3, r1
    108a:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    108c:	2205      	movs	r2, #5
    108e:	4b1d      	ldr	r3, [pc, #116]	; (1104 <rtc_count_init+0x8c>)
    1090:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    1092:	4b1d      	ldr	r3, [pc, #116]	; (1108 <rtc_count_init+0x90>)
    1094:	4798      	blx	r3
	module->mode                = config->mode;
    1096:	78ab      	ldrb	r3, [r5, #2]
    1098:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    109a:	4b1c      	ldr	r3, [pc, #112]	; (110c <rtc_count_init+0x94>)
    109c:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    109e:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    10a0:	792b      	ldrb	r3, [r5, #4]
    10a2:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    10a4:	8829      	ldrh	r1, [r5, #0]
    10a6:	430b      	orrs	r3, r1
    10a8:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    10aa:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    10ac:	78ab      	ldrb	r3, [r5, #2]
    10ae:	2b00      	cmp	r3, #0
    10b0:	d013      	beq.n	10da <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    10b2:	2017      	movs	r0, #23
	switch (config->mode) {
    10b4:	2b01      	cmp	r3, #1
    10b6:	d10f      	bne.n	10d8 <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    10b8:	8813      	ldrh	r3, [r2, #0]
    10ba:	b29b      	uxth	r3, r3
    10bc:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    10be:	78eb      	ldrb	r3, [r5, #3]
    10c0:	2b00      	cmp	r3, #0
    10c2:	d003      	beq.n	10cc <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    10c4:	8813      	ldrh	r3, [r2, #0]
    10c6:	2180      	movs	r1, #128	; 0x80
    10c8:	430b      	orrs	r3, r1
    10ca:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    10cc:	68a9      	ldr	r1, [r5, #8]
    10ce:	2200      	movs	r2, #0
    10d0:	0020      	movs	r0, r4
    10d2:	4b0f      	ldr	r3, [pc, #60]	; (1110 <rtc_count_init+0x98>)
    10d4:	4798      	blx	r3
	return STATUS_OK;
    10d6:	2000      	movs	r0, #0
}
    10d8:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    10da:	8813      	ldrh	r3, [r2, #0]
    10dc:	2104      	movs	r1, #4
    10de:	430b      	orrs	r3, r1
    10e0:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    10e2:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    10e4:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    10e6:	2b00      	cmp	r3, #0
    10e8:	d1f6      	bne.n	10d8 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    10ea:	2200      	movs	r2, #0
    10ec:	68a9      	ldr	r1, [r5, #8]
    10ee:	0020      	movs	r0, r4
    10f0:	4e07      	ldr	r6, [pc, #28]	; (1110 <rtc_count_init+0x98>)
    10f2:	47b0      	blx	r6
    10f4:	68e9      	ldr	r1, [r5, #12]
    10f6:	2201      	movs	r2, #1
    10f8:	0020      	movs	r0, r4
    10fa:	47b0      	blx	r6
	return STATUS_OK;
    10fc:	2000      	movs	r0, #0
    10fe:	e7eb      	b.n	10d8 <rtc_count_init+0x60>
    1100:	40000400 	.word	0x40000400
    1104:	40001000 	.word	0x40001000
    1108:	00000f6d 	.word	0x00000f6d
    110c:	2000112c 	.word	0x2000112c
    1110:	00001015 	.word	0x00001015

00001114 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    1114:	2a0a      	cmp	r2, #10
    1116:	d009      	beq.n	112c <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1118:	2a07      	cmp	r2, #7
    111a:	d907      	bls.n	112c <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    111c:	7903      	ldrb	r3, [r0, #4]
    111e:	2b00      	cmp	r3, #0
    1120:	d010      	beq.n	1144 <rtc_count_register_callback+0x30>
    1122:	2b01      	cmp	r3, #1
    1124:	d112      	bne.n	114c <rtc_count_register_callback+0x38>
    1126:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    1128:	2a09      	cmp	r2, #9
    112a:	d809      	bhi.n	1140 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    112c:	1c93      	adds	r3, r2, #2
    112e:	009b      	lsls	r3, r3, #2
    1130:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1132:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    1134:	2101      	movs	r1, #1
    1136:	4091      	lsls	r1, r2
    1138:	430b      	orrs	r3, r1
    113a:	b29b      	uxth	r3, r3
    113c:	8683      	strh	r3, [r0, #52]	; 0x34
    113e:	2300      	movs	r3, #0
	}

	return status;
}
    1140:	0018      	movs	r0, r3
    1142:	4770      	bx	lr
    1144:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    1146:	2a0a      	cmp	r2, #10
    1148:	d8fa      	bhi.n	1140 <rtc_count_register_callback+0x2c>
    114a:	e7ef      	b.n	112c <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    114c:	2317      	movs	r3, #23
    114e:	e7f7      	b.n	1140 <rtc_count_register_callback+0x2c>

00001150 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1150:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1152:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1154:	290a      	cmp	r1, #10
    1156:	d011      	beq.n	117c <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1158:	2907      	cmp	r1, #7
    115a:	d912      	bls.n	1182 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    115c:	2380      	movs	r3, #128	; 0x80
    115e:	005b      	lsls	r3, r3, #1
    1160:	000c      	movs	r4, r1
    1162:	3c08      	subs	r4, #8
    1164:	40a3      	lsls	r3, r4
    1166:	24c0      	movs	r4, #192	; 0xc0
    1168:	00a4      	lsls	r4, r4, #2
    116a:	4023      	ands	r3, r4
    116c:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    116e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1170:	2201      	movs	r2, #1
    1172:	408a      	lsls	r2, r1
    1174:	4313      	orrs	r3, r2
    1176:	b29b      	uxth	r3, r3
    1178:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    117a:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    117c:	4b04      	ldr	r3, [pc, #16]	; (1190 <rtc_count_enable_callback+0x40>)
    117e:	8153      	strh	r3, [r2, #10]
    1180:	e7f5      	b.n	116e <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    1182:	2401      	movs	r4, #1
    1184:	408c      	lsls	r4, r1
    1186:	23ff      	movs	r3, #255	; 0xff
    1188:	4023      	ands	r3, r4
    118a:	8153      	strh	r3, [r2, #10]
    118c:	e7ef      	b.n	116e <rtc_count_enable_callback+0x1e>
    118e:	46c0      	nop			; (mov r8, r8)
    1190:	ffff8000 	.word	0xffff8000

00001194 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1194:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1196:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1198:	290a      	cmp	r1, #10
    119a:	d010      	beq.n	11be <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    119c:	2907      	cmp	r1, #7
    119e:	d911      	bls.n	11c4 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    11a0:	2380      	movs	r3, #128	; 0x80
    11a2:	005b      	lsls	r3, r3, #1
    11a4:	000c      	movs	r4, r1
    11a6:	3c08      	subs	r4, #8
    11a8:	40a3      	lsls	r3, r4
    11aa:	24c0      	movs	r4, #192	; 0xc0
    11ac:	00a4      	lsls	r4, r4, #2
    11ae:	4023      	ands	r3, r4
    11b0:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    11b2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    11b4:	2201      	movs	r2, #1
    11b6:	408a      	lsls	r2, r1
    11b8:	4393      	bics	r3, r2
    11ba:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    11bc:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    11be:	4b04      	ldr	r3, [pc, #16]	; (11d0 <rtc_count_disable_callback+0x3c>)
    11c0:	8113      	strh	r3, [r2, #8]
    11c2:	e7f6      	b.n	11b2 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    11c4:	2401      	movs	r4, #1
    11c6:	408c      	lsls	r4, r1
    11c8:	23ff      	movs	r3, #255	; 0xff
    11ca:	4023      	ands	r3, r4
    11cc:	8113      	strh	r3, [r2, #8]
    11ce:	e7f0      	b.n	11b2 <rtc_count_disable_callback+0x1e>
    11d0:	ffff8000 	.word	0xffff8000

000011d4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    11d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11d6:	46de      	mov	lr, fp
    11d8:	4657      	mov	r7, sl
    11da:	464e      	mov	r6, r9
    11dc:	4645      	mov	r5, r8
    11de:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    11e0:	4b2b      	ldr	r3, [pc, #172]	; (1290 <RTC_Handler+0xbc>)
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    11e6:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    11e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    11ea:	4652      	mov	r2, sl
    11ec:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    11ee:	401a      	ands	r2, r3
    11f0:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    11f2:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    11f4:	8973      	ldrh	r3, [r6, #10]
    11f6:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    11f8:	b21a      	sxth	r2, r3
    11fa:	2a00      	cmp	r2, #0
    11fc:	db08      	blt.n	1210 <RTC_Handler+0x3c>
    11fe:	27ff      	movs	r7, #255	; 0xff
    1200:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    1202:	d02a      	beq.n	125a <RTC_Handler+0x86>
    1204:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    1206:	2301      	movs	r3, #1
    1208:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    120a:	33fe      	adds	r3, #254	; 0xfe
    120c:	469b      	mov	fp, r3
    120e:	e014      	b.n	123a <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    1210:	4643      	mov	r3, r8
    1212:	055b      	lsls	r3, r3, #21
    1214:	d407      	bmi.n	1226 <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    1216:	4b1f      	ldr	r3, [pc, #124]	; (1294 <RTC_Handler+0xc0>)
    1218:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    121a:	bc3c      	pop	{r2, r3, r4, r5}
    121c:	4690      	mov	r8, r2
    121e:	4699      	mov	r9, r3
    1220:	46a2      	mov	sl, r4
    1222:	46ab      	mov	fp, r5
    1224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    1226:	4653      	mov	r3, sl
    1228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    122a:	4798      	blx	r3
    122c:	e7f3      	b.n	1216 <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    122e:	465b      	mov	r3, fp
    1230:	401d      	ands	r5, r3
    1232:	81b5      	strh	r5, [r6, #12]
    1234:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    1236:	2c08      	cmp	r4, #8
    1238:	d0ef      	beq.n	121a <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    123a:	0023      	movs	r3, r4
    123c:	464d      	mov	r5, r9
    123e:	40a5      	lsls	r5, r4
    1240:	422f      	tst	r7, r5
    1242:	d0f4      	beq.n	122e <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    1244:	4642      	mov	r2, r8
    1246:	4122      	asrs	r2, r4
    1248:	4649      	mov	r1, r9
    124a:	4211      	tst	r1, r2
    124c:	d0ef      	beq.n	122e <RTC_Handler+0x5a>
				module->callbacks[i]();
    124e:	3302      	adds	r3, #2
    1250:	009b      	lsls	r3, r3, #2
    1252:	4652      	mov	r2, sl
    1254:	589b      	ldr	r3, [r3, r2]
    1256:	4798      	blx	r3
    1258:	e7e9      	b.n	122e <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    125a:	05da      	lsls	r2, r3, #23
    125c:	d50a      	bpl.n	1274 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    125e:	4643      	mov	r3, r8
    1260:	05db      	lsls	r3, r3, #23
    1262:	d403      	bmi.n	126c <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1264:	2380      	movs	r3, #128	; 0x80
    1266:	005b      	lsls	r3, r3, #1
    1268:	81b3      	strh	r3, [r6, #12]
    126a:	e7d6      	b.n	121a <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    126c:	4653      	mov	r3, sl
    126e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1270:	4798      	blx	r3
    1272:	e7f7      	b.n	1264 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    1274:	059b      	lsls	r3, r3, #22
    1276:	d5d0      	bpl.n	121a <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    1278:	4643      	mov	r3, r8
    127a:	059b      	lsls	r3, r3, #22
    127c:	d403      	bmi.n	1286 <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    127e:	2380      	movs	r3, #128	; 0x80
    1280:	009b      	lsls	r3, r3, #2
    1282:	81b3      	strh	r3, [r6, #12]
}
    1284:	e7c9      	b.n	121a <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    1286:	4653      	mov	r3, sl
    1288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    128a:	4798      	blx	r3
    128c:	e7f7      	b.n	127e <RTC_Handler+0xaa>
    128e:	46c0      	nop			; (mov r8, r8)
    1290:	2000112c 	.word	0x2000112c
    1294:	ffff8000 	.word	0xffff8000

00001298 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1298:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    129a:	2207      	movs	r2, #7
    129c:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    129e:	421a      	tst	r2, r3
    12a0:	d1fc      	bne.n	129c <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    12a2:	4770      	bx	lr

000012a4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    12a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    12a6:	46d6      	mov	lr, sl
    12a8:	464f      	mov	r7, r9
    12aa:	4646      	mov	r6, r8
    12ac:	b5c0      	push	{r6, r7, lr}
    12ae:	b08a      	sub	sp, #40	; 0x28
    12b0:	0007      	movs	r7, r0
    12b2:	000e      	movs	r6, r1
    12b4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    12b6:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    12b8:	0008      	movs	r0, r1
    12ba:	4ba5      	ldr	r3, [pc, #660]	; (1550 <i2c_master_init+0x2ac>)
    12bc:	4798      	blx	r3

#if (SAML22) || (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    12be:	2805      	cmp	r0, #5
    12c0:	d100      	bne.n	12c4 <i2c_master_init+0x20>
    12c2:	e13d      	b.n	1540 <i2c_master_init+0x29c>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    12c4:	0005      	movs	r5, r0
    12c6:	3512      	adds	r5, #18
			MCLK->APBCMASK.reg |= mask;
    12c8:	4aa2      	ldr	r2, [pc, #648]	; (1554 <i2c_master_init+0x2b0>)
    12ca:	69d1      	ldr	r1, [r2, #28]
	/* Turn on module in PM */
#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    12cc:	2301      	movs	r3, #1
    12ce:	4083      	lsls	r3, r0
    12d0:	430b      	orrs	r3, r1
    12d2:	61d3      	str	r3, [r2, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    12d4:	a909      	add	r1, sp, #36	; 0x24
    12d6:	7b23      	ldrb	r3, [r4, #12]
    12d8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    12da:	b2ed      	uxtb	r5, r5
    12dc:	0028      	movs	r0, r5
    12de:	4b9e      	ldr	r3, [pc, #632]	; (1558 <i2c_master_init+0x2b4>)
    12e0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    12e2:	0028      	movs	r0, r5
    12e4:	4b9d      	ldr	r3, [pc, #628]	; (155c <i2c_master_init+0x2b8>)
    12e6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    12e8:	7b20      	ldrb	r0, [r4, #12]
    12ea:	2100      	movs	r1, #0
    12ec:	4b9c      	ldr	r3, [pc, #624]	; (1560 <i2c_master_init+0x2bc>)
    12ee:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    12f0:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
    12f2:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    12f4:	079b      	lsls	r3, r3, #30
    12f6:	d505      	bpl.n	1304 <i2c_master_init+0x60>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    12f8:	b00a      	add	sp, #40	; 0x28
    12fa:	bc1c      	pop	{r2, r3, r4}
    12fc:	4690      	mov	r8, r2
    12fe:	4699      	mov	r9, r3
    1300:	46a2      	mov	sl, r4
    1302:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1304:	6833      	ldr	r3, [r6, #0]
		return STATUS_BUSY;
    1306:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1308:	07db      	lsls	r3, r3, #31
    130a:	d4f5      	bmi.n	12f8 <i2c_master_init+0x54>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    130c:	6838      	ldr	r0, [r7, #0]
    130e:	4b90      	ldr	r3, [pc, #576]	; (1550 <i2c_master_init+0x2ac>)
    1310:	4699      	mov	r9, r3
    1312:	4798      	blx	r3
    1314:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    1316:	4993      	ldr	r1, [pc, #588]	; (1564 <i2c_master_init+0x2c0>)
    1318:	4b93      	ldr	r3, [pc, #588]	; (1568 <i2c_master_init+0x2c4>)
    131a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    131c:	00ad      	lsls	r5, r5, #2
    131e:	4b93      	ldr	r3, [pc, #588]	; (156c <i2c_master_init+0x2c8>)
    1320:	50ef      	str	r7, [r5, r3]
	module->registered_callback = 0;
    1322:	2300      	movs	r3, #0
    1324:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    1326:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    1328:	2500      	movs	r5, #0
    132a:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    132c:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
    132e:	2225      	movs	r2, #37	; 0x25
    1330:	54bd      	strb	r5, [r7, r2]
	module->buffer = NULL;
    1332:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1334:	3314      	adds	r3, #20
    1336:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1338:	683b      	ldr	r3, [r7, #0]
    133a:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    133c:	0018      	movs	r0, r3
    133e:	47c8      	blx	r9
    1340:	4681      	mov	r9, r0
    1342:	2380      	movs	r3, #128	; 0x80
    1344:	aa08      	add	r2, sp, #32
    1346:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1348:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    134a:	2301      	movs	r3, #1
    134c:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    134e:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
    1350:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    1352:	6a26      	ldr	r6, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    1354:	2800      	cmp	r0, #0
    1356:	d100      	bne.n	135a <i2c_master_init+0xb6>
    1358:	e0af      	b.n	14ba <i2c_master_init+0x216>
	pin_conf.mux_position = pad0 & 0xFFFF;
    135a:	ab08      	add	r3, sp, #32
    135c:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    135e:	2302      	movs	r3, #2
    1360:	aa08      	add	r2, sp, #32
    1362:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1364:	0c00      	lsrs	r0, r0, #16
    1366:	b2c0      	uxtb	r0, r0
    1368:	0011      	movs	r1, r2
    136a:	4b81      	ldr	r3, [pc, #516]	; (1570 <i2c_master_init+0x2cc>)
    136c:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    136e:	2e00      	cmp	r6, #0
    1370:	d100      	bne.n	1374 <i2c_master_init+0xd0>
    1372:	e0a7      	b.n	14c4 <i2c_master_init+0x220>
	pin_conf.mux_position = pad1 & 0xFFFF;
    1374:	ab08      	add	r3, sp, #32
    1376:	701e      	strb	r6, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1378:	2302      	movs	r3, #2
    137a:	aa08      	add	r2, sp, #32
    137c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    137e:	0c36      	lsrs	r6, r6, #16
    1380:	b2f0      	uxtb	r0, r6
    1382:	0011      	movs	r1, r2
    1384:	4b7a      	ldr	r3, [pc, #488]	; (1570 <i2c_master_init+0x2cc>)
    1386:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1388:	8aa3      	ldrh	r3, [r4, #20]
    138a:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
    138c:	8ae3      	ldrh	r3, [r4, #22]
    138e:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    1390:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1392:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    1394:	2b00      	cmp	r3, #0
    1396:	d104      	bne.n	13a2 <i2c_master_init+0xfe>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1398:	4b76      	ldr	r3, [pc, #472]	; (1574 <i2c_master_init+0x2d0>)
    139a:	789b      	ldrb	r3, [r3, #2]
    139c:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    139e:	0fdb      	lsrs	r3, r3, #31
    13a0:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    13a2:	68a1      	ldr	r1, [r4, #8]
    13a4:	6923      	ldr	r3, [r4, #16]
    13a6:	430b      	orrs	r3, r1
    13a8:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    13aa:	2224      	movs	r2, #36	; 0x24
    13ac:	5ca2      	ldrb	r2, [r4, r2]
    13ae:	2a00      	cmp	r2, #0
    13b0:	d002      	beq.n	13b8 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    13b2:	2280      	movs	r2, #128	; 0x80
    13b4:	05d2      	lsls	r2, r2, #23
    13b6:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    13b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    13ba:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    13bc:	222c      	movs	r2, #44	; 0x2c
    13be:	5ca2      	ldrb	r2, [r4, r2]
    13c0:	2a00      	cmp	r2, #0
    13c2:	d103      	bne.n	13cc <i2c_master_init+0x128>
    13c4:	2280      	movs	r2, #128	; 0x80
    13c6:	0492      	lsls	r2, r2, #18
    13c8:	4291      	cmp	r1, r2
    13ca:	d102      	bne.n	13d2 <i2c_master_init+0x12e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    13cc:	2280      	movs	r2, #128	; 0x80
    13ce:	0512      	lsls	r2, r2, #20
    13d0:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    13d2:	222d      	movs	r2, #45	; 0x2d
    13d4:	5ca2      	ldrb	r2, [r4, r2]
    13d6:	2a00      	cmp	r2, #0
    13d8:	d002      	beq.n	13e0 <i2c_master_init+0x13c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    13da:	2280      	movs	r2, #128	; 0x80
    13dc:	0412      	lsls	r2, r2, #16
    13de:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    13e0:	222e      	movs	r2, #46	; 0x2e
    13e2:	5ca2      	ldrb	r2, [r4, r2]
    13e4:	2a00      	cmp	r2, #0
    13e6:	d002      	beq.n	13ee <i2c_master_init+0x14a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	03d2      	lsls	r2, r2, #15
    13ec:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    13ee:	4642      	mov	r2, r8
    13f0:	6812      	ldr	r2, [r2, #0]
    13f2:	4313      	orrs	r3, r2
    13f4:	4642      	mov	r2, r8
    13f6:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    13f8:	2380      	movs	r3, #128	; 0x80
    13fa:	005b      	lsls	r3, r3, #1
    13fc:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    13fe:	464d      	mov	r5, r9
    1400:	3512      	adds	r5, #18
    1402:	b2e8      	uxtb	r0, r5
    1404:	4b5c      	ldr	r3, [pc, #368]	; (1578 <i2c_master_init+0x2d4>)
    1406:	4798      	blx	r3
    1408:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    140a:	23fa      	movs	r3, #250	; 0xfa
    140c:	009b      	lsls	r3, r3, #2
    140e:	6822      	ldr	r2, [r4, #0]
    1410:	435a      	muls	r2, r3
    1412:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    1414:	6863      	ldr	r3, [r4, #4]
    1416:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    1418:	4d58      	ldr	r5, [pc, #352]	; (157c <i2c_master_init+0x2d8>)
    141a:	47a8      	blx	r5
    141c:	9000      	str	r0, [sp, #0]
    141e:	9101      	str	r1, [sp, #4]
    1420:	464b      	mov	r3, r9
    1422:	0058      	lsls	r0, r3, #1
    1424:	47a8      	blx	r5
    1426:	9002      	str	r0, [sp, #8]
    1428:	9103      	str	r1, [sp, #12]
    142a:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    142c:	47a8      	blx	r5
    142e:	9004      	str	r0, [sp, #16]
    1430:	9105      	str	r1, [sp, #20]
    1432:	4f53      	ldr	r7, [pc, #332]	; (1580 <i2c_master_init+0x2dc>)
    1434:	4a53      	ldr	r2, [pc, #332]	; (1584 <i2c_master_init+0x2e0>)
    1436:	4b54      	ldr	r3, [pc, #336]	; (1588 <i2c_master_init+0x2e4>)
    1438:	9800      	ldr	r0, [sp, #0]
    143a:	9901      	ldr	r1, [sp, #4]
    143c:	47b8      	blx	r7
    143e:	0002      	movs	r2, r0
    1440:	000b      	movs	r3, r1
    1442:	9804      	ldr	r0, [sp, #16]
    1444:	9905      	ldr	r1, [sp, #20]
    1446:	47b8      	blx	r7
    1448:	4e50      	ldr	r6, [pc, #320]	; (158c <i2c_master_init+0x2e8>)
    144a:	2200      	movs	r2, #0
    144c:	4b50      	ldr	r3, [pc, #320]	; (1590 <i2c_master_init+0x2ec>)
    144e:	47b0      	blx	r6
    1450:	9004      	str	r0, [sp, #16]
    1452:	9105      	str	r1, [sp, #20]
    1454:	4648      	mov	r0, r9
    1456:	47a8      	blx	r5
    1458:	0002      	movs	r2, r0
    145a:	000b      	movs	r3, r1
    145c:	9804      	ldr	r0, [sp, #16]
    145e:	9905      	ldr	r1, [sp, #20]
    1460:	47b8      	blx	r7
    1462:	0002      	movs	r2, r0
    1464:	000b      	movs	r3, r1
    1466:	4d4b      	ldr	r5, [pc, #300]	; (1594 <i2c_master_init+0x2f0>)
    1468:	9800      	ldr	r0, [sp, #0]
    146a:	9901      	ldr	r1, [sp, #4]
    146c:	47a8      	blx	r5
    146e:	9a02      	ldr	r2, [sp, #8]
    1470:	9b03      	ldr	r3, [sp, #12]
    1472:	47b0      	blx	r6
    1474:	2200      	movs	r2, #0
    1476:	4b48      	ldr	r3, [pc, #288]	; (1598 <i2c_master_init+0x2f4>)
    1478:	47a8      	blx	r5
    147a:	9a02      	ldr	r2, [sp, #8]
    147c:	9b03      	ldr	r3, [sp, #12]
    147e:	4d47      	ldr	r5, [pc, #284]	; (159c <i2c_master_init+0x2f8>)
    1480:	47a8      	blx	r5
    1482:	4b47      	ldr	r3, [pc, #284]	; (15a0 <i2c_master_init+0x2fc>)
    1484:	4798      	blx	r3
    1486:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1488:	2380      	movs	r3, #128	; 0x80
    148a:	049b      	lsls	r3, r3, #18
    148c:	68a2      	ldr	r2, [r4, #8]
    148e:	429a      	cmp	r2, r3
    1490:	d01e      	beq.n	14d0 <i2c_master_init+0x22c>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1492:	0003      	movs	r3, r0
    1494:	2040      	movs	r0, #64	; 0x40
    1496:	2dff      	cmp	r5, #255	; 0xff
    1498:	d900      	bls.n	149c <i2c_master_init+0x1f8>
    149a:	e72d      	b.n	12f8 <i2c_master_init+0x54>
	int32_t tmp_baudlow_hs = 0;
    149c:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    149e:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    14a0:	25ff      	movs	r5, #255	; 0xff
    14a2:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    14a4:	0624      	lsls	r4, r4, #24
    14a6:	4325      	orrs	r5, r4
    14a8:	0400      	lsls	r0, r0, #16
    14aa:	23ff      	movs	r3, #255	; 0xff
    14ac:	041b      	lsls	r3, r3, #16
    14ae:	4018      	ands	r0, r3
    14b0:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    14b2:	4643      	mov	r3, r8
    14b4:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    14b6:	2000      	movs	r0, #0
    14b8:	e71e      	b.n	12f8 <i2c_master_init+0x54>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    14ba:	2100      	movs	r1, #0
    14bc:	4640      	mov	r0, r8
    14be:	4b39      	ldr	r3, [pc, #228]	; (15a4 <i2c_master_init+0x300>)
    14c0:	4798      	blx	r3
    14c2:	e74a      	b.n	135a <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    14c4:	2101      	movs	r1, #1
    14c6:	4640      	mov	r0, r8
    14c8:	4b36      	ldr	r3, [pc, #216]	; (15a4 <i2c_master_init+0x300>)
    14ca:	4798      	blx	r3
    14cc:	0006      	movs	r6, r0
    14ce:	e751      	b.n	1374 <i2c_master_init+0xd0>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    14d0:	26fa      	movs	r6, #250	; 0xfa
    14d2:	00b6      	lsls	r6, r6, #2
    14d4:	4653      	mov	r3, sl
    14d6:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    14d8:	9800      	ldr	r0, [sp, #0]
    14da:	9901      	ldr	r1, [sp, #4]
    14dc:	0002      	movs	r2, r0
    14de:	000b      	movs	r3, r1
    14e0:	4c2a      	ldr	r4, [pc, #168]	; (158c <i2c_master_init+0x2e8>)
    14e2:	47a0      	blx	r4
    14e4:	9000      	str	r0, [sp, #0]
    14e6:	9101      	str	r1, [sp, #4]
    14e8:	0030      	movs	r0, r6
    14ea:	4b24      	ldr	r3, [pc, #144]	; (157c <i2c_master_init+0x2d8>)
    14ec:	4798      	blx	r3
    14ee:	2200      	movs	r2, #0
    14f0:	4b2d      	ldr	r3, [pc, #180]	; (15a8 <i2c_master_init+0x304>)
    14f2:	47b8      	blx	r7
    14f4:	0002      	movs	r2, r0
    14f6:	000b      	movs	r3, r1
    14f8:	9800      	ldr	r0, [sp, #0]
    14fa:	9901      	ldr	r1, [sp, #4]
    14fc:	4c27      	ldr	r4, [pc, #156]	; (159c <i2c_master_init+0x2f8>)
    14fe:	47a0      	blx	r4
    1500:	2200      	movs	r2, #0
    1502:	4b25      	ldr	r3, [pc, #148]	; (1598 <i2c_master_init+0x2f4>)
    1504:	4c23      	ldr	r4, [pc, #140]	; (1594 <i2c_master_init+0x2f0>)
    1506:	47a0      	blx	r4
    1508:	4b25      	ldr	r3, [pc, #148]	; (15a0 <i2c_master_init+0x2fc>)
    150a:	4798      	blx	r3
    150c:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    150e:	d00c      	beq.n	152a <i2c_master_init+0x286>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1510:	0031      	movs	r1, r6
    1512:	9807      	ldr	r0, [sp, #28]
    1514:	4b25      	ldr	r3, [pc, #148]	; (15ac <i2c_master_init+0x308>)
    1516:	4798      	blx	r3
    1518:	3802      	subs	r0, #2
    151a:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    151c:	002b      	movs	r3, r5
    151e:	2dff      	cmp	r5, #255	; 0xff
    1520:	d80c      	bhi.n	153c <i2c_master_init+0x298>
    1522:	28ff      	cmp	r0, #255	; 0xff
    1524:	d9bc      	bls.n	14a0 <i2c_master_init+0x1fc>
    1526:	2040      	movs	r0, #64	; 0x40
    1528:	e6e6      	b.n	12f8 <i2c_master_init+0x54>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    152a:	0071      	lsls	r1, r6, #1
    152c:	1e48      	subs	r0, r1, #1
    152e:	9b07      	ldr	r3, [sp, #28]
    1530:	469c      	mov	ip, r3
    1532:	4460      	add	r0, ip
    1534:	4b1d      	ldr	r3, [pc, #116]	; (15ac <i2c_master_init+0x308>)
    1536:	4798      	blx	r3
    1538:	3801      	subs	r0, #1
    153a:	e7ef      	b.n	151c <i2c_master_init+0x278>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    153c:	2040      	movs	r0, #64	; 0x40
    153e:	e6db      	b.n	12f8 <i2c_master_init+0x54>
			MCLK->APBDMASK.reg |= mask;
    1540:	4a04      	ldr	r2, [pc, #16]	; (1554 <i2c_master_init+0x2b0>)
    1542:	6a13      	ldr	r3, [r2, #32]
    1544:	2102      	movs	r1, #2
    1546:	430b      	orrs	r3, r1
    1548:	6213      	str	r3, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    154a:	2518      	movs	r5, #24
    154c:	e6c2      	b.n	12d4 <i2c_master_init+0x30>
    154e:	46c0      	nop			; (mov r8, r8)
    1550:	00001ee5 	.word	0x00001ee5
    1554:	40000400 	.word	0x40000400
    1558:	00003125 	.word	0x00003125
    155c:	000030b5 	.word	0x000030b5
    1560:	00001d3d 	.word	0x00001d3d
    1564:	000019d9 	.word	0x000019d9
    1568:	00001f21 	.word	0x00001f21
    156c:	20001130 	.word	0x20001130
    1570:	00003221 	.word	0x00003221
    1574:	41002000 	.word	0x41002000
    1578:	00003149 	.word	0x00003149
    157c:	00013485 	.word	0x00013485
    1580:	000128f1 	.word	0x000128f1
    1584:	e826d695 	.word	0xe826d695
    1588:	3e112e0b 	.word	0x3e112e0b
    158c:	00011c69 	.word	0x00011c69
    1590:	40240000 	.word	0x40240000
    1594:	00012df1 	.word	0x00012df1
    1598:	3ff00000 	.word	0x3ff00000
    159c:	00012289 	.word	0x00012289
    15a0:	0001341d 	.word	0x0001341d
    15a4:	00001d89 	.word	0x00001d89
    15a8:	40080000 	.word	0x40080000
    15ac:	0001089d 	.word	0x0001089d

000015b0 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15b0:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    15b2:	7e1a      	ldrb	r2, [r3, #24]
    15b4:	0792      	lsls	r2, r2, #30
    15b6:	d507      	bpl.n	15c8 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    15b8:	2202      	movs	r2, #2
    15ba:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    15bc:	8b5b      	ldrh	r3, [r3, #26]
    15be:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    15c0:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    15c2:	17db      	asrs	r3, r3, #31
    15c4:	4018      	ands	r0, r3
}
    15c6:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    15c8:	8b5a      	ldrh	r2, [r3, #26]
    15ca:	0752      	lsls	r2, r2, #29
    15cc:	d506      	bpl.n	15dc <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    15ce:	6859      	ldr	r1, [r3, #4]
    15d0:	22c0      	movs	r2, #192	; 0xc0
    15d2:	0292      	lsls	r2, r2, #10
    15d4:	430a      	orrs	r2, r1
    15d6:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    15d8:	2018      	movs	r0, #24
    15da:	e7f4      	b.n	15c6 <_i2c_master_address_response+0x16>
	return STATUS_OK;
    15dc:	2000      	movs	r0, #0
    15de:	e7f2      	b.n	15c6 <_i2c_master_address_response+0x16>

000015e0 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    15e0:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15e2:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    15e4:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15e6:	2401      	movs	r4, #1
    15e8:	2502      	movs	r5, #2
    15ea:	7e11      	ldrb	r1, [r2, #24]
    15ec:	4221      	tst	r1, r4
    15ee:	d10b      	bne.n	1608 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    15f0:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15f2:	4229      	tst	r1, r5
    15f4:	d106      	bne.n	1604 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    15f6:	3301      	adds	r3, #1
    15f8:	b29b      	uxth	r3, r3
    15fa:	8901      	ldrh	r1, [r0, #8]
    15fc:	4299      	cmp	r1, r3
    15fe:	d8f4      	bhi.n	15ea <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    1600:	2012      	movs	r0, #18
    1602:	e002      	b.n	160a <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    1604:	2000      	movs	r0, #0
    1606:	e000      	b.n	160a <_i2c_master_wait_for_bus+0x2a>
    1608:	2000      	movs	r0, #0
}
    160a:	bd30      	pop	{r4, r5, pc}

0000160c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    160c:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    160e:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1610:	6862      	ldr	r2, [r4, #4]
    1612:	2380      	movs	r3, #128	; 0x80
    1614:	02db      	lsls	r3, r3, #11
    1616:	4313      	orrs	r3, r2
    1618:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    161a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    161c:	4b02      	ldr	r3, [pc, #8]	; (1628 <_i2c_master_send_hs_master_code+0x1c>)
    161e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1620:	2301      	movs	r3, #1
    1622:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1624:	bd10      	pop	{r4, pc}
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	000015e1 	.word	0x000015e1

0000162c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    162c:	b5f0      	push	{r4, r5, r6, r7, lr}
    162e:	46de      	mov	lr, fp
    1630:	4657      	mov	r7, sl
    1632:	464e      	mov	r6, r9
    1634:	4645      	mov	r5, r8
    1636:	b5e0      	push	{r5, r6, r7, lr}
    1638:	b083      	sub	sp, #12
    163a:	0006      	movs	r6, r0
    163c:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    163e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1640:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1642:	682b      	ldr	r3, [r5, #0]
    1644:	011b      	lsls	r3, r3, #4
    1646:	0fdb      	lsrs	r3, r3, #31
    1648:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    164a:	7a4b      	ldrb	r3, [r1, #9]
    164c:	2b00      	cmp	r3, #0
    164e:	d12b      	bne.n	16a8 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1650:	686b      	ldr	r3, [r5, #4]
    1652:	4a58      	ldr	r2, [pc, #352]	; (17b4 <_i2c_master_read_packet+0x188>)
    1654:	4013      	ands	r3, r2
    1656:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1658:	464b      	mov	r3, r9
    165a:	7a1b      	ldrb	r3, [r3, #8]
    165c:	2b00      	cmp	r3, #0
    165e:	d127      	bne.n	16b0 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1660:	464b      	mov	r3, r9
    1662:	881b      	ldrh	r3, [r3, #0]
    1664:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1666:	464a      	mov	r2, r9
    1668:	7a52      	ldrb	r2, [r2, #9]
    166a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    166c:	4313      	orrs	r3, r2
    166e:	2201      	movs	r2, #1
    1670:	4313      	orrs	r3, r2
    1672:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1674:	0030      	movs	r0, r6
    1676:	4b50      	ldr	r3, [pc, #320]	; (17b8 <_i2c_master_read_packet+0x18c>)
    1678:	4798      	blx	r3
    167a:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    167c:	4653      	mov	r3, sl
    167e:	2b00      	cmp	r3, #0
    1680:	d003      	beq.n	168a <_i2c_master_read_packet+0x5e>
    1682:	464b      	mov	r3, r9
    1684:	885b      	ldrh	r3, [r3, #2]
    1686:	2b01      	cmp	r3, #1
    1688:	d03b      	beq.n	1702 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    168a:	686b      	ldr	r3, [r5, #4]
    168c:	4a49      	ldr	r2, [pc, #292]	; (17b4 <_i2c_master_read_packet+0x188>)
    168e:	4013      	ands	r3, r2
    1690:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1692:	9b01      	ldr	r3, [sp, #4]
    1694:	2b00      	cmp	r3, #0
    1696:	d03a      	beq.n	170e <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    1698:	9801      	ldr	r0, [sp, #4]
    169a:	b003      	add	sp, #12
    169c:	bc3c      	pop	{r2, r3, r4, r5}
    169e:	4690      	mov	r8, r2
    16a0:	4699      	mov	r9, r3
    16a2:	46a2      	mov	sl, r4
    16a4:	46ab      	mov	fp, r5
    16a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    16a8:	7a89      	ldrb	r1, [r1, #10]
    16aa:	4b44      	ldr	r3, [pc, #272]	; (17bc <_i2c_master_read_packet+0x190>)
    16ac:	4798      	blx	r3
    16ae:	e7cf      	b.n	1650 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    16b0:	464b      	mov	r3, r9
    16b2:	881b      	ldrh	r3, [r3, #0]
    16b4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16b6:	464a      	mov	r2, r9
    16b8:	7a52      	ldrb	r2, [r2, #9]
    16ba:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    16bc:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16be:	2280      	movs	r2, #128	; 0x80
    16c0:	0212      	lsls	r2, r2, #8
    16c2:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    16c4:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    16c6:	0030      	movs	r0, r6
    16c8:	4b3b      	ldr	r3, [pc, #236]	; (17b8 <_i2c_master_read_packet+0x18c>)
    16ca:	4798      	blx	r3
    16cc:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    16ce:	686b      	ldr	r3, [r5, #4]
    16d0:	4a38      	ldr	r2, [pc, #224]	; (17b4 <_i2c_master_read_packet+0x188>)
    16d2:	4013      	ands	r3, r2
    16d4:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    16d6:	2800      	cmp	r0, #0
    16d8:	d1de      	bne.n	1698 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    16da:	0030      	movs	r0, r6
    16dc:	4b38      	ldr	r3, [pc, #224]	; (17c0 <_i2c_master_read_packet+0x194>)
    16de:	4798      	blx	r3
    16e0:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    16e2:	2800      	cmp	r0, #0
    16e4:	d1d8      	bne.n	1698 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    16e6:	464b      	mov	r3, r9
    16e8:	881b      	ldrh	r3, [r3, #0]
    16ea:	0a1b      	lsrs	r3, r3, #8
    16ec:	2278      	movs	r2, #120	; 0x78
    16ee:	4313      	orrs	r3, r2
    16f0:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16f2:	464a      	mov	r2, r9
    16f4:	7a52      	ldrb	r2, [r2, #9]
    16f6:	0392      	lsls	r2, r2, #14
    16f8:	2101      	movs	r1, #1
    16fa:	430a      	orrs	r2, r1
    16fc:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    16fe:	626b      	str	r3, [r5, #36]	; 0x24
    1700:	e7b8      	b.n	1674 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1702:	686a      	ldr	r2, [r5, #4]
    1704:	2380      	movs	r3, #128	; 0x80
    1706:	02db      	lsls	r3, r3, #11
    1708:	4313      	orrs	r3, r2
    170a:	606b      	str	r3, [r5, #4]
    170c:	e7c1      	b.n	1692 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    170e:	0030      	movs	r0, r6
    1710:	4b2b      	ldr	r3, [pc, #172]	; (17c0 <_i2c_master_read_packet+0x194>)
    1712:	4798      	blx	r3
    1714:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    1716:	2800      	cmp	r0, #0
    1718:	d1be      	bne.n	1698 <_i2c_master_read_packet+0x6c>
    171a:	3c01      	subs	r4, #1
    171c:	b2a4      	uxth	r4, r4
    171e:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    1720:	4b28      	ldr	r3, [pc, #160]	; (17c4 <_i2c_master_read_packet+0x198>)
    1722:	469b      	mov	fp, r3
    1724:	e015      	b.n	1752 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    1726:	2c01      	cmp	r4, #1
    1728:	d020      	beq.n	176c <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    172a:	0030      	movs	r0, r6
    172c:	4b26      	ldr	r3, [pc, #152]	; (17c8 <_i2c_master_read_packet+0x19c>)
    172e:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    1730:	4643      	mov	r3, r8
    1732:	1c5f      	adds	r7, r3, #1
    1734:	b2bf      	uxth	r7, r7
    1736:	2328      	movs	r3, #40	; 0x28
    1738:	5ceb      	ldrb	r3, [r5, r3]
    173a:	464a      	mov	r2, r9
    173c:	6852      	ldr	r2, [r2, #4]
    173e:	4641      	mov	r1, r8
    1740:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    1742:	0030      	movs	r0, r6
    1744:	4b1c      	ldr	r3, [pc, #112]	; (17b8 <_i2c_master_read_packet+0x18c>)
    1746:	4798      	blx	r3
    1748:	3c01      	subs	r4, #1
    174a:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    174c:	2800      	cmp	r0, #0
    174e:	d115      	bne.n	177c <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    1750:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    1752:	455c      	cmp	r4, fp
    1754:	d014      	beq.n	1780 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1756:	8b6b      	ldrh	r3, [r5, #26]
    1758:	069b      	lsls	r3, r3, #26
    175a:	d527      	bpl.n	17ac <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    175c:	7af3      	ldrb	r3, [r6, #11]
    175e:	2b00      	cmp	r3, #0
    1760:	d0e3      	beq.n	172a <_i2c_master_read_packet+0xfe>
    1762:	4653      	mov	r3, sl
    1764:	2b00      	cmp	r3, #0
    1766:	d1de      	bne.n	1726 <_i2c_master_read_packet+0xfa>
    1768:	2c00      	cmp	r4, #0
    176a:	d1de      	bne.n	172a <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    176c:	686a      	ldr	r2, [r5, #4]
    176e:	2380      	movs	r3, #128	; 0x80
    1770:	02db      	lsls	r3, r3, #11
    1772:	4313      	orrs	r3, r2
    1774:	606b      	str	r3, [r5, #4]
    1776:	3c01      	subs	r4, #1
    1778:	b2a4      	uxth	r4, r4
    177a:	e7ea      	b.n	1752 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    177c:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    177e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1780:	7ab3      	ldrb	r3, [r6, #10]
    1782:	2b00      	cmp	r3, #0
    1784:	d109      	bne.n	179a <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    1786:	0030      	movs	r0, r6
    1788:	4b0f      	ldr	r3, [pc, #60]	; (17c8 <_i2c_master_read_packet+0x19c>)
    178a:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    178c:	2328      	movs	r3, #40	; 0x28
    178e:	5cea      	ldrb	r2, [r5, r3]
    1790:	464b      	mov	r3, r9
    1792:	685b      	ldr	r3, [r3, #4]
    1794:	4641      	mov	r1, r8
    1796:	545a      	strb	r2, [r3, r1]
    1798:	e77e      	b.n	1698 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    179a:	0030      	movs	r0, r6
    179c:	4b0a      	ldr	r3, [pc, #40]	; (17c8 <_i2c_master_read_packet+0x19c>)
    179e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    17a0:	686a      	ldr	r2, [r5, #4]
    17a2:	23c0      	movs	r3, #192	; 0xc0
    17a4:	029b      	lsls	r3, r3, #10
    17a6:	4313      	orrs	r3, r2
    17a8:	606b      	str	r3, [r5, #4]
    17aa:	e7ec      	b.n	1786 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    17ac:	2341      	movs	r3, #65	; 0x41
    17ae:	9301      	str	r3, [sp, #4]
    17b0:	e772      	b.n	1698 <_i2c_master_read_packet+0x6c>
    17b2:	46c0      	nop			; (mov r8, r8)
    17b4:	fffbffff 	.word	0xfffbffff
    17b8:	000015e1 	.word	0x000015e1
    17bc:	0000160d 	.word	0x0000160d
    17c0:	000015b1 	.word	0x000015b1
    17c4:	0000ffff 	.word	0x0000ffff
    17c8:	00001299 	.word	0x00001299

000017cc <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    17cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ce:	46de      	mov	lr, fp
    17d0:	4657      	mov	r7, sl
    17d2:	464e      	mov	r6, r9
    17d4:	4645      	mov	r5, r8
    17d6:	b5e0      	push	{r5, r6, r7, lr}
    17d8:	b083      	sub	sp, #12
    17da:	0006      	movs	r6, r0
    17dc:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17de:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    17e0:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    17e2:	4b32      	ldr	r3, [pc, #200]	; (18ac <_i2c_master_write_packet+0xe0>)
    17e4:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    17e6:	7a7b      	ldrb	r3, [r7, #9]
    17e8:	2b00      	cmp	r3, #0
    17ea:	d11d      	bne.n	1828 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    17ec:	686b      	ldr	r3, [r5, #4]
    17ee:	4a30      	ldr	r2, [pc, #192]	; (18b0 <_i2c_master_write_packet+0xe4>)
    17f0:	4013      	ands	r3, r2
    17f2:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    17f4:	7a3b      	ldrb	r3, [r7, #8]
    17f6:	2b00      	cmp	r3, #0
    17f8:	d01b      	beq.n	1832 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    17fa:	883b      	ldrh	r3, [r7, #0]
    17fc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    17fe:	7a7a      	ldrb	r2, [r7, #9]
    1800:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1802:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1804:	2280      	movs	r2, #128	; 0x80
    1806:	0212      	lsls	r2, r2, #8
    1808:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    180a:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    180c:	0030      	movs	r0, r6
    180e:	4b29      	ldr	r3, [pc, #164]	; (18b4 <_i2c_master_write_packet+0xe8>)
    1810:	4798      	blx	r3
    1812:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1814:	2800      	cmp	r0, #0
    1816:	d013      	beq.n	1840 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    1818:	9801      	ldr	r0, [sp, #4]
    181a:	b003      	add	sp, #12
    181c:	bc3c      	pop	{r2, r3, r4, r5}
    181e:	4690      	mov	r8, r2
    1820:	4699      	mov	r9, r3
    1822:	46a2      	mov	sl, r4
    1824:	46ab      	mov	fp, r5
    1826:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1828:	7ab9      	ldrb	r1, [r7, #10]
    182a:	0030      	movs	r0, r6
    182c:	4b22      	ldr	r3, [pc, #136]	; (18b8 <_i2c_master_write_packet+0xec>)
    182e:	4798      	blx	r3
    1830:	e7dc      	b.n	17ec <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1832:	883b      	ldrh	r3, [r7, #0]
    1834:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1836:	7a7a      	ldrb	r2, [r7, #9]
    1838:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    183a:	4313      	orrs	r3, r2
    183c:	626b      	str	r3, [r5, #36]	; 0x24
    183e:	e7e5      	b.n	180c <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    1840:	0030      	movs	r0, r6
    1842:	4b1e      	ldr	r3, [pc, #120]	; (18bc <_i2c_master_write_packet+0xf0>)
    1844:	4798      	blx	r3
    1846:	1e03      	subs	r3, r0, #0
    1848:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    184a:	d1e5      	bne.n	1818 <_i2c_master_write_packet+0x4c>
    184c:	46a0      	mov	r8, r4
    184e:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1850:	3320      	adds	r3, #32
    1852:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    1854:	4b15      	ldr	r3, [pc, #84]	; (18ac <_i2c_master_write_packet+0xe0>)
    1856:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    1858:	4b16      	ldr	r3, [pc, #88]	; (18b4 <_i2c_master_write_packet+0xe8>)
    185a:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    185c:	4544      	cmp	r4, r8
    185e:	d015      	beq.n	188c <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1860:	8b6b      	ldrh	r3, [r5, #26]
    1862:	464a      	mov	r2, r9
    1864:	4213      	tst	r3, r2
    1866:	d01d      	beq.n	18a4 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    1868:	0030      	movs	r0, r6
    186a:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	5d1a      	ldrb	r2, [r3, r4]
    1870:	2328      	movs	r3, #40	; 0x28
    1872:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    1874:	0030      	movs	r0, r6
    1876:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    1878:	2800      	cmp	r0, #0
    187a:	d106      	bne.n	188a <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    187c:	8b6b      	ldrh	r3, [r5, #26]
    187e:	3401      	adds	r4, #1
    1880:	075b      	lsls	r3, r3, #29
    1882:	d5eb      	bpl.n	185c <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    1884:	231e      	movs	r3, #30
    1886:	9301      	str	r3, [sp, #4]
    1888:	e000      	b.n	188c <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    188a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    188c:	7ab3      	ldrb	r3, [r6, #10]
    188e:	2b00      	cmp	r3, #0
    1890:	d0c2      	beq.n	1818 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    1892:	0030      	movs	r0, r6
    1894:	4b05      	ldr	r3, [pc, #20]	; (18ac <_i2c_master_write_packet+0xe0>)
    1896:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1898:	686a      	ldr	r2, [r5, #4]
    189a:	23c0      	movs	r3, #192	; 0xc0
    189c:	029b      	lsls	r3, r3, #10
    189e:	4313      	orrs	r3, r2
    18a0:	606b      	str	r3, [r5, #4]
    18a2:	e7b9      	b.n	1818 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    18a4:	2341      	movs	r3, #65	; 0x41
    18a6:	9301      	str	r3, [sp, #4]
    18a8:	e7b6      	b.n	1818 <_i2c_master_write_packet+0x4c>
    18aa:	46c0      	nop			; (mov r8, r8)
    18ac:	00001299 	.word	0x00001299
    18b0:	fffbffff 	.word	0xfffbffff
    18b4:	000015e1 	.word	0x000015e1
    18b8:	0000160d 	.word	0x0000160d
    18bc:	000015b1 	.word	0x000015b1

000018c0 <i2c_master_read_packet_wait>:
{
    18c0:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
    18c2:	8b83      	ldrh	r3, [r0, #28]
    18c4:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    18c6:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    18c8:	2b00      	cmp	r3, #0
    18ca:	d001      	beq.n	18d0 <i2c_master_read_packet_wait+0x10>
}
    18cc:	0010      	movs	r0, r2
    18ce:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    18d0:	3301      	adds	r3, #1
    18d2:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    18d4:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    18d6:	4b02      	ldr	r3, [pc, #8]	; (18e0 <i2c_master_read_packet_wait+0x20>)
    18d8:	4798      	blx	r3
    18da:	0002      	movs	r2, r0
    18dc:	e7f6      	b.n	18cc <i2c_master_read_packet_wait+0xc>
    18de:	46c0      	nop			; (mov r8, r8)
    18e0:	0000162d 	.word	0x0000162d

000018e4 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    18e4:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    18e6:	8b83      	ldrh	r3, [r0, #28]
    18e8:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    18ea:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    18ec:	2b00      	cmp	r3, #0
    18ee:	d001      	beq.n	18f4 <i2c_master_write_packet_wait_no_stop+0x10>

	module->send_stop = false;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    18f0:	0010      	movs	r0, r2
    18f2:	bd10      	pop	{r4, pc}
	module->send_stop = false;
    18f4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    18f6:	3301      	adds	r3, #1
    18f8:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    18fa:	4b02      	ldr	r3, [pc, #8]	; (1904 <i2c_master_write_packet_wait_no_stop+0x20>)
    18fc:	4798      	blx	r3
    18fe:	0002      	movs	r2, r0
    1900:	e7f6      	b.n	18f0 <i2c_master_write_packet_wait_no_stop+0xc>
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	000017cd 	.word	0x000017cd

00001908 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1908:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    190a:	2207      	movs	r2, #7
    190c:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    190e:	421a      	tst	r2, r3
    1910:	d1fc      	bne.n	190c <_i2c_master_wait_for_sync+0x4>
}
    1912:	4770      	bx	lr

00001914 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1914:	b570      	push	{r4, r5, r6, lr}
    1916:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1918:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    191a:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    191c:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    191e:	8b83      	ldrh	r3, [r0, #28]
    1920:	1aed      	subs	r5, r5, r3
    1922:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1924:	8b83      	ldrh	r3, [r0, #28]
    1926:	3b01      	subs	r3, #1
    1928:	b29b      	uxth	r3, r3
    192a:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    192c:	0113      	lsls	r3, r2, #4
    192e:	d51d      	bpl.n	196c <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    1930:	7ac3      	ldrb	r3, [r0, #11]
    1932:	2b00      	cmp	r3, #0
    1934:	d003      	beq.n	193e <_i2c_master_read+0x2a>
    1936:	8b83      	ldrh	r3, [r0, #28]
    1938:	b29b      	uxth	r3, r3
    193a:	2b01      	cmp	r3, #1
    193c:	d010      	beq.n	1960 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    193e:	8ba3      	ldrh	r3, [r4, #28]
    1940:	b29b      	uxth	r3, r3
    1942:	2b00      	cmp	r3, #0
    1944:	d102      	bne.n	194c <_i2c_master_read+0x38>
		if (module->send_stop) {
    1946:	7aa3      	ldrb	r3, [r4, #10]
    1948:	2b00      	cmp	r3, #0
    194a:	d11c      	bne.n	1986 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    194c:	0020      	movs	r0, r4
    194e:	4b12      	ldr	r3, [pc, #72]	; (1998 <_i2c_master_read+0x84>)
    1950:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1952:	6a23      	ldr	r3, [r4, #32]
    1954:	195d      	adds	r5, r3, r5
    1956:	2328      	movs	r3, #40	; 0x28
    1958:	5cf3      	ldrb	r3, [r6, r3]
    195a:	b2db      	uxtb	r3, r3
    195c:	702b      	strb	r3, [r5, #0]
}
    195e:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1960:	6872      	ldr	r2, [r6, #4]
    1962:	2380      	movs	r3, #128	; 0x80
    1964:	02db      	lsls	r3, r3, #11
    1966:	4313      	orrs	r3, r2
    1968:	6073      	str	r3, [r6, #4]
    196a:	e7e8      	b.n	193e <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    196c:	7ac3      	ldrb	r3, [r0, #11]
    196e:	2b00      	cmp	r3, #0
    1970:	d0e5      	beq.n	193e <_i2c_master_read+0x2a>
    1972:	8b83      	ldrh	r3, [r0, #28]
    1974:	b29b      	uxth	r3, r3
    1976:	2b00      	cmp	r3, #0
    1978:	d1e1      	bne.n	193e <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    197a:	6872      	ldr	r2, [r6, #4]
    197c:	2380      	movs	r3, #128	; 0x80
    197e:	02db      	lsls	r3, r3, #11
    1980:	4313      	orrs	r3, r2
    1982:	6073      	str	r3, [r6, #4]
    1984:	e7db      	b.n	193e <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1986:	0020      	movs	r0, r4
    1988:	4b03      	ldr	r3, [pc, #12]	; (1998 <_i2c_master_read+0x84>)
    198a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    198c:	6872      	ldr	r2, [r6, #4]
    198e:	23c0      	movs	r3, #192	; 0xc0
    1990:	029b      	lsls	r3, r3, #10
    1992:	4313      	orrs	r3, r2
    1994:	6073      	str	r3, [r6, #4]
    1996:	e7d9      	b.n	194c <_i2c_master_read+0x38>
    1998:	00001909 	.word	0x00001909

0000199c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    199c:	b570      	push	{r4, r5, r6, lr}
    199e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19a0:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    19a2:	8b6b      	ldrh	r3, [r5, #26]
    19a4:	075b      	lsls	r3, r3, #29
    19a6:	d503      	bpl.n	19b0 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    19a8:	221e      	movs	r2, #30
    19aa:	2325      	movs	r3, #37	; 0x25
    19ac:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    19ae:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    19b0:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    19b2:	8b83      	ldrh	r3, [r0, #28]
    19b4:	1af6      	subs	r6, r6, r3
    19b6:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    19b8:	8b83      	ldrh	r3, [r0, #28]
    19ba:	3b01      	subs	r3, #1
    19bc:	b29b      	uxth	r3, r3
    19be:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    19c0:	4b04      	ldr	r3, [pc, #16]	; (19d4 <_i2c_master_write+0x38>)
    19c2:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    19c4:	6a23      	ldr	r3, [r4, #32]
    19c6:	199e      	adds	r6, r3, r6
    19c8:	7833      	ldrb	r3, [r6, #0]
    19ca:	b2db      	uxtb	r3, r3
    19cc:	2228      	movs	r2, #40	; 0x28
    19ce:	54ab      	strb	r3, [r5, r2]
    19d0:	e7ed      	b.n	19ae <_i2c_master_write+0x12>
    19d2:	46c0      	nop			; (mov r8, r8)
    19d4:	00001909 	.word	0x00001909

000019d8 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    19d8:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    19da:	0080      	lsls	r0, r0, #2
    19dc:	4b75      	ldr	r3, [pc, #468]	; (1bb4 <_i2c_master_interrupt_handler+0x1dc>)
    19de:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19e0:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    19e2:	682b      	ldr	r3, [r5, #0]
    19e4:	011b      	lsls	r3, r3, #4
    19e6:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    19e8:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    19ea:	7e26      	ldrb	r6, [r4, #24]
    19ec:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    19ee:	8b63      	ldrh	r3, [r4, #26]
    19f0:	b29b      	uxth	r3, r3
    19f2:	2b00      	cmp	r3, #0
    19f4:	d103      	bne.n	19fe <_i2c_master_interrupt_handler+0x26>
    19f6:	8ba3      	ldrh	r3, [r4, #28]
    19f8:	b29b      	uxth	r3, r3
    19fa:	2b00      	cmp	r3, #0
    19fc:	d123      	bne.n	1a46 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    19fe:	8b63      	ldrh	r3, [r4, #26]
    1a00:	b29b      	uxth	r3, r3
    1a02:	2b00      	cmp	r3, #0
    1a04:	d008      	beq.n	1a18 <_i2c_master_interrupt_handler+0x40>
    1a06:	8ba3      	ldrh	r3, [r4, #28]
    1a08:	b29b      	uxth	r3, r3
    1a0a:	2b00      	cmp	r3, #0
    1a0c:	d104      	bne.n	1a18 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    1a0e:	3325      	adds	r3, #37	; 0x25
    1a10:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a12:	2b05      	cmp	r3, #5
    1a14:	d100      	bne.n	1a18 <_i2c_master_interrupt_handler+0x40>
    1a16:	e06d      	b.n	1af4 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1a18:	8b63      	ldrh	r3, [r4, #26]
    1a1a:	b29b      	uxth	r3, r3
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d024      	beq.n	1a6a <_i2c_master_interrupt_handler+0x92>
    1a20:	8ba3      	ldrh	r3, [r4, #28]
    1a22:	b29b      	uxth	r3, r3
    1a24:	2b00      	cmp	r3, #0
    1a26:	d020      	beq.n	1a6a <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1a28:	8b6b      	ldrh	r3, [r5, #26]
    1a2a:	069b      	lsls	r3, r3, #26
    1a2c:	d500      	bpl.n	1a30 <_i2c_master_interrupt_handler+0x58>
    1a2e:	e081      	b.n	1b34 <_i2c_master_interrupt_handler+0x15c>
    1a30:	2a00      	cmp	r2, #0
    1a32:	d004      	beq.n	1a3e <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1a34:	8ba3      	ldrh	r3, [r4, #28]
    1a36:	b29b      	uxth	r3, r3
    1a38:	2b01      	cmp	r3, #1
    1a3a:	d100      	bne.n	1a3e <_i2c_master_interrupt_handler+0x66>
    1a3c:	e07a      	b.n	1b34 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a3e:	2241      	movs	r2, #65	; 0x41
    1a40:	2325      	movs	r3, #37	; 0x25
    1a42:	54e2      	strb	r2, [r4, r3]
    1a44:	e011      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1a46:	7e2b      	ldrb	r3, [r5, #24]
    1a48:	07db      	lsls	r3, r3, #31
    1a4a:	d507      	bpl.n	1a5c <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1a4c:	2301      	movs	r3, #1
    1a4e:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1a50:	8b6b      	ldrh	r3, [r5, #26]
    1a52:	079b      	lsls	r3, r3, #30
    1a54:	d52e      	bpl.n	1ab4 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a56:	2241      	movs	r2, #65	; 0x41
    1a58:	2325      	movs	r3, #37	; 0x25
    1a5a:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    1a5c:	8ba3      	ldrh	r3, [r4, #28]
    1a5e:	b29b      	uxth	r3, r3
    1a60:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    1a62:	2325      	movs	r3, #37	; 0x25
    1a64:	5ce3      	ldrb	r3, [r4, r3]
    1a66:	2b05      	cmp	r3, #5
    1a68:	d038      	beq.n	1adc <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a6a:	8b63      	ldrh	r3, [r4, #26]
    1a6c:	b29b      	uxth	r3, r3
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d007      	beq.n	1a82 <_i2c_master_interrupt_handler+0xaa>
    1a72:	8ba3      	ldrh	r3, [r4, #28]
    1a74:	b29b      	uxth	r3, r3
    1a76:	2b00      	cmp	r3, #0
    1a78:	d103      	bne.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    1a7a:	3325      	adds	r3, #37	; 0x25
    1a7c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a7e:	2b05      	cmp	r3, #5
    1a80:	d064      	beq.n	1b4c <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1a82:	2325      	movs	r3, #37	; 0x25
    1a84:	5ce3      	ldrb	r3, [r4, r3]
    1a86:	2b05      	cmp	r3, #5
    1a88:	d013      	beq.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1a8a:	2325      	movs	r3, #37	; 0x25
    1a8c:	5ce3      	ldrb	r3, [r4, r3]
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d00f      	beq.n	1ab2 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1a92:	2303      	movs	r3, #3
    1a94:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1a96:	2300      	movs	r3, #0
    1a98:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1a9a:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1a9c:	3325      	adds	r3, #37	; 0x25
    1a9e:	5ce3      	ldrb	r3, [r4, r3]
    1aa0:	2b41      	cmp	r3, #65	; 0x41
    1aa2:	d003      	beq.n	1aac <_i2c_master_interrupt_handler+0xd4>
    1aa4:	7aa3      	ldrb	r3, [r4, #10]
    1aa6:	2b00      	cmp	r3, #0
    1aa8:	d000      	beq.n	1aac <_i2c_master_interrupt_handler+0xd4>
    1aaa:	e075      	b.n	1b98 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1aac:	0773      	lsls	r3, r6, #29
    1aae:	d500      	bpl.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1ab0:	e07b      	b.n	1baa <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1ab2:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1ab4:	8b6b      	ldrh	r3, [r5, #26]
    1ab6:	075b      	lsls	r3, r3, #29
    1ab8:	d5d0      	bpl.n	1a5c <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1aba:	2218      	movs	r2, #24
    1abc:	2325      	movs	r3, #37	; 0x25
    1abe:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1ac0:	2300      	movs	r3, #0
    1ac2:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1ac4:	7aa3      	ldrb	r3, [r4, #10]
    1ac6:	2b00      	cmp	r3, #0
    1ac8:	d0c8      	beq.n	1a5c <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    1aca:	0020      	movs	r0, r4
    1acc:	4b3a      	ldr	r3, [pc, #232]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1ace:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1ad0:	686a      	ldr	r2, [r5, #4]
    1ad2:	23c0      	movs	r3, #192	; 0xc0
    1ad4:	029b      	lsls	r3, r3, #10
    1ad6:	4313      	orrs	r3, r2
    1ad8:	606b      	str	r3, [r5, #4]
    1ada:	e7bf      	b.n	1a5c <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1adc:	331f      	adds	r3, #31
    1ade:	5ce3      	ldrb	r3, [r4, r3]
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	d003      	beq.n	1aec <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1ae4:	0020      	movs	r0, r4
    1ae6:	4b35      	ldr	r3, [pc, #212]	; (1bbc <_i2c_master_interrupt_handler+0x1e4>)
    1ae8:	4798      	blx	r3
    1aea:	e7be      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    1aec:	0020      	movs	r0, r4
    1aee:	4b34      	ldr	r3, [pc, #208]	; (1bc0 <_i2c_master_interrupt_handler+0x1e8>)
    1af0:	4798      	blx	r3
    1af2:	e7ba      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1af4:	331f      	adds	r3, #31
    1af6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1af8:	2b00      	cmp	r3, #0
    1afa:	d000      	beq.n	1afe <_i2c_master_interrupt_handler+0x126>
    1afc:	e78c      	b.n	1a18 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    1afe:	3303      	adds	r3, #3
    1b00:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1b02:	2300      	movs	r3, #0
    1b04:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b06:	3325      	adds	r3, #37	; 0x25
    1b08:	2200      	movs	r2, #0
    1b0a:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    1b0c:	7aa3      	ldrb	r3, [r4, #10]
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d107      	bne.n	1b22 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1b12:	2301      	movs	r3, #1
    1b14:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1b16:	07f3      	lsls	r3, r6, #31
    1b18:	d5a7      	bpl.n	1a6a <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1b1a:	68e3      	ldr	r3, [r4, #12]
    1b1c:	0020      	movs	r0, r4
    1b1e:	4798      	blx	r3
    1b20:	e7a3      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    1b22:	0020      	movs	r0, r4
    1b24:	4b24      	ldr	r3, [pc, #144]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1b26:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b28:	686a      	ldr	r2, [r5, #4]
    1b2a:	23c0      	movs	r3, #192	; 0xc0
    1b2c:	029b      	lsls	r3, r3, #10
    1b2e:	4313      	orrs	r3, r2
    1b30:	606b      	str	r3, [r5, #4]
    1b32:	e7f0      	b.n	1b16 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1b34:	2324      	movs	r3, #36	; 0x24
    1b36:	5ce3      	ldrb	r3, [r4, r3]
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d103      	bne.n	1b44 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    1b3c:	0020      	movs	r0, r4
    1b3e:	4b20      	ldr	r3, [pc, #128]	; (1bc0 <_i2c_master_interrupt_handler+0x1e8>)
    1b40:	4798      	blx	r3
    1b42:	e792      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    1b44:	0020      	movs	r0, r4
    1b46:	4b1d      	ldr	r3, [pc, #116]	; (1bbc <_i2c_master_interrupt_handler+0x1e4>)
    1b48:	4798      	blx	r3
    1b4a:	e78e      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1b4c:	331f      	adds	r3, #31
    1b4e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1b50:	2b01      	cmp	r3, #1
    1b52:	d196      	bne.n	1a82 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1b54:	7e2b      	ldrb	r3, [r5, #24]
    1b56:	079b      	lsls	r3, r3, #30
    1b58:	d501      	bpl.n	1b5e <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1b5a:	2302      	movs	r3, #2
    1b5c:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    1b5e:	2303      	movs	r3, #3
    1b60:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1b62:	2300      	movs	r3, #0
    1b64:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b66:	3325      	adds	r3, #37	; 0x25
    1b68:	2200      	movs	r2, #0
    1b6a:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1b6c:	07b3      	lsls	r3, r6, #30
    1b6e:	d503      	bpl.n	1b78 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1b70:	2324      	movs	r3, #36	; 0x24
    1b72:	5ce3      	ldrb	r3, [r4, r3]
    1b74:	2b01      	cmp	r3, #1
    1b76:	d00b      	beq.n	1b90 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1b78:	07f3      	lsls	r3, r6, #31
    1b7a:	d400      	bmi.n	1b7e <_i2c_master_interrupt_handler+0x1a6>
    1b7c:	e781      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1b7e:	2324      	movs	r3, #36	; 0x24
    1b80:	5ce3      	ldrb	r3, [r4, r3]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d000      	beq.n	1b88 <_i2c_master_interrupt_handler+0x1b0>
    1b86:	e77c      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1b88:	68e3      	ldr	r3, [r4, #12]
    1b8a:	0020      	movs	r0, r4
    1b8c:	4798      	blx	r3
    1b8e:	e778      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1b90:	6923      	ldr	r3, [r4, #16]
    1b92:	0020      	movs	r0, r4
    1b94:	4798      	blx	r3
    1b96:	e774      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1b98:	0020      	movs	r0, r4
    1b9a:	4b07      	ldr	r3, [pc, #28]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1b9c:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1b9e:	686a      	ldr	r2, [r5, #4]
    1ba0:	23e0      	movs	r3, #224	; 0xe0
    1ba2:	02db      	lsls	r3, r3, #11
    1ba4:	4313      	orrs	r3, r2
    1ba6:	606b      	str	r3, [r5, #4]
    1ba8:	e780      	b.n	1aac <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1baa:	6963      	ldr	r3, [r4, #20]
    1bac:	0020      	movs	r0, r4
    1bae:	4798      	blx	r3
}
    1bb0:	e77f      	b.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1bb2:	46c0      	nop			; (mov r8, r8)
    1bb4:	20001130 	.word	0x20001130
    1bb8:	00001909 	.word	0x00001909
    1bbc:	00001915 	.word	0x00001915
    1bc0:	0000199d 	.word	0x0000199d

00001bc4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bc6:	46de      	mov	lr, fp
    1bc8:	4657      	mov	r7, sl
    1bca:	464e      	mov	r6, r9
    1bcc:	4645      	mov	r5, r8
    1bce:	b5e0      	push	{r5, r6, r7, lr}
    1bd0:	b087      	sub	sp, #28
    1bd2:	4680      	mov	r8, r0
    1bd4:	9104      	str	r1, [sp, #16]
    1bd6:	0016      	movs	r6, r2
    1bd8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1bda:	2200      	movs	r2, #0
    1bdc:	2300      	movs	r3, #0
    1bde:	2100      	movs	r1, #0
    1be0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1be2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1be4:	2001      	movs	r0, #1
    1be6:	0021      	movs	r1, r4
    1be8:	9600      	str	r6, [sp, #0]
    1bea:	9701      	str	r7, [sp, #4]
    1bec:	465c      	mov	r4, fp
    1bee:	9403      	str	r4, [sp, #12]
    1bf0:	4644      	mov	r4, r8
    1bf2:	9405      	str	r4, [sp, #20]
    1bf4:	e013      	b.n	1c1e <long_division+0x5a>
    1bf6:	2420      	movs	r4, #32
    1bf8:	1a64      	subs	r4, r4, r1
    1bfa:	0005      	movs	r5, r0
    1bfc:	40e5      	lsrs	r5, r4
    1bfe:	46a8      	mov	r8, r5
    1c00:	e014      	b.n	1c2c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1c02:	9c00      	ldr	r4, [sp, #0]
    1c04:	9d01      	ldr	r5, [sp, #4]
    1c06:	1b12      	subs	r2, r2, r4
    1c08:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1c0a:	465c      	mov	r4, fp
    1c0c:	464d      	mov	r5, r9
    1c0e:	432c      	orrs	r4, r5
    1c10:	46a3      	mov	fp, r4
    1c12:	9c03      	ldr	r4, [sp, #12]
    1c14:	4645      	mov	r5, r8
    1c16:	432c      	orrs	r4, r5
    1c18:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1c1a:	3901      	subs	r1, #1
    1c1c:	d325      	bcc.n	1c6a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1c1e:	2420      	movs	r4, #32
    1c20:	4264      	negs	r4, r4
    1c22:	190c      	adds	r4, r1, r4
    1c24:	d4e7      	bmi.n	1bf6 <long_division+0x32>
    1c26:	0005      	movs	r5, r0
    1c28:	40a5      	lsls	r5, r4
    1c2a:	46a8      	mov	r8, r5
    1c2c:	0004      	movs	r4, r0
    1c2e:	408c      	lsls	r4, r1
    1c30:	46a1      	mov	r9, r4
		r = r << 1;
    1c32:	1892      	adds	r2, r2, r2
    1c34:	415b      	adcs	r3, r3
    1c36:	0014      	movs	r4, r2
    1c38:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1c3a:	9e05      	ldr	r6, [sp, #20]
    1c3c:	464f      	mov	r7, r9
    1c3e:	403e      	ands	r6, r7
    1c40:	46b4      	mov	ip, r6
    1c42:	9e04      	ldr	r6, [sp, #16]
    1c44:	4647      	mov	r7, r8
    1c46:	403e      	ands	r6, r7
    1c48:	46b2      	mov	sl, r6
    1c4a:	4666      	mov	r6, ip
    1c4c:	4657      	mov	r7, sl
    1c4e:	433e      	orrs	r6, r7
    1c50:	d003      	beq.n	1c5a <long_division+0x96>
			r |= 0x01;
    1c52:	0006      	movs	r6, r0
    1c54:	4326      	orrs	r6, r4
    1c56:	0032      	movs	r2, r6
    1c58:	002b      	movs	r3, r5
		if (r >= d) {
    1c5a:	9c00      	ldr	r4, [sp, #0]
    1c5c:	9d01      	ldr	r5, [sp, #4]
    1c5e:	429d      	cmp	r5, r3
    1c60:	d8db      	bhi.n	1c1a <long_division+0x56>
    1c62:	d1ce      	bne.n	1c02 <long_division+0x3e>
    1c64:	4294      	cmp	r4, r2
    1c66:	d8d8      	bhi.n	1c1a <long_division+0x56>
    1c68:	e7cb      	b.n	1c02 <long_division+0x3e>
    1c6a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1c6c:	4658      	mov	r0, fp
    1c6e:	0019      	movs	r1, r3
    1c70:	b007      	add	sp, #28
    1c72:	bc3c      	pop	{r2, r3, r4, r5}
    1c74:	4690      	mov	r8, r2
    1c76:	4699      	mov	r9, r3
    1c78:	46a2      	mov	sl, r4
    1c7a:	46ab      	mov	fp, r5
    1c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001c7e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1c7e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1c80:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c82:	2340      	movs	r3, #64	; 0x40
    1c84:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1c86:	4281      	cmp	r1, r0
    1c88:	d202      	bcs.n	1c90 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1c8a:	0018      	movs	r0, r3
    1c8c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1c8e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1c90:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1c92:	1c63      	adds	r3, r4, #1
    1c94:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1c96:	4288      	cmp	r0, r1
    1c98:	d9f9      	bls.n	1c8e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c9a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1c9c:	2cff      	cmp	r4, #255	; 0xff
    1c9e:	d8f4      	bhi.n	1c8a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1ca0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1ca2:	2300      	movs	r3, #0
    1ca4:	e7f1      	b.n	1c8a <_sercom_get_sync_baud_val+0xc>
	...

00001ca8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1caa:	b083      	sub	sp, #12
    1cac:	000f      	movs	r7, r1
    1cae:	0016      	movs	r6, r2
    1cb0:	aa08      	add	r2, sp, #32
    1cb2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cb4:	0004      	movs	r4, r0
    1cb6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cb8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1cba:	42bc      	cmp	r4, r7
    1cbc:	d902      	bls.n	1cc4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1cbe:	0010      	movs	r0, r2
    1cc0:	b003      	add	sp, #12
    1cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cc4:	2b00      	cmp	r3, #0
    1cc6:	d114      	bne.n	1cf2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cc8:	0002      	movs	r2, r0
    1cca:	0008      	movs	r0, r1
    1ccc:	2100      	movs	r1, #0
    1cce:	4c19      	ldr	r4, [pc, #100]	; (1d34 <_sercom_get_async_baud_val+0x8c>)
    1cd0:	47a0      	blx	r4
    1cd2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1cd4:	003a      	movs	r2, r7
    1cd6:	2300      	movs	r3, #0
    1cd8:	2000      	movs	r0, #0
    1cda:	4c17      	ldr	r4, [pc, #92]	; (1d38 <_sercom_get_async_baud_val+0x90>)
    1cdc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1cde:	2200      	movs	r2, #0
    1ce0:	2301      	movs	r3, #1
    1ce2:	1a12      	subs	r2, r2, r0
    1ce4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1ce6:	0c12      	lsrs	r2, r2, #16
    1ce8:	041b      	lsls	r3, r3, #16
    1cea:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1cec:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1cee:	2200      	movs	r2, #0
    1cf0:	e7e5      	b.n	1cbe <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1cf2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1cf4:	2b01      	cmp	r3, #1
    1cf6:	d1f9      	bne.n	1cec <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1cf8:	000a      	movs	r2, r1
    1cfa:	2300      	movs	r3, #0
    1cfc:	2100      	movs	r1, #0
    1cfe:	4c0d      	ldr	r4, [pc, #52]	; (1d34 <_sercom_get_async_baud_val+0x8c>)
    1d00:	47a0      	blx	r4
    1d02:	0002      	movs	r2, r0
    1d04:	000b      	movs	r3, r1
    1d06:	9200      	str	r2, [sp, #0]
    1d08:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1d0a:	0038      	movs	r0, r7
    1d0c:	2100      	movs	r1, #0
    1d0e:	4c0a      	ldr	r4, [pc, #40]	; (1d38 <_sercom_get_async_baud_val+0x90>)
    1d10:	47a0      	blx	r4
    1d12:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1d14:	2380      	movs	r3, #128	; 0x80
    1d16:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d18:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1d1a:	4298      	cmp	r0, r3
    1d1c:	d8cf      	bhi.n	1cbe <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1d1e:	0f79      	lsrs	r1, r7, #29
    1d20:	00f8      	lsls	r0, r7, #3
    1d22:	9a00      	ldr	r2, [sp, #0]
    1d24:	9b01      	ldr	r3, [sp, #4]
    1d26:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1d28:	00ea      	lsls	r2, r5, #3
    1d2a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1d2c:	b2d2      	uxtb	r2, r2
    1d2e:	0352      	lsls	r2, r2, #13
    1d30:	432a      	orrs	r2, r5
    1d32:	e7db      	b.n	1cec <_sercom_get_async_baud_val+0x44>
    1d34:	00010c3d 	.word	0x00010c3d
    1d38:	00001bc5 	.word	0x00001bc5

00001d3c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1d3c:	b510      	push	{r4, lr}
    1d3e:	b082      	sub	sp, #8
    1d40:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1d42:	4b0e      	ldr	r3, [pc, #56]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d44:	781b      	ldrb	r3, [r3, #0]
    1d46:	2b00      	cmp	r3, #0
    1d48:	d007      	beq.n	1d5a <sercom_set_gclk_generator+0x1e>
    1d4a:	2900      	cmp	r1, #0
    1d4c:	d105      	bne.n	1d5a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1d4e:	4b0b      	ldr	r3, [pc, #44]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d50:	785b      	ldrb	r3, [r3, #1]
    1d52:	4283      	cmp	r3, r0
    1d54:	d010      	beq.n	1d78 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1d56:	201d      	movs	r0, #29
    1d58:	e00c      	b.n	1d74 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1d5a:	a901      	add	r1, sp, #4
    1d5c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1d5e:	2011      	movs	r0, #17
    1d60:	4b07      	ldr	r3, [pc, #28]	; (1d80 <sercom_set_gclk_generator+0x44>)
    1d62:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1d64:	2011      	movs	r0, #17
    1d66:	4b07      	ldr	r3, [pc, #28]	; (1d84 <sercom_set_gclk_generator+0x48>)
    1d68:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1d6a:	4b04      	ldr	r3, [pc, #16]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d6c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1d6e:	2201      	movs	r2, #1
    1d70:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1d72:	2000      	movs	r0, #0
}
    1d74:	b002      	add	sp, #8
    1d76:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1d78:	2000      	movs	r0, #0
    1d7a:	e7fb      	b.n	1d74 <sercom_set_gclk_generator+0x38>
    1d7c:	20000a3c 	.word	0x20000a3c
    1d80:	00003125 	.word	0x00003125
    1d84:	000030b5 	.word	0x000030b5

00001d88 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1d88:	4b3c      	ldr	r3, [pc, #240]	; (1e7c <_sercom_get_default_pad+0xf4>)
    1d8a:	4298      	cmp	r0, r3
    1d8c:	d032      	beq.n	1df4 <_sercom_get_default_pad+0x6c>
    1d8e:	d90a      	bls.n	1da6 <_sercom_get_default_pad+0x1e>
    1d90:	4b3b      	ldr	r3, [pc, #236]	; (1e80 <_sercom_get_default_pad+0xf8>)
    1d92:	4298      	cmp	r0, r3
    1d94:	d04e      	beq.n	1e34 <_sercom_get_default_pad+0xac>
    1d96:	4b3b      	ldr	r3, [pc, #236]	; (1e84 <_sercom_get_default_pad+0xfc>)
    1d98:	4298      	cmp	r0, r3
    1d9a:	d055      	beq.n	1e48 <_sercom_get_default_pad+0xc0>
    1d9c:	4b3a      	ldr	r3, [pc, #232]	; (1e88 <_sercom_get_default_pad+0x100>)
    1d9e:	4298      	cmp	r0, r3
    1da0:	d038      	beq.n	1e14 <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1da2:	2000      	movs	r0, #0
}
    1da4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1da6:	2384      	movs	r3, #132	; 0x84
    1da8:	05db      	lsls	r3, r3, #23
    1daa:	4298      	cmp	r0, r3
    1dac:	d00c      	beq.n	1dc8 <_sercom_get_default_pad+0x40>
    1dae:	4b37      	ldr	r3, [pc, #220]	; (1e8c <_sercom_get_default_pad+0x104>)
    1db0:	4298      	cmp	r0, r3
    1db2:	d1f6      	bne.n	1da2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1db4:	2901      	cmp	r1, #1
    1db6:	d017      	beq.n	1de8 <_sercom_get_default_pad+0x60>
    1db8:	2900      	cmp	r1, #0
    1dba:	d057      	beq.n	1e6c <_sercom_get_default_pad+0xe4>
    1dbc:	2902      	cmp	r1, #2
    1dbe:	d015      	beq.n	1dec <_sercom_get_default_pad+0x64>
    1dc0:	2903      	cmp	r1, #3
    1dc2:	d015      	beq.n	1df0 <_sercom_get_default_pad+0x68>
	return 0;
    1dc4:	2000      	movs	r0, #0
    1dc6:	e7ed      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1dc8:	2901      	cmp	r1, #1
    1dca:	d007      	beq.n	1ddc <_sercom_get_default_pad+0x54>
    1dcc:	2900      	cmp	r1, #0
    1dce:	d04b      	beq.n	1e68 <_sercom_get_default_pad+0xe0>
    1dd0:	2902      	cmp	r1, #2
    1dd2:	d005      	beq.n	1de0 <_sercom_get_default_pad+0x58>
    1dd4:	2903      	cmp	r1, #3
    1dd6:	d005      	beq.n	1de4 <_sercom_get_default_pad+0x5c>
	return 0;
    1dd8:	2000      	movs	r0, #0
    1dda:	e7e3      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ddc:	482c      	ldr	r0, [pc, #176]	; (1e90 <_sercom_get_default_pad+0x108>)
    1dde:	e7e1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de0:	482c      	ldr	r0, [pc, #176]	; (1e94 <_sercom_get_default_pad+0x10c>)
    1de2:	e7df      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de4:	482c      	ldr	r0, [pc, #176]	; (1e98 <_sercom_get_default_pad+0x110>)
    1de6:	e7dd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de8:	482c      	ldr	r0, [pc, #176]	; (1e9c <_sercom_get_default_pad+0x114>)
    1dea:	e7db      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1dec:	482c      	ldr	r0, [pc, #176]	; (1ea0 <_sercom_get_default_pad+0x118>)
    1dee:	e7d9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1df0:	482c      	ldr	r0, [pc, #176]	; (1ea4 <_sercom_get_default_pad+0x11c>)
    1df2:	e7d7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1df4:	2901      	cmp	r1, #1
    1df6:	d007      	beq.n	1e08 <_sercom_get_default_pad+0x80>
    1df8:	2900      	cmp	r1, #0
    1dfa:	d039      	beq.n	1e70 <_sercom_get_default_pad+0xe8>
    1dfc:	2902      	cmp	r1, #2
    1dfe:	d005      	beq.n	1e0c <_sercom_get_default_pad+0x84>
    1e00:	2903      	cmp	r1, #3
    1e02:	d005      	beq.n	1e10 <_sercom_get_default_pad+0x88>
	return 0;
    1e04:	2000      	movs	r0, #0
    1e06:	e7cd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e08:	4827      	ldr	r0, [pc, #156]	; (1ea8 <_sercom_get_default_pad+0x120>)
    1e0a:	e7cb      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e0c:	4827      	ldr	r0, [pc, #156]	; (1eac <_sercom_get_default_pad+0x124>)
    1e0e:	e7c9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e10:	4827      	ldr	r0, [pc, #156]	; (1eb0 <_sercom_get_default_pad+0x128>)
    1e12:	e7c7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e14:	2901      	cmp	r1, #1
    1e16:	d007      	beq.n	1e28 <_sercom_get_default_pad+0xa0>
    1e18:	2900      	cmp	r1, #0
    1e1a:	d02b      	beq.n	1e74 <_sercom_get_default_pad+0xec>
    1e1c:	2902      	cmp	r1, #2
    1e1e:	d005      	beq.n	1e2c <_sercom_get_default_pad+0xa4>
    1e20:	2903      	cmp	r1, #3
    1e22:	d005      	beq.n	1e30 <_sercom_get_default_pad+0xa8>
	return 0;
    1e24:	2000      	movs	r0, #0
    1e26:	e7bd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e28:	4822      	ldr	r0, [pc, #136]	; (1eb4 <_sercom_get_default_pad+0x12c>)
    1e2a:	e7bb      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e2c:	4822      	ldr	r0, [pc, #136]	; (1eb8 <_sercom_get_default_pad+0x130>)
    1e2e:	e7b9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e30:	4822      	ldr	r0, [pc, #136]	; (1ebc <_sercom_get_default_pad+0x134>)
    1e32:	e7b7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e34:	2902      	cmp	r1, #2
    1e36:	d003      	beq.n	1e40 <_sercom_get_default_pad+0xb8>
    1e38:	2903      	cmp	r1, #3
    1e3a:	d003      	beq.n	1e44 <_sercom_get_default_pad+0xbc>
    1e3c:	2000      	movs	r0, #0
    1e3e:	e7b1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e40:	481f      	ldr	r0, [pc, #124]	; (1ec0 <_sercom_get_default_pad+0x138>)
    1e42:	e7af      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e44:	481f      	ldr	r0, [pc, #124]	; (1ec4 <_sercom_get_default_pad+0x13c>)
    1e46:	e7ad      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e48:	2901      	cmp	r1, #1
    1e4a:	d007      	beq.n	1e5c <_sercom_get_default_pad+0xd4>
    1e4c:	2900      	cmp	r1, #0
    1e4e:	d013      	beq.n	1e78 <_sercom_get_default_pad+0xf0>
    1e50:	2902      	cmp	r1, #2
    1e52:	d005      	beq.n	1e60 <_sercom_get_default_pad+0xd8>
    1e54:	2903      	cmp	r1, #3
    1e56:	d005      	beq.n	1e64 <_sercom_get_default_pad+0xdc>
	return 0;
    1e58:	2000      	movs	r0, #0
    1e5a:	e7a3      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e5c:	481a      	ldr	r0, [pc, #104]	; (1ec8 <_sercom_get_default_pad+0x140>)
    1e5e:	e7a1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e60:	481a      	ldr	r0, [pc, #104]	; (1ecc <_sercom_get_default_pad+0x144>)
    1e62:	e79f      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e64:	481a      	ldr	r0, [pc, #104]	; (1ed0 <_sercom_get_default_pad+0x148>)
    1e66:	e79d      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e68:	481a      	ldr	r0, [pc, #104]	; (1ed4 <_sercom_get_default_pad+0x14c>)
    1e6a:	e79b      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e6c:	2003      	movs	r0, #3
    1e6e:	e799      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e70:	4819      	ldr	r0, [pc, #100]	; (1ed8 <_sercom_get_default_pad+0x150>)
    1e72:	e797      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e74:	4819      	ldr	r0, [pc, #100]	; (1edc <_sercom_get_default_pad+0x154>)
    1e76:	e795      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e78:	4819      	ldr	r0, [pc, #100]	; (1ee0 <_sercom_get_default_pad+0x158>)
    1e7a:	e793      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e7c:	42000800 	.word	0x42000800
    1e80:	42001000 	.word	0x42001000
    1e84:	43000400 	.word	0x43000400
    1e88:	42000c00 	.word	0x42000c00
    1e8c:	42000400 	.word	0x42000400
    1e90:	00050003 	.word	0x00050003
    1e94:	00060003 	.word	0x00060003
    1e98:	00070003 	.word	0x00070003
    1e9c:	00010003 	.word	0x00010003
    1ea0:	001e0003 	.word	0x001e0003
    1ea4:	001f0003 	.word	0x001f0003
    1ea8:	00090003 	.word	0x00090003
    1eac:	000a0003 	.word	0x000a0003
    1eb0:	000b0003 	.word	0x000b0003
    1eb4:	00110003 	.word	0x00110003
    1eb8:	00120003 	.word	0x00120003
    1ebc:	00130003 	.word	0x00130003
    1ec0:	000e0003 	.word	0x000e0003
    1ec4:	000f0003 	.word	0x000f0003
    1ec8:	00170003 	.word	0x00170003
    1ecc:	00180003 	.word	0x00180003
    1ed0:	00190003 	.word	0x00190003
    1ed4:	00040003 	.word	0x00040003
    1ed8:	00080003 	.word	0x00080003
    1edc:	00100003 	.word	0x00100003
    1ee0:	00160003 	.word	0x00160003

00001ee4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1ee4:	b530      	push	{r4, r5, lr}
    1ee6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1ee8:	4b0b      	ldr	r3, [pc, #44]	; (1f18 <_sercom_get_sercom_inst_index+0x34>)
    1eea:	466a      	mov	r2, sp
    1eec:	cb32      	ldmia	r3!, {r1, r4, r5}
    1eee:	c232      	stmia	r2!, {r1, r4, r5}
    1ef0:	cb32      	ldmia	r3!, {r1, r4, r5}
    1ef2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1ef4:	9b00      	ldr	r3, [sp, #0]
    1ef6:	4283      	cmp	r3, r0
    1ef8:	d00b      	beq.n	1f12 <_sercom_get_sercom_inst_index+0x2e>
    1efa:	2301      	movs	r3, #1
    1efc:	009a      	lsls	r2, r3, #2
    1efe:	4669      	mov	r1, sp
    1f00:	5852      	ldr	r2, [r2, r1]
    1f02:	4282      	cmp	r2, r0
    1f04:	d006      	beq.n	1f14 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f06:	3301      	adds	r3, #1
    1f08:	2b06      	cmp	r3, #6
    1f0a:	d1f7      	bne.n	1efc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1f0c:	2000      	movs	r0, #0
}
    1f0e:	b007      	add	sp, #28
    1f10:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f12:	2300      	movs	r3, #0
			return i;
    1f14:	b2d8      	uxtb	r0, r3
    1f16:	e7fa      	b.n	1f0e <_sercom_get_sercom_inst_index+0x2a>
    1f18:	0001a394 	.word	0x0001a394

00001f1c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1f1c:	4770      	bx	lr
	...

00001f20 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1f20:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1f22:	4b0a      	ldr	r3, [pc, #40]	; (1f4c <_sercom_set_handler+0x2c>)
    1f24:	781b      	ldrb	r3, [r3, #0]
    1f26:	2b00      	cmp	r3, #0
    1f28:	d10c      	bne.n	1f44 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f2a:	4f09      	ldr	r7, [pc, #36]	; (1f50 <_sercom_set_handler+0x30>)
    1f2c:	4e09      	ldr	r6, [pc, #36]	; (1f54 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1f2e:	4d0a      	ldr	r5, [pc, #40]	; (1f58 <_sercom_set_handler+0x38>)
    1f30:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f32:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1f34:	195a      	adds	r2, r3, r5
    1f36:	6014      	str	r4, [r2, #0]
    1f38:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f3a:	2b18      	cmp	r3, #24
    1f3c:	d1f9      	bne.n	1f32 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1f3e:	2201      	movs	r2, #1
    1f40:	4b02      	ldr	r3, [pc, #8]	; (1f4c <_sercom_set_handler+0x2c>)
    1f42:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1f44:	0080      	lsls	r0, r0, #2
    1f46:	4b02      	ldr	r3, [pc, #8]	; (1f50 <_sercom_set_handler+0x30>)
    1f48:	50c1      	str	r1, [r0, r3]
}
    1f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f4c:	20000a3e 	.word	0x20000a3e
    1f50:	20000a40 	.word	0x20000a40
    1f54:	00001f1d 	.word	0x00001f1d
    1f58:	20001130 	.word	0x20001130

00001f5c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1f5c:	b500      	push	{lr}
    1f5e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1f60:	2308      	movs	r3, #8
    1f62:	466a      	mov	r2, sp
    1f64:	7013      	strb	r3, [r2, #0]
    1f66:	3301      	adds	r3, #1
    1f68:	7053      	strb	r3, [r2, #1]
    1f6a:	3301      	adds	r3, #1
    1f6c:	7093      	strb	r3, [r2, #2]
    1f6e:	3301      	adds	r3, #1
    1f70:	70d3      	strb	r3, [r2, #3]
    1f72:	3301      	adds	r3, #1
    1f74:	7113      	strb	r3, [r2, #4]
    1f76:	3301      	adds	r3, #1
    1f78:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1f7a:	4b03      	ldr	r3, [pc, #12]	; (1f88 <_sercom_get_interrupt_vector+0x2c>)
    1f7c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1f7e:	466b      	mov	r3, sp
    1f80:	5618      	ldrsb	r0, [r3, r0]
}
    1f82:	b003      	add	sp, #12
    1f84:	bd00      	pop	{pc}
    1f86:	46c0      	nop			; (mov r8, r8)
    1f88:	00001ee5 	.word	0x00001ee5

00001f8c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1f8c:	b510      	push	{r4, lr}
    1f8e:	4b02      	ldr	r3, [pc, #8]	; (1f98 <SERCOM0_Handler+0xc>)
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	2000      	movs	r0, #0
    1f94:	4798      	blx	r3
    1f96:	bd10      	pop	{r4, pc}
    1f98:	20000a40 	.word	0x20000a40

00001f9c <SERCOM1_Handler>:
    1f9c:	b510      	push	{r4, lr}
    1f9e:	4b02      	ldr	r3, [pc, #8]	; (1fa8 <SERCOM1_Handler+0xc>)
    1fa0:	685b      	ldr	r3, [r3, #4]
    1fa2:	2001      	movs	r0, #1
    1fa4:	4798      	blx	r3
    1fa6:	bd10      	pop	{r4, pc}
    1fa8:	20000a40 	.word	0x20000a40

00001fac <SERCOM2_Handler>:
    1fac:	b510      	push	{r4, lr}
    1fae:	4b02      	ldr	r3, [pc, #8]	; (1fb8 <SERCOM2_Handler+0xc>)
    1fb0:	689b      	ldr	r3, [r3, #8]
    1fb2:	2002      	movs	r0, #2
    1fb4:	4798      	blx	r3
    1fb6:	bd10      	pop	{r4, pc}
    1fb8:	20000a40 	.word	0x20000a40

00001fbc <SERCOM3_Handler>:
    1fbc:	b510      	push	{r4, lr}
    1fbe:	4b02      	ldr	r3, [pc, #8]	; (1fc8 <SERCOM3_Handler+0xc>)
    1fc0:	68db      	ldr	r3, [r3, #12]
    1fc2:	2003      	movs	r0, #3
    1fc4:	4798      	blx	r3
    1fc6:	bd10      	pop	{r4, pc}
    1fc8:	20000a40 	.word	0x20000a40

00001fcc <SERCOM4_Handler>:
    1fcc:	b510      	push	{r4, lr}
    1fce:	4b02      	ldr	r3, [pc, #8]	; (1fd8 <SERCOM4_Handler+0xc>)
    1fd0:	691b      	ldr	r3, [r3, #16]
    1fd2:	2004      	movs	r0, #4
    1fd4:	4798      	blx	r3
    1fd6:	bd10      	pop	{r4, pc}
    1fd8:	20000a40 	.word	0x20000a40

00001fdc <SERCOM5_Handler>:
    1fdc:	b510      	push	{r4, lr}
    1fde:	4b02      	ldr	r3, [pc, #8]	; (1fe8 <SERCOM5_Handler+0xc>)
    1fe0:	695b      	ldr	r3, [r3, #20]
    1fe2:	2005      	movs	r0, #5
    1fe4:	4798      	blx	r3
    1fe6:	bd10      	pop	{r4, pc}
    1fe8:	20000a40 	.word	0x20000a40

00001fec <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fee:	46d6      	mov	lr, sl
    1ff0:	464f      	mov	r7, r9
    1ff2:	4646      	mov	r6, r8
    1ff4:	b5c0      	push	{r6, r7, lr}
    1ff6:	b08a      	sub	sp, #40	; 0x28
    1ff8:	0006      	movs	r6, r0
    1ffa:	000f      	movs	r7, r1
    1ffc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1ffe:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2000:	680b      	ldr	r3, [r1, #0]
    2002:	079b      	lsls	r3, r3, #30
    2004:	d40a      	bmi.n	201c <STACK_SIZE+0x1c>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2006:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2008:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    200a:	07db      	lsls	r3, r3, #31
    200c:	d400      	bmi.n	2010 <STACK_SIZE+0x10>
    200e:	e097      	b.n	2140 <STACK_SIZE+0x140>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2010:	b00a      	add	sp, #40	; 0x28
    2012:	bc1c      	pop	{r2, r3, r4}
    2014:	4690      	mov	r8, r2
    2016:	4699      	mov	r9, r3
    2018:	46a2      	mov	sl, r4
    201a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    201c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    201e:	9305      	str	r3, [sp, #20]
    2020:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2022:	9306      	str	r3, [sp, #24]
    2024:	6b13      	ldr	r3, [r2, #48]	; 0x30
    2026:	9307      	str	r3, [sp, #28]
    2028:	6b53      	ldr	r3, [r2, #52]	; 0x34
    202a:	9308      	str	r3, [sp, #32]
    202c:	2500      	movs	r5, #0
    202e:	e00a      	b.n	2046 <STACK_SIZE+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2030:	0038      	movs	r0, r7
    2032:	4b9a      	ldr	r3, [pc, #616]	; (229c <STACK_SIZE+0x29c>)
    2034:	4798      	blx	r3
    2036:	e00e      	b.n	2056 <STACK_SIZE+0x56>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    2038:	230f      	movs	r3, #15
    203a:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    203c:	4581      	cmp	r9, r0
    203e:	d130      	bne.n	20a2 <STACK_SIZE+0xa2>
    2040:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2042:	2d04      	cmp	r5, #4
    2044:	d031      	beq.n	20aa <STACK_SIZE+0xaa>
    2046:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2048:	00ab      	lsls	r3, r5, #2
    204a:	aa02      	add	r2, sp, #8
    204c:	200c      	movs	r0, #12
    204e:	1812      	adds	r2, r2, r0
    2050:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    2052:	2800      	cmp	r0, #0
    2054:	d0ec      	beq.n	2030 <STACK_SIZE+0x30>
		if (current_pinmux == PINMUX_UNUSED) {
    2056:	1c43      	adds	r3, r0, #1
    2058:	d0f2      	beq.n	2040 <STACK_SIZE+0x40>
		if ((current_pinmux & 0xFFFF) !=
    205a:	0401      	lsls	r1, r0, #16
    205c:	0c0b      	lsrs	r3, r1, #16
    205e:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    2060:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    2062:	b2c3      	uxtb	r3, r0
    2064:	469c      	mov	ip, r3
		return NULL;
    2066:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2068:	0602      	lsls	r2, r0, #24
    206a:	d405      	bmi.n	2078 <STACK_SIZE+0x78>
		return &(ports[port_index]->Group[group_index]);
    206c:	4663      	mov	r3, ip
    206e:	095b      	lsrs	r3, r3, #5
    2070:	01db      	lsls	r3, r3, #7
    2072:	4a8b      	ldr	r2, [pc, #556]	; (22a0 <STACK_SIZE+0x2a0>)
    2074:	4690      	mov	r8, r2
    2076:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    2078:	221f      	movs	r2, #31
    207a:	4660      	mov	r0, ip
    207c:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    207e:	1898      	adds	r0, r3, r2
    2080:	3040      	adds	r0, #64	; 0x40
    2082:	7800      	ldrb	r0, [r0, #0]
    2084:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    2086:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    2088:	4651      	mov	r1, sl
    208a:	07c9      	lsls	r1, r1, #31
    208c:	d5d6      	bpl.n	203c <STACK_SIZE+0x3c>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    208e:	0852      	lsrs	r2, r2, #1
    2090:	189b      	adds	r3, r3, r2
    2092:	3330      	adds	r3, #48	; 0x30
    2094:	7818      	ldrb	r0, [r3, #0]
    2096:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    2098:	4663      	mov	r3, ip
    209a:	07db      	lsls	r3, r3, #31
    209c:	d5cc      	bpl.n	2038 <STACK_SIZE+0x38>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    209e:	0900      	lsrs	r0, r0, #4
    20a0:	e7cc      	b.n	203c <STACK_SIZE+0x3c>
			module->hw = NULL;
    20a2:	2300      	movs	r3, #0
    20a4:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    20a6:	201c      	movs	r0, #28
    20a8:	e7b2      	b.n	2010 <STACK_SIZE+0x10>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    20aa:	2011      	movs	r0, #17
    20ac:	4b7d      	ldr	r3, [pc, #500]	; (22a4 <STACK_SIZE+0x2a4>)
    20ae:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    20b0:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    20b2:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    20b4:	2a01      	cmp	r2, #1
    20b6:	d026      	beq.n	2106 <STACK_SIZE+0x106>
	ctrla |= config->mux_setting;
    20b8:	6863      	ldr	r3, [r4, #4]
    20ba:	68a2      	ldr	r2, [r4, #8]
    20bc:	4313      	orrs	r3, r2
    20be:	68e2      	ldr	r2, [r4, #12]
    20c0:	4313      	orrs	r3, r2
    20c2:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    20c4:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    20c6:	7c61      	ldrb	r1, [r4, #17]
    20c8:	2900      	cmp	r1, #0
    20ca:	d001      	beq.n	20d0 <STACK_SIZE+0xd0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    20cc:	2180      	movs	r1, #128	; 0x80
    20ce:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    20d0:	7ca1      	ldrb	r1, [r4, #18]
    20d2:	2900      	cmp	r1, #0
    20d4:	d002      	beq.n	20dc <STACK_SIZE+0xdc>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    20d6:	2180      	movs	r1, #128	; 0x80
    20d8:	0289      	lsls	r1, r1, #10
    20da:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    20dc:	7ce1      	ldrb	r1, [r4, #19]
    20de:	2900      	cmp	r1, #0
    20e0:	d002      	beq.n	20e8 <STACK_SIZE+0xe8>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    20e2:	2180      	movs	r1, #128	; 0x80
    20e4:	0089      	lsls	r1, r1, #2
    20e6:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    20e8:	7d21      	ldrb	r1, [r4, #20]
    20ea:	2900      	cmp	r1, #0
    20ec:	d002      	beq.n	20f4 <STACK_SIZE+0xf4>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    20ee:	2180      	movs	r1, #128	; 0x80
    20f0:	0189      	lsls	r1, r1, #6
    20f2:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    20f4:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    20f6:	2002      	movs	r0, #2
    20f8:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    20fa:	428b      	cmp	r3, r1
    20fc:	d017      	beq.n	212e <STACK_SIZE+0x12e>
	module->hw = NULL;
    20fe:	2300      	movs	r3, #0
    2100:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    2102:	201c      	movs	r0, #28
    2104:	e784      	b.n	2010 <STACK_SIZE+0x10>
		enum status_code error_code = _sercom_get_sync_baud_val(
    2106:	aa04      	add	r2, sp, #16
    2108:	0001      	movs	r1, r0
    210a:	69a0      	ldr	r0, [r4, #24]
    210c:	4b66      	ldr	r3, [pc, #408]	; (22a8 <STACK_SIZE+0x2a8>)
    210e:	4798      	blx	r3
    2110:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    2112:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    2114:	2b00      	cmp	r3, #0
    2116:	d000      	beq.n	211a <STACK_SIZE+0x11a>
    2118:	e77a      	b.n	2010 <STACK_SIZE+0x10>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    211a:	7b3b      	ldrb	r3, [r7, #12]
    211c:	b2db      	uxtb	r3, r3
    211e:	aa04      	add	r2, sp, #16
    2120:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    2122:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    2124:	429a      	cmp	r2, r3
    2126:	d000      	beq.n	212a <STACK_SIZE+0x12a>
    2128:	e772      	b.n	2010 <STACK_SIZE+0x10>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    212a:	350c      	adds	r5, #12
    212c:	e7c4      	b.n	20b8 <STACK_SIZE+0xb8>
			spi_module->CTRLB.reg == ctrlb) {
    212e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    2130:	4293      	cmp	r3, r2
    2132:	d1e4      	bne.n	20fe <STACK_SIZE+0xfe>
		module->mode           = config->mode;
    2134:	7823      	ldrb	r3, [r4, #0]
    2136:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    2138:	7c23      	ldrb	r3, [r4, #16]
    213a:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    213c:	2000      	movs	r0, #0
    213e:	e767      	b.n	2010 <STACK_SIZE+0x10>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2140:	0008      	movs	r0, r1
    2142:	4b5a      	ldr	r3, [pc, #360]	; (22ac <STACK_SIZE+0x2ac>)
    2144:	4798      	blx	r3
	if (sercom_index == 5) {
    2146:	2805      	cmp	r0, #5
    2148:	d100      	bne.n	214c <STACK_SIZE+0x14c>
    214a:	e09f      	b.n	228c <STACK_SIZE+0x28c>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    214c:	0003      	movs	r3, r0
    214e:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    2150:	4957      	ldr	r1, [pc, #348]	; (22b0 <STACK_SIZE+0x2b0>)
    2152:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2154:	2201      	movs	r2, #1
    2156:	4082      	lsls	r2, r0
    2158:	432a      	orrs	r2, r5
    215a:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    215c:	a909      	add	r1, sp, #36	; 0x24
    215e:	2524      	movs	r5, #36	; 0x24
    2160:	5d62      	ldrb	r2, [r4, r5]
    2162:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2164:	b2db      	uxtb	r3, r3
    2166:	9301      	str	r3, [sp, #4]
    2168:	0018      	movs	r0, r3
    216a:	4b52      	ldr	r3, [pc, #328]	; (22b4 <STACK_SIZE+0x2b4>)
    216c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    216e:	9801      	ldr	r0, [sp, #4]
    2170:	4b51      	ldr	r3, [pc, #324]	; (22b8 <STACK_SIZE+0x2b8>)
    2172:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2174:	5d60      	ldrb	r0, [r4, r5]
    2176:	2100      	movs	r1, #0
    2178:	4b50      	ldr	r3, [pc, #320]	; (22bc <STACK_SIZE+0x2bc>)
    217a:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    217c:	7823      	ldrb	r3, [r4, #0]
    217e:	2b01      	cmp	r3, #1
    2180:	d019      	beq.n	21b6 <STACK_SIZE+0x1b6>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2182:	6833      	ldr	r3, [r6, #0]
    2184:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2186:	ab04      	add	r3, sp, #16
    2188:	2280      	movs	r2, #128	; 0x80
    218a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    218c:	2200      	movs	r2, #0
    218e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2190:	2101      	movs	r1, #1
    2192:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    2194:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    2196:	7823      	ldrb	r3, [r4, #0]
    2198:	2b00      	cmp	r3, #0
    219a:	d101      	bne.n	21a0 <STACK_SIZE+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    219c:	ab04      	add	r3, sp, #16
    219e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    21a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    21a2:	9305      	str	r3, [sp, #20]
    21a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    21a6:	9306      	str	r3, [sp, #24]
    21a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    21aa:	9307      	str	r3, [sp, #28]
    21ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
    21ae:	9308      	str	r3, [sp, #32]
    21b0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    21b2:	ad05      	add	r5, sp, #20
    21b4:	e011      	b.n	21da <STACK_SIZE+0x1da>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    21b6:	683b      	ldr	r3, [r7, #0]
    21b8:	220c      	movs	r2, #12
    21ba:	4313      	orrs	r3, r2
    21bc:	603b      	str	r3, [r7, #0]
    21be:	e7e0      	b.n	2182 <STACK_SIZE+0x182>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    21c0:	4640      	mov	r0, r8
    21c2:	4b36      	ldr	r3, [pc, #216]	; (229c <STACK_SIZE+0x29c>)
    21c4:	4798      	blx	r3
    21c6:	e00d      	b.n	21e4 <STACK_SIZE+0x1e4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    21c8:	a904      	add	r1, sp, #16
    21ca:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    21cc:	0c00      	lsrs	r0, r0, #16
    21ce:	b2c0      	uxtb	r0, r0
    21d0:	4b3b      	ldr	r3, [pc, #236]	; (22c0 <STACK_SIZE+0x2c0>)
    21d2:	4798      	blx	r3
    21d4:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    21d6:	2f04      	cmp	r7, #4
    21d8:	d007      	beq.n	21ea <STACK_SIZE+0x1ea>
    21da:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    21dc:	00bb      	lsls	r3, r7, #2
    21de:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    21e0:	2800      	cmp	r0, #0
    21e2:	d0ed      	beq.n	21c0 <STACK_SIZE+0x1c0>
		if (current_pinmux != PINMUX_UNUSED) {
    21e4:	1c43      	adds	r3, r0, #1
    21e6:	d1ef      	bne.n	21c8 <STACK_SIZE+0x1c8>
    21e8:	e7f4      	b.n	21d4 <STACK_SIZE+0x1d4>
	module->mode             = config->mode;
    21ea:	7823      	ldrb	r3, [r4, #0]
    21ec:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    21ee:	7c23      	ldrb	r3, [r4, #16]
    21f0:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    21f2:	7ca3      	ldrb	r3, [r4, #18]
    21f4:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    21f6:	7d23      	ldrb	r3, [r4, #20]
    21f8:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    21fa:	2200      	movs	r2, #0
    21fc:	ab02      	add	r3, sp, #8
    21fe:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    2200:	7823      	ldrb	r3, [r4, #0]
    2202:	2b01      	cmp	r3, #1
    2204:	d02a      	beq.n	225c <STACK_SIZE+0x25c>
	ctrla |= config->transfer_mode;
    2206:	6863      	ldr	r3, [r4, #4]
    2208:	68a2      	ldr	r2, [r4, #8]
    220a:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    220c:	68e2      	ldr	r2, [r4, #12]
    220e:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    2210:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    2212:	7c62      	ldrb	r2, [r4, #17]
    2214:	2a00      	cmp	r2, #0
    2216:	d103      	bne.n	2220 <STACK_SIZE+0x220>
    2218:	4a2a      	ldr	r2, [pc, #168]	; (22c4 <STACK_SIZE+0x2c4>)
    221a:	7892      	ldrb	r2, [r2, #2]
    221c:	0792      	lsls	r2, r2, #30
    221e:	d501      	bpl.n	2224 <STACK_SIZE+0x224>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2220:	2280      	movs	r2, #128	; 0x80
    2222:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    2224:	7ca2      	ldrb	r2, [r4, #18]
    2226:	2a00      	cmp	r2, #0
    2228:	d002      	beq.n	2230 <STACK_SIZE+0x230>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    222a:	2280      	movs	r2, #128	; 0x80
    222c:	0292      	lsls	r2, r2, #10
    222e:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    2230:	7ce2      	ldrb	r2, [r4, #19]
    2232:	2a00      	cmp	r2, #0
    2234:	d002      	beq.n	223c <STACK_SIZE+0x23c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2236:	2280      	movs	r2, #128	; 0x80
    2238:	0092      	lsls	r2, r2, #2
    223a:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    223c:	7d22      	ldrb	r2, [r4, #20]
    223e:	2a00      	cmp	r2, #0
    2240:	d002      	beq.n	2248 <STACK_SIZE+0x248>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2242:	2280      	movs	r2, #128	; 0x80
    2244:	0192      	lsls	r2, r2, #6
    2246:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    2248:	4642      	mov	r2, r8
    224a:	6812      	ldr	r2, [r2, #0]
    224c:	4313      	orrs	r3, r2
    224e:	4642      	mov	r2, r8
    2250:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    2252:	6853      	ldr	r3, [r2, #4]
    2254:	430b      	orrs	r3, r1
    2256:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    2258:	2000      	movs	r0, #0
    225a:	e6d9      	b.n	2010 <STACK_SIZE+0x10>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    225c:	6830      	ldr	r0, [r6, #0]
    225e:	4b13      	ldr	r3, [pc, #76]	; (22ac <STACK_SIZE+0x2ac>)
    2260:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2262:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2264:	b2c0      	uxtb	r0, r0
    2266:	4b0f      	ldr	r3, [pc, #60]	; (22a4 <STACK_SIZE+0x2a4>)
    2268:	4798      	blx	r3
    226a:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    226c:	ab02      	add	r3, sp, #8
    226e:	1d9a      	adds	r2, r3, #6
    2270:	69a0      	ldr	r0, [r4, #24]
    2272:	4b0d      	ldr	r3, [pc, #52]	; (22a8 <STACK_SIZE+0x2a8>)
    2274:	4798      	blx	r3
    2276:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    2278:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    227a:	2b00      	cmp	r3, #0
    227c:	d000      	beq.n	2280 <STACK_SIZE+0x280>
    227e:	e6c7      	b.n	2010 <STACK_SIZE+0x10>
		spi_module->BAUD.reg = (uint8_t)baud;
    2280:	ab02      	add	r3, sp, #8
    2282:	3306      	adds	r3, #6
    2284:	781b      	ldrb	r3, [r3, #0]
    2286:	4642      	mov	r2, r8
    2288:	7313      	strb	r3, [r2, #12]
    228a:	e7bc      	b.n	2206 <STACK_SIZE+0x206>
			MCLK->APBDMASK.reg |= mask;
    228c:	4a08      	ldr	r2, [pc, #32]	; (22b0 <STACK_SIZE+0x2b0>)
    228e:	6a13      	ldr	r3, [r2, #32]
    2290:	2102      	movs	r1, #2
    2292:	430b      	orrs	r3, r1
    2294:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    2296:	2318      	movs	r3, #24
    2298:	e760      	b.n	215c <STACK_SIZE+0x15c>
    229a:	46c0      	nop			; (mov r8, r8)
    229c:	00001d89 	.word	0x00001d89
    22a0:	40002800 	.word	0x40002800
    22a4:	00003149 	.word	0x00003149
    22a8:	00001c7f 	.word	0x00001c7f
    22ac:	00001ee5 	.word	0x00001ee5
    22b0:	40000400 	.word	0x40000400
    22b4:	00003125 	.word	0x00003125
    22b8:	000030b5 	.word	0x000030b5
    22bc:	00001d3d 	.word	0x00001d3d
    22c0:	00003221 	.word	0x00003221
    22c4:	41002000 	.word	0x41002000

000022c8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    22c8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    22ca:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    22cc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    22ce:	2c01      	cmp	r4, #1
    22d0:	d001      	beq.n	22d6 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    22d2:	0018      	movs	r0, r3
    22d4:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    22d6:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    22d8:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    22da:	2c00      	cmp	r4, #0
    22dc:	d1f9      	bne.n	22d2 <spi_select_slave+0xa>
		if (select) {
    22de:	2a00      	cmp	r2, #0
    22e0:	d058      	beq.n	2394 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    22e2:	784b      	ldrb	r3, [r1, #1]
    22e4:	2b00      	cmp	r3, #0
    22e6:	d044      	beq.n	2372 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    22e8:	6803      	ldr	r3, [r0, #0]
    22ea:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    22ec:	07db      	lsls	r3, r3, #31
    22ee:	d410      	bmi.n	2312 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    22f0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    22f2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    22f4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    22f6:	2900      	cmp	r1, #0
    22f8:	d104      	bne.n	2304 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    22fa:	0953      	lsrs	r3, r2, #5
    22fc:	01db      	lsls	r3, r3, #7
    22fe:	492e      	ldr	r1, [pc, #184]	; (23b8 <spi_select_slave+0xf0>)
    2300:	468c      	mov	ip, r1
    2302:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2304:	211f      	movs	r1, #31
    2306:	4011      	ands	r1, r2
    2308:	2201      	movs	r2, #1
    230a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    230c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    230e:	2305      	movs	r3, #5
    2310:	e7df      	b.n	22d2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2312:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2314:	09d4      	lsrs	r4, r2, #7
		return NULL;
    2316:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2318:	2c00      	cmp	r4, #0
    231a:	d104      	bne.n	2326 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    231c:	0953      	lsrs	r3, r2, #5
    231e:	01db      	lsls	r3, r3, #7
    2320:	4c25      	ldr	r4, [pc, #148]	; (23b8 <spi_select_slave+0xf0>)
    2322:	46a4      	mov	ip, r4
    2324:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2326:	241f      	movs	r4, #31
    2328:	4014      	ands	r4, r2
    232a:	2201      	movs	r2, #1
    232c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    232e:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2330:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2332:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2334:	07d2      	lsls	r2, r2, #31
    2336:	d501      	bpl.n	233c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2338:	788a      	ldrb	r2, [r1, #2]
    233a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    233c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    233e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    2340:	2a00      	cmp	r2, #0
    2342:	d1c6      	bne.n	22d2 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2344:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    2346:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2348:	7e13      	ldrb	r3, [r2, #24]
    234a:	420b      	tst	r3, r1
    234c:	d0fc      	beq.n	2348 <spi_select_slave+0x80>
    234e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    2350:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2352:	0749      	lsls	r1, r1, #29
    2354:	d5bd      	bpl.n	22d2 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2356:	8b53      	ldrh	r3, [r2, #26]
    2358:	075b      	lsls	r3, r3, #29
    235a:	d501      	bpl.n	2360 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    235c:	2304      	movs	r3, #4
    235e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2360:	7983      	ldrb	r3, [r0, #6]
    2362:	2b01      	cmp	r3, #1
    2364:	d002      	beq.n	236c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2366:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2368:	2300      	movs	r3, #0
    236a:	e7b2      	b.n	22d2 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    236c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    236e:	2300      	movs	r3, #0
    2370:	e7af      	b.n	22d2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2372:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2374:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2376:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2378:	2900      	cmp	r1, #0
    237a:	d104      	bne.n	2386 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    237c:	0953      	lsrs	r3, r2, #5
    237e:	01db      	lsls	r3, r3, #7
    2380:	490d      	ldr	r1, [pc, #52]	; (23b8 <spi_select_slave+0xf0>)
    2382:	468c      	mov	ip, r1
    2384:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2386:	211f      	movs	r1, #31
    2388:	4011      	ands	r1, r2
    238a:	2201      	movs	r2, #1
    238c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    238e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    2390:	2300      	movs	r3, #0
    2392:	e79e      	b.n	22d2 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    2394:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2396:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2398:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    239a:	2900      	cmp	r1, #0
    239c:	d104      	bne.n	23a8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    239e:	0953      	lsrs	r3, r2, #5
    23a0:	01db      	lsls	r3, r3, #7
    23a2:	4905      	ldr	r1, [pc, #20]	; (23b8 <spi_select_slave+0xf0>)
    23a4:	468c      	mov	ip, r1
    23a6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    23a8:	211f      	movs	r1, #31
    23aa:	4011      	ands	r1, r2
    23ac:	2201      	movs	r2, #1
    23ae:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    23b0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    23b2:	2300      	movs	r3, #0
    23b4:	e78d      	b.n	22d2 <spi_select_slave+0xa>
    23b6:	46c0      	nop			; (mov r8, r8)
    23b8:	40002800 	.word	0x40002800

000023bc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    23bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    23be:	46de      	mov	lr, fp
    23c0:	4657      	mov	r7, sl
    23c2:	464e      	mov	r6, r9
    23c4:	4645      	mov	r5, r8
    23c6:	b5e0      	push	{r5, r6, r7, lr}
    23c8:	b091      	sub	sp, #68	; 0x44
    23ca:	0005      	movs	r5, r0
    23cc:	000c      	movs	r4, r1
    23ce:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    23d0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    23d2:	0008      	movs	r0, r1
    23d4:	4bc4      	ldr	r3, [pc, #784]	; (26e8 <usart_init+0x32c>)
    23d6:	4798      	blx	r3
    23d8:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    23da:	2805      	cmp	r0, #5
    23dc:	d00d      	beq.n	23fa <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    23de:	0007      	movs	r7, r0
    23e0:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    23e2:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    23e4:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    23e6:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    23e8:	07c9      	lsls	r1, r1, #31
    23ea:	d509      	bpl.n	2400 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    23ec:	b011      	add	sp, #68	; 0x44
    23ee:	bc3c      	pop	{r2, r3, r4, r5}
    23f0:	4690      	mov	r8, r2
    23f2:	4699      	mov	r9, r3
    23f4:	46a2      	mov	sl, r4
    23f6:	46ab      	mov	fp, r5
    23f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    23fa:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    23fc:	2301      	movs	r3, #1
    23fe:	e7f1      	b.n	23e4 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2400:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    2402:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2404:	0789      	lsls	r1, r1, #30
    2406:	d4f1      	bmi.n	23ec <usart_init+0x30>
	if (sercom_index == 5) {
    2408:	2a05      	cmp	r2, #5
    240a:	d049      	beq.n	24a0 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    240c:	49b7      	ldr	r1, [pc, #732]	; (26ec <usart_init+0x330>)
    240e:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    2410:	2201      	movs	r2, #1
    2412:	409a      	lsls	r2, r3
    2414:	0013      	movs	r3, r2
    2416:	4303      	orrs	r3, r0
    2418:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    241a:	a90f      	add	r1, sp, #60	; 0x3c
    241c:	232d      	movs	r3, #45	; 0x2d
    241e:	4698      	mov	r8, r3
    2420:	5cf3      	ldrb	r3, [r6, r3]
    2422:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2424:	b2ff      	uxtb	r7, r7
    2426:	0038      	movs	r0, r7
    2428:	4bb1      	ldr	r3, [pc, #708]	; (26f0 <usart_init+0x334>)
    242a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    242c:	0038      	movs	r0, r7
    242e:	4bb1      	ldr	r3, [pc, #708]	; (26f4 <usart_init+0x338>)
    2430:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2432:	4643      	mov	r3, r8
    2434:	5cf0      	ldrb	r0, [r6, r3]
    2436:	2100      	movs	r1, #0
    2438:	4baf      	ldr	r3, [pc, #700]	; (26f8 <usart_init+0x33c>)
    243a:	4798      	blx	r3
	module->character_size = config->character_size;
    243c:	7af3      	ldrb	r3, [r6, #11]
    243e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2440:	2324      	movs	r3, #36	; 0x24
    2442:	5cf3      	ldrb	r3, [r6, r3]
    2444:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2446:	2325      	movs	r3, #37	; 0x25
    2448:	5cf3      	ldrb	r3, [r6, r3]
    244a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    244c:	7ef3      	ldrb	r3, [r6, #27]
    244e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2450:	7f33      	ldrb	r3, [r6, #28]
    2452:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2454:	682b      	ldr	r3, [r5, #0]
    2456:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2458:	0018      	movs	r0, r3
    245a:	4ba3      	ldr	r3, [pc, #652]	; (26e8 <usart_init+0x32c>)
    245c:	4798      	blx	r3
	if (sercom_index == 5) {
    245e:	2805      	cmp	r0, #5
    2460:	d026      	beq.n	24b0 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2462:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    2464:	2200      	movs	r2, #0
    2466:	230e      	movs	r3, #14
    2468:	a906      	add	r1, sp, #24
    246a:	468c      	mov	ip, r1
    246c:	4463      	add	r3, ip
    246e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2470:	8a32      	ldrh	r2, [r6, #16]
    2472:	9202      	str	r2, [sp, #8]
    2474:	2380      	movs	r3, #128	; 0x80
    2476:	01db      	lsls	r3, r3, #7
    2478:	429a      	cmp	r2, r3
    247a:	d100      	bne.n	247e <usart_init+0xc2>
    247c:	e0a7      	b.n	25ce <usart_init+0x212>
    247e:	d919      	bls.n	24b4 <usart_init+0xf8>
    2480:	23c0      	movs	r3, #192	; 0xc0
    2482:	01db      	lsls	r3, r3, #7
    2484:	9a02      	ldr	r2, [sp, #8]
    2486:	429a      	cmp	r2, r3
    2488:	d100      	bne.n	248c <usart_init+0xd0>
    248a:	e09b      	b.n	25c4 <usart_init+0x208>
    248c:	2380      	movs	r3, #128	; 0x80
    248e:	021b      	lsls	r3, r3, #8
    2490:	429a      	cmp	r2, r3
    2492:	d000      	beq.n	2496 <usart_init+0xda>
    2494:	e123      	b.n	26de <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2496:	2303      	movs	r3, #3
    2498:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    249a:	2300      	movs	r3, #0
    249c:	9307      	str	r3, [sp, #28]
    249e:	e012      	b.n	24c6 <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    24a0:	4992      	ldr	r1, [pc, #584]	; (26ec <usart_init+0x330>)
    24a2:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    24a4:	3a04      	subs	r2, #4
    24a6:	409a      	lsls	r2, r3
    24a8:	0013      	movs	r3, r2
    24aa:	4303      	orrs	r3, r0
    24ac:	620b      	str	r3, [r1, #32]
    24ae:	e7b4      	b.n	241a <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    24b0:	2018      	movs	r0, #24
    24b2:	e7d7      	b.n	2464 <usart_init+0xa8>
	switch (config->sample_rate) {
    24b4:	2380      	movs	r3, #128	; 0x80
    24b6:	019b      	lsls	r3, r3, #6
    24b8:	429a      	cmp	r2, r3
    24ba:	d000      	beq.n	24be <usart_init+0x102>
    24bc:	e10f      	b.n	26de <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    24be:	2310      	movs	r3, #16
    24c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    24c2:	3b0f      	subs	r3, #15
    24c4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    24c6:	6833      	ldr	r3, [r6, #0]
    24c8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    24ca:	68f3      	ldr	r3, [r6, #12]
    24cc:	469b      	mov	fp, r3
		config->sample_adjustment |
    24ce:	6973      	ldr	r3, [r6, #20]
    24d0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    24d2:	7e33      	ldrb	r3, [r6, #24]
    24d4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    24d6:	2326      	movs	r3, #38	; 0x26
    24d8:	5cf3      	ldrb	r3, [r6, r3]
    24da:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    24dc:	6873      	ldr	r3, [r6, #4]
    24de:	4699      	mov	r9, r3
	switch (transfer_mode)
    24e0:	2b00      	cmp	r3, #0
    24e2:	d100      	bne.n	24e6 <usart_init+0x12a>
    24e4:	e09b      	b.n	261e <usart_init+0x262>
    24e6:	2380      	movs	r3, #128	; 0x80
    24e8:	055b      	lsls	r3, r3, #21
    24ea:	4599      	cmp	r9, r3
    24ec:	d104      	bne.n	24f8 <usart_init+0x13c>
			if (!config->use_external_clock) {
    24ee:	2327      	movs	r3, #39	; 0x27
    24f0:	5cf3      	ldrb	r3, [r6, r3]
    24f2:	2b00      	cmp	r3, #0
    24f4:	d100      	bne.n	24f8 <usart_init+0x13c>
    24f6:	e080      	b.n	25fa <usart_init+0x23e>
	if(config->encoding_format_enable) {
    24f8:	7e73      	ldrb	r3, [r6, #25]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d002      	beq.n	2504 <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    24fe:	7eb3      	ldrb	r3, [r6, #26]
    2500:	4642      	mov	r2, r8
    2502:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    2504:	230e      	movs	r3, #14
    2506:	aa06      	add	r2, sp, #24
    2508:	4694      	mov	ip, r2
    250a:	4463      	add	r3, ip
    250c:	881b      	ldrh	r3, [r3, #0]
    250e:	4642      	mov	r2, r8
    2510:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    2512:	9b05      	ldr	r3, [sp, #20]
    2514:	465a      	mov	r2, fp
    2516:	4313      	orrs	r3, r2
    2518:	9a03      	ldr	r2, [sp, #12]
    251a:	4313      	orrs	r3, r2
    251c:	464a      	mov	r2, r9
    251e:	4313      	orrs	r3, r2
    2520:	9f02      	ldr	r7, [sp, #8]
    2522:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2524:	9b04      	ldr	r3, [sp, #16]
    2526:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    2528:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    252a:	4653      	mov	r3, sl
    252c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    252e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    2530:	2327      	movs	r3, #39	; 0x27
    2532:	5cf3      	ldrb	r3, [r6, r3]
    2534:	2b00      	cmp	r3, #0
    2536:	d101      	bne.n	253c <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2538:	3304      	adds	r3, #4
    253a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    253c:	7e73      	ldrb	r3, [r6, #25]
    253e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2540:	7f32      	ldrb	r2, [r6, #28]
    2542:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2544:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2546:	7f72      	ldrb	r2, [r6, #29]
    2548:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    254a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    254c:	2224      	movs	r2, #36	; 0x24
    254e:	5cb2      	ldrb	r2, [r6, r2]
    2550:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2552:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2554:	2225      	movs	r2, #37	; 0x25
    2556:	5cb2      	ldrb	r2, [r6, r2]
    2558:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    255a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    255c:	7ab1      	ldrb	r1, [r6, #10]
    255e:	7af2      	ldrb	r2, [r6, #11]
    2560:	4311      	orrs	r1, r2
    2562:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2564:	8933      	ldrh	r3, [r6, #8]
    2566:	2bff      	cmp	r3, #255	; 0xff
    2568:	d07d      	beq.n	2666 <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    256a:	2280      	movs	r2, #128	; 0x80
    256c:	0452      	lsls	r2, r2, #17
    256e:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2570:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2572:	232c      	movs	r3, #44	; 0x2c
    2574:	5cf3      	ldrb	r3, [r6, r3]
    2576:	2b00      	cmp	r3, #0
    2578:	d103      	bne.n	2582 <usart_init+0x1c6>
    257a:	4b60      	ldr	r3, [pc, #384]	; (26fc <usart_init+0x340>)
    257c:	789b      	ldrb	r3, [r3, #2]
    257e:	079b      	lsls	r3, r3, #30
    2580:	d501      	bpl.n	2586 <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2586:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2588:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    258a:	2b00      	cmp	r3, #0
    258c:	d1fc      	bne.n	2588 <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    258e:	4643      	mov	r3, r8
    2590:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2592:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2594:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2596:	2b00      	cmp	r3, #0
    2598:	d1fc      	bne.n	2594 <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    259a:	4643      	mov	r3, r8
    259c:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    259e:	ab0e      	add	r3, sp, #56	; 0x38
    25a0:	2280      	movs	r2, #128	; 0x80
    25a2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    25a4:	2200      	movs	r2, #0
    25a6:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    25a8:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    25aa:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    25ac:	6b33      	ldr	r3, [r6, #48]	; 0x30
    25ae:	930a      	str	r3, [sp, #40]	; 0x28
    25b0:	6b73      	ldr	r3, [r6, #52]	; 0x34
    25b2:	930b      	str	r3, [sp, #44]	; 0x2c
    25b4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    25b6:	930c      	str	r3, [sp, #48]	; 0x30
    25b8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    25ba:	9302      	str	r3, [sp, #8]
    25bc:	930d      	str	r3, [sp, #52]	; 0x34
    25be:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    25c0:	ae0a      	add	r6, sp, #40	; 0x28
    25c2:	e05e      	b.n	2682 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    25c4:	2308      	movs	r3, #8
    25c6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    25c8:	3b07      	subs	r3, #7
    25ca:	9307      	str	r3, [sp, #28]
    25cc:	e77b      	b.n	24c6 <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    25ce:	6833      	ldr	r3, [r6, #0]
    25d0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    25d2:	68f3      	ldr	r3, [r6, #12]
    25d4:	469b      	mov	fp, r3
		config->sample_adjustment |
    25d6:	6973      	ldr	r3, [r6, #20]
    25d8:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    25da:	7e33      	ldrb	r3, [r6, #24]
    25dc:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    25de:	2326      	movs	r3, #38	; 0x26
    25e0:	5cf3      	ldrb	r3, [r6, r3]
    25e2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    25e4:	6873      	ldr	r3, [r6, #4]
    25e6:	4699      	mov	r9, r3
	switch (transfer_mode)
    25e8:	2b00      	cmp	r3, #0
    25ea:	d014      	beq.n	2616 <usart_init+0x25a>
    25ec:	2380      	movs	r3, #128	; 0x80
    25ee:	055b      	lsls	r3, r3, #21
    25f0:	4599      	cmp	r9, r3
    25f2:	d100      	bne.n	25f6 <usart_init+0x23a>
    25f4:	e77b      	b.n	24ee <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    25f6:	2000      	movs	r0, #0
    25f8:	e020      	b.n	263c <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    25fa:	6a33      	ldr	r3, [r6, #32]
    25fc:	001f      	movs	r7, r3
    25fe:	b2c0      	uxtb	r0, r0
    2600:	4b3f      	ldr	r3, [pc, #252]	; (2700 <usart_init+0x344>)
    2602:	4798      	blx	r3
    2604:	0001      	movs	r1, r0
    2606:	220e      	movs	r2, #14
    2608:	ab06      	add	r3, sp, #24
    260a:	469c      	mov	ip, r3
    260c:	4462      	add	r2, ip
    260e:	0038      	movs	r0, r7
    2610:	4b3c      	ldr	r3, [pc, #240]	; (2704 <usart_init+0x348>)
    2612:	4798      	blx	r3
    2614:	e012      	b.n	263c <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2616:	2308      	movs	r3, #8
    2618:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    261a:	2300      	movs	r3, #0
    261c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    261e:	2327      	movs	r3, #39	; 0x27
    2620:	5cf3      	ldrb	r3, [r6, r3]
    2622:	2b00      	cmp	r3, #0
    2624:	d00e      	beq.n	2644 <usart_init+0x288>
				status_code =
    2626:	9b06      	ldr	r3, [sp, #24]
    2628:	9300      	str	r3, [sp, #0]
    262a:	9b07      	ldr	r3, [sp, #28]
    262c:	220e      	movs	r2, #14
    262e:	a906      	add	r1, sp, #24
    2630:	468c      	mov	ip, r1
    2632:	4462      	add	r2, ip
    2634:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2636:	6a30      	ldr	r0, [r6, #32]
    2638:	4f33      	ldr	r7, [pc, #204]	; (2708 <usart_init+0x34c>)
    263a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    263c:	2800      	cmp	r0, #0
    263e:	d000      	beq.n	2642 <usart_init+0x286>
    2640:	e6d4      	b.n	23ec <usart_init+0x30>
    2642:	e759      	b.n	24f8 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    2644:	6a33      	ldr	r3, [r6, #32]
    2646:	001f      	movs	r7, r3
    2648:	b2c0      	uxtb	r0, r0
    264a:	4b2d      	ldr	r3, [pc, #180]	; (2700 <usart_init+0x344>)
    264c:	4798      	blx	r3
    264e:	0001      	movs	r1, r0
				status_code =
    2650:	9b06      	ldr	r3, [sp, #24]
    2652:	9300      	str	r3, [sp, #0]
    2654:	9b07      	ldr	r3, [sp, #28]
    2656:	220e      	movs	r2, #14
    2658:	a806      	add	r0, sp, #24
    265a:	4684      	mov	ip, r0
    265c:	4462      	add	r2, ip
    265e:	0038      	movs	r0, r7
    2660:	4f29      	ldr	r7, [pc, #164]	; (2708 <usart_init+0x34c>)
    2662:	47b8      	blx	r7
    2664:	e7ea      	b.n	263c <usart_init+0x280>
		if(config->lin_slave_enable) {
    2666:	7ef3      	ldrb	r3, [r6, #27]
    2668:	2b00      	cmp	r3, #0
    266a:	d082      	beq.n	2572 <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    266c:	2380      	movs	r3, #128	; 0x80
    266e:	04db      	lsls	r3, r3, #19
    2670:	431f      	orrs	r7, r3
    2672:	e77e      	b.n	2572 <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2674:	0020      	movs	r0, r4
    2676:	4b25      	ldr	r3, [pc, #148]	; (270c <usart_init+0x350>)
    2678:	4798      	blx	r3
    267a:	e007      	b.n	268c <usart_init+0x2d0>
    267c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    267e:	2f04      	cmp	r7, #4
    2680:	d00d      	beq.n	269e <usart_init+0x2e2>
    2682:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2684:	00bb      	lsls	r3, r7, #2
    2686:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    2688:	2800      	cmp	r0, #0
    268a:	d0f3      	beq.n	2674 <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    268c:	1c43      	adds	r3, r0, #1
    268e:	d0f5      	beq.n	267c <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2690:	a90e      	add	r1, sp, #56	; 0x38
    2692:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2694:	0c00      	lsrs	r0, r0, #16
    2696:	b2c0      	uxtb	r0, r0
    2698:	4b1d      	ldr	r3, [pc, #116]	; (2710 <usart_init+0x354>)
    269a:	4798      	blx	r3
    269c:	e7ee      	b.n	267c <usart_init+0x2c0>
		module->callback[i]            = NULL;
    269e:	2300      	movs	r3, #0
    26a0:	60eb      	str	r3, [r5, #12]
    26a2:	612b      	str	r3, [r5, #16]
    26a4:	616b      	str	r3, [r5, #20]
    26a6:	61ab      	str	r3, [r5, #24]
    26a8:	61eb      	str	r3, [r5, #28]
    26aa:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    26ac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    26ae:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    26b0:	2200      	movs	r2, #0
    26b2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    26b4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    26b6:	3330      	adds	r3, #48	; 0x30
    26b8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    26ba:	3301      	adds	r3, #1
    26bc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    26be:	3301      	adds	r3, #1
    26c0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    26c2:	3301      	adds	r3, #1
    26c4:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    26c6:	6828      	ldr	r0, [r5, #0]
    26c8:	4b07      	ldr	r3, [pc, #28]	; (26e8 <usart_init+0x32c>)
    26ca:	4798      	blx	r3
    26cc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    26ce:	4911      	ldr	r1, [pc, #68]	; (2714 <usart_init+0x358>)
    26d0:	4b11      	ldr	r3, [pc, #68]	; (2718 <usart_init+0x35c>)
    26d2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    26d4:	00a4      	lsls	r4, r4, #2
    26d6:	4b11      	ldr	r3, [pc, #68]	; (271c <usart_init+0x360>)
    26d8:	50e5      	str	r5, [r4, r3]
	return status_code;
    26da:	2000      	movs	r0, #0
    26dc:	e686      	b.n	23ec <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    26de:	2310      	movs	r3, #16
    26e0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    26e2:	2300      	movs	r3, #0
    26e4:	9307      	str	r3, [sp, #28]
    26e6:	e6ee      	b.n	24c6 <usart_init+0x10a>
    26e8:	00001ee5 	.word	0x00001ee5
    26ec:	40000400 	.word	0x40000400
    26f0:	00003125 	.word	0x00003125
    26f4:	000030b5 	.word	0x000030b5
    26f8:	00001d3d 	.word	0x00001d3d
    26fc:	41002000 	.word	0x41002000
    2700:	00003149 	.word	0x00003149
    2704:	00001c7f 	.word	0x00001c7f
    2708:	00001ca9 	.word	0x00001ca9
    270c:	00001d89 	.word	0x00001d89
    2710:	00003221 	.word	0x00003221
    2714:	00002849 	.word	0x00002849
    2718:	00001f21 	.word	0x00001f21
    271c:	20001130 	.word	0x20001130

00002720 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2720:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2722:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    2724:	2a00      	cmp	r2, #0
    2726:	d101      	bne.n	272c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    2728:	0018      	movs	r0, r3
    272a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    272c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    272e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2730:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    2732:	2a00      	cmp	r2, #0
    2734:	d1f8      	bne.n	2728 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2736:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    2738:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    273a:	2102      	movs	r1, #2
    273c:	7e13      	ldrb	r3, [r2, #24]
    273e:	420b      	tst	r3, r1
    2740:	d0fc      	beq.n	273c <usart_write_wait+0x1c>
	return STATUS_OK;
    2742:	2300      	movs	r3, #0
    2744:	e7f0      	b.n	2728 <usart_write_wait+0x8>

00002746 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2746:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2748:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    274a:	2a00      	cmp	r2, #0
    274c:	d101      	bne.n	2752 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    274e:	0018      	movs	r0, r3
    2750:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2752:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2754:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2756:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    2758:	2a00      	cmp	r2, #0
    275a:	d1f8      	bne.n	274e <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    275c:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    275e:	7e10      	ldrb	r0, [r2, #24]
    2760:	0740      	lsls	r0, r0, #29
    2762:	d5f4      	bpl.n	274e <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2764:	8b53      	ldrh	r3, [r2, #26]
    2766:	b2db      	uxtb	r3, r3
	if (error_code) {
    2768:	0698      	lsls	r0, r3, #26
    276a:	d01d      	beq.n	27a8 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    276c:	0798      	lsls	r0, r3, #30
    276e:	d503      	bpl.n	2778 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2770:	2302      	movs	r3, #2
    2772:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    2774:	3318      	adds	r3, #24
    2776:	e7ea      	b.n	274e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2778:	0758      	lsls	r0, r3, #29
    277a:	d503      	bpl.n	2784 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    277c:	2304      	movs	r3, #4
    277e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2780:	331a      	adds	r3, #26
    2782:	e7e4      	b.n	274e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2784:	07d8      	lsls	r0, r3, #31
    2786:	d503      	bpl.n	2790 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2788:	2301      	movs	r3, #1
    278a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    278c:	3312      	adds	r3, #18
    278e:	e7de      	b.n	274e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2790:	06d8      	lsls	r0, r3, #27
    2792:	d503      	bpl.n	279c <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2794:	2310      	movs	r3, #16
    2796:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2798:	3332      	adds	r3, #50	; 0x32
    279a:	e7d8      	b.n	274e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    279c:	069b      	lsls	r3, r3, #26
    279e:	d503      	bpl.n	27a8 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    27a0:	2320      	movs	r3, #32
    27a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    27a4:	3321      	adds	r3, #33	; 0x21
    27a6:	e7d2      	b.n	274e <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    27a8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    27aa:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    27ac:	2300      	movs	r3, #0
    27ae:	e7ce      	b.n	274e <usart_read_wait+0x8>

000027b0 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    27b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    27b2:	46d6      	mov	lr, sl
    27b4:	b500      	push	{lr}
    27b6:	b084      	sub	sp, #16
    27b8:	0004      	movs	r4, r0
    27ba:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    27bc:	2017      	movs	r0, #23
	if (length == 0) {
    27be:	2a00      	cmp	r2, #0
    27c0:	d103      	bne.n	27ca <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    27c2:	b004      	add	sp, #16
    27c4:	bc04      	pop	{r2}
    27c6:	4692      	mov	sl, r2
    27c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    27ca:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    27cc:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    27ce:	2b00      	cmp	r3, #0
    27d0:	d0f7      	beq.n	27c2 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    27d2:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    27d4:	3a01      	subs	r2, #1
    27d6:	b293      	uxth	r3, r2
    27d8:	469a      	mov	sl, r3
    27da:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    27dc:	2704      	movs	r7, #4
    27de:	e019      	b.n	2814 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    27e0:	2300      	movs	r3, #0
    27e2:	aa02      	add	r2, sp, #8
    27e4:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    27e6:	1d91      	adds	r1, r2, #6
    27e8:	0020      	movs	r0, r4
    27ea:	4b15      	ldr	r3, [pc, #84]	; (2840 <usart_read_buffer_wait+0x90>)
    27ec:	4798      	blx	r3
		if (retval != STATUS_OK) {
    27ee:	2800      	cmp	r0, #0
    27f0:	d1e7      	bne.n	27c2 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    27f2:	1c69      	adds	r1, r5, #1
    27f4:	b289      	uxth	r1, r1
    27f6:	ab02      	add	r3, sp, #8
    27f8:	88db      	ldrh	r3, [r3, #6]
    27fa:	9a01      	ldr	r2, [sp, #4]
    27fc:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    27fe:	7962      	ldrb	r2, [r4, #5]
    2800:	2a01      	cmp	r2, #1
    2802:	d014      	beq.n	282e <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    2804:	000d      	movs	r5, r1
	while (length--) {
    2806:	4653      	mov	r3, sl
    2808:	3b01      	subs	r3, #1
    280a:	b29b      	uxth	r3, r3
    280c:	469a      	mov	sl, r3
    280e:	4b0d      	ldr	r3, [pc, #52]	; (2844 <usart_read_buffer_wait+0x94>)
    2810:	459a      	cmp	sl, r3
    2812:	d0d6      	beq.n	27c2 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    2814:	7e33      	ldrb	r3, [r6, #24]
    2816:	423b      	tst	r3, r7
    2818:	d1e2      	bne.n	27e0 <usart_read_buffer_wait+0x30>
    281a:	4b0a      	ldr	r3, [pc, #40]	; (2844 <usart_read_buffer_wait+0x94>)
    281c:	7e32      	ldrb	r2, [r6, #24]
    281e:	423a      	tst	r2, r7
    2820:	d1de      	bne.n	27e0 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    2822:	2b01      	cmp	r3, #1
    2824:	d009      	beq.n	283a <usart_read_buffer_wait+0x8a>
    2826:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    2828:	2b00      	cmp	r3, #0
    282a:	d1f7      	bne.n	281c <usart_read_buffer_wait+0x6c>
    282c:	e7d8      	b.n	27e0 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    282e:	3502      	adds	r5, #2
    2830:	b2ad      	uxth	r5, r5
    2832:	0a1b      	lsrs	r3, r3, #8
    2834:	9a01      	ldr	r2, [sp, #4]
    2836:	5453      	strb	r3, [r2, r1]
    2838:	e7e5      	b.n	2806 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    283a:	2012      	movs	r0, #18
    283c:	e7c1      	b.n	27c2 <usart_read_buffer_wait+0x12>
    283e:	46c0      	nop			; (mov r8, r8)
    2840:	00002747 	.word	0x00002747
    2844:	0000ffff 	.word	0x0000ffff

00002848 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    284a:	0080      	lsls	r0, r0, #2
    284c:	4b62      	ldr	r3, [pc, #392]	; (29d8 <_usart_interrupt_handler+0x190>)
    284e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2850:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2852:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2854:	2b00      	cmp	r3, #0
    2856:	d1fc      	bne.n	2852 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2858:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    285a:	7da6      	ldrb	r6, [r4, #22]
    285c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    285e:	2330      	movs	r3, #48	; 0x30
    2860:	5ceb      	ldrb	r3, [r5, r3]
    2862:	2231      	movs	r2, #49	; 0x31
    2864:	5caf      	ldrb	r7, [r5, r2]
    2866:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2868:	07f3      	lsls	r3, r6, #31
    286a:	d522      	bpl.n	28b2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    286c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    286e:	b29b      	uxth	r3, r3
    2870:	2b00      	cmp	r3, #0
    2872:	d01c      	beq.n	28ae <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2874:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2876:	7813      	ldrb	r3, [r2, #0]
    2878:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    287a:	1c51      	adds	r1, r2, #1
    287c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    287e:	7969      	ldrb	r1, [r5, #5]
    2880:	2901      	cmp	r1, #1
    2882:	d00e      	beq.n	28a2 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2884:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2886:	05db      	lsls	r3, r3, #23
    2888:	0ddb      	lsrs	r3, r3, #23
    288a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    288c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    288e:	3b01      	subs	r3, #1
    2890:	b29b      	uxth	r3, r3
    2892:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2894:	2b00      	cmp	r3, #0
    2896:	d10c      	bne.n	28b2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2898:	3301      	adds	r3, #1
    289a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    289c:	3301      	adds	r3, #1
    289e:	75a3      	strb	r3, [r4, #22]
    28a0:	e007      	b.n	28b2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    28a2:	7851      	ldrb	r1, [r2, #1]
    28a4:	0209      	lsls	r1, r1, #8
    28a6:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    28a8:	3202      	adds	r2, #2
    28aa:	62aa      	str	r2, [r5, #40]	; 0x28
    28ac:	e7eb      	b.n	2886 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    28ae:	2301      	movs	r3, #1
    28b0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    28b2:	07b3      	lsls	r3, r6, #30
    28b4:	d506      	bpl.n	28c4 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    28b6:	2302      	movs	r3, #2
    28b8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    28ba:	2200      	movs	r2, #0
    28bc:	3331      	adds	r3, #49	; 0x31
    28be:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    28c0:	07fb      	lsls	r3, r7, #31
    28c2:	d41a      	bmi.n	28fa <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    28c4:	0773      	lsls	r3, r6, #29
    28c6:	d565      	bpl.n	2994 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    28c8:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    28ca:	b29b      	uxth	r3, r3
    28cc:	2b00      	cmp	r3, #0
    28ce:	d05f      	beq.n	2990 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    28d0:	8b63      	ldrh	r3, [r4, #26]
    28d2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    28d4:	071a      	lsls	r2, r3, #28
    28d6:	d414      	bmi.n	2902 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    28d8:	223f      	movs	r2, #63	; 0x3f
    28da:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    28dc:	2b00      	cmp	r3, #0
    28de:	d034      	beq.n	294a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    28e0:	079a      	lsls	r2, r3, #30
    28e2:	d511      	bpl.n	2908 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    28e4:	221a      	movs	r2, #26
    28e6:	2332      	movs	r3, #50	; 0x32
    28e8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    28ea:	3b30      	subs	r3, #48	; 0x30
    28ec:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    28ee:	077b      	lsls	r3, r7, #29
    28f0:	d550      	bpl.n	2994 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    28f2:	0028      	movs	r0, r5
    28f4:	696b      	ldr	r3, [r5, #20]
    28f6:	4798      	blx	r3
    28f8:	e04c      	b.n	2994 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    28fa:	0028      	movs	r0, r5
    28fc:	68eb      	ldr	r3, [r5, #12]
    28fe:	4798      	blx	r3
    2900:	e7e0      	b.n	28c4 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2902:	2237      	movs	r2, #55	; 0x37
    2904:	4013      	ands	r3, r2
    2906:	e7e9      	b.n	28dc <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2908:	075a      	lsls	r2, r3, #29
    290a:	d505      	bpl.n	2918 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    290c:	221e      	movs	r2, #30
    290e:	2332      	movs	r3, #50	; 0x32
    2910:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2912:	3b2e      	subs	r3, #46	; 0x2e
    2914:	8363      	strh	r3, [r4, #26]
    2916:	e7ea      	b.n	28ee <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2918:	07da      	lsls	r2, r3, #31
    291a:	d505      	bpl.n	2928 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    291c:	2213      	movs	r2, #19
    291e:	2332      	movs	r3, #50	; 0x32
    2920:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2922:	3b31      	subs	r3, #49	; 0x31
    2924:	8363      	strh	r3, [r4, #26]
    2926:	e7e2      	b.n	28ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2928:	06da      	lsls	r2, r3, #27
    292a:	d505      	bpl.n	2938 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    292c:	2242      	movs	r2, #66	; 0x42
    292e:	2332      	movs	r3, #50	; 0x32
    2930:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2932:	3b22      	subs	r3, #34	; 0x22
    2934:	8363      	strh	r3, [r4, #26]
    2936:	e7da      	b.n	28ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2938:	2220      	movs	r2, #32
    293a:	421a      	tst	r2, r3
    293c:	d0d7      	beq.n	28ee <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    293e:	3221      	adds	r2, #33	; 0x21
    2940:	2332      	movs	r3, #50	; 0x32
    2942:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2944:	3b12      	subs	r3, #18
    2946:	8363      	strh	r3, [r4, #26]
    2948:	e7d1      	b.n	28ee <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    294a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    294c:	05db      	lsls	r3, r3, #23
    294e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2950:	b2da      	uxtb	r2, r3
    2952:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2954:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2956:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2958:	1c51      	adds	r1, r2, #1
    295a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    295c:	7969      	ldrb	r1, [r5, #5]
    295e:	2901      	cmp	r1, #1
    2960:	d010      	beq.n	2984 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2962:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2964:	3b01      	subs	r3, #1
    2966:	b29b      	uxth	r3, r3
    2968:	85ab      	strh	r3, [r5, #44]	; 0x2c
    296a:	2b00      	cmp	r3, #0
    296c:	d112      	bne.n	2994 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    296e:	3304      	adds	r3, #4
    2970:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2972:	2200      	movs	r2, #0
    2974:	332e      	adds	r3, #46	; 0x2e
    2976:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2978:	07bb      	lsls	r3, r7, #30
    297a:	d50b      	bpl.n	2994 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    297c:	0028      	movs	r0, r5
    297e:	692b      	ldr	r3, [r5, #16]
    2980:	4798      	blx	r3
    2982:	e007      	b.n	2994 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2984:	0a1b      	lsrs	r3, r3, #8
    2986:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2988:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    298a:	3301      	adds	r3, #1
    298c:	626b      	str	r3, [r5, #36]	; 0x24
    298e:	e7e8      	b.n	2962 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2990:	2304      	movs	r3, #4
    2992:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2994:	06f3      	lsls	r3, r6, #27
    2996:	d504      	bpl.n	29a2 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2998:	2310      	movs	r3, #16
    299a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    299c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    299e:	06fb      	lsls	r3, r7, #27
    29a0:	d40e      	bmi.n	29c0 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    29a2:	06b3      	lsls	r3, r6, #26
    29a4:	d504      	bpl.n	29b0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    29a6:	2320      	movs	r3, #32
    29a8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    29aa:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    29ac:	073b      	lsls	r3, r7, #28
    29ae:	d40b      	bmi.n	29c8 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    29b0:	0733      	lsls	r3, r6, #28
    29b2:	d504      	bpl.n	29be <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    29b4:	2308      	movs	r3, #8
    29b6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    29b8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    29ba:	06bb      	lsls	r3, r7, #26
    29bc:	d408      	bmi.n	29d0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    29be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    29c0:	0028      	movs	r0, r5
    29c2:	69eb      	ldr	r3, [r5, #28]
    29c4:	4798      	blx	r3
    29c6:	e7ec      	b.n	29a2 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    29c8:	0028      	movs	r0, r5
    29ca:	69ab      	ldr	r3, [r5, #24]
    29cc:	4798      	blx	r3
    29ce:	e7ef      	b.n	29b0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    29d0:	6a2b      	ldr	r3, [r5, #32]
    29d2:	0028      	movs	r0, r5
    29d4:	4798      	blx	r3
}
    29d6:	e7f2      	b.n	29be <_usart_interrupt_handler+0x176>
    29d8:	20001130 	.word	0x20001130

000029dc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    29dc:	b510      	push	{r4, lr}
	switch (clock_source) {
    29de:	2808      	cmp	r0, #8
    29e0:	d803      	bhi.n	29ea <system_clock_source_get_hz+0xe>
    29e2:	0080      	lsls	r0, r0, #2
    29e4:	4b1c      	ldr	r3, [pc, #112]	; (2a58 <system_clock_source_get_hz+0x7c>)
    29e6:	581b      	ldr	r3, [r3, r0]
    29e8:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    29ea:	2000      	movs	r0, #0
    29ec:	e032      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    29ee:	4b1b      	ldr	r3, [pc, #108]	; (2a5c <system_clock_source_get_hz+0x80>)
    29f0:	6918      	ldr	r0, [r3, #16]
    29f2:	e02f      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    29f4:	4b1a      	ldr	r3, [pc, #104]	; (2a60 <system_clock_source_get_hz+0x84>)
    29f6:	7d18      	ldrb	r0, [r3, #20]
    29f8:	0700      	lsls	r0, r0, #28
    29fa:	0f80      	lsrs	r0, r0, #30
    29fc:	1c43      	adds	r3, r0, #1
    29fe:	4819      	ldr	r0, [pc, #100]	; (2a64 <system_clock_source_get_hz+0x88>)
    2a00:	4358      	muls	r0, r3
    2a02:	e027      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2a04:	4b15      	ldr	r3, [pc, #84]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a06:	6958      	ldr	r0, [r3, #20]
    2a08:	e024      	b.n	2a54 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2a0a:	4b14      	ldr	r3, [pc, #80]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a0c:	681b      	ldr	r3, [r3, #0]
			return 0;
    2a0e:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2a10:	079b      	lsls	r3, r3, #30
    2a12:	d51f      	bpl.n	2a54 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2a14:	4912      	ldr	r1, [pc, #72]	; (2a60 <system_clock_source_get_hz+0x84>)
    2a16:	2280      	movs	r2, #128	; 0x80
    2a18:	0052      	lsls	r2, r2, #1
    2a1a:	68cb      	ldr	r3, [r1, #12]
    2a1c:	4213      	tst	r3, r2
    2a1e:	d0fc      	beq.n	2a1a <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    2a20:	4b0e      	ldr	r3, [pc, #56]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a22:	681b      	ldr	r3, [r3, #0]
    2a24:	075b      	lsls	r3, r3, #29
    2a26:	d401      	bmi.n	2a2c <system_clock_source_get_hz+0x50>
		return 48000000UL;
    2a28:	480f      	ldr	r0, [pc, #60]	; (2a68 <system_clock_source_get_hz+0x8c>)
    2a2a:	e013      	b.n	2a54 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2a2c:	2000      	movs	r0, #0
    2a2e:	4b0f      	ldr	r3, [pc, #60]	; (2a6c <system_clock_source_get_hz+0x90>)
    2a30:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2a32:	4b0a      	ldr	r3, [pc, #40]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a34:	689b      	ldr	r3, [r3, #8]
    2a36:	041b      	lsls	r3, r3, #16
    2a38:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2a3a:	4358      	muls	r0, r3
    2a3c:	e00a      	b.n	2a54 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2a3e:	2328      	movs	r3, #40	; 0x28
    2a40:	4a07      	ldr	r2, [pc, #28]	; (2a60 <system_clock_source_get_hz+0x84>)
    2a42:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2a44:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2a46:	079b      	lsls	r3, r3, #30
    2a48:	d504      	bpl.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    2a4a:	4b04      	ldr	r3, [pc, #16]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a4c:	68d8      	ldr	r0, [r3, #12]
    2a4e:	e001      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return 32768UL;
    2a50:	2080      	movs	r0, #128	; 0x80
    2a52:	0200      	lsls	r0, r0, #8
	}
}
    2a54:	bd10      	pop	{r4, pc}
    2a56:	46c0      	nop			; (mov r8, r8)
    2a58:	0001a3ac 	.word	0x0001a3ac
    2a5c:	20000a58 	.word	0x20000a58
    2a60:	40000c00 	.word	0x40000c00
    2a64:	003d0900 	.word	0x003d0900
    2a68:	02dc6c00 	.word	0x02dc6c00
    2a6c:	00003149 	.word	0x00003149

00002a70 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    2a70:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    2a72:	4c0b      	ldr	r4, [pc, #44]	; (2aa0 <system_clock_source_osc16m_set_config+0x30>)
    2a74:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    2a76:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2a78:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    2a7a:	7802      	ldrb	r2, [r0, #0]
    2a7c:	2103      	movs	r1, #3
    2a7e:	4011      	ands	r1, r2
    2a80:	0089      	lsls	r1, r1, #2
    2a82:	220c      	movs	r2, #12
    2a84:	4393      	bics	r3, r2
    2a86:	430b      	orrs	r3, r1
    2a88:	3a0b      	subs	r2, #11
    2a8a:	4032      	ands	r2, r6
    2a8c:	0192      	lsls	r2, r2, #6
    2a8e:	2140      	movs	r1, #64	; 0x40
    2a90:	438b      	bics	r3, r1
    2a92:	4313      	orrs	r3, r2
    2a94:	01ed      	lsls	r5, r5, #7
    2a96:	227f      	movs	r2, #127	; 0x7f
    2a98:	4013      	ands	r3, r2
    2a9a:	432b      	orrs	r3, r5
    2a9c:	7523      	strb	r3, [r4, #20]
}
    2a9e:	bd70      	pop	{r4, r5, r6, pc}
    2aa0:	40000c00 	.word	0x40000c00

00002aa4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aa6:	46d6      	mov	lr, sl
    2aa8:	464f      	mov	r7, r9
    2aaa:	4646      	mov	r6, r8
    2aac:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    2aae:	4b20      	ldr	r3, [pc, #128]	; (2b30 <system_clock_source_xosc32k_set_config+0x8c>)
    2ab0:	469a      	mov	sl, r3
    2ab2:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2ab4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2ab6:	7801      	ldrb	r1, [r0, #0]
    2ab8:	424c      	negs	r4, r1
    2aba:	414c      	adcs	r4, r1
    2abc:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    2abe:	7881      	ldrb	r1, [r0, #2]
    2ac0:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2ac2:	78c1      	ldrb	r1, [r0, #3]
    2ac4:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    2ac6:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2ac8:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    2aca:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2acc:	6840      	ldr	r0, [r0, #4]
    2ace:	4919      	ldr	r1, [pc, #100]	; (2b34 <system_clock_source_xosc32k_set_config+0x90>)
    2ad0:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    2ad2:	2101      	movs	r1, #1
    2ad4:	4648      	mov	r0, r9
    2ad6:	0080      	lsls	r0, r0, #2
    2ad8:	2204      	movs	r2, #4
    2ada:	4393      	bics	r3, r2
    2adc:	4303      	orrs	r3, r0
    2ade:	4640      	mov	r0, r8
    2ae0:	4008      	ands	r0, r1
    2ae2:	00c0      	lsls	r0, r0, #3
    2ae4:	3204      	adds	r2, #4
    2ae6:	4393      	bics	r3, r2
    2ae8:	4303      	orrs	r3, r0
    2aea:	4660      	mov	r0, ip
    2aec:	4008      	ands	r0, r1
    2aee:	0100      	lsls	r0, r0, #4
    2af0:	3208      	adds	r2, #8
    2af2:	4393      	bics	r3, r2
    2af4:	4303      	orrs	r3, r0
    2af6:	400f      	ands	r7, r1
    2af8:	01bf      	lsls	r7, r7, #6
    2afa:	2040      	movs	r0, #64	; 0x40
    2afc:	4383      	bics	r3, r0
    2afe:	433b      	orrs	r3, r7
    2b00:	400e      	ands	r6, r1
    2b02:	01f6      	lsls	r6, r6, #7
    2b04:	3040      	adds	r0, #64	; 0x40
    2b06:	4383      	bics	r3, r0
    2b08:	4333      	orrs	r3, r6
    2b0a:	3879      	subs	r0, #121	; 0x79
    2b0c:	4005      	ands	r5, r0
    2b0e:	022d      	lsls	r5, r5, #8
    2b10:	4809      	ldr	r0, [pc, #36]	; (2b38 <system_clock_source_xosc32k_set_config+0x94>)
    2b12:	4003      	ands	r3, r0
    2b14:	432b      	orrs	r3, r5
    2b16:	4021      	ands	r1, r4
    2b18:	0309      	lsls	r1, r1, #12
    2b1a:	4808      	ldr	r0, [pc, #32]	; (2b3c <system_clock_source_xosc32k_set_config+0x98>)
    2b1c:	4003      	ands	r3, r0
    2b1e:	430b      	orrs	r3, r1
    2b20:	4652      	mov	r2, sl
    2b22:	6153      	str	r3, [r2, #20]
}
    2b24:	bc1c      	pop	{r2, r3, r4}
    2b26:	4690      	mov	r8, r2
    2b28:	4699      	mov	r9, r3
    2b2a:	46a2      	mov	sl, r4
    2b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	40001000 	.word	0x40001000
    2b34:	20000a58 	.word	0x20000a58
    2b38:	fffff8ff 	.word	0xfffff8ff
    2b3c:	ffffefff 	.word	0xffffefff

00002b40 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2b40:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2b42:	7a83      	ldrb	r3, [r0, #10]
    2b44:	069b      	lsls	r3, r3, #26
    2b46:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    2b48:	8982      	ldrh	r2, [r0, #12]
    2b4a:	0592      	lsls	r2, r2, #22
    2b4c:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2b4e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2b50:	491a      	ldr	r1, [pc, #104]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2b52:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2b54:	7a03      	ldrb	r3, [r0, #8]
    2b56:	7a42      	ldrb	r2, [r0, #9]
    2b58:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2b5a:	8882      	ldrh	r2, [r0, #4]
    2b5c:	88c4      	ldrh	r4, [r0, #6]
    2b5e:	4322      	orrs	r2, r4
    2b60:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2b62:	7842      	ldrb	r2, [r0, #1]
    2b64:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2b66:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    2b68:	7882      	ldrb	r2, [r0, #2]
    2b6a:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2b6c:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2b6e:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2b70:	7803      	ldrb	r3, [r0, #0]
    2b72:	2b04      	cmp	r3, #4
    2b74:	d011      	beq.n	2b9a <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2b76:	2b20      	cmp	r3, #32
    2b78:	d10e      	bne.n	2b98 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2b7a:	7b83      	ldrb	r3, [r0, #14]
    2b7c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2b7e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2b80:	4313      	orrs	r3, r2
    2b82:	8a02      	ldrh	r2, [r0, #16]
    2b84:	0412      	lsls	r2, r2, #16
    2b86:	490e      	ldr	r1, [pc, #56]	; (2bc0 <system_clock_source_dfll_set_config+0x80>)
    2b88:	400a      	ands	r2, r1
    2b8a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2b8c:	4a0b      	ldr	r2, [pc, #44]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2b8e:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2b90:	6811      	ldr	r1, [r2, #0]
    2b92:	4b0c      	ldr	r3, [pc, #48]	; (2bc4 <system_clock_source_dfll_set_config+0x84>)
    2b94:	430b      	orrs	r3, r1
    2b96:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    2b98:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2b9a:	7b83      	ldrb	r3, [r0, #14]
    2b9c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2b9e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2ba0:	4313      	orrs	r3, r2
    2ba2:	8a02      	ldrh	r2, [r0, #16]
    2ba4:	0412      	lsls	r2, r2, #16
    2ba6:	4906      	ldr	r1, [pc, #24]	; (2bc0 <system_clock_source_dfll_set_config+0x80>)
    2ba8:	400a      	ands	r2, r1
    2baa:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2bac:	4a03      	ldr	r2, [pc, #12]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2bae:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2bb0:	6813      	ldr	r3, [r2, #0]
    2bb2:	2104      	movs	r1, #4
    2bb4:	430b      	orrs	r3, r1
    2bb6:	6013      	str	r3, [r2, #0]
    2bb8:	e7ee      	b.n	2b98 <system_clock_source_dfll_set_config+0x58>
    2bba:	46c0      	nop			; (mov r8, r8)
    2bbc:	20000a58 	.word	0x20000a58
    2bc0:	03ff0000 	.word	0x03ff0000
    2bc4:	00000424 	.word	0x00000424

00002bc8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2bc8:	2808      	cmp	r0, #8
    2bca:	d803      	bhi.n	2bd4 <system_clock_source_enable+0xc>
    2bcc:	0080      	lsls	r0, r0, #2
    2bce:	4b29      	ldr	r3, [pc, #164]	; (2c74 <system_clock_source_enable+0xac>)
    2bd0:	581b      	ldr	r3, [r3, r0]
    2bd2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2bd4:	2017      	movs	r0, #23
    2bd6:	e04b      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    2bd8:	4a27      	ldr	r2, [pc, #156]	; (2c78 <system_clock_source_enable+0xb0>)
    2bda:	7d13      	ldrb	r3, [r2, #20]
    2bdc:	2102      	movs	r1, #2
    2bde:	430b      	orrs	r3, r1
    2be0:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    2be2:	2000      	movs	r0, #0
    2be4:	e044      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    2be6:	4a25      	ldr	r2, [pc, #148]	; (2c7c <system_clock_source_enable+0xb4>)
    2be8:	6993      	ldr	r3, [r2, #24]
    2bea:	2102      	movs	r1, #2
    2bec:	430b      	orrs	r3, r1
    2bee:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2bf0:	2000      	movs	r0, #0
		break;
    2bf2:	e03d      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    2bf4:	4a20      	ldr	r2, [pc, #128]	; (2c78 <system_clock_source_enable+0xb0>)
    2bf6:	8a13      	ldrh	r3, [r2, #16]
    2bf8:	2102      	movs	r1, #2
    2bfa:	430b      	orrs	r3, r1
    2bfc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2bfe:	2000      	movs	r0, #0
		break;
    2c00:	e036      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    2c02:	4a1e      	ldr	r2, [pc, #120]	; (2c7c <system_clock_source_enable+0xb4>)
    2c04:	6953      	ldr	r3, [r2, #20]
    2c06:	2102      	movs	r1, #2
    2c08:	430b      	orrs	r3, r1
    2c0a:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2c0c:	2000      	movs	r0, #0
		break;
    2c0e:	e02f      	b.n	2c70 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    2c10:	491b      	ldr	r1, [pc, #108]	; (2c80 <system_clock_source_enable+0xb8>)
    2c12:	680b      	ldr	r3, [r1, #0]
    2c14:	2202      	movs	r2, #2
    2c16:	4313      	orrs	r3, r2
    2c18:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    2c1a:	4b17      	ldr	r3, [pc, #92]	; (2c78 <system_clock_source_enable+0xb0>)
    2c1c:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2c1e:	0019      	movs	r1, r3
    2c20:	32fe      	adds	r2, #254	; 0xfe
    2c22:	68cb      	ldr	r3, [r1, #12]
    2c24:	4213      	tst	r3, r2
    2c26:	d0fc      	beq.n	2c22 <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2c28:	4a15      	ldr	r2, [pc, #84]	; (2c80 <system_clock_source_enable+0xb8>)
    2c2a:	6891      	ldr	r1, [r2, #8]
    2c2c:	4b12      	ldr	r3, [pc, #72]	; (2c78 <system_clock_source_enable+0xb0>)
    2c2e:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2c30:	6852      	ldr	r2, [r2, #4]
    2c32:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    2c34:	2200      	movs	r2, #0
    2c36:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2c38:	0019      	movs	r1, r3
    2c3a:	3201      	adds	r2, #1
    2c3c:	32ff      	adds	r2, #255	; 0xff
    2c3e:	68cb      	ldr	r3, [r1, #12]
    2c40:	4213      	tst	r3, r2
    2c42:	d0fc      	beq.n	2c3e <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2c44:	4b0e      	ldr	r3, [pc, #56]	; (2c80 <system_clock_source_enable+0xb8>)
    2c46:	681b      	ldr	r3, [r3, #0]
    2c48:	b29b      	uxth	r3, r3
    2c4a:	4a0b      	ldr	r2, [pc, #44]	; (2c78 <system_clock_source_enable+0xb0>)
    2c4c:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2c4e:	2000      	movs	r0, #0
    2c50:	e00e      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    2c52:	4909      	ldr	r1, [pc, #36]	; (2c78 <system_clock_source_enable+0xb0>)
    2c54:	2228      	movs	r2, #40	; 0x28
    2c56:	5c8b      	ldrb	r3, [r1, r2]
    2c58:	2002      	movs	r0, #2
    2c5a:	4303      	orrs	r3, r0
    2c5c:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    2c5e:	0008      	movs	r0, r1
    2c60:	2138      	movs	r1, #56	; 0x38
    2c62:	3a26      	subs	r2, #38	; 0x26
    2c64:	5c43      	ldrb	r3, [r0, r1]
    2c66:	4213      	tst	r3, r2
    2c68:	d1fc      	bne.n	2c64 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    2c6a:	2000      	movs	r0, #0
    2c6c:	e000      	b.n	2c70 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    2c6e:	2000      	movs	r0, #0
}
    2c70:	4770      	bx	lr
    2c72:	46c0      	nop			; (mov r8, r8)
    2c74:	0001a3d0 	.word	0x0001a3d0
    2c78:	40000c00 	.word	0x40000c00
    2c7c:	40001000 	.word	0x40001000
    2c80:	20000a58 	.word	0x20000a58

00002c84 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2c84:	2808      	cmp	r0, #8
    2c86:	d832      	bhi.n	2cee <system_clock_source_disable+0x6a>
    2c88:	0080      	lsls	r0, r0, #2
    2c8a:	4b1a      	ldr	r3, [pc, #104]	; (2cf4 <system_clock_source_disable+0x70>)
    2c8c:	581b      	ldr	r3, [r3, r0]
    2c8e:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    2c90:	4a19      	ldr	r2, [pc, #100]	; (2cf8 <system_clock_source_disable+0x74>)
    2c92:	7d13      	ldrb	r3, [r2, #20]
    2c94:	2102      	movs	r1, #2
    2c96:	438b      	bics	r3, r1
    2c98:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    2c9a:	2000      	movs	r0, #0
}
    2c9c:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    2c9e:	4a17      	ldr	r2, [pc, #92]	; (2cfc <system_clock_source_disable+0x78>)
    2ca0:	6993      	ldr	r3, [r2, #24]
    2ca2:	2102      	movs	r1, #2
    2ca4:	438b      	bics	r3, r1
    2ca6:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    2ca8:	2000      	movs	r0, #0
		break;
    2caa:	e7f7      	b.n	2c9c <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    2cac:	4a12      	ldr	r2, [pc, #72]	; (2cf8 <system_clock_source_disable+0x74>)
    2cae:	8a13      	ldrh	r3, [r2, #16]
    2cb0:	2102      	movs	r1, #2
    2cb2:	438b      	bics	r3, r1
    2cb4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2cb6:	2000      	movs	r0, #0
		break;
    2cb8:	e7f0      	b.n	2c9c <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    2cba:	4a10      	ldr	r2, [pc, #64]	; (2cfc <system_clock_source_disable+0x78>)
    2cbc:	6953      	ldr	r3, [r2, #20]
    2cbe:	2102      	movs	r1, #2
    2cc0:	438b      	bics	r3, r1
    2cc2:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2cc4:	2000      	movs	r0, #0
		break;
    2cc6:	e7e9      	b.n	2c9c <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    2cc8:	4b0d      	ldr	r3, [pc, #52]	; (2d00 <system_clock_source_disable+0x7c>)
    2cca:	681a      	ldr	r2, [r3, #0]
    2ccc:	2102      	movs	r1, #2
    2cce:	438a      	bics	r2, r1
    2cd0:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2cd2:	681b      	ldr	r3, [r3, #0]
    2cd4:	b29b      	uxth	r3, r3
    2cd6:	4a08      	ldr	r2, [pc, #32]	; (2cf8 <system_clock_source_disable+0x74>)
    2cd8:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2cda:	2000      	movs	r0, #0
		break;
    2cdc:	e7de      	b.n	2c9c <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    2cde:	4906      	ldr	r1, [pc, #24]	; (2cf8 <system_clock_source_disable+0x74>)
    2ce0:	2228      	movs	r2, #40	; 0x28
    2ce2:	5c8b      	ldrb	r3, [r1, r2]
    2ce4:	2002      	movs	r0, #2
    2ce6:	4383      	bics	r3, r0
    2ce8:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2cea:	2000      	movs	r0, #0
		break;
    2cec:	e7d6      	b.n	2c9c <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    2cee:	2017      	movs	r0, #23
    2cf0:	e7d4      	b.n	2c9c <system_clock_source_disable+0x18>
    2cf2:	46c0      	nop			; (mov r8, r8)
    2cf4:	0001a3f4 	.word	0x0001a3f4
    2cf8:	40000c00 	.word	0x40000c00
    2cfc:	40001000 	.word	0x40001000
    2d00:	20000a58 	.word	0x20000a58

00002d04 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d06:	46ce      	mov	lr, r9
    2d08:	4647      	mov	r7, r8
    2d0a:	b580      	push	{r7, lr}
    2d0c:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    2d0e:	2280      	movs	r2, #128	; 0x80
    2d10:	0052      	lsls	r2, r2, #1
    2d12:	4b76      	ldr	r3, [pc, #472]	; (2eec <system_clock_init+0x1e8>)
    2d14:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    2d16:	3afd      	subs	r2, #253	; 0xfd
    2d18:	4b75      	ldr	r3, [pc, #468]	; (2ef0 <system_clock_init+0x1ec>)
    2d1a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2d1c:	4a75      	ldr	r2, [pc, #468]	; (2ef4 <system_clock_init+0x1f0>)
    2d1e:	6853      	ldr	r3, [r2, #4]
    2d20:	211e      	movs	r1, #30
    2d22:	438b      	bics	r3, r1
    2d24:	391a      	subs	r1, #26
    2d26:	430b      	orrs	r3, r1
    2d28:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2d2a:	2380      	movs	r3, #128	; 0x80
    2d2c:	05db      	lsls	r3, r3, #23
    2d2e:	789b      	ldrb	r3, [r3, #2]
    2d30:	2b02      	cmp	r3, #2
    2d32:	d00f      	beq.n	2d54 <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2d34:	2380      	movs	r3, #128	; 0x80
    2d36:	05db      	lsls	r3, r3, #23
    2d38:	789b      	ldrb	r3, [r3, #2]
    2d3a:	b25b      	sxtb	r3, r3
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	db09      	blt.n	2d54 <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2d40:	2380      	movs	r3, #128	; 0x80
    2d42:	05db      	lsls	r3, r3, #23
    2d44:	2201      	movs	r2, #1
    2d46:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    2d48:	3201      	adds	r2, #1
    2d4a:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    2d4c:	001a      	movs	r2, r3
    2d4e:	7993      	ldrb	r3, [r2, #6]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d0fc      	beq.n	2d4e <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2d54:	a809      	add	r0, sp, #36	; 0x24
    2d56:	2300      	movs	r3, #0
    2d58:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2d5a:	2280      	movs	r2, #128	; 0x80
    2d5c:	0212      	lsls	r2, r2, #8
    2d5e:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    2d60:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    2d62:	2201      	movs	r2, #1
    2d64:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    2d66:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    2d68:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2d6a:	3203      	adds	r2, #3
    2d6c:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2d6e:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2d70:	4b61      	ldr	r3, [pc, #388]	; (2ef8 <system_clock_init+0x1f4>)
    2d72:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2d74:	2005      	movs	r0, #5
    2d76:	4b61      	ldr	r3, [pc, #388]	; (2efc <system_clock_init+0x1f8>)
    2d78:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    2d7a:	4961      	ldr	r1, [pc, #388]	; (2f00 <system_clock_init+0x1fc>)
    2d7c:	2201      	movs	r2, #1
    2d7e:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2d80:	421a      	tst	r2, r3
    2d82:	d0fc      	beq.n	2d7e <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2d84:	a901      	add	r1, sp, #4
    2d86:	2501      	movs	r5, #1
    2d88:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    2d8a:	2400      	movs	r4, #0
    2d8c:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2d8e:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2d90:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    2d92:	2303      	movs	r3, #3
    2d94:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2d96:	2000      	movs	r0, #0
    2d98:	4b5a      	ldr	r3, [pc, #360]	; (2f04 <system_clock_init+0x200>)
    2d9a:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2d9c:	2006      	movs	r0, #6
    2d9e:	4b5a      	ldr	r3, [pc, #360]	; (2f08 <system_clock_init+0x204>)
    2da0:	4798      	blx	r3
	config->run_in_standby  = false;
    2da2:	466b      	mov	r3, sp
    2da4:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2da6:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2da8:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    2daa:	4668      	mov	r0, sp
    2dac:	4b57      	ldr	r3, [pc, #348]	; (2f0c <system_clock_init+0x208>)
    2dae:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2db0:	2006      	movs	r0, #6
    2db2:	4b52      	ldr	r3, [pc, #328]	; (2efc <system_clock_init+0x1f8>)
    2db4:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2db6:	494d      	ldr	r1, [pc, #308]	; (2eec <system_clock_init+0x1e8>)
    2db8:	2210      	movs	r2, #16
    2dba:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    2dbc:	421a      	tst	r2, r3
    2dbe:	d0fc      	beq.n	2dba <system_clock_init+0xb6>
	config->division_factor    = 1;
    2dc0:	a901      	add	r1, sp, #4
    2dc2:	2301      	movs	r3, #1
    2dc4:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2dc6:	2400      	movs	r4, #0
    2dc8:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2dca:	3305      	adds	r3, #5
    2dcc:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    2dce:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2dd0:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2dd2:	2000      	movs	r0, #0
    2dd4:	4b4b      	ldr	r3, [pc, #300]	; (2f04 <system_clock_init+0x200>)
    2dd6:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2dd8:	ab04      	add	r3, sp, #16
    2dda:	2200      	movs	r2, #0
    2ddc:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2dde:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2de0:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2de2:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    2de4:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2de6:	213f      	movs	r1, #63	; 0x3f
    2de8:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2dea:	393b      	subs	r1, #59	; 0x3b
    2dec:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2dee:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    2df0:	4b47      	ldr	r3, [pc, #284]	; (2f10 <system_clock_init+0x20c>)
    2df2:	681b      	ldr	r3, [r3, #0]
    2df4:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2df6:	2b3f      	cmp	r3, #63	; 0x3f
    2df8:	d100      	bne.n	2dfc <system_clock_init+0xf8>
    2dfa:	e074      	b.n	2ee6 <system_clock_init+0x1e2>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    2dfc:	a804      	add	r0, sp, #16
    2dfe:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2e00:	23b7      	movs	r3, #183	; 0xb7
    2e02:	00db      	lsls	r3, r3, #3
    2e04:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2e06:	2307      	movs	r3, #7
    2e08:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2e0a:	3338      	adds	r3, #56	; 0x38
    2e0c:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2e0e:	4b41      	ldr	r3, [pc, #260]	; (2f14 <system_clock_init+0x210>)
    2e10:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2e12:	4b41      	ldr	r3, [pc, #260]	; (2f18 <system_clock_init+0x214>)
    2e14:	4798      	blx	r3
	config->division_factor    = 1;
    2e16:	ac01      	add	r4, sp, #4
    2e18:	2601      	movs	r6, #1
    2e1a:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2e1c:	2500      	movs	r5, #0
    2e1e:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2e20:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2e22:	2305      	movs	r3, #5
    2e24:	4699      	mov	r9, r3
    2e26:	7023      	strb	r3, [r4, #0]
    2e28:	7226      	strb	r6, [r4, #8]
    2e2a:	0021      	movs	r1, r4
    2e2c:	2001      	movs	r0, #1
    2e2e:	4b35      	ldr	r3, [pc, #212]	; (2f04 <system_clock_init+0x200>)
    2e30:	4698      	mov	r8, r3
    2e32:	4798      	blx	r3
    2e34:	2001      	movs	r0, #1
    2e36:	4f39      	ldr	r7, [pc, #228]	; (2f1c <system_clock_init+0x218>)
    2e38:	47b8      	blx	r7
	config->high_when_disabled = false;
    2e3a:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2e3c:	2306      	movs	r3, #6
    2e3e:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2e40:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e42:	7265      	strb	r5, [r4, #9]
    2e44:	464b      	mov	r3, r9
    2e46:	6063      	str	r3, [r4, #4]
    2e48:	0021      	movs	r1, r4
    2e4a:	2002      	movs	r0, #2
    2e4c:	47c0      	blx	r8
    2e4e:	2002      	movs	r0, #2
    2e50:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    2e52:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    2e54:	0021      	movs	r1, r4
    2e56:	2000      	movs	r0, #0
    2e58:	4b31      	ldr	r3, [pc, #196]	; (2f20 <system_clock_init+0x21c>)
    2e5a:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    2e5c:	2000      	movs	r0, #0
    2e5e:	4b31      	ldr	r3, [pc, #196]	; (2f24 <system_clock_init+0x220>)
    2e60:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2e62:	2007      	movs	r0, #7
    2e64:	4b25      	ldr	r3, [pc, #148]	; (2efc <system_clock_init+0x1f8>)
    2e66:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2e68:	4920      	ldr	r1, [pc, #128]	; (2eec <system_clock_init+0x1e8>)
    2e6a:	22d0      	movs	r2, #208	; 0xd0
    2e6c:	0112      	lsls	r2, r2, #4
    2e6e:	68cb      	ldr	r3, [r1, #12]
    2e70:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2e72:	4293      	cmp	r3, r2
    2e74:	d1fb      	bne.n	2e6e <system_clock_init+0x16a>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    2e76:	4c2c      	ldr	r4, [pc, #176]	; (2f28 <system_clock_init+0x224>)
    2e78:	2301      	movs	r3, #1
    2e7a:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    2e7c:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    2e7e:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    2e80:	a901      	add	r1, sp, #4
    2e82:	2300      	movs	r3, #0
    2e84:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2e86:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2e88:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2e8a:	3307      	adds	r3, #7
    2e8c:	700b      	strb	r3, [r1, #0]
    2e8e:	3b01      	subs	r3, #1
    2e90:	604b      	str	r3, [r1, #4]
    2e92:	2000      	movs	r0, #0
    2e94:	4b1b      	ldr	r3, [pc, #108]	; (2f04 <system_clock_init+0x200>)
    2e96:	4798      	blx	r3
    2e98:	2000      	movs	r0, #0
    2e9a:	4b20      	ldr	r3, [pc, #128]	; (2f1c <system_clock_init+0x218>)
    2e9c:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    2e9e:	2000      	movs	r0, #0
    2ea0:	4b22      	ldr	r3, [pc, #136]	; (2f2c <system_clock_init+0x228>)
    2ea2:	4798      	blx	r3
    2ea4:	7921      	ldrb	r1, [r4, #4]
    2ea6:	b2c9      	uxtb	r1, r1
    2ea8:	4b21      	ldr	r3, [pc, #132]	; (2f30 <system_clock_init+0x22c>)
    2eaa:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    2eac:	4b21      	ldr	r3, [pc, #132]	; (2f34 <system_clock_init+0x230>)
    2eae:	4298      	cmp	r0, r3
    2eb0:	d814      	bhi.n	2edc <system_clock_init+0x1d8>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2eb2:	2380      	movs	r3, #128	; 0x80
    2eb4:	05db      	lsls	r3, r3, #23
    2eb6:	789b      	ldrb	r3, [r3, #2]
    2eb8:	2b00      	cmp	r3, #0
    2eba:	d00f      	beq.n	2edc <system_clock_init+0x1d8>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2ebc:	2380      	movs	r3, #128	; 0x80
    2ebe:	05db      	lsls	r3, r3, #23
    2ec0:	789b      	ldrb	r3, [r3, #2]
    2ec2:	b25b      	sxtb	r3, r3
    2ec4:	2b00      	cmp	r3, #0
    2ec6:	db09      	blt.n	2edc <system_clock_init+0x1d8>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2ec8:	2380      	movs	r3, #128	; 0x80
    2eca:	05db      	lsls	r3, r3, #23
    2ecc:	2201      	movs	r2, #1
    2ece:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    2ed0:	2200      	movs	r2, #0
    2ed2:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    2ed4:	001a      	movs	r2, r3
    2ed6:	7993      	ldrb	r3, [r2, #6]
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d0fc      	beq.n	2ed6 <system_clock_init+0x1d2>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    2edc:	b00d      	add	sp, #52	; 0x34
    2ede:	bc0c      	pop	{r2, r3}
    2ee0:	4690      	mov	r8, r2
    2ee2:	4699      	mov	r9, r3
    2ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2ee6:	3b20      	subs	r3, #32
    2ee8:	e788      	b.n	2dfc <system_clock_init+0xf8>
    2eea:	46c0      	nop			; (mov r8, r8)
    2eec:	40000c00 	.word	0x40000c00
    2ef0:	40001400 	.word	0x40001400
    2ef4:	41004000 	.word	0x41004000
    2ef8:	00002aa5 	.word	0x00002aa5
    2efc:	00002bc9 	.word	0x00002bc9
    2f00:	40001000 	.word	0x40001000
    2f04:	00002f5d 	.word	0x00002f5d
    2f08:	00002c85 	.word	0x00002c85
    2f0c:	00002a71 	.word	0x00002a71
    2f10:	00806020 	.word	0x00806020
    2f14:	00002b41 	.word	0x00002b41
    2f18:	00002f39 	.word	0x00002f39
    2f1c:	00003009 	.word	0x00003009
    2f20:	00003125 	.word	0x00003125
    2f24:	000030b5 	.word	0x000030b5
    2f28:	40000400 	.word	0x40000400
    2f2c:	00003049 	.word	0x00003049
    2f30:	0001089d 	.word	0x0001089d
    2f34:	00b71b00 	.word	0x00b71b00

00002f38 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    2f38:	4a06      	ldr	r2, [pc, #24]	; (2f54 <system_gclk_init+0x1c>)
    2f3a:	6953      	ldr	r3, [r2, #20]
    2f3c:	2140      	movs	r1, #64	; 0x40
    2f3e:	430b      	orrs	r3, r1
    2f40:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    2f42:	2201      	movs	r2, #1
    2f44:	4b04      	ldr	r3, [pc, #16]	; (2f58 <system_gclk_init+0x20>)
    2f46:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    2f48:	0019      	movs	r1, r3
    2f4a:	780b      	ldrb	r3, [r1, #0]
    2f4c:	4213      	tst	r3, r2
    2f4e:	d1fc      	bne.n	2f4a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2f50:	4770      	bx	lr
    2f52:	46c0      	nop			; (mov r8, r8)
    2f54:	40000400 	.word	0x40000400
    2f58:	40001800 	.word	0x40001800

00002f5c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f5c:	b570      	push	{r4, r5, r6, lr}
    2f5e:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f60:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f62:	784b      	ldrb	r3, [r1, #1]
    2f64:	2b00      	cmp	r3, #0
    2f66:	d002      	beq.n	2f6e <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f68:	2380      	movs	r3, #128	; 0x80
    2f6a:	00db      	lsls	r3, r3, #3
    2f6c:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2f6e:	7a4b      	ldrb	r3, [r1, #9]
    2f70:	2b00      	cmp	r3, #0
    2f72:	d002      	beq.n	2f7a <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2f74:	2380      	movs	r3, #128	; 0x80
    2f76:	011b      	lsls	r3, r3, #4
    2f78:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2f7a:	6848      	ldr	r0, [r1, #4]
    2f7c:	2801      	cmp	r0, #1
    2f7e:	d90f      	bls.n	2fa0 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2f80:	1e43      	subs	r3, r0, #1
    2f82:	4218      	tst	r0, r3
    2f84:	d131      	bne.n	2fea <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f86:	2802      	cmp	r0, #2
    2f88:	d92d      	bls.n	2fe6 <system_gclk_gen_set_config+0x8a>
    2f8a:	2302      	movs	r3, #2
    2f8c:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2f8e:	3201      	adds	r2, #1
						mask <<= 1) {
    2f90:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2f92:	4298      	cmp	r0, r3
    2f94:	d8fb      	bhi.n	2f8e <system_gclk_gen_set_config+0x32>
    2f96:	2380      	movs	r3, #128	; 0x80
    2f98:	015b      	lsls	r3, r3, #5
    2f9a:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    2f9c:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2f9e:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2fa0:	7a0b      	ldrb	r3, [r1, #8]
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d002      	beq.n	2fac <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2fa6:	2380      	movs	r3, #128	; 0x80
    2fa8:	019b      	lsls	r3, r3, #6
    2faa:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2fac:	2604      	movs	r6, #4
    2fae:	40a6      	lsls	r6, r4
    2fb0:	4911      	ldr	r1, [pc, #68]	; (2ff8 <system_gclk_gen_set_config+0x9c>)
    2fb2:	4a12      	ldr	r2, [pc, #72]	; (2ffc <system_gclk_gen_set_config+0xa0>)
    2fb4:	684b      	ldr	r3, [r1, #4]
    2fb6:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2fb8:	421e      	tst	r6, r3
    2fba:	d1fb      	bne.n	2fb4 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    2fbc:	4b10      	ldr	r3, [pc, #64]	; (3000 <system_gclk_gen_set_config+0xa4>)
    2fbe:	4798      	blx	r3
    2fc0:	00a4      	lsls	r4, r4, #2
    2fc2:	4b0d      	ldr	r3, [pc, #52]	; (2ff8 <system_gclk_gen_set_config+0x9c>)
    2fc4:	469c      	mov	ip, r3
    2fc6:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2fc8:	6a22      	ldr	r2, [r4, #32]
    2fca:	2380      	movs	r3, #128	; 0x80
    2fcc:	005b      	lsls	r3, r3, #1
    2fce:	401a      	ands	r2, r3
    2fd0:	432a      	orrs	r2, r5
    2fd2:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2fd4:	4661      	mov	r1, ip
    2fd6:	4a09      	ldr	r2, [pc, #36]	; (2ffc <system_gclk_gen_set_config+0xa0>)
    2fd8:	684b      	ldr	r3, [r1, #4]
    2fda:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    2fdc:	421e      	tst	r6, r3
    2fde:	d1fb      	bne.n	2fd8 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    2fe0:	4b08      	ldr	r3, [pc, #32]	; (3004 <system_gclk_gen_set_config+0xa8>)
    2fe2:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    2fe4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2fe6:	2200      	movs	r2, #0
    2fe8:	e7d5      	b.n	2f96 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    2fea:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2fec:	2380      	movs	r3, #128	; 0x80
    2fee:	009b      	lsls	r3, r3, #2
    2ff0:	4318      	orrs	r0, r3
    2ff2:	4305      	orrs	r5, r0
    2ff4:	e7d4      	b.n	2fa0 <system_gclk_gen_set_config+0x44>
    2ff6:	46c0      	nop			; (mov r8, r8)
    2ff8:	40001800 	.word	0x40001800
    2ffc:	000007fc 	.word	0x000007fc
    3000:	000001ad 	.word	0x000001ad
    3004:	000001ed 	.word	0x000001ed

00003008 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3008:	b510      	push	{r4, lr}
    300a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    300c:	2204      	movs	r2, #4
    300e:	4082      	lsls	r2, r0
    3010:	4809      	ldr	r0, [pc, #36]	; (3038 <system_gclk_gen_enable+0x30>)
    3012:	490a      	ldr	r1, [pc, #40]	; (303c <system_gclk_gen_enable+0x34>)
    3014:	6843      	ldr	r3, [r0, #4]
    3016:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3018:	421a      	tst	r2, r3
    301a:	d1fb      	bne.n	3014 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    301c:	4b08      	ldr	r3, [pc, #32]	; (3040 <system_gclk_gen_enable+0x38>)
    301e:	4798      	blx	r3
    3020:	00a4      	lsls	r4, r4, #2
    3022:	4b05      	ldr	r3, [pc, #20]	; (3038 <system_gclk_gen_enable+0x30>)
    3024:	469c      	mov	ip, r3
    3026:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3028:	6a22      	ldr	r2, [r4, #32]
    302a:	2380      	movs	r3, #128	; 0x80
    302c:	005b      	lsls	r3, r3, #1
    302e:	4313      	orrs	r3, r2
    3030:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    3032:	4b04      	ldr	r3, [pc, #16]	; (3044 <system_gclk_gen_enable+0x3c>)
    3034:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3036:	bd10      	pop	{r4, pc}
    3038:	40001800 	.word	0x40001800
    303c:	000007fc 	.word	0x000007fc
    3040:	000001ad 	.word	0x000001ad
    3044:	000001ed 	.word	0x000001ed

00003048 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    304a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    304c:	2204      	movs	r2, #4
    304e:	4082      	lsls	r2, r0
    3050:	4812      	ldr	r0, [pc, #72]	; (309c <system_gclk_gen_get_hz+0x54>)
    3052:	4913      	ldr	r1, [pc, #76]	; (30a0 <system_gclk_gen_get_hz+0x58>)
    3054:	6843      	ldr	r3, [r0, #4]
    3056:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3058:	421a      	tst	r2, r3
    305a:	d1fb      	bne.n	3054 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    305c:	4b11      	ldr	r3, [pc, #68]	; (30a4 <system_gclk_gen_get_hz+0x5c>)
    305e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    3060:	4f0e      	ldr	r7, [pc, #56]	; (309c <system_gclk_gen_get_hz+0x54>)
    3062:	3408      	adds	r4, #8
    3064:	00a4      	lsls	r4, r4, #2
    3066:	59e0      	ldr	r0, [r4, r7]
    3068:	0700      	lsls	r0, r0, #28
    306a:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    306c:	4b0e      	ldr	r3, [pc, #56]	; (30a8 <system_gclk_gen_get_hz+0x60>)
    306e:	4798      	blx	r3
    3070:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    3072:	59e5      	ldr	r5, [r4, r7]
    3074:	04ed      	lsls	r5, r5, #19
    3076:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    3078:	59e4      	ldr	r4, [r4, r7]
    307a:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    307c:	4b0b      	ldr	r3, [pc, #44]	; (30ac <system_gclk_gen_get_hz+0x64>)
    307e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3080:	2d00      	cmp	r5, #0
    3082:	d107      	bne.n	3094 <system_gclk_gen_get_hz+0x4c>
    3084:	2c01      	cmp	r4, #1
    3086:	d907      	bls.n	3098 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    3088:	0021      	movs	r1, r4
    308a:	0030      	movs	r0, r6
    308c:	4b08      	ldr	r3, [pc, #32]	; (30b0 <system_gclk_gen_get_hz+0x68>)
    308e:	4798      	blx	r3
    3090:	0006      	movs	r6, r0
    3092:	e001      	b.n	3098 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3094:	3401      	adds	r4, #1
    3096:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    3098:	0030      	movs	r0, r6
    309a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    309c:	40001800 	.word	0x40001800
    30a0:	000007fc 	.word	0x000007fc
    30a4:	000001ad 	.word	0x000001ad
    30a8:	000029dd 	.word	0x000029dd
    30ac:	000001ed 	.word	0x000001ed
    30b0:	0001089d 	.word	0x0001089d

000030b4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    30b4:	b510      	push	{r4, lr}
    30b6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    30b8:	4b09      	ldr	r3, [pc, #36]	; (30e0 <system_gclk_chan_enable+0x2c>)
    30ba:	4798      	blx	r3
    30bc:	00a0      	lsls	r0, r4, #2
    30be:	4b09      	ldr	r3, [pc, #36]	; (30e4 <system_gclk_chan_enable+0x30>)
    30c0:	469c      	mov	ip, r3
    30c2:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    30c4:	2280      	movs	r2, #128	; 0x80
    30c6:	5883      	ldr	r3, [r0, r2]
    30c8:	2140      	movs	r1, #64	; 0x40
    30ca:	430b      	orrs	r3, r1
    30cc:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    30ce:	3140      	adds	r1, #64	; 0x40
    30d0:	3a40      	subs	r2, #64	; 0x40
    30d2:	5843      	ldr	r3, [r0, r1]
    30d4:	421a      	tst	r2, r3
    30d6:	d0fc      	beq.n	30d2 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    30d8:	4b03      	ldr	r3, [pc, #12]	; (30e8 <system_gclk_chan_enable+0x34>)
    30da:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    30dc:	bd10      	pop	{r4, pc}
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	000001ad 	.word	0x000001ad
    30e4:	40001800 	.word	0x40001800
    30e8:	000001ed 	.word	0x000001ed

000030ec <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    30ec:	b510      	push	{r4, lr}
    30ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    30f0:	4b09      	ldr	r3, [pc, #36]	; (3118 <system_gclk_chan_disable+0x2c>)
    30f2:	4798      	blx	r3
    30f4:	00a0      	lsls	r0, r4, #2
    30f6:	4b09      	ldr	r3, [pc, #36]	; (311c <system_gclk_chan_disable+0x30>)
    30f8:	469c      	mov	ip, r3
    30fa:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    30fc:	2280      	movs	r2, #128	; 0x80
    30fe:	5883      	ldr	r3, [r0, r2]
    3100:	2140      	movs	r1, #64	; 0x40
    3102:	438b      	bics	r3, r1
    3104:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    3106:	3140      	adds	r1, #64	; 0x40
    3108:	3a40      	subs	r2, #64	; 0x40
    310a:	5843      	ldr	r3, [r0, r1]
    310c:	421a      	tst	r2, r3
    310e:	d1fc      	bne.n	310a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    3110:	4b03      	ldr	r3, [pc, #12]	; (3120 <system_gclk_chan_disable+0x34>)
    3112:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    3114:	bd10      	pop	{r4, pc}
    3116:	46c0      	nop			; (mov r8, r8)
    3118:	000001ad 	.word	0x000001ad
    311c:	40001800 	.word	0x40001800
    3120:	000001ed 	.word	0x000001ed

00003124 <system_gclk_chan_set_config>:
{
    3124:	b570      	push	{r4, r5, r6, lr}
    3126:	0004      	movs	r4, r0
    3128:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    312a:	4b05      	ldr	r3, [pc, #20]	; (3140 <system_gclk_chan_set_config+0x1c>)
    312c:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    312e:	782a      	ldrb	r2, [r5, #0]
    3130:	230f      	movs	r3, #15
    3132:	4013      	ands	r3, r2
    3134:	3420      	adds	r4, #32
    3136:	00a4      	lsls	r4, r4, #2
    3138:	4a02      	ldr	r2, [pc, #8]	; (3144 <system_gclk_chan_set_config+0x20>)
    313a:	50a3      	str	r3, [r4, r2]
}
    313c:	bd70      	pop	{r4, r5, r6, pc}
    313e:	46c0      	nop			; (mov r8, r8)
    3140:	000030ed 	.word	0x000030ed
    3144:	40001800 	.word	0x40001800

00003148 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3148:	b510      	push	{r4, lr}
    314a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    314c:	4b06      	ldr	r3, [pc, #24]	; (3168 <system_gclk_chan_get_hz+0x20>)
    314e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3150:	3420      	adds	r4, #32
    3152:	00a4      	lsls	r4, r4, #2
    3154:	4b05      	ldr	r3, [pc, #20]	; (316c <system_gclk_chan_get_hz+0x24>)
    3156:	58e4      	ldr	r4, [r4, r3]
    3158:	0724      	lsls	r4, r4, #28
    315a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    315c:	4b04      	ldr	r3, [pc, #16]	; (3170 <system_gclk_chan_get_hz+0x28>)
    315e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3160:	0020      	movs	r0, r4
    3162:	4b04      	ldr	r3, [pc, #16]	; (3174 <system_gclk_chan_get_hz+0x2c>)
    3164:	4798      	blx	r3
}
    3166:	bd10      	pop	{r4, pc}
    3168:	000001ad 	.word	0x000001ad
    316c:	40001800 	.word	0x40001800
    3170:	000001ed 	.word	0x000001ed
    3174:	00003049 	.word	0x00003049

00003178 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3178:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    317a:	78d3      	ldrb	r3, [r2, #3]
    317c:	2b00      	cmp	r3, #0
    317e:	d135      	bne.n	31ec <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3180:	7813      	ldrb	r3, [r2, #0]
    3182:	2b80      	cmp	r3, #128	; 0x80
    3184:	d029      	beq.n	31da <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3186:	061b      	lsls	r3, r3, #24
    3188:	2480      	movs	r4, #128	; 0x80
    318a:	0264      	lsls	r4, r4, #9
    318c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    318e:	7854      	ldrb	r4, [r2, #1]
    3190:	2502      	movs	r5, #2
    3192:	43ac      	bics	r4, r5
    3194:	d106      	bne.n	31a4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3196:	7894      	ldrb	r4, [r2, #2]
    3198:	2c00      	cmp	r4, #0
    319a:	d120      	bne.n	31de <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    319c:	2480      	movs	r4, #128	; 0x80
    319e:	02a4      	lsls	r4, r4, #10
    31a0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    31a2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31a4:	7854      	ldrb	r4, [r2, #1]
    31a6:	3c01      	subs	r4, #1
    31a8:	2c01      	cmp	r4, #1
    31aa:	d91c      	bls.n	31e6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    31ac:	040d      	lsls	r5, r1, #16
    31ae:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    31b0:	24a0      	movs	r4, #160	; 0xa0
    31b2:	05e4      	lsls	r4, r4, #23
    31b4:	432c      	orrs	r4, r5
    31b6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31b8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    31ba:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    31bc:	24d0      	movs	r4, #208	; 0xd0
    31be:	0624      	lsls	r4, r4, #24
    31c0:	432c      	orrs	r4, r5
    31c2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31c4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    31c6:	78d4      	ldrb	r4, [r2, #3]
    31c8:	2c00      	cmp	r4, #0
    31ca:	d122      	bne.n	3212 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    31cc:	035b      	lsls	r3, r3, #13
    31ce:	d51c      	bpl.n	320a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    31d0:	7893      	ldrb	r3, [r2, #2]
    31d2:	2b01      	cmp	r3, #1
    31d4:	d01e      	beq.n	3214 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    31d6:	6141      	str	r1, [r0, #20]
    31d8:	e017      	b.n	320a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    31da:	2300      	movs	r3, #0
    31dc:	e7d7      	b.n	318e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    31de:	24c0      	movs	r4, #192	; 0xc0
    31e0:	02e4      	lsls	r4, r4, #11
    31e2:	4323      	orrs	r3, r4
    31e4:	e7dd      	b.n	31a2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    31e6:	4c0d      	ldr	r4, [pc, #52]	; (321c <_system_pinmux_config+0xa4>)
    31e8:	4023      	ands	r3, r4
    31ea:	e7df      	b.n	31ac <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    31ec:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    31ee:	040c      	lsls	r4, r1, #16
    31f0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    31f2:	23a0      	movs	r3, #160	; 0xa0
    31f4:	05db      	lsls	r3, r3, #23
    31f6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31f8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    31fa:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    31fc:	23d0      	movs	r3, #208	; 0xd0
    31fe:	061b      	lsls	r3, r3, #24
    3200:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3202:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    3204:	78d3      	ldrb	r3, [r2, #3]
    3206:	2b00      	cmp	r3, #0
    3208:	d103      	bne.n	3212 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    320a:	7853      	ldrb	r3, [r2, #1]
    320c:	3b01      	subs	r3, #1
    320e:	2b01      	cmp	r3, #1
    3210:	d902      	bls.n	3218 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    3212:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    3214:	6181      	str	r1, [r0, #24]
    3216:	e7f8      	b.n	320a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    3218:	6081      	str	r1, [r0, #8]
}
    321a:	e7fa      	b.n	3212 <_system_pinmux_config+0x9a>
    321c:	fffbffff 	.word	0xfffbffff

00003220 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3220:	b510      	push	{r4, lr}
    3222:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    3224:	09c1      	lsrs	r1, r0, #7
		return NULL;
    3226:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3228:	2900      	cmp	r1, #0
    322a:	d104      	bne.n	3236 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    322c:	0943      	lsrs	r3, r0, #5
    322e:	01db      	lsls	r3, r3, #7
    3230:	4905      	ldr	r1, [pc, #20]	; (3248 <system_pinmux_pin_set_config+0x28>)
    3232:	468c      	mov	ip, r1
    3234:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3236:	241f      	movs	r4, #31
    3238:	4020      	ands	r0, r4
    323a:	2101      	movs	r1, #1
    323c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    323e:	0018      	movs	r0, r3
    3240:	4b02      	ldr	r3, [pc, #8]	; (324c <system_pinmux_pin_set_config+0x2c>)
    3242:	4798      	blx	r3
}
    3244:	bd10      	pop	{r4, pc}
    3246:	46c0      	nop			; (mov r8, r8)
    3248:	40002800 	.word	0x40002800
    324c:	00003179 	.word	0x00003179

00003250 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3250:	4770      	bx	lr
	...

00003254 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3254:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3256:	4b05      	ldr	r3, [pc, #20]	; (326c <system_init+0x18>)
    3258:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    325a:	4b05      	ldr	r3, [pc, #20]	; (3270 <system_init+0x1c>)
    325c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    325e:	4b05      	ldr	r3, [pc, #20]	; (3274 <system_init+0x20>)
    3260:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3262:	4b05      	ldr	r3, [pc, #20]	; (3278 <system_init+0x24>)
    3264:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3266:	4b05      	ldr	r3, [pc, #20]	; (327c <system_init+0x28>)
    3268:	4798      	blx	r3
}
    326a:	bd10      	pop	{r4, pc}
    326c:	00002d05 	.word	0x00002d05
    3270:	0000021d 	.word	0x0000021d
    3274:	00003251 	.word	0x00003251
    3278:	00000a01 	.word	0x00000a01
    327c:	00003251 	.word	0x00003251

00003280 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3280:	1c93      	adds	r3, r2, #2
    3282:	009b      	lsls	r3, r3, #2
    3284:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    3286:	2a02      	cmp	r2, #2
    3288:	d009      	beq.n	329e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    328a:	2a03      	cmp	r2, #3
    328c:	d00c      	beq.n	32a8 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    328e:	2301      	movs	r3, #1
    3290:	4093      	lsls	r3, r2
    3292:	001a      	movs	r2, r3
    3294:	7e03      	ldrb	r3, [r0, #24]
    3296:	4313      	orrs	r3, r2
    3298:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    329a:	2000      	movs	r0, #0
    329c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    329e:	7e03      	ldrb	r3, [r0, #24]
    32a0:	2210      	movs	r2, #16
    32a2:	4313      	orrs	r3, r2
    32a4:	7603      	strb	r3, [r0, #24]
    32a6:	e7f8      	b.n	329a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    32a8:	7e03      	ldrb	r3, [r0, #24]
    32aa:	2220      	movs	r2, #32
    32ac:	4313      	orrs	r3, r2
    32ae:	7603      	strb	r3, [r0, #24]
    32b0:	e7f3      	b.n	329a <tc_register_callback+0x1a>
	...

000032b4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    32b4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    32b6:	0080      	lsls	r0, r0, #2
    32b8:	4b16      	ldr	r3, [pc, #88]	; (3314 <_tc_interrupt_handler+0x60>)
    32ba:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    32bc:	6823      	ldr	r3, [r4, #0]
    32be:	7a9d      	ldrb	r5, [r3, #10]
    32c0:	7e22      	ldrb	r2, [r4, #24]
    32c2:	7e63      	ldrb	r3, [r4, #25]
    32c4:	4013      	ands	r3, r2
    32c6:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    32c8:	07eb      	lsls	r3, r5, #31
    32ca:	d406      	bmi.n	32da <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    32cc:	07ab      	lsls	r3, r5, #30
    32ce:	d40b      	bmi.n	32e8 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    32d0:	06eb      	lsls	r3, r5, #27
    32d2:	d410      	bmi.n	32f6 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    32d4:	06ab      	lsls	r3, r5, #26
    32d6:	d415      	bmi.n	3304 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    32d8:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    32da:	0020      	movs	r0, r4
    32dc:	68a3      	ldr	r3, [r4, #8]
    32de:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    32e0:	2301      	movs	r3, #1
    32e2:	6822      	ldr	r2, [r4, #0]
    32e4:	7293      	strb	r3, [r2, #10]
    32e6:	e7f1      	b.n	32cc <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    32e8:	0020      	movs	r0, r4
    32ea:	68e3      	ldr	r3, [r4, #12]
    32ec:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    32ee:	2302      	movs	r3, #2
    32f0:	6822      	ldr	r2, [r4, #0]
    32f2:	7293      	strb	r3, [r2, #10]
    32f4:	e7ec      	b.n	32d0 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    32f6:	0020      	movs	r0, r4
    32f8:	6923      	ldr	r3, [r4, #16]
    32fa:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    32fc:	2310      	movs	r3, #16
    32fe:	6822      	ldr	r2, [r4, #0]
    3300:	7293      	strb	r3, [r2, #10]
    3302:	e7e7      	b.n	32d4 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    3304:	0020      	movs	r0, r4
    3306:	6963      	ldr	r3, [r4, #20]
    3308:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    330a:	6823      	ldr	r3, [r4, #0]
    330c:	2220      	movs	r2, #32
    330e:	729a      	strb	r2, [r3, #10]
}
    3310:	e7e2      	b.n	32d8 <_tc_interrupt_handler+0x24>
    3312:	46c0      	nop			; (mov r8, r8)
    3314:	20001148 	.word	0x20001148

00003318 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3318:	b510      	push	{r4, lr}
    331a:	2000      	movs	r0, #0
    331c:	4b01      	ldr	r3, [pc, #4]	; (3324 <TC0_Handler+0xc>)
    331e:	4798      	blx	r3
    3320:	bd10      	pop	{r4, pc}
    3322:	46c0      	nop			; (mov r8, r8)
    3324:	000032b5 	.word	0x000032b5

00003328 <TC1_Handler>:
    3328:	b510      	push	{r4, lr}
    332a:	2001      	movs	r0, #1
    332c:	4b01      	ldr	r3, [pc, #4]	; (3334 <TC1_Handler+0xc>)
    332e:	4798      	blx	r3
    3330:	bd10      	pop	{r4, pc}
    3332:	46c0      	nop			; (mov r8, r8)
    3334:	000032b5 	.word	0x000032b5

00003338 <TC2_Handler>:
    3338:	b510      	push	{r4, lr}
    333a:	2002      	movs	r0, #2
    333c:	4b01      	ldr	r3, [pc, #4]	; (3344 <TC2_Handler+0xc>)
    333e:	4798      	blx	r3
    3340:	bd10      	pop	{r4, pc}
    3342:	46c0      	nop			; (mov r8, r8)
    3344:	000032b5 	.word	0x000032b5

00003348 <TC3_Handler>:
    3348:	b510      	push	{r4, lr}
    334a:	2003      	movs	r0, #3
    334c:	4b01      	ldr	r3, [pc, #4]	; (3354 <TC3_Handler+0xc>)
    334e:	4798      	blx	r3
    3350:	bd10      	pop	{r4, pc}
    3352:	46c0      	nop			; (mov r8, r8)
    3354:	000032b5 	.word	0x000032b5

00003358 <TC4_Handler>:
    3358:	b510      	push	{r4, lr}
    335a:	2004      	movs	r0, #4
    335c:	4b01      	ldr	r3, [pc, #4]	; (3364 <TC4_Handler+0xc>)
    335e:	4798      	blx	r3
    3360:	bd10      	pop	{r4, pc}
    3362:	46c0      	nop			; (mov r8, r8)
    3364:	000032b5 	.word	0x000032b5

00003368 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3368:	b530      	push	{r4, r5, lr}
    336a:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    336c:	a901      	add	r1, sp, #4
    336e:	4b0c      	ldr	r3, [pc, #48]	; (33a0 <_tc_get_inst_index+0x38>)
    3370:	000a      	movs	r2, r1
    3372:	cb32      	ldmia	r3!, {r1, r4, r5}
    3374:	c232      	stmia	r2!, {r1, r4, r5}
    3376:	cb12      	ldmia	r3!, {r1, r4}
    3378:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    337a:	9b01      	ldr	r3, [sp, #4]
    337c:	4298      	cmp	r0, r3
    337e:	d00b      	beq.n	3398 <_tc_get_inst_index+0x30>
    3380:	2301      	movs	r3, #1
    3382:	a901      	add	r1, sp, #4
    3384:	009a      	lsls	r2, r3, #2
    3386:	5852      	ldr	r2, [r2, r1]
    3388:	4282      	cmp	r2, r0
    338a:	d006      	beq.n	339a <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    338c:	3301      	adds	r3, #1
    338e:	2b05      	cmp	r3, #5
    3390:	d1f8      	bne.n	3384 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3392:	2000      	movs	r0, #0
}
    3394:	b007      	add	sp, #28
    3396:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3398:	2300      	movs	r3, #0
			return i;
    339a:	b2d8      	uxtb	r0, r3
    339c:	e7fa      	b.n	3394 <_tc_get_inst_index+0x2c>
    339e:	46c0      	nop			; (mov r8, r8)
    33a0:	0001a440 	.word	0x0001a440

000033a4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    33a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33a6:	46c6      	mov	lr, r8
    33a8:	b500      	push	{lr}
    33aa:	b08e      	sub	sp, #56	; 0x38
    33ac:	0004      	movs	r4, r0
    33ae:	000d      	movs	r5, r1
    33b0:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    33b2:	0008      	movs	r0, r1
    33b4:	4bae      	ldr	r3, [pc, #696]	; (3670 <tc_init+0x2cc>)
    33b6:	4798      	blx	r3
    33b8:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    33ba:	ab0c      	add	r3, sp, #48	; 0x30
    33bc:	221b      	movs	r2, #27
    33be:	701a      	strb	r2, [r3, #0]
    33c0:	705a      	strb	r2, [r3, #1]
    33c2:	3201      	adds	r2, #1
    33c4:	709a      	strb	r2, [r3, #2]
    33c6:	70da      	strb	r2, [r3, #3]
    33c8:	3201      	adds	r2, #1
    33ca:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    33cc:	a902      	add	r1, sp, #8
    33ce:	4ba9      	ldr	r3, [pc, #676]	; (3674 <tc_init+0x2d0>)
    33d0:	3314      	adds	r3, #20
    33d2:	000a      	movs	r2, r1
    33d4:	cb83      	ldmia	r3!, {r0, r1, r7}
    33d6:	c283      	stmia	r2!, {r0, r1, r7}
    33d8:	cb83      	ldmia	r3!, {r0, r1, r7}
    33da:	c283      	stmia	r2!, {r0, r1, r7}
    33dc:	cb83      	ldmia	r3!, {r0, r1, r7}
    33de:	c283      	stmia	r2!, {r0, r1, r7}
    33e0:	681b      	ldr	r3, [r3, #0]
    33e2:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    33e4:	2300      	movs	r3, #0
    33e6:	60a3      	str	r3, [r4, #8]
    33e8:	60e3      	str	r3, [r4, #12]
    33ea:	6123      	str	r3, [r4, #16]
    33ec:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    33ee:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    33f0:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    33f2:	4643      	mov	r3, r8
    33f4:	009a      	lsls	r2, r3, #2
    33f6:	4ba0      	ldr	r3, [pc, #640]	; (3678 <tc_init+0x2d4>)
    33f8:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    33fa:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    33fc:	2334      	movs	r3, #52	; 0x34
    33fe:	5cf3      	ldrb	r3, [r6, r3]
    3400:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3402:	78f3      	ldrb	r3, [r6, #3]
    3404:	2b08      	cmp	r3, #8
    3406:	d008      	beq.n	341a <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3408:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    340a:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    340c:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    340e:	07db      	lsls	r3, r3, #31
    3410:	d508      	bpl.n	3424 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3412:	b00e      	add	sp, #56	; 0x38
    3414:	bc04      	pop	{r2}
    3416:	4690      	mov	r8, r2
    3418:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    341a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    341c:	4642      	mov	r2, r8
    341e:	07d2      	lsls	r2, r2, #31
    3420:	d4f7      	bmi.n	3412 <tc_init+0x6e>
    3422:	e7f1      	b.n	3408 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3424:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    3426:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3428:	079b      	lsls	r3, r3, #30
    342a:	d4f2      	bmi.n	3412 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    342c:	682b      	ldr	r3, [r5, #0]
    342e:	079b      	lsls	r3, r3, #30
    3430:	d4ef      	bmi.n	3412 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    3432:	7c33      	ldrb	r3, [r6, #16]
    3434:	2b00      	cmp	r3, #0
    3436:	d112      	bne.n	345e <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    3438:	7f33      	ldrb	r3, [r6, #28]
    343a:	2b00      	cmp	r3, #0
    343c:	d11b      	bne.n	3476 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    343e:	4643      	mov	r3, r8
    3440:	005a      	lsls	r2, r3, #1
    3442:	a902      	add	r1, sp, #8
    3444:	1c53      	adds	r3, r2, #1
    3446:	009b      	lsls	r3, r3, #2
    3448:	5858      	ldr	r0, [r3, r1]
    344a:	4643      	mov	r3, r8
    344c:	00db      	lsls	r3, r3, #3
    344e:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    3450:	b2d9      	uxtb	r1, r3
    3452:	2904      	cmp	r1, #4
    3454:	d823      	bhi.n	349e <tc_init+0xfa>
    3456:	008b      	lsls	r3, r1, #2
    3458:	4988      	ldr	r1, [pc, #544]	; (367c <tc_init+0x2d8>)
    345a:	58cb      	ldr	r3, [r1, r3]
    345c:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    345e:	a901      	add	r1, sp, #4
    3460:	2301      	movs	r3, #1
    3462:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3464:	2200      	movs	r2, #0
    3466:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3468:	7e32      	ldrb	r2, [r6, #24]
    346a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    346c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    346e:	7d30      	ldrb	r0, [r6, #20]
    3470:	4b83      	ldr	r3, [pc, #524]	; (3680 <tc_init+0x2dc>)
    3472:	4798      	blx	r3
    3474:	e7e0      	b.n	3438 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3476:	a901      	add	r1, sp, #4
    3478:	2301      	movs	r3, #1
    347a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    347c:	2200      	movs	r2, #0
    347e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3480:	3224      	adds	r2, #36	; 0x24
    3482:	18b2      	adds	r2, r6, r2
    3484:	7812      	ldrb	r2, [r2, #0]
    3486:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3488:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    348a:	331f      	adds	r3, #31
    348c:	18f3      	adds	r3, r6, r3
    348e:	7818      	ldrb	r0, [r3, #0]
    3490:	4b7b      	ldr	r3, [pc, #492]	; (3680 <tc_init+0x2dc>)
    3492:	4798      	blx	r3
    3494:	e7d3      	b.n	343e <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    3496:	497b      	ldr	r1, [pc, #492]	; (3684 <tc_init+0x2e0>)
    3498:	694b      	ldr	r3, [r1, #20]
    349a:	4318      	orrs	r0, r3
    349c:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    349e:	78f3      	ldrb	r3, [r6, #3]
    34a0:	2b08      	cmp	r3, #8
    34a2:	d100      	bne.n	34a6 <tc_init+0x102>
    34a4:	e086      	b.n	35b4 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    34a6:	7833      	ldrb	r3, [r6, #0]
    34a8:	466a      	mov	r2, sp
    34aa:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    34ac:	ab0c      	add	r3, sp, #48	; 0x30
    34ae:	4642      	mov	r2, r8
    34b0:	5c9f      	ldrb	r7, [r3, r2]
    34b2:	4669      	mov	r1, sp
    34b4:	0038      	movs	r0, r7
    34b6:	4b74      	ldr	r3, [pc, #464]	; (3688 <tc_init+0x2e4>)
    34b8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    34ba:	0038      	movs	r0, r7
    34bc:	4b73      	ldr	r3, [pc, #460]	; (368c <tc_init+0x2e8>)
    34be:	4798      	blx	r3
			(uint32_t)config->counter_size |
    34c0:	78f3      	ldrb	r3, [r6, #3]
    34c2:	79f2      	ldrb	r2, [r6, #7]
    34c4:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    34c6:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    34c8:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    34ca:	7a72      	ldrb	r2, [r6, #9]
    34cc:	2a00      	cmp	r2, #0
    34ce:	d002      	beq.n	34d6 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    34d0:	2280      	movs	r2, #128	; 0x80
    34d2:	0252      	lsls	r2, r2, #9
    34d4:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    34d6:	7ab2      	ldrb	r2, [r6, #10]
    34d8:	2a00      	cmp	r2, #0
    34da:	d002      	beq.n	34e2 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    34dc:	2280      	movs	r2, #128	; 0x80
    34de:	0292      	lsls	r2, r2, #10
    34e0:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    34e2:	7af2      	ldrb	r2, [r6, #11]
    34e4:	2a00      	cmp	r2, #0
    34e6:	d002      	beq.n	34ee <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    34e8:	2280      	movs	r2, #128	; 0x80
    34ea:	0352      	lsls	r2, r2, #13
    34ec:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    34ee:	7b32      	ldrb	r2, [r6, #12]
    34f0:	2a00      	cmp	r2, #0
    34f2:	d002      	beq.n	34fa <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    34f4:	2280      	movs	r2, #128	; 0x80
    34f6:	0392      	lsls	r2, r2, #14
    34f8:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    34fa:	7871      	ldrb	r1, [r6, #1]
    34fc:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    34fe:	78b2      	ldrb	r2, [r6, #2]
    3500:	01d2      	lsls	r2, r2, #7
    3502:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    3504:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3506:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    3508:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    350a:	2b00      	cmp	r3, #0
    350c:	d1fc      	bne.n	3508 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    350e:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3510:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3512:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3514:	2b00      	cmp	r3, #0
    3516:	d1fc      	bne.n	3512 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    3518:	79b3      	ldrb	r3, [r6, #6]
    351a:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    351c:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    351e:	1e4b      	subs	r3, r1, #1
    3520:	4199      	sbcs	r1, r3
    3522:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    3524:	7bb3      	ldrb	r3, [r6, #14]
    3526:	2b00      	cmp	r3, #0
    3528:	d001      	beq.n	352e <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    352a:	2301      	movs	r3, #1
    352c:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    352e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3530:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3532:	2b00      	cmp	r3, #0
    3534:	d1fc      	bne.n	3530 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3536:	33ff      	adds	r3, #255	; 0xff
    3538:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    353a:	2900      	cmp	r1, #0
    353c:	d004      	beq.n	3548 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    353e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3540:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    3542:	2b00      	cmp	r3, #0
    3544:	d1fc      	bne.n	3540 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3546:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    3548:	7a33      	ldrb	r3, [r6, #8]
    354a:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    354c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    354e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3550:	2b00      	cmp	r3, #0
    3552:	d1fc      	bne.n	354e <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    3554:	7923      	ldrb	r3, [r4, #4]
    3556:	2b04      	cmp	r3, #4
    3558:	d059      	beq.n	360e <tc_init+0x26a>
    355a:	2b08      	cmp	r3, #8
    355c:	d074      	beq.n	3648 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    355e:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    3560:	2b00      	cmp	r3, #0
    3562:	d000      	beq.n	3566 <tc_init+0x1c2>
    3564:	e755      	b.n	3412 <tc_init+0x6e>
    3566:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3568:	2b00      	cmp	r3, #0
    356a:	d1fc      	bne.n	3566 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    356c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    356e:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3570:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3572:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3574:	2b00      	cmp	r3, #0
    3576:	d1fc      	bne.n	3572 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    3578:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    357a:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    357c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    357e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3580:	2b00      	cmp	r3, #0
    3582:	d1fc      	bne.n	357e <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    3584:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    3586:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    3588:	2000      	movs	r0, #0
    358a:	e742      	b.n	3412 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    358c:	493d      	ldr	r1, [pc, #244]	; (3684 <tc_init+0x2e0>)
    358e:	698b      	ldr	r3, [r1, #24]
    3590:	4318      	orrs	r0, r3
    3592:	6188      	str	r0, [r1, #24]
    3594:	e783      	b.n	349e <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    3596:	493b      	ldr	r1, [pc, #236]	; (3684 <tc_init+0x2e0>)
    3598:	69cb      	ldr	r3, [r1, #28]
    359a:	4318      	orrs	r0, r3
    359c:	61c8      	str	r0, [r1, #28]
    359e:	e77e      	b.n	349e <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    35a0:	4938      	ldr	r1, [pc, #224]	; (3684 <tc_init+0x2e0>)
    35a2:	6a0b      	ldr	r3, [r1, #32]
    35a4:	4318      	orrs	r0, r3
    35a6:	6208      	str	r0, [r1, #32]
    35a8:	e779      	b.n	349e <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    35aa:	4b36      	ldr	r3, [pc, #216]	; (3684 <tc_init+0x2e0>)
    35ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
    35ae:	4308      	orrs	r0, r1
    35b0:	6258      	str	r0, [r3, #36]	; 0x24
    35b2:	e774      	b.n	349e <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    35b4:	4643      	mov	r3, r8
    35b6:	3301      	adds	r3, #1
    35b8:	2b04      	cmp	r3, #4
    35ba:	dd00      	ble.n	35be <tc_init+0x21a>
    35bc:	e773      	b.n	34a6 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    35be:	ab02      	add	r3, sp, #8
    35c0:	1cd1      	adds	r1, r2, #3
    35c2:	0089      	lsls	r1, r1, #2
    35c4:	58c9      	ldr	r1, [r1, r3]
    35c6:	3202      	adds	r2, #2
    35c8:	0092      	lsls	r2, r2, #2
    35ca:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    35cc:	b2da      	uxtb	r2, r3
    35ce:	2a04      	cmp	r2, #4
    35d0:	d900      	bls.n	35d4 <tc_init+0x230>
    35d2:	e768      	b.n	34a6 <tc_init+0x102>
    35d4:	0093      	lsls	r3, r2, #2
    35d6:	4a2e      	ldr	r2, [pc, #184]	; (3690 <tc_init+0x2ec>)
    35d8:	58d3      	ldr	r3, [r2, r3]
    35da:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    35dc:	4a29      	ldr	r2, [pc, #164]	; (3684 <tc_init+0x2e0>)
    35de:	6953      	ldr	r3, [r2, #20]
    35e0:	4319      	orrs	r1, r3
    35e2:	6151      	str	r1, [r2, #20]
    35e4:	e75f      	b.n	34a6 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    35e6:	4a27      	ldr	r2, [pc, #156]	; (3684 <tc_init+0x2e0>)
    35e8:	6993      	ldr	r3, [r2, #24]
    35ea:	4319      	orrs	r1, r3
    35ec:	6191      	str	r1, [r2, #24]
    35ee:	e75a      	b.n	34a6 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    35f0:	4a24      	ldr	r2, [pc, #144]	; (3684 <tc_init+0x2e0>)
    35f2:	69d3      	ldr	r3, [r2, #28]
    35f4:	4319      	orrs	r1, r3
    35f6:	61d1      	str	r1, [r2, #28]
    35f8:	e755      	b.n	34a6 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    35fa:	4a22      	ldr	r2, [pc, #136]	; (3684 <tc_init+0x2e0>)
    35fc:	6a13      	ldr	r3, [r2, #32]
    35fe:	4319      	orrs	r1, r3
    3600:	6211      	str	r1, [r2, #32]
    3602:	e750      	b.n	34a6 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    3604:	4b1f      	ldr	r3, [pc, #124]	; (3684 <tc_init+0x2e0>)
    3606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3608:	4311      	orrs	r1, r2
    360a:	6259      	str	r1, [r3, #36]	; 0x24
    360c:	e74b      	b.n	34a6 <tc_init+0x102>
    360e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3610:	2b00      	cmp	r3, #0
    3612:	d1fc      	bne.n	360e <tc_init+0x26a>
					config->counter_8_bit.value;
    3614:	3328      	adds	r3, #40	; 0x28
    3616:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    3618:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    361a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    361c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    361e:	2b00      	cmp	r3, #0
    3620:	d1fc      	bne.n	361c <tc_init+0x278>
					config->counter_8_bit.period;
    3622:	3329      	adds	r3, #41	; 0x29
    3624:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    3626:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3628:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    362a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    362c:	2b00      	cmp	r3, #0
    362e:	d1fc      	bne.n	362a <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    3630:	332a      	adds	r3, #42	; 0x2a
    3632:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    3634:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3636:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3638:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    363a:	2b00      	cmp	r3, #0
    363c:	d1fc      	bne.n	3638 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    363e:	332b      	adds	r3, #43	; 0x2b
    3640:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    3642:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    3644:	2000      	movs	r0, #0
    3646:	e6e4      	b.n	3412 <tc_init+0x6e>
    3648:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    364a:	2b00      	cmp	r3, #0
    364c:	d1fc      	bne.n	3648 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    364e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3650:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3652:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3654:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3656:	2b00      	cmp	r3, #0
    3658:	d1fc      	bne.n	3654 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    365a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    365c:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    365e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3660:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3662:	2b00      	cmp	r3, #0
    3664:	d1fc      	bne.n	3660 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    3666:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    3668:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    366a:	2000      	movs	r0, #0
    366c:	e6d1      	b.n	3412 <tc_init+0x6e>
    366e:	46c0      	nop			; (mov r8, r8)
    3670:	00003369 	.word	0x00003369
    3674:	0001a440 	.word	0x0001a440
    3678:	20001148 	.word	0x20001148
    367c:	0001a418 	.word	0x0001a418
    3680:	00003221 	.word	0x00003221
    3684:	40000400 	.word	0x40000400
    3688:	00003125 	.word	0x00003125
    368c:	000030b5 	.word	0x000030b5
    3690:	0001a42c 	.word	0x0001a42c

00003694 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3694:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3696:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3698:	2b00      	cmp	r3, #0
    369a:	d1fc      	bne.n	3696 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    369c:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    369e:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    36a0:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    36a2:	2b00      	cmp	r3, #0
    36a4:	d1fc      	bne.n	36a0 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    36a6:	3380      	adds	r3, #128	; 0x80
    36a8:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    36aa:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    36ac:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    36ae:	2b00      	cmp	r3, #0
    36b0:	d1fc      	bne.n	36ac <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    36b2:	7903      	ldrb	r3, [r0, #4]
    36b4:	2b04      	cmp	r3, #4
    36b6:	d005      	beq.n	36c4 <tc_get_count_value+0x30>
    36b8:	2b08      	cmp	r3, #8
    36ba:	d009      	beq.n	36d0 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    36bc:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    36be:	2b00      	cmp	r3, #0
    36c0:	d003      	beq.n	36ca <tc_get_count_value+0x36>
}
    36c2:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    36c4:	7d10      	ldrb	r0, [r2, #20]
    36c6:	b2c0      	uxtb	r0, r0
    36c8:	e7fb      	b.n	36c2 <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    36ca:	8a90      	ldrh	r0, [r2, #20]
    36cc:	b280      	uxth	r0, r0
    36ce:	e7f8      	b.n	36c2 <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    36d0:	6950      	ldr	r0, [r2, #20]
    36d2:	e7f6      	b.n	36c2 <tc_get_count_value+0x2e>

000036d4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    36d4:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    36d6:	6804      	ldr	r4, [r0, #0]
    36d8:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    36da:	2b00      	cmp	r3, #0
    36dc:	d1fc      	bne.n	36d8 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    36de:	7903      	ldrb	r3, [r0, #4]
    36e0:	2b04      	cmp	r3, #4
    36e2:	d006      	beq.n	36f2 <tc_set_compare_value+0x1e>
    36e4:	2b08      	cmp	r3, #8
    36e6:	d028      	beq.n	373a <tc_set_compare_value+0x66>
    36e8:	2b00      	cmp	r3, #0
    36ea:	d013      	beq.n	3714 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    36ec:	2317      	movs	r3, #23
}
    36ee:	0018      	movs	r0, r3
    36f0:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    36f2:	2317      	movs	r3, #23
			if (channel_index <
    36f4:	2901      	cmp	r1, #1
    36f6:	d8fa      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    36f8:	7e83      	ldrb	r3, [r0, #26]
    36fa:	2b00      	cmp	r3, #0
    36fc:	d005      	beq.n	370a <tc_set_compare_value+0x36>
							(uint8_t)compare;
    36fe:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    3700:	1861      	adds	r1, r4, r1
    3702:	3130      	adds	r1, #48	; 0x30
    3704:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    3706:	2300      	movs	r3, #0
    3708:	e7f1      	b.n	36ee <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    370a:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    370c:	1864      	adds	r4, r4, r1
    370e:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    3710:	2300      	movs	r3, #0
    3712:	e7ec      	b.n	36ee <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    3714:	2317      	movs	r3, #23
			if (channel_index <
    3716:	2901      	cmp	r1, #1
    3718:	d8e9      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    371a:	7e83      	ldrb	r3, [r0, #26]
    371c:	2b00      	cmp	r3, #0
    371e:	d005      	beq.n	372c <tc_set_compare_value+0x58>
							(uint16_t)compare;
    3720:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    3722:	3118      	adds	r1, #24
    3724:	0049      	lsls	r1, r1, #1
    3726:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    3728:	2300      	movs	r3, #0
    372a:	e7e0      	b.n	36ee <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    372c:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    372e:	310c      	adds	r1, #12
    3730:	0049      	lsls	r1, r1, #1
    3732:	1864      	adds	r4, r4, r1
    3734:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    3736:	2300      	movs	r3, #0
    3738:	e7d9      	b.n	36ee <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    373a:	2317      	movs	r3, #23
			if (channel_index <
    373c:	2901      	cmp	r1, #1
    373e:	d8d6      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3740:	7e83      	ldrb	r3, [r0, #26]
    3742:	2b00      	cmp	r3, #0
    3744:	d105      	bne.n	3752 <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    3746:	3106      	adds	r1, #6
    3748:	0089      	lsls	r1, r1, #2
    374a:	1864      	adds	r4, r4, r1
    374c:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    374e:	2300      	movs	r3, #0
    3750:	e7cd      	b.n	36ee <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    3752:	310c      	adds	r1, #12
    3754:	0089      	lsls	r1, r1, #2
    3756:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    3758:	2300      	movs	r3, #0
    375a:	e7c8      	b.n	36ee <tc_set_compare_value+0x1a>

0000375c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    375c:	e7fe      	b.n	375c <Dummy_Handler>
	...

00003760 <Reset_Handler>:
{
    3760:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    3762:	4a1a      	ldr	r2, [pc, #104]	; (37cc <Reset_Handler+0x6c>)
    3764:	4b1a      	ldr	r3, [pc, #104]	; (37d0 <Reset_Handler+0x70>)
    3766:	429a      	cmp	r2, r3
    3768:	d011      	beq.n	378e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    376a:	001a      	movs	r2, r3
    376c:	4b19      	ldr	r3, [pc, #100]	; (37d4 <Reset_Handler+0x74>)
    376e:	429a      	cmp	r2, r3
    3770:	d20d      	bcs.n	378e <Reset_Handler+0x2e>
    3772:	4a19      	ldr	r2, [pc, #100]	; (37d8 <Reset_Handler+0x78>)
    3774:	3303      	adds	r3, #3
    3776:	1a9b      	subs	r3, r3, r2
    3778:	089b      	lsrs	r3, r3, #2
    377a:	3301      	adds	r3, #1
    377c:	009b      	lsls	r3, r3, #2
    377e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3780:	4813      	ldr	r0, [pc, #76]	; (37d0 <Reset_Handler+0x70>)
    3782:	4912      	ldr	r1, [pc, #72]	; (37cc <Reset_Handler+0x6c>)
    3784:	588c      	ldr	r4, [r1, r2]
    3786:	5084      	str	r4, [r0, r2]
    3788:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    378a:	429a      	cmp	r2, r3
    378c:	d1fa      	bne.n	3784 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    378e:	4a13      	ldr	r2, [pc, #76]	; (37dc <Reset_Handler+0x7c>)
    3790:	4b13      	ldr	r3, [pc, #76]	; (37e0 <Reset_Handler+0x80>)
    3792:	429a      	cmp	r2, r3
    3794:	d20a      	bcs.n	37ac <Reset_Handler+0x4c>
    3796:	43d3      	mvns	r3, r2
    3798:	4911      	ldr	r1, [pc, #68]	; (37e0 <Reset_Handler+0x80>)
    379a:	185b      	adds	r3, r3, r1
    379c:	2103      	movs	r1, #3
    379e:	438b      	bics	r3, r1
    37a0:	3304      	adds	r3, #4
    37a2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    37a4:	2100      	movs	r1, #0
    37a6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    37a8:	4293      	cmp	r3, r2
    37aa:	d1fc      	bne.n	37a6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    37ac:	4a0d      	ldr	r2, [pc, #52]	; (37e4 <Reset_Handler+0x84>)
    37ae:	21ff      	movs	r1, #255	; 0xff
    37b0:	4b0d      	ldr	r3, [pc, #52]	; (37e8 <Reset_Handler+0x88>)
    37b2:	438b      	bics	r3, r1
    37b4:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    37b6:	4a0d      	ldr	r2, [pc, #52]	; (37ec <Reset_Handler+0x8c>)
    37b8:	6853      	ldr	r3, [r2, #4]
    37ba:	397f      	subs	r1, #127	; 0x7f
    37bc:	430b      	orrs	r3, r1
    37be:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    37c0:	4b0b      	ldr	r3, [pc, #44]	; (37f0 <Reset_Handler+0x90>)
    37c2:	4798      	blx	r3
        main();
    37c4:	4b0b      	ldr	r3, [pc, #44]	; (37f4 <Reset_Handler+0x94>)
    37c6:	4798      	blx	r3
    37c8:	e7fe      	b.n	37c8 <Reset_Handler+0x68>
    37ca:	46c0      	nop			; (mov r8, r8)
    37cc:	0001bd9c 	.word	0x0001bd9c
    37d0:	20000000 	.word	0x20000000
    37d4:	20000a10 	.word	0x20000a10
    37d8:	20000004 	.word	0x20000004
    37dc:	20000a10 	.word	0x20000a10
    37e0:	20001e80 	.word	0x20001e80
    37e4:	e000ed00 	.word	0xe000ed00
    37e8:	00000000 	.word	0x00000000
    37ec:	41004000 	.word	0x41004000
    37f0:	000139b9 	.word	0x000139b9
    37f4:	0000a3f1 	.word	0x0000a3f1

000037f8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    37f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    37fa:	46c6      	mov	lr, r8
    37fc:	b500      	push	{lr}
    37fe:	000c      	movs	r4, r1
    3800:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3802:	2800      	cmp	r0, #0
    3804:	d10f      	bne.n	3826 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    3806:	2a00      	cmp	r2, #0
    3808:	dd11      	ble.n	382e <_read+0x36>
    380a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    380c:	4e09      	ldr	r6, [pc, #36]	; (3834 <_read+0x3c>)
    380e:	4d0a      	ldr	r5, [pc, #40]	; (3838 <_read+0x40>)
    3810:	6830      	ldr	r0, [r6, #0]
    3812:	0021      	movs	r1, r4
    3814:	682b      	ldr	r3, [r5, #0]
    3816:	4798      	blx	r3
		ptr++;
    3818:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    381a:	42bc      	cmp	r4, r7
    381c:	d1f8      	bne.n	3810 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    381e:	4640      	mov	r0, r8
    3820:	bc04      	pop	{r2}
    3822:	4690      	mov	r8, r2
    3824:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    3826:	2301      	movs	r3, #1
    3828:	425b      	negs	r3, r3
    382a:	4698      	mov	r8, r3
    382c:	e7f7      	b.n	381e <_read+0x26>
	for (; len > 0; --len) {
    382e:	4680      	mov	r8, r0
    3830:	e7f5      	b.n	381e <_read+0x26>
    3832:	46c0      	nop			; (mov r8, r8)
    3834:	20001164 	.word	0x20001164
    3838:	2000115c 	.word	0x2000115c

0000383c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    383c:	b5f0      	push	{r4, r5, r6, r7, lr}
    383e:	46c6      	mov	lr, r8
    3840:	b500      	push	{lr}
    3842:	000e      	movs	r6, r1
    3844:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3846:	3801      	subs	r0, #1
    3848:	2802      	cmp	r0, #2
    384a:	d810      	bhi.n	386e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    384c:	2a00      	cmp	r2, #0
    384e:	d011      	beq.n	3874 <_write+0x38>
    3850:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3852:	4b0c      	ldr	r3, [pc, #48]	; (3884 <_write+0x48>)
    3854:	4698      	mov	r8, r3
    3856:	4f0c      	ldr	r7, [pc, #48]	; (3888 <_write+0x4c>)
    3858:	4643      	mov	r3, r8
    385a:	6818      	ldr	r0, [r3, #0]
    385c:	5d31      	ldrb	r1, [r6, r4]
    385e:	683b      	ldr	r3, [r7, #0]
    3860:	4798      	blx	r3
    3862:	2800      	cmp	r0, #0
    3864:	db08      	blt.n	3878 <_write+0x3c>
			return -1;
		}
		++nChars;
    3866:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3868:	42a5      	cmp	r5, r4
    386a:	d1f5      	bne.n	3858 <_write+0x1c>
    386c:	e006      	b.n	387c <_write+0x40>
		return -1;
    386e:	2401      	movs	r4, #1
    3870:	4264      	negs	r4, r4
    3872:	e003      	b.n	387c <_write+0x40>
	for (; len != 0; --len) {
    3874:	0014      	movs	r4, r2
    3876:	e001      	b.n	387c <_write+0x40>
			return -1;
    3878:	2401      	movs	r4, #1
    387a:	4264      	negs	r4, r4
	}
	return nChars;
}
    387c:	0020      	movs	r0, r4
    387e:	bc04      	pop	{r2}
    3880:	4690      	mov	r8, r2
    3882:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3884:	20001164 	.word	0x20001164
    3888:	20001160 	.word	0x20001160

0000388c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    388c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    388e:	4a06      	ldr	r2, [pc, #24]	; (38a8 <_sbrk+0x1c>)
    3890:	6812      	ldr	r2, [r2, #0]
    3892:	2a00      	cmp	r2, #0
    3894:	d004      	beq.n	38a0 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3896:	4a04      	ldr	r2, [pc, #16]	; (38a8 <_sbrk+0x1c>)
    3898:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    389a:	18c3      	adds	r3, r0, r3
    389c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    389e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    38a0:	4902      	ldr	r1, [pc, #8]	; (38ac <_sbrk+0x20>)
    38a2:	4a01      	ldr	r2, [pc, #4]	; (38a8 <_sbrk+0x1c>)
    38a4:	6011      	str	r1, [r2, #0]
    38a6:	e7f6      	b.n	3896 <_sbrk+0xa>
    38a8:	20000a70 	.word	0x20000a70
    38ac:	20003e80 	.word	0x20003e80

000038b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    38b0:	2001      	movs	r0, #1
    38b2:	4240      	negs	r0, r0
    38b4:	4770      	bx	lr

000038b6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    38b6:	2380      	movs	r3, #128	; 0x80
    38b8:	019b      	lsls	r3, r3, #6
    38ba:	604b      	str	r3, [r1, #4]

	return 0;
}
    38bc:	2000      	movs	r0, #0
    38be:	4770      	bx	lr

000038c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    38c0:	2001      	movs	r0, #1
    38c2:	4770      	bx	lr

000038c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    38c4:	2000      	movs	r0, #0
    38c6:	4770      	bx	lr

000038c8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    38c8:	b570      	push	{r4, r5, r6, lr}
    38ca:	b082      	sub	sp, #8
    38cc:	0005      	movs	r5, r0
    38ce:	000e      	movs	r6, r1
	uint16_t temp = 0;
    38d0:	2200      	movs	r2, #0
    38d2:	466b      	mov	r3, sp
    38d4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    38d6:	4c06      	ldr	r4, [pc, #24]	; (38f0 <usart_serial_getchar+0x28>)
    38d8:	466b      	mov	r3, sp
    38da:	1d99      	adds	r1, r3, #6
    38dc:	0028      	movs	r0, r5
    38de:	47a0      	blx	r4
    38e0:	2800      	cmp	r0, #0
    38e2:	d1f9      	bne.n	38d8 <usart_serial_getchar+0x10>

	*c = temp;
    38e4:	466b      	mov	r3, sp
    38e6:	3306      	adds	r3, #6
    38e8:	881b      	ldrh	r3, [r3, #0]
    38ea:	7033      	strb	r3, [r6, #0]
}
    38ec:	b002      	add	sp, #8
    38ee:	bd70      	pop	{r4, r5, r6, pc}
    38f0:	00002747 	.word	0x00002747

000038f4 <usart_serial_putchar>:
{
    38f4:	b570      	push	{r4, r5, r6, lr}
    38f6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    38f8:	b28c      	uxth	r4, r1
    38fa:	4e03      	ldr	r6, [pc, #12]	; (3908 <usart_serial_putchar+0x14>)
    38fc:	0021      	movs	r1, r4
    38fe:	0028      	movs	r0, r5
    3900:	47b0      	blx	r6
    3902:	2800      	cmp	r0, #0
    3904:	d1fa      	bne.n	38fc <usart_serial_putchar+0x8>
}
    3906:	bd70      	pop	{r4, r5, r6, pc}
    3908:	00002721 	.word	0x00002721

0000390c <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    390c:	b510      	push	{r4, lr}
    390e:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    3910:	466b      	mov	r3, sp
    3912:	1ddc      	adds	r4, r3, #7
    3914:	2201      	movs	r2, #1
    3916:	0021      	movs	r1, r4
    3918:	480f      	ldr	r0, [pc, #60]	; (3958 <USART_HOST_ISR_VECT+0x4c>)
    391a:	4b10      	ldr	r3, [pc, #64]	; (395c <USART_HOST_ISR_VECT+0x50>)
    391c:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    391e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    3920:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    3924:	2200      	movs	r2, #0
    3926:	4b0e      	ldr	r3, [pc, #56]	; (3960 <USART_HOST_ISR_VECT+0x54>)
    3928:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    392a:	4b0e      	ldr	r3, [pc, #56]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    392c:	781b      	ldrb	r3, [r3, #0]
    392e:	7821      	ldrb	r1, [r4, #0]
    3930:	4a0d      	ldr	r2, [pc, #52]	; (3968 <USART_HOST_ISR_VECT+0x5c>)
    3932:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    3934:	2b7f      	cmp	r3, #127	; 0x7f
    3936:	d00a      	beq.n	394e <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    3938:	3301      	adds	r3, #1
    393a:	4a0a      	ldr	r2, [pc, #40]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    393c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    393e:	2201      	movs	r2, #1
    3940:	4b07      	ldr	r3, [pc, #28]	; (3960 <USART_HOST_ISR_VECT+0x54>)
    3942:	701a      	strb	r2, [r3, #0]
    3944:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3948:	b662      	cpsie	i
}
    394a:	b002      	add	sp, #8
    394c:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    394e:	2200      	movs	r2, #0
    3950:	4b04      	ldr	r3, [pc, #16]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    3952:	701a      	strb	r2, [r3, #0]
    3954:	e7f3      	b.n	393e <USART_HOST_ISR_VECT+0x32>
    3956:	46c0      	nop			; (mov r8, r8)
    3958:	20000a74 	.word	0x20000a74
    395c:	000027b1 	.word	0x000027b1
    3960:	20000008 	.word	0x20000008
    3964:	20000b29 	.word	0x20000b29
    3968:	20000aa8 	.word	0x20000aa8

0000396c <sio2host_init>:
{
    396c:	b5f0      	push	{r4, r5, r6, r7, lr}
    396e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3970:	2380      	movs	r3, #128	; 0x80
    3972:	05db      	lsls	r3, r3, #23
    3974:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3976:	2300      	movs	r3, #0
    3978:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    397a:	22ff      	movs	r2, #255	; 0xff
    397c:	4669      	mov	r1, sp
    397e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3980:	2200      	movs	r2, #0
    3982:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3984:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3986:	2401      	movs	r4, #1
    3988:	2124      	movs	r1, #36	; 0x24
    398a:	4668      	mov	r0, sp
    398c:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    398e:	3101      	adds	r1, #1
    3990:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3992:	3101      	adds	r1, #1
    3994:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3996:	3101      	adds	r1, #1
    3998:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    399a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    399c:	3105      	adds	r1, #5
    399e:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    39a0:	3101      	adds	r1, #1
    39a2:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    39a4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    39a6:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    39a8:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    39aa:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    39ac:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    39ae:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    39b0:	2313      	movs	r3, #19
    39b2:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    39b4:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    39b6:	2380      	movs	r3, #128	; 0x80
    39b8:	035b      	lsls	r3, r3, #13
    39ba:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    39bc:	4b2f      	ldr	r3, [pc, #188]	; (3a7c <sio2host_init+0x110>)
    39be:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    39c0:	4b2f      	ldr	r3, [pc, #188]	; (3a80 <sio2host_init+0x114>)
    39c2:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    39c4:	2301      	movs	r3, #1
    39c6:	425b      	negs	r3, r3
    39c8:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    39ca:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    39cc:	23e1      	movs	r3, #225	; 0xe1
    39ce:	025b      	lsls	r3, r3, #9
    39d0:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    39d2:	4d2c      	ldr	r5, [pc, #176]	; (3a84 <sio2host_init+0x118>)
    39d4:	4b2c      	ldr	r3, [pc, #176]	; (3a88 <sio2host_init+0x11c>)
    39d6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    39d8:	4a2c      	ldr	r2, [pc, #176]	; (3a8c <sio2host_init+0x120>)
    39da:	4b2d      	ldr	r3, [pc, #180]	; (3a90 <sio2host_init+0x124>)
    39dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    39de:	4a2d      	ldr	r2, [pc, #180]	; (3a94 <sio2host_init+0x128>)
    39e0:	4b2d      	ldr	r3, [pc, #180]	; (3a98 <sio2host_init+0x12c>)
    39e2:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    39e4:	466a      	mov	r2, sp
    39e6:	2184      	movs	r1, #132	; 0x84
    39e8:	05c9      	lsls	r1, r1, #23
    39ea:	0028      	movs	r0, r5
    39ec:	4b2b      	ldr	r3, [pc, #172]	; (3a9c <sio2host_init+0x130>)
    39ee:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    39f0:	4f2b      	ldr	r7, [pc, #172]	; (3aa0 <sio2host_init+0x134>)
    39f2:	683b      	ldr	r3, [r7, #0]
    39f4:	6898      	ldr	r0, [r3, #8]
    39f6:	2100      	movs	r1, #0
    39f8:	4e2a      	ldr	r6, [pc, #168]	; (3aa4 <sio2host_init+0x138>)
    39fa:	47b0      	blx	r6
	setbuf(stdin, NULL);
    39fc:	683b      	ldr	r3, [r7, #0]
    39fe:	6858      	ldr	r0, [r3, #4]
    3a00:	2100      	movs	r1, #0
    3a02:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a04:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3a06:	0030      	movs	r0, r6
    3a08:	4b27      	ldr	r3, [pc, #156]	; (3aa8 <sio2host_init+0x13c>)
    3a0a:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3a0c:	231f      	movs	r3, #31
    3a0e:	4018      	ands	r0, r3
    3a10:	4084      	lsls	r4, r0
    3a12:	4b26      	ldr	r3, [pc, #152]	; (3aac <sio2host_init+0x140>)
    3a14:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a16:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3a18:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3a1a:	2b00      	cmp	r3, #0
    3a1c:	d1fc      	bne.n	3a18 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3a1e:	6833      	ldr	r3, [r6, #0]
    3a20:	2202      	movs	r2, #2
    3a22:	4313      	orrs	r3, r2
    3a24:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a26:	4b17      	ldr	r3, [pc, #92]	; (3a84 <sio2host_init+0x118>)
    3a28:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3a2a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a2c:	2a00      	cmp	r2, #0
    3a2e:	d1fc      	bne.n	3a2a <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    3a30:	6859      	ldr	r1, [r3, #4]
    3a32:	2280      	movs	r2, #128	; 0x80
    3a34:	0252      	lsls	r2, r2, #9
    3a36:	430a      	orrs	r2, r1
    3a38:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    3a3a:	2101      	movs	r1, #1
    3a3c:	4a11      	ldr	r2, [pc, #68]	; (3a84 <sio2host_init+0x118>)
    3a3e:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3a40:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a42:	2a00      	cmp	r2, #0
    3a44:	d1fc      	bne.n	3a40 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    3a46:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a48:	2a00      	cmp	r2, #0
    3a4a:	d1fc      	bne.n	3a46 <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    3a4c:	6859      	ldr	r1, [r3, #4]
    3a4e:	2280      	movs	r2, #128	; 0x80
    3a50:	0292      	lsls	r2, r2, #10
    3a52:	430a      	orrs	r2, r1
    3a54:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    3a56:	2101      	movs	r1, #1
    3a58:	4a0a      	ldr	r2, [pc, #40]	; (3a84 <sio2host_init+0x118>)
    3a5a:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    3a5c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a5e:	2a00      	cmp	r2, #0
    3a60:	d1fc      	bne.n	3a5c <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    3a62:	4913      	ldr	r1, [pc, #76]	; (3ab0 <sio2host_init+0x144>)
    3a64:	2000      	movs	r0, #0
    3a66:	4b13      	ldr	r3, [pc, #76]	; (3ab4 <sio2host_init+0x148>)
    3a68:	4798      	blx	r3
    3a6a:	2204      	movs	r2, #4
    3a6c:	2384      	movs	r3, #132	; 0x84
    3a6e:	05db      	lsls	r3, r3, #23
    3a70:	759a      	strb	r2, [r3, #22]
    3a72:	32fc      	adds	r2, #252	; 0xfc
    3a74:	4b0d      	ldr	r3, [pc, #52]	; (3aac <sio2host_init+0x140>)
    3a76:	601a      	str	r2, [r3, #0]
}
    3a78:	b011      	add	sp, #68	; 0x44
    3a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a7c:	00040003 	.word	0x00040003
    3a80:	00050003 	.word	0x00050003
    3a84:	20000a74 	.word	0x20000a74
    3a88:	20001164 	.word	0x20001164
    3a8c:	000038f5 	.word	0x000038f5
    3a90:	20001160 	.word	0x20001160
    3a94:	000038c9 	.word	0x000038c9
    3a98:	2000115c 	.word	0x2000115c
    3a9c:	000023bd 	.word	0x000023bd
    3aa0:	20000064 	.word	0x20000064
    3aa4:	00013c85 	.word	0x00013c85
    3aa8:	00001f5d 	.word	0x00001f5d
    3aac:	e000e100 	.word	0xe000e100
    3ab0:	0000390d 	.word	0x0000390d
    3ab4:	00001f21 	.word	0x00001f21

00003ab8 <sio2host_deinit>:
{
    3ab8:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    3aba:	4d15      	ldr	r5, [pc, #84]	; (3b10 <sio2host_deinit+0x58>)
    3abc:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    3abe:	0020      	movs	r0, r4
    3ac0:	4b14      	ldr	r3, [pc, #80]	; (3b14 <sio2host_deinit+0x5c>)
    3ac2:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3ac4:	231f      	movs	r3, #31
    3ac6:	4018      	ands	r0, r3
    3ac8:	3b1e      	subs	r3, #30
    3aca:	4083      	lsls	r3, r0
    3acc:	2280      	movs	r2, #128	; 0x80
    3ace:	4912      	ldr	r1, [pc, #72]	; (3b18 <sio2host_deinit+0x60>)
    3ad0:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ad2:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3ad4:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d1fc      	bne.n	3ad4 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3ada:	6823      	ldr	r3, [r4, #0]
    3adc:	2202      	movs	r2, #2
    3ade:	4393      	bics	r3, r2
    3ae0:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ae2:	4b0b      	ldr	r3, [pc, #44]	; (3b10 <sio2host_deinit+0x58>)
    3ae4:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3ae6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3ae8:	2a00      	cmp	r2, #0
    3aea:	d1fc      	bne.n	3ae6 <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    3aec:	685a      	ldr	r2, [r3, #4]
    3aee:	490b      	ldr	r1, [pc, #44]	; (3b1c <sio2host_deinit+0x64>)
    3af0:	400a      	ands	r2, r1
    3af2:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    3af4:	2100      	movs	r1, #0
    3af6:	4a06      	ldr	r2, [pc, #24]	; (3b10 <sio2host_deinit+0x58>)
    3af8:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3afa:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3afc:	2a00      	cmp	r2, #0
    3afe:	d1fc      	bne.n	3afa <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    3b00:	685a      	ldr	r2, [r3, #4]
    3b02:	4907      	ldr	r1, [pc, #28]	; (3b20 <sio2host_deinit+0x68>)
    3b04:	400a      	ands	r2, r1
    3b06:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    3b08:	2200      	movs	r2, #0
    3b0a:	4b01      	ldr	r3, [pc, #4]	; (3b10 <sio2host_deinit+0x58>)
    3b0c:	719a      	strb	r2, [r3, #6]
}
    3b0e:	bd70      	pop	{r4, r5, r6, pc}
    3b10:	20000a74 	.word	0x20000a74
    3b14:	00001f5d 	.word	0x00001f5d
    3b18:	e000e100 	.word	0xe000e100
    3b1c:	fffeffff 	.word	0xfffeffff
    3b20:	fffdffff 	.word	0xfffdffff

00003b24 <sio2host_rx>:
{
    3b24:	b570      	push	{r4, r5, r6, lr}
    3b26:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    3b28:	4b1f      	ldr	r3, [pc, #124]	; (3ba8 <sio2host_rx+0x84>)
    3b2a:	781c      	ldrb	r4, [r3, #0]
    3b2c:	4b1f      	ldr	r3, [pc, #124]	; (3bac <sio2host_rx+0x88>)
    3b2e:	781b      	ldrb	r3, [r3, #0]
    3b30:	429c      	cmp	r4, r3
    3b32:	d319      	bcc.n	3b68 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    3b34:	1ae3      	subs	r3, r4, r3
    3b36:	481e      	ldr	r0, [pc, #120]	; (3bb0 <sio2host_rx+0x8c>)
    3b38:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    3b3a:	4b1d      	ldr	r3, [pc, #116]	; (3bb0 <sio2host_rx+0x8c>)
    3b3c:	7818      	ldrb	r0, [r3, #0]
    3b3e:	2800      	cmp	r0, #0
    3b40:	d031      	beq.n	3ba6 <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    3b42:	b243      	sxtb	r3, r0
    3b44:	2b00      	cmp	r3, #0
    3b46:	db15      	blt.n	3b74 <sio2host_rx+0x50>
    3b48:	1c03      	adds	r3, r0, #0
    3b4a:	4288      	cmp	r0, r1
    3b4c:	d900      	bls.n	3b50 <sio2host_rx+0x2c>
    3b4e:	1c0b      	adds	r3, r1, #0
    3b50:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    3b52:	2800      	cmp	r0, #0
    3b54:	d027      	beq.n	3ba6 <sio2host_rx+0x82>
    3b56:	4b15      	ldr	r3, [pc, #84]	; (3bac <sio2host_rx+0x88>)
    3b58:	781b      	ldrb	r3, [r3, #0]
    3b5a:	1e44      	subs	r4, r0, #1
    3b5c:	b2e4      	uxtb	r4, r4
    3b5e:	3401      	adds	r4, #1
    3b60:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    3b62:	4d14      	ldr	r5, [pc, #80]	; (3bb4 <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    3b64:	2600      	movs	r6, #0
    3b66:	e014      	b.n	3b92 <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    3b68:	0020      	movs	r0, r4
    3b6a:	3880      	subs	r0, #128	; 0x80
    3b6c:	1ac3      	subs	r3, r0, r3
    3b6e:	4810      	ldr	r0, [pc, #64]	; (3bb0 <sio2host_rx+0x8c>)
    3b70:	7003      	strb	r3, [r0, #0]
    3b72:	e7e2      	b.n	3b3a <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    3b74:	4b0d      	ldr	r3, [pc, #52]	; (3bac <sio2host_rx+0x88>)
    3b76:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    3b78:	2080      	movs	r0, #128	; 0x80
    3b7a:	4b0d      	ldr	r3, [pc, #52]	; (3bb0 <sio2host_rx+0x8c>)
    3b7c:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    3b7e:	b24b      	sxtb	r3, r1
    3b80:	2b00      	cmp	r3, #0
    3b82:	db01      	blt.n	3b88 <sio2host_rx+0x64>
    3b84:	0008      	movs	r0, r1
    3b86:	e7e4      	b.n	3b52 <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    3b88:	2080      	movs	r0, #128	; 0x80
    3b8a:	e7e4      	b.n	3b56 <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    3b8c:	0033      	movs	r3, r6
	while (max_length > 0) {
    3b8e:	4294      	cmp	r4, r2
    3b90:	d007      	beq.n	3ba2 <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    3b92:	5ce9      	ldrb	r1, [r5, r3]
    3b94:	7011      	strb	r1, [r2, #0]
		data++;
    3b96:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    3b98:	2b7f      	cmp	r3, #127	; 0x7f
    3b9a:	d0f7      	beq.n	3b8c <sio2host_rx+0x68>
			serial_rx_buf_head++;
    3b9c:	3301      	adds	r3, #1
    3b9e:	b2db      	uxtb	r3, r3
    3ba0:	e7f5      	b.n	3b8e <sio2host_rx+0x6a>
    3ba2:	4a02      	ldr	r2, [pc, #8]	; (3bac <sio2host_rx+0x88>)
    3ba4:	7013      	strb	r3, [r2, #0]
}
    3ba6:	bd70      	pop	{r4, r5, r6, pc}
    3ba8:	20000b29 	.word	0x20000b29
    3bac:	20000b28 	.word	0x20000b28
    3bb0:	20000b2a 	.word	0x20000b2a
    3bb4:	20000aa8 	.word	0x20000aa8

00003bb8 <sio2host_getchar_nowait>:
{
    3bb8:	b500      	push	{lr}
    3bba:	b083      	sub	sp, #12
	int back = sio2host_rx(&c, 1);
    3bbc:	2101      	movs	r1, #1
    3bbe:	466b      	mov	r3, sp
    3bc0:	1dd8      	adds	r0, r3, #7
    3bc2:	4b05      	ldr	r3, [pc, #20]	; (3bd8 <sio2host_getchar_nowait+0x20>)
    3bc4:	4798      	blx	r3
	if (back >= 1) {
    3bc6:	2800      	cmp	r0, #0
    3bc8:	dd03      	ble.n	3bd2 <sio2host_getchar_nowait+0x1a>
		return c;
    3bca:	466b      	mov	r3, sp
    3bcc:	79d8      	ldrb	r0, [r3, #7]
}
    3bce:	b003      	add	sp, #12
    3bd0:	bd00      	pop	{pc}
		return (-1);
    3bd2:	2001      	movs	r0, #1
    3bd4:	4240      	negs	r0, r0
    3bd6:	e7fa      	b.n	3bce <sio2host_getchar_nowait+0x16>
    3bd8:	00003b25 	.word	0x00003b25

00003bdc <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3bdc:	4b13      	ldr	r3, [pc, #76]	; (3c2c <HAL_SPISend+0x50>)
    3bde:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    3be0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3be2:	7e1a      	ldrb	r2, [r3, #24]
    3be4:	420a      	tst	r2, r1
    3be6:	d0fc      	beq.n	3be2 <HAL_SPISend+0x6>
    3be8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3bea:	07d2      	lsls	r2, r2, #31
    3bec:	d500      	bpl.n	3bf0 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3bee:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    3bf0:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3bf2:	7e1a      	ldrb	r2, [r3, #24]
    3bf4:	420a      	tst	r2, r1
    3bf6:	d0fc      	beq.n	3bf2 <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    3bf8:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3bfa:	7e1a      	ldrb	r2, [r3, #24]
    3bfc:	420a      	tst	r2, r1
    3bfe:	d0fc      	beq.n	3bfa <HAL_SPISend+0x1e>
    3c00:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    3c02:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    3c04:	0752      	lsls	r2, r2, #29
    3c06:	d50a      	bpl.n	3c1e <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3c08:	8b5a      	ldrh	r2, [r3, #26]
    3c0a:	0752      	lsls	r2, r2, #29
    3c0c:	d501      	bpl.n	3c12 <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3c0e:	2204      	movs	r2, #4
    3c10:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c12:	4a06      	ldr	r2, [pc, #24]	; (3c2c <HAL_SPISend+0x50>)
    3c14:	7992      	ldrb	r2, [r2, #6]
    3c16:	2a01      	cmp	r2, #1
    3c18:	d003      	beq.n	3c22 <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c1a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3c1c:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    3c1e:	b2c0      	uxtb	r0, r0
}
    3c20:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3c22:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3c24:	05c0      	lsls	r0, r0, #23
    3c26:	0dc0      	lsrs	r0, r0, #23
    3c28:	e7f9      	b.n	3c1e <HAL_SPISend+0x42>
    3c2a:	46c0      	nop			; (mov r8, r8)
    3c2c:	20000b38 	.word	0x20000b38

00003c30 <HAL_ResetPinMakeOutput>:
{
    3c30:	b500      	push	{lr}
    3c32:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    3c34:	a901      	add	r1, sp, #4
    3c36:	2301      	movs	r3, #1
    3c38:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    3c3a:	2200      	movs	r2, #0
    3c3c:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3c3e:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    3c40:	202f      	movs	r0, #47	; 0x2f
    3c42:	4b02      	ldr	r3, [pc, #8]	; (3c4c <HAL_ResetPinMakeOutput+0x1c>)
    3c44:	4798      	blx	r3
}
    3c46:	b003      	add	sp, #12
    3c48:	bd00      	pop	{pc}
    3c4a:	46c0      	nop			; (mov r8, r8)
    3c4c:	00000ec9 	.word	0x00000ec9

00003c50 <HAL_RadioDIO2Callback>:
{
    3c50:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    3c52:	4b05      	ldr	r3, [pc, #20]	; (3c68 <HAL_RadioDIO2Callback+0x18>)
    3c54:	681b      	ldr	r3, [r3, #0]
    3c56:	2b00      	cmp	r3, #0
    3c58:	d004      	beq.n	3c64 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    3c5a:	4b04      	ldr	r3, [pc, #16]	; (3c6c <HAL_RadioDIO2Callback+0x1c>)
    3c5c:	4798      	blx	r3
    interruptHandlerDio2();
    3c5e:	4b02      	ldr	r3, [pc, #8]	; (3c68 <HAL_RadioDIO2Callback+0x18>)
    3c60:	681b      	ldr	r3, [r3, #0]
    3c62:	4798      	blx	r3
}
    3c64:	bd10      	pop	{r4, pc}
    3c66:	46c0      	nop			; (mov r8, r8)
    3c68:	20000b34 	.word	0x20000b34
    3c6c:	000041b5 	.word	0x000041b5

00003c70 <HAL_RadioDIO1Callback>:
{
    3c70:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    3c72:	4b05      	ldr	r3, [pc, #20]	; (3c88 <HAL_RadioDIO1Callback+0x18>)
    3c74:	681b      	ldr	r3, [r3, #0]
    3c76:	2b00      	cmp	r3, #0
    3c78:	d004      	beq.n	3c84 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    3c7a:	4b04      	ldr	r3, [pc, #16]	; (3c8c <HAL_RadioDIO1Callback+0x1c>)
    3c7c:	4798      	blx	r3
    interruptHandlerDio1();
    3c7e:	4b02      	ldr	r3, [pc, #8]	; (3c88 <HAL_RadioDIO1Callback+0x18>)
    3c80:	681b      	ldr	r3, [r3, #0]
    3c82:	4798      	blx	r3
}
    3c84:	bd10      	pop	{r4, pc}
    3c86:	46c0      	nop			; (mov r8, r8)
    3c88:	20000b30 	.word	0x20000b30
    3c8c:	000041b5 	.word	0x000041b5

00003c90 <HAL_RadioDIO0Callback>:
{
    3c90:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    3c92:	4b05      	ldr	r3, [pc, #20]	; (3ca8 <HAL_RadioDIO0Callback+0x18>)
    3c94:	681b      	ldr	r3, [r3, #0]
    3c96:	2b00      	cmp	r3, #0
    3c98:	d004      	beq.n	3ca4 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    3c9a:	4b04      	ldr	r3, [pc, #16]	; (3cac <HAL_RadioDIO0Callback+0x1c>)
    3c9c:	4798      	blx	r3
    interruptHandlerDio0();
    3c9e:	4b02      	ldr	r3, [pc, #8]	; (3ca8 <HAL_RadioDIO0Callback+0x18>)
    3ca0:	681b      	ldr	r3, [r3, #0]
    3ca2:	4798      	blx	r3
}
    3ca4:	bd10      	pop	{r4, pc}
    3ca6:	46c0      	nop			; (mov r8, r8)
    3ca8:	20000b2c 	.word	0x20000b2c
    3cac:	000041b5 	.word	0x000041b5

00003cb0 <HAL_SPICSAssert>:
{
    3cb0:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    3cb2:	2201      	movs	r2, #1
    3cb4:	4902      	ldr	r1, [pc, #8]	; (3cc0 <HAL_SPICSAssert+0x10>)
    3cb6:	4803      	ldr	r0, [pc, #12]	; (3cc4 <HAL_SPICSAssert+0x14>)
    3cb8:	4b03      	ldr	r3, [pc, #12]	; (3cc8 <HAL_SPICSAssert+0x18>)
    3cba:	4798      	blx	r3
}
    3cbc:	bd10      	pop	{r4, pc}
    3cbe:	46c0      	nop			; (mov r8, r8)
    3cc0:	20001168 	.word	0x20001168
    3cc4:	20000b38 	.word	0x20000b38
    3cc8:	000022c9 	.word	0x000022c9

00003ccc <HAL_SPICSDeassert>:
{
    3ccc:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    3cce:	2200      	movs	r2, #0
    3cd0:	4902      	ldr	r1, [pc, #8]	; (3cdc <HAL_SPICSDeassert+0x10>)
    3cd2:	4803      	ldr	r0, [pc, #12]	; (3ce0 <HAL_SPICSDeassert+0x14>)
    3cd4:	4b03      	ldr	r3, [pc, #12]	; (3ce4 <HAL_SPICSDeassert+0x18>)
    3cd6:	4798      	blx	r3
}
    3cd8:	bd10      	pop	{r4, pc}
    3cda:	46c0      	nop			; (mov r8, r8)
    3cdc:	20001168 	.word	0x20001168
    3ce0:	20000b38 	.word	0x20000b38
    3ce4:	000022c9 	.word	0x000022c9

00003ce8 <HAL_RadioInit>:
{
    3ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cea:	46d6      	mov	lr, sl
    3cec:	464f      	mov	r7, r9
    3cee:	4646      	mov	r6, r8
    3cf0:	b5c0      	push	{r6, r7, lr}
    3cf2:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    3cf4:	ac01      	add	r4, sp, #4
    3cf6:	2601      	movs	r6, #1
    3cf8:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3cfa:	2500      	movs	r5, #0
    3cfc:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3cfe:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    3d00:	0021      	movs	r1, r4
    3d02:	2052      	movs	r0, #82	; 0x52
    3d04:	4f52      	ldr	r7, [pc, #328]	; (3e50 <HAL_RadioInit+0x168>)
    3d06:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    3d08:	0021      	movs	r1, r4
    3d0a:	203e      	movs	r0, #62	; 0x3e
    3d0c:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    3d0e:	0021      	movs	r1, r4
    3d10:	203f      	movs	r0, #63	; 0x3f
    3d12:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    3d14:	0021      	movs	r1, r4
    3d16:	202f      	movs	r0, #47	; 0x2f
    3d18:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    3d1a:	2280      	movs	r2, #128	; 0x80
    3d1c:	02d2      	lsls	r2, r2, #11
    3d1e:	4b4d      	ldr	r3, [pc, #308]	; (3e54 <HAL_RadioInit+0x16c>)
    3d20:	619a      	str	r2, [r3, #24]
    3d22:	4b4d      	ldr	r3, [pc, #308]	; (3e58 <HAL_RadioInit+0x170>)
    3d24:	2280      	movs	r2, #128	; 0x80
    3d26:	05d2      	lsls	r2, r2, #23
    3d28:	619a      	str	r2, [r3, #24]
    3d2a:	2280      	movs	r2, #128	; 0x80
    3d2c:	0612      	lsls	r2, r2, #24
    3d2e:	619a      	str	r2, [r3, #24]
    3d30:	2280      	movs	r2, #128	; 0x80
    3d32:	0212      	lsls	r2, r2, #8
    3d34:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    3d36:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    3d38:	0021      	movs	r1, r4
    3d3a:	2053      	movs	r0, #83	; 0x53
    3d3c:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    3d3e:	ac02      	add	r4, sp, #8
    3d40:	0020      	movs	r0, r4
    3d42:	4b46      	ldr	r3, [pc, #280]	; (3e5c <HAL_RadioInit+0x174>)
    3d44:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    3d46:	2330      	movs	r3, #48	; 0x30
    3d48:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    3d4a:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d4c:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d4e:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    3d50:	0021      	movs	r1, r4
    3d52:	2000      	movs	r0, #0
    3d54:	4b42      	ldr	r3, [pc, #264]	; (3e60 <HAL_RadioInit+0x178>)
    3d56:	469a      	mov	sl, r3
    3d58:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d5a:	2200      	movs	r2, #0
    3d5c:	2100      	movs	r1, #0
    3d5e:	4841      	ldr	r0, [pc, #260]	; (3e64 <HAL_RadioInit+0x17c>)
    3d60:	4b41      	ldr	r3, [pc, #260]	; (3e68 <HAL_RadioInit+0x180>)
    3d62:	4699      	mov	r9, r3
    3d64:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d66:	2100      	movs	r1, #0
    3d68:	2000      	movs	r0, #0
    3d6a:	4b40      	ldr	r3, [pc, #256]	; (3e6c <HAL_RadioInit+0x184>)
    3d6c:	4698      	mov	r8, r3
    3d6e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    3d70:	230b      	movs	r3, #11
    3d72:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    3d74:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d76:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d78:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    3d7a:	0021      	movs	r1, r4
    3d7c:	200b      	movs	r0, #11
    3d7e:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d80:	2200      	movs	r2, #0
    3d82:	210b      	movs	r1, #11
    3d84:	483a      	ldr	r0, [pc, #232]	; (3e70 <HAL_RadioInit+0x188>)
    3d86:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d88:	2100      	movs	r1, #0
    3d8a:	200b      	movs	r0, #11
    3d8c:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    3d8e:	230c      	movs	r3, #12
    3d90:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    3d92:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d94:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d96:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    3d98:	0021      	movs	r1, r4
    3d9a:	200c      	movs	r0, #12
    3d9c:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d9e:	2200      	movs	r2, #0
    3da0:	210c      	movs	r1, #12
    3da2:	4834      	ldr	r0, [pc, #208]	; (3e74 <HAL_RadioInit+0x18c>)
    3da4:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3da6:	2100      	movs	r1, #0
    3da8:	200c      	movs	r0, #12
    3daa:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    3dac:	4b32      	ldr	r3, [pc, #200]	; (3e78 <HAL_RadioInit+0x190>)
    3dae:	4698      	mov	r8, r3
    3db0:	233f      	movs	r3, #63	; 0x3f
    3db2:	4642      	mov	r2, r8
    3db4:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    3db6:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    3db8:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    3dba:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3dbc:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3dbe:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3dc0:	0021      	movs	r1, r4
    3dc2:	203f      	movs	r0, #63	; 0x3f
    3dc4:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    3dc6:	4643      	mov	r3, r8
    3dc8:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    3dca:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3dcc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3dce:	2900      	cmp	r1, #0
    3dd0:	d104      	bne.n	3ddc <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    3dd2:	0953      	lsrs	r3, r2, #5
    3dd4:	01db      	lsls	r3, r3, #7
    3dd6:	4929      	ldr	r1, [pc, #164]	; (3e7c <HAL_RadioInit+0x194>)
    3dd8:	468c      	mov	ip, r1
    3dda:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3ddc:	211f      	movs	r1, #31
    3dde:	4011      	ands	r1, r2
    3de0:	2201      	movs	r2, #1
    3de2:	0010      	movs	r0, r2
    3de4:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    3de6:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3de8:	ac02      	add	r4, sp, #8
    3dea:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3dec:	2300      	movs	r3, #0
    3dee:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3df0:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3df2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3df4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    3df6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    3df8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    3dfa:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    3dfc:	3223      	adds	r2, #35	; 0x23
    3dfe:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3e00:	3a18      	subs	r2, #24
    3e02:	2100      	movs	r1, #0
    3e04:	a808      	add	r0, sp, #32
    3e06:	4b1e      	ldr	r3, [pc, #120]	; (3e80 <HAL_RadioInit+0x198>)
    3e08:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    3e0a:	4b1e      	ldr	r3, [pc, #120]	; (3e84 <HAL_RadioInit+0x19c>)
    3e0c:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    3e0e:	2380      	movs	r3, #128	; 0x80
    3e10:	025b      	lsls	r3, r3, #9
    3e12:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    3e14:	4b1c      	ldr	r3, [pc, #112]	; (3e88 <HAL_RadioInit+0x1a0>)
    3e16:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    3e18:	2301      	movs	r3, #1
    3e1a:	425b      	negs	r3, r3
    3e1c:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    3e1e:	4b1b      	ldr	r3, [pc, #108]	; (3e8c <HAL_RadioInit+0x1a4>)
    3e20:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    3e22:	4b1b      	ldr	r3, [pc, #108]	; (3e90 <HAL_RadioInit+0x1a8>)
    3e24:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    3e26:	4d1b      	ldr	r5, [pc, #108]	; (3e94 <HAL_RadioInit+0x1ac>)
    3e28:	0022      	movs	r2, r4
    3e2a:	491b      	ldr	r1, [pc, #108]	; (3e98 <HAL_RadioInit+0x1b0>)
    3e2c:	0028      	movs	r0, r5
    3e2e:	4b1b      	ldr	r3, [pc, #108]	; (3e9c <HAL_RadioInit+0x1b4>)
    3e30:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3e32:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    3e34:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3e36:	2b00      	cmp	r3, #0
    3e38:	d1fc      	bne.n	3e34 <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3e3a:	6813      	ldr	r3, [r2, #0]
    3e3c:	2102      	movs	r1, #2
    3e3e:	430b      	orrs	r3, r1
    3e40:	6013      	str	r3, [r2, #0]
}
    3e42:	b010      	add	sp, #64	; 0x40
    3e44:	bc1c      	pop	{r2, r3, r4}
    3e46:	4690      	mov	r8, r2
    3e48:	4699      	mov	r9, r3
    3e4a:	46a2      	mov	sl, r4
    3e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e4e:	46c0      	nop			; (mov r8, r8)
    3e50:	00000ec9 	.word	0x00000ec9
    3e54:	40002900 	.word	0x40002900
    3e58:	40002880 	.word	0x40002880
    3e5c:	00000a61 	.word	0x00000a61
    3e60:	00000a75 	.word	0x00000a75
    3e64:	00003c91 	.word	0x00003c91
    3e68:	00000921 	.word	0x00000921
    3e6c:	0000094d 	.word	0x0000094d
    3e70:	00003c71 	.word	0x00003c71
    3e74:	00003c51 	.word	0x00003c51
    3e78:	20001168 	.word	0x20001168
    3e7c:	40002800 	.word	0x40002800
    3e80:	00013ad1 	.word	0x00013ad1
    3e84:	001e8480 	.word	0x001e8480
    3e88:	00530005 	.word	0x00530005
    3e8c:	003e0005 	.word	0x003e0005
    3e90:	00520005 	.word	0x00520005
    3e94:	20000b38 	.word	0x20000b38
    3e98:	42001000 	.word	0x42001000
    3e9c:	00001fed 	.word	0x00001fed

00003ea0 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ea0:	4b07      	ldr	r3, [pc, #28]	; (3ec0 <HAL_Radio_resources_init+0x20>)
    3ea2:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3ea4:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3ea6:	2b00      	cmp	r3, #0
    3ea8:	d1fc      	bne.n	3ea4 <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3eaa:	6813      	ldr	r3, [r2, #0]
    3eac:	2102      	movs	r1, #2
    3eae:	430b      	orrs	r3, r1
    3eb0:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3eb2:	4b03      	ldr	r3, [pc, #12]	; (3ec0 <HAL_Radio_resources_init+0x20>)
    3eb4:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3eb6:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    3eb8:	2b00      	cmp	r3, #0
    3eba:	d1fc      	bne.n	3eb6 <HAL_Radio_resources_init+0x16>
}
    3ebc:	4770      	bx	lr
    3ebe:	46c0      	nop			; (mov r8, r8)
    3ec0:	20000b38 	.word	0x20000b38

00003ec4 <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ec4:	4b06      	ldr	r3, [pc, #24]	; (3ee0 <HAL_RadioDeInit+0x1c>)
    3ec6:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3ec8:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3eca:	2b00      	cmp	r3, #0
    3ecc:	d1fc      	bne.n	3ec8 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    3ece:	338f      	adds	r3, #143	; 0x8f
    3ed0:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    3ed2:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3ed4:	6813      	ldr	r3, [r2, #0]
    3ed6:	2102      	movs	r1, #2
    3ed8:	438b      	bics	r3, r1
    3eda:	6013      	str	r3, [r2, #0]
}
    3edc:	4770      	bx	lr
    3ede:	46c0      	nop			; (mov r8, r8)
    3ee0:	20000b38 	.word	0x20000b38

00003ee4 <RADIO_Reset>:
{
    3ee4:	b570      	push	{r4, r5, r6, lr}
    3ee6:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    3ee8:	4c0a      	ldr	r4, [pc, #40]	; (3f14 <RADIO_Reset+0x30>)
    3eea:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    3eec:	4d0a      	ldr	r5, [pc, #40]	; (3f18 <RADIO_Reset+0x34>)
    3eee:	2680      	movs	r6, #128	; 0x80
    3ef0:	0236      	lsls	r6, r6, #8
    3ef2:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    3ef4:	2001      	movs	r0, #1
    3ef6:	4b09      	ldr	r3, [pc, #36]	; (3f1c <RADIO_Reset+0x38>)
    3ef8:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    3efa:	a901      	add	r1, sp, #4
    3efc:	2300      	movs	r3, #0
    3efe:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3f00:	2201      	movs	r2, #1
    3f02:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3f04:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    3f06:	202f      	movs	r0, #47	; 0x2f
    3f08:	4b05      	ldr	r3, [pc, #20]	; (3f20 <RADIO_Reset+0x3c>)
    3f0a:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    3f0c:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    3f0e:	47a0      	blx	r4
}
    3f10:	b002      	add	sp, #8
    3f12:	bd70      	pop	{r4, r5, r6, pc}
    3f14:	00003c31 	.word	0x00003c31
    3f18:	40002880 	.word	0x40002880
    3f1c:	00004181 	.word	0x00004181
    3f20:	00000ec9 	.word	0x00000ec9

00003f24 <RADIO_RegisterWrite>:
{
    3f24:	b570      	push	{r4, r5, r6, lr}
    3f26:	0004      	movs	r4, r0
    3f28:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    3f2a:	4b05      	ldr	r3, [pc, #20]	; (3f40 <RADIO_RegisterWrite+0x1c>)
    3f2c:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    3f2e:	2080      	movs	r0, #128	; 0x80
    3f30:	4320      	orrs	r0, r4
    3f32:	4c04      	ldr	r4, [pc, #16]	; (3f44 <RADIO_RegisterWrite+0x20>)
    3f34:	47a0      	blx	r4
	HAL_SPISend(value);
    3f36:	0028      	movs	r0, r5
    3f38:	47a0      	blx	r4
	HAL_SPICSDeassert();
    3f3a:	4b03      	ldr	r3, [pc, #12]	; (3f48 <RADIO_RegisterWrite+0x24>)
    3f3c:	4798      	blx	r3
}
    3f3e:	bd70      	pop	{r4, r5, r6, pc}
    3f40:	00003cb1 	.word	0x00003cb1
    3f44:	00003bdd 	.word	0x00003bdd
    3f48:	00003ccd 	.word	0x00003ccd

00003f4c <RADIO_RegisterRead>:
{
    3f4c:	b510      	push	{r4, lr}
    3f4e:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    3f50:	4b06      	ldr	r3, [pc, #24]	; (3f6c <RADIO_RegisterRead+0x20>)
    3f52:	4798      	blx	r3
	HAL_SPISend(reg);
    3f54:	207f      	movs	r0, #127	; 0x7f
    3f56:	4020      	ands	r0, r4
    3f58:	4c05      	ldr	r4, [pc, #20]	; (3f70 <RADIO_RegisterRead+0x24>)
    3f5a:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    3f5c:	20ff      	movs	r0, #255	; 0xff
    3f5e:	47a0      	blx	r4
    3f60:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    3f62:	4b04      	ldr	r3, [pc, #16]	; (3f74 <RADIO_RegisterRead+0x28>)
    3f64:	4798      	blx	r3
}
    3f66:	0020      	movs	r0, r4
    3f68:	bd10      	pop	{r4, pc}
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	00003cb1 	.word	0x00003cb1
    3f70:	00003bdd 	.word	0x00003bdd
    3f74:	00003ccd 	.word	0x00003ccd

00003f78 <RADIO_FrameWrite>:
{
    3f78:	b570      	push	{r4, r5, r6, lr}
    3f7a:	0004      	movs	r4, r0
    3f7c:	000e      	movs	r6, r1
    3f7e:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3f80:	4b0a      	ldr	r3, [pc, #40]	; (3fac <RADIO_FrameWrite+0x34>)
    3f82:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    3f84:	2080      	movs	r0, #128	; 0x80
    3f86:	4320      	orrs	r0, r4
    3f88:	4b09      	ldr	r3, [pc, #36]	; (3fb0 <RADIO_FrameWrite+0x38>)
    3f8a:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    3f8c:	2d00      	cmp	r5, #0
    3f8e:	d00a      	beq.n	3fa6 <RADIO_FrameWrite+0x2e>
    3f90:	0034      	movs	r4, r6
    3f92:	3d01      	subs	r5, #1
    3f94:	b2ed      	uxtb	r5, r5
    3f96:	3501      	adds	r5, #1
    3f98:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    3f9a:	4e05      	ldr	r6, [pc, #20]	; (3fb0 <RADIO_FrameWrite+0x38>)
    3f9c:	7820      	ldrb	r0, [r4, #0]
    3f9e:	47b0      	blx	r6
    3fa0:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3fa2:	42ac      	cmp	r4, r5
    3fa4:	d1fa      	bne.n	3f9c <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    3fa6:	4b03      	ldr	r3, [pc, #12]	; (3fb4 <RADIO_FrameWrite+0x3c>)
    3fa8:	4798      	blx	r3
}
    3faa:	bd70      	pop	{r4, r5, r6, pc}
    3fac:	00003cb1 	.word	0x00003cb1
    3fb0:	00003bdd 	.word	0x00003bdd
    3fb4:	00003ccd 	.word	0x00003ccd

00003fb8 <RADIO_FrameRead>:
{
    3fb8:	b570      	push	{r4, r5, r6, lr}
    3fba:	0004      	movs	r4, r0
    3fbc:	000e      	movs	r6, r1
    3fbe:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3fc0:	4b0a      	ldr	r3, [pc, #40]	; (3fec <RADIO_FrameRead+0x34>)
    3fc2:	4798      	blx	r3
    HAL_SPISend(offset);
    3fc4:	0020      	movs	r0, r4
    3fc6:	4b0a      	ldr	r3, [pc, #40]	; (3ff0 <RADIO_FrameRead+0x38>)
    3fc8:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    3fca:	2d00      	cmp	r5, #0
    3fcc:	d00b      	beq.n	3fe6 <RADIO_FrameRead+0x2e>
    3fce:	0034      	movs	r4, r6
    3fd0:	3d01      	subs	r5, #1
    3fd2:	b2ed      	uxtb	r5, r5
    3fd4:	3501      	adds	r5, #1
    3fd6:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    3fd8:	4e05      	ldr	r6, [pc, #20]	; (3ff0 <RADIO_FrameRead+0x38>)
    3fda:	20ff      	movs	r0, #255	; 0xff
    3fdc:	47b0      	blx	r6
    3fde:	7020      	strb	r0, [r4, #0]
    3fe0:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3fe2:	42ac      	cmp	r4, r5
    3fe4:	d1f9      	bne.n	3fda <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    3fe6:	4b03      	ldr	r3, [pc, #12]	; (3ff4 <RADIO_FrameRead+0x3c>)
    3fe8:	4798      	blx	r3
}
    3fea:	bd70      	pop	{r4, r5, r6, pc}
    3fec:	00003cb1 	.word	0x00003cb1
    3ff0:	00003bdd 	.word	0x00003bdd
    3ff4:	00003ccd 	.word	0x00003ccd

00003ff8 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    3ff8:	2802      	cmp	r0, #2
    3ffa:	d007      	beq.n	400c <HAL_RegisterDioInterruptHandler+0x14>
    3ffc:	2804      	cmp	r0, #4
    3ffe:	d008      	beq.n	4012 <HAL_RegisterDioInterruptHandler+0x1a>
    4000:	2801      	cmp	r0, #1
    4002:	d000      	beq.n	4006 <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    4004:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    4006:	4b04      	ldr	r3, [pc, #16]	; (4018 <HAL_RegisterDioInterruptHandler+0x20>)
    4008:	6019      	str	r1, [r3, #0]
      break;
    400a:	e7fb      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    400c:	4b03      	ldr	r3, [pc, #12]	; (401c <HAL_RegisterDioInterruptHandler+0x24>)
    400e:	6019      	str	r1, [r3, #0]
      break;
    4010:	e7f8      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    4012:	4b03      	ldr	r3, [pc, #12]	; (4020 <HAL_RegisterDioInterruptHandler+0x28>)
    4014:	6019      	str	r1, [r3, #0]
}
    4016:	e7f5      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
    4018:	20000b2c 	.word	0x20000b2c
    401c:	20000b30 	.word	0x20000b30
    4020:	20000b34 	.word	0x20000b34

00004024 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    4024:	2801      	cmp	r0, #1
    4026:	d00a      	beq.n	403e <HAL_EnableRFCtrl+0x1a>
    4028:	2900      	cmp	r1, #0
    402a:	d008      	beq.n	403e <HAL_EnableRFCtrl+0x1a>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
   else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    402c:	2802      	cmp	r0, #2
    402e:	d10a      	bne.n	4046 <HAL_EnableRFCtrl+0x22>
    4030:	2901      	cmp	r1, #1
    4032:	d108      	bne.n	4046 <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    4034:	2280      	movs	r2, #128	; 0x80
    4036:	0192      	lsls	r2, r2, #6
    4038:	4b03      	ldr	r3, [pc, #12]	; (4048 <HAL_EnableRFCtrl+0x24>)
    403a:	615a      	str	r2, [r3, #20]
   {
	   port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
   }
#endif	
}
    403c:	e003      	b.n	4046 <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    403e:	2280      	movs	r2, #128	; 0x80
    4040:	0192      	lsls	r2, r2, #6
    4042:	4b01      	ldr	r3, [pc, #4]	; (4048 <HAL_EnableRFCtrl+0x24>)
    4044:	619a      	str	r2, [r3, #24]
    4046:	4770      	bx	lr
    4048:	40002800 	.word	0x40002800

0000404c <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    404c:	2801      	cmp	r0, #1
    404e:	d001      	beq.n	4054 <HAL_DisableRFCtrl+0x8>
    4050:	2900      	cmp	r1, #0
    4052:	d103      	bne.n	405c <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    4054:	2280      	movs	r2, #128	; 0x80
    4056:	0192      	lsls	r2, r2, #6
    4058:	4b01      	ldr	r3, [pc, #4]	; (4060 <HAL_DisableRFCtrl+0x14>)
    405a:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    405c:	4770      	bx	lr
    405e:	46c0      	nop			; (mov r8, r8)
    4060:	40002800 	.word	0x40002800

00004064 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    4064:	2002      	movs	r0, #2
    4066:	4770      	bx	lr

00004068 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    4068:	2000      	movs	r0, #0
    406a:	4770      	bx	lr

0000406c <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    406c:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    406e:	2280      	movs	r2, #128	; 0x80
    4070:	0092      	lsls	r2, r2, #2
    4072:	4b03      	ldr	r3, [pc, #12]	; (4080 <HAL_TCXOPowerOn+0x14>)
    4074:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    4076:	2002      	movs	r0, #2
    4078:	4b02      	ldr	r3, [pc, #8]	; (4084 <HAL_TCXOPowerOn+0x18>)
    407a:	4798      	blx	r3
#endif
}
    407c:	bd10      	pop	{r4, pc}
    407e:	46c0      	nop			; (mov r8, r8)
    4080:	40002800 	.word	0x40002800
    4084:	00000181 	.word	0x00000181

00004088 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    4088:	2280      	movs	r2, #128	; 0x80
    408a:	0092      	lsls	r2, r2, #2
    408c:	4b01      	ldr	r3, [pc, #4]	; (4094 <HAL_TCXOPowerOff+0xc>)
    408e:	615a      	str	r2, [r3, #20]
#ifdef TCXO_ENABLE
#ifndef TCXO_ALWAYS_ON
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
#endif
}
    4090:	4770      	bx	lr
    4092:	46c0      	nop			; (mov r8, r8)
    4094:	40002800 	.word	0x40002800

00004098 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    4098:	2801      	cmp	r0, #1
    409a:	d002      	beq.n	40a2 <HAL_Sleep+0xa>
    409c:	2802      	cmp	r0, #2
    409e:	d00c      	beq.n	40ba <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    40a0:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    40a2:	2204      	movs	r2, #4
    40a4:	2380      	movs	r3, #128	; 0x80
    40a6:	05db      	lsls	r3, r3, #23
    40a8:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    40aa:	001a      	movs	r2, r3
    40ac:	7853      	ldrb	r3, [r2, #1]
    40ae:	2b04      	cmp	r3, #4
    40b0:	d1fc      	bne.n	40ac <HAL_Sleep+0x14>
  __ASM volatile ("dsb 0xF":::"memory");
    40b2:	f3bf 8f4f 	dsb	sy
	__WFI();
    40b6:	bf30      	wfi
    40b8:	e7f2      	b.n	40a0 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    40ba:	2205      	movs	r2, #5
    40bc:	2380      	movs	r3, #128	; 0x80
    40be:	05db      	lsls	r3, r3, #23
    40c0:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    40c2:	001a      	movs	r2, r3
    40c4:	7853      	ldrb	r3, [r2, #1]
    40c6:	2b05      	cmp	r3, #5
    40c8:	d1fc      	bne.n	40c4 <HAL_Sleep+0x2c>
    40ca:	f3bf 8f4f 	dsb	sy
	__WFI();
    40ce:	bf30      	wfi
    40d0:	e7e6      	b.n	40a0 <HAL_Sleep+0x8>
	...

000040d4 <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    40d4:	b510      	push	{r4, lr}
    40d6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    40d8:	2201      	movs	r2, #1
    40da:	466b      	mov	r3, sp
    40dc:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    40de:	2300      	movs	r3, #0
    40e0:	4669      	mov	r1, sp
    40e2:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    40e4:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    40e6:	466a      	mov	r2, sp
    40e8:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    40ea:	3b01      	subs	r3, #1
    40ec:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    40ee:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    40f0:	4c04      	ldr	r4, [pc, #16]	; (4104 <SleepTimerInit+0x30>)
    40f2:	4905      	ldr	r1, [pc, #20]	; (4108 <SleepTimerInit+0x34>)
    40f4:	0020      	movs	r0, r4
    40f6:	4b05      	ldr	r3, [pc, #20]	; (410c <SleepTimerInit+0x38>)
    40f8:	4798      	blx	r3
	rtc_count_enable(&rtc);
    40fa:	0020      	movs	r0, r4
    40fc:	4b04      	ldr	r3, [pc, #16]	; (4110 <SleepTimerInit+0x3c>)
    40fe:	4798      	blx	r3
}
    4100:	b004      	add	sp, #16
    4102:	bd10      	pop	{r4, pc}
    4104:	2000116c 	.word	0x2000116c
    4108:	40002000 	.word	0x40002000
    410c:	00001079 	.word	0x00001079
    4110:	00000ef9 	.word	0x00000ef9

00004114 <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    4114:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    4116:	4802      	ldr	r0, [pc, #8]	; (4120 <SleepTimerGetElapsedTime+0xc>)
    4118:	4b02      	ldr	r3, [pc, #8]	; (4124 <SleepTimerGetElapsedTime+0x10>)
    411a:	4798      	blx	r3
}
    411c:	bd10      	pop	{r4, pc}
    411e:	46c0      	nop			; (mov r8, r8)
    4120:	2000116c 	.word	0x2000116c
    4124:	00000fe9 	.word	0x00000fe9

00004128 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	0005      	movs	r5, r0
    412c:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    412e:	4c0a      	ldr	r4, [pc, #40]	; (4158 <SleepTimerStart+0x30>)
    4130:	2100      	movs	r1, #0
    4132:	0020      	movs	r0, r4
    4134:	4b09      	ldr	r3, [pc, #36]	; (415c <SleepTimerStart+0x34>)
    4136:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    4138:	2208      	movs	r2, #8
    413a:	0031      	movs	r1, r6
    413c:	0020      	movs	r0, r4
    413e:	4b08      	ldr	r3, [pc, #32]	; (4160 <SleepTimerStart+0x38>)
    4140:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    4142:	2200      	movs	r2, #0
    4144:	0029      	movs	r1, r5
    4146:	0020      	movs	r0, r4
    4148:	4b06      	ldr	r3, [pc, #24]	; (4164 <SleepTimerStart+0x3c>)
    414a:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    414c:	2108      	movs	r1, #8
    414e:	0020      	movs	r0, r4
    4150:	4b05      	ldr	r3, [pc, #20]	; (4168 <SleepTimerStart+0x40>)
    4152:	4798      	blx	r3
}
    4154:	bd70      	pop	{r4, r5, r6, pc}
    4156:	46c0      	nop			; (mov r8, r8)
    4158:	2000116c 	.word	0x2000116c
    415c:	00000fa5 	.word	0x00000fa5
    4160:	00001115 	.word	0x00001115
    4164:	00001015 	.word	0x00001015
    4168:	00001151 	.word	0x00001151

0000416c <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    416c:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    416e:	2108      	movs	r1, #8
    4170:	4801      	ldr	r0, [pc, #4]	; (4178 <SleepTimerStop+0xc>)
    4172:	4b02      	ldr	r3, [pc, #8]	; (417c <SleepTimerStop+0x10>)
    4174:	4798      	blx	r3
}
    4176:	bd10      	pop	{r4, pc}
    4178:	2000116c 	.word	0x2000116c
    417c:	00001195 	.word	0x00001195

00004180 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    4180:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    4182:	2800      	cmp	r0, #0
    4184:	d103      	bne.n	418e <SystemBlockingWaitMs+0xe>
    4186:	2001      	movs	r0, #1
    4188:	4b02      	ldr	r3, [pc, #8]	; (4194 <SystemBlockingWaitMs+0x14>)
    418a:	4798      	blx	r3
#endif
}
    418c:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    418e:	4b02      	ldr	r3, [pc, #8]	; (4198 <SystemBlockingWaitMs+0x18>)
    4190:	4798      	blx	r3
    4192:	e7fb      	b.n	418c <SystemBlockingWaitMs+0xc>
    4194:	00000155 	.word	0x00000155
    4198:	00000181 	.word	0x00000181

0000419c <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    419c:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    419e:	4b01      	ldr	r3, [pc, #4]	; (41a4 <system_enter_critical_section+0x8>)
    41a0:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    41a2:	bd10      	pop	{r4, pc}
    41a4:	000001ad 	.word	0x000001ad

000041a8 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    41a8:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    41aa:	4b01      	ldr	r3, [pc, #4]	; (41b0 <system_leave_critical_section+0x8>)
    41ac:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    41ae:	bd10      	pop	{r4, pc}
    41b0:	000001ed 	.word	0x000001ed

000041b4 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    41b4:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    41b6:	4b16      	ldr	r3, [pc, #88]	; (4210 <PMM_Wakeup+0x5c>)
    41b8:	781b      	ldrb	r3, [r3, #0]
    41ba:	2b01      	cmp	r3, #1
    41bc:	d000      	beq.n	41c0 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    41be:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    41c0:	2200      	movs	r2, #0
    41c2:	4b13      	ldr	r3, [pc, #76]	; (4210 <PMM_Wakeup+0x5c>)
    41c4:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    41c6:	4b13      	ldr	r3, [pc, #76]	; (4214 <PMM_Wakeup+0x60>)
    41c8:	4798      	blx	r3
    41ca:	4b13      	ldr	r3, [pc, #76]	; (4218 <PMM_Wakeup+0x64>)
    41cc:	4798      	blx	r3
    41ce:	4913      	ldr	r1, [pc, #76]	; (421c <PMM_Wakeup+0x68>)
    41d0:	4b13      	ldr	r3, [pc, #76]	; (4220 <PMM_Wakeup+0x6c>)
    41d2:	4798      	blx	r3
    41d4:	4b13      	ldr	r3, [pc, #76]	; (4224 <PMM_Wakeup+0x70>)
    41d6:	4798      	blx	r3
    41d8:	0004      	movs	r4, r0
    41da:	000d      	movs	r5, r1
        SleepTimerStop();
    41dc:	4b12      	ldr	r3, [pc, #72]	; (4228 <PMM_Wakeup+0x74>)
    41de:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    41e0:	0020      	movs	r0, r4
    41e2:	0029      	movs	r1, r5
    41e4:	4b11      	ldr	r3, [pc, #68]	; (422c <PMM_Wakeup+0x78>)
    41e6:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    41e8:	4b11      	ldr	r3, [pc, #68]	; (4230 <PMM_Wakeup+0x7c>)
    41ea:	681b      	ldr	r3, [r3, #0]
    41ec:	2b00      	cmp	r3, #0
    41ee:	d0e6      	beq.n	41be <PMM_Wakeup+0xa>
    41f0:	689e      	ldr	r6, [r3, #8]
    41f2:	2e00      	cmp	r6, #0
    41f4:	d0e3      	beq.n	41be <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    41f6:	22fa      	movs	r2, #250	; 0xfa
    41f8:	0092      	lsls	r2, r2, #2
    41fa:	2300      	movs	r3, #0
    41fc:	0020      	movs	r0, r4
    41fe:	0029      	movs	r1, r5
    4200:	4c0c      	ldr	r4, [pc, #48]	; (4234 <PMM_Wakeup+0x80>)
    4202:	47a0      	blx	r4
    4204:	47b0      	blx	r6
            sleepReq = NULL;
    4206:	2200      	movs	r2, #0
    4208:	4b09      	ldr	r3, [pc, #36]	; (4230 <PMM_Wakeup+0x7c>)
    420a:	601a      	str	r2, [r3, #0]
}
    420c:	e7d7      	b.n	41be <PMM_Wakeup+0xa>
    420e:	46c0      	nop			; (mov r8, r8)
    4210:	20000b44 	.word	0x20000b44
    4214:	00004115 	.word	0x00004115
    4218:	00011bdd 	.word	0x00011bdd
    421c:	41f423d7 	.word	0x41f423d7
    4220:	00011585 	.word	0x00011585
    4224:	00010cc1 	.word	0x00010cc1
    4228:	0000416d 	.word	0x0000416d
    422c:	000085c5 	.word	0x000085c5
    4230:	20000b48 	.word	0x20000b48
    4234:	00010bfd 	.word	0x00010bfd

00004238 <PMM_Sleep>:
{
    4238:	b570      	push	{r4, r5, r6, lr}
    423a:	1e05      	subs	r5, r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    423c:	d059      	beq.n	42f2 <PMM_Sleep+0xba>
    423e:	4b33      	ldr	r3, [pc, #204]	; (430c <PMM_Sleep+0xd4>)
    4240:	781b      	ldrb	r3, [r3, #0]
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4242:	2000      	movs	r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    4244:	2b00      	cmp	r3, #0
    4246:	d000      	beq.n	424a <PMM_Sleep+0x12>
}
    4248:	bd70      	pop	{r4, r5, r6, pc}
        canSleep = SYSTEM_ReadyToSleep();
    424a:	4b31      	ldr	r3, [pc, #196]	; (4310 <PMM_Sleep+0xd8>)
    424c:	4798      	blx	r3
    424e:	1e04      	subs	r4, r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    4250:	d051      	beq.n	42f6 <PMM_Sleep+0xbe>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    4252:	682b      	ldr	r3, [r5, #0]
    4254:	4a2f      	ldr	r2, [pc, #188]	; (4314 <PMM_Sleep+0xdc>)
    4256:	4694      	mov	ip, r2
    4258:	4463      	add	r3, ip
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    425a:	2400      	movs	r4, #0
    425c:	4a2e      	ldr	r2, [pc, #184]	; (4318 <PMM_Sleep+0xe0>)
    425e:	429a      	cmp	r2, r3
    4260:	4164      	adcs	r4, r4
    4262:	b2e4      	uxtb	r4, r4
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    4264:	792a      	ldrb	r2, [r5, #4]
    4266:	2a02      	cmp	r2, #2
    4268:	d01e      	beq.n	42a8 <PMM_Sleep+0x70>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    426a:	2a01      	cmp	r2, #1
    426c:	d029      	beq.n	42c2 <PMM_Sleep+0x8a>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    426e:	2601      	movs	r6, #1
    4270:	4276      	negs	r6, r6
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4272:	2000      	movs	r0, #0
        if ( canSleep )
    4274:	2c00      	cmp	r4, #0
    4276:	d0e7      	beq.n	4248 <PMM_Sleep+0x10>
            SystemTimerSuspend();
    4278:	4b28      	ldr	r3, [pc, #160]	; (431c <PMM_Sleep+0xe4>)
    427a:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    427c:	0030      	movs	r0, r6
    427e:	380a      	subs	r0, #10
    4280:	4b27      	ldr	r3, [pc, #156]	; (4320 <PMM_Sleep+0xe8>)
    4282:	4798      	blx	r3
    4284:	4927      	ldr	r1, [pc, #156]	; (4324 <PMM_Sleep+0xec>)
    4286:	4b28      	ldr	r3, [pc, #160]	; (4328 <PMM_Sleep+0xf0>)
    4288:	4798      	blx	r3
    428a:	4b28      	ldr	r3, [pc, #160]	; (432c <PMM_Sleep+0xf4>)
    428c:	4798      	blx	r3
    428e:	4928      	ldr	r1, [pc, #160]	; (4330 <PMM_Sleep+0xf8>)
    4290:	4b28      	ldr	r3, [pc, #160]	; (4334 <PMM_Sleep+0xfc>)
    4292:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    4294:	2201      	movs	r2, #1
    4296:	4b1d      	ldr	r3, [pc, #116]	; (430c <PMM_Sleep+0xd4>)
    4298:	701a      	strb	r2, [r3, #0]
            sleepReq = req;
    429a:	4b27      	ldr	r3, [pc, #156]	; (4338 <PMM_Sleep+0x100>)
    429c:	601d      	str	r5, [r3, #0]
            HAL_Sleep(req->sleep_mode);
    429e:	7928      	ldrb	r0, [r5, #4]
    42a0:	4b26      	ldr	r3, [pc, #152]	; (433c <PMM_Sleep+0x104>)
    42a2:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    42a4:	2001      	movs	r0, #1
    42a6:	e7cf      	b.n	4248 <PMM_Sleep+0x10>
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    42a8:	4a1b      	ldr	r2, [pc, #108]	; (4318 <PMM_Sleep+0xe0>)
    42aa:	2400      	movs	r4, #0
    42ac:	4293      	cmp	r3, r2
    42ae:	d806      	bhi.n	42be <PMM_Sleep+0x86>
    42b0:	4b23      	ldr	r3, [pc, #140]	; (4340 <PMM_Sleep+0x108>)
    42b2:	4798      	blx	r3
    42b4:	3001      	adds	r0, #1
    42b6:	4244      	negs	r4, r0
    42b8:	4144      	adcs	r4, r0
    42ba:	e000      	b.n	42be <PMM_Sleep+0x86>
    42bc:	2400      	movs	r4, #0
            sysSleepTime = req->sleepTimeMs;
    42be:	682e      	ldr	r6, [r5, #0]
    42c0:	e7d7      	b.n	4272 <PMM_Sleep+0x3a>
            sysSleepTime = SwTimerNextExpiryDuration();
    42c2:	4b1f      	ldr	r3, [pc, #124]	; (4340 <PMM_Sleep+0x108>)
    42c4:	4798      	blx	r3
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    42c6:	1c43      	adds	r3, r0, #1
    42c8:	d01c      	beq.n	4304 <PMM_Sleep+0xcc>
    42ca:	21fa      	movs	r1, #250	; 0xfa
    42cc:	0089      	lsls	r1, r1, #2
    42ce:	4b1d      	ldr	r3, [pc, #116]	; (4344 <PMM_Sleep+0x10c>)
    42d0:	4798      	blx	r3
    42d2:	0003      	movs	r3, r0
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    42d4:	2000      	movs	r0, #0
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    42d6:	2c00      	cmp	r4, #0
    42d8:	d0b6      	beq.n	4248 <PMM_Sleep+0x10>
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    42da:	490f      	ldr	r1, [pc, #60]	; (4318 <PMM_Sleep+0xe0>)
    42dc:	4a0d      	ldr	r2, [pc, #52]	; (4314 <PMM_Sleep+0xdc>)
    42de:	189a      	adds	r2, r3, r2
    42e0:	428a      	cmp	r2, r1
    42e2:	d8b1      	bhi.n	4248 <PMM_Sleep+0x10>
    42e4:	682e      	ldr	r6, [r5, #0]
    42e6:	429e      	cmp	r6, r3
    42e8:	d9c6      	bls.n	4278 <PMM_Sleep+0x40>
    42ea:	001e      	movs	r6, r3
    42ec:	e7c4      	b.n	4278 <PMM_Sleep+0x40>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    42ee:	4b16      	ldr	r3, [pc, #88]	; (4348 <PMM_Sleep+0x110>)
    42f0:	e7f8      	b.n	42e4 <PMM_Sleep+0xac>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    42f2:	2000      	movs	r0, #0
    42f4:	e7a8      	b.n	4248 <PMM_Sleep+0x10>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    42f6:	792b      	ldrb	r3, [r5, #4]
    42f8:	2b02      	cmp	r3, #2
    42fa:	d0df      	beq.n	42bc <PMM_Sleep+0x84>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    42fc:	2b01      	cmp	r3, #1
    42fe:	d0e0      	beq.n	42c2 <PMM_Sleep+0x8a>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4300:	2000      	movs	r0, #0
    return status;
    4302:	e7a1      	b.n	4248 <PMM_Sleep+0x10>
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    4304:	2c00      	cmp	r4, #0
    4306:	d1f2      	bne.n	42ee <PMM_Sleep+0xb6>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    4308:	4e0f      	ldr	r6, [pc, #60]	; (4348 <PMM_Sleep+0x110>)
    430a:	e7b2      	b.n	4272 <PMM_Sleep+0x3a>
    430c:	20000b44 	.word	0x20000b44
    4310:	0000872d 	.word	0x0000872d
    4314:	fffffc18 	.word	0xfffffc18
    4318:	07cebbc8 	.word	0x07cebbc8
    431c:	00008591 	.word	0x00008591
    4320:	00011bdd 	.word	0x00011bdd
    4324:	42031375 	.word	0x42031375
    4328:	00011585 	.word	0x00011585
    432c:	00010c91 	.word	0x00010c91
    4330:	000041b5 	.word	0x000041b5
    4334:	00004129 	.word	0x00004129
    4338:	20000b48 	.word	0x20000b48
    433c:	00004099 	.word	0x00004099
    4340:	000082cd 	.word	0x000082cd
    4344:	0001089d 	.word	0x0001089d
    4348:	07cebfb0 	.word	0x07cebfb0

0000434c <LORAReg_InitAS>:
	
#else
	result = UNSUPPORTED_BAND;
#endif
	return result;
}
    434c:	20c6      	movs	r0, #198	; 0xc6
    434e:	4770      	bx	lr

00004350 <LORAReg_InitAU>:
	LORAREG_InitSetAttrFnPtrsAU();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4350:	20c6      	movs	r0, #198	; 0xc6
    4352:	4770      	bx	lr

00004354 <LORAReg_InitEU>:
	LORAREG_InitSetAttrFnPtrsEU();
#else
    status = UNSUPPORTED_BAND;
#endif
	return status;
}
    4354:	20c6      	movs	r0, #198	; 0xc6
    4356:	4770      	bx	lr

00004358 <LORAReg_InitIN>:
	LORAREG_InitSetAttrFnPtrsIN();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4358:	20c6      	movs	r0, #198	; 0xc6
    435a:	4770      	bx	lr

0000435c <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    435c:	4770      	bx	lr
	...

00004360 <LORAReg_InitJP>:
{
    4360:	b5f0      	push	{r4, r5, r6, r7, lr}
    4362:	46c6      	mov	lr, r8
    4364:	b500      	push	{lr}
    4366:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    4368:	4b9a      	ldr	r3, [pc, #616]	; (45d4 <LORAReg_InitJP+0x274>)
    436a:	2103      	movs	r1, #3
    436c:	2226      	movs	r2, #38	; 0x26
    436e:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    4370:	2510      	movs	r5, #16
    4372:	3204      	adds	r2, #4
    4374:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    4376:	3901      	subs	r1, #1
    4378:	3a01      	subs	r2, #1
    437a:	5499      	strb	r1, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    437c:	2401      	movs	r4, #1
    437e:	3a02      	subs	r2, #2
    4380:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4382:	001a      	movs	r2, r3
    4384:	3283      	adds	r2, #131	; 0x83
    4386:	2400      	movs	r4, #0
    4388:	46a0      	mov	r8, r4
    438a:	711a      	strb	r2, [r3, #4]
    438c:	0a16      	lsrs	r6, r2, #8
    438e:	715e      	strb	r6, [r3, #5]
    4390:	0c16      	lsrs	r6, r2, #16
    4392:	719e      	strb	r6, [r3, #6]
    4394:	0e12      	lsrs	r2, r2, #24
    4396:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4398:	001a      	movs	r2, r3
    439a:	3243      	adds	r2, #67	; 0x43
    439c:	701a      	strb	r2, [r3, #0]
    439e:	0a16      	lsrs	r6, r2, #8
    43a0:	705e      	strb	r6, [r3, #1]
    43a2:	0c16      	lsrs	r6, r2, #16
    43a4:	709e      	strb	r6, [r3, #2]
    43a6:	0e12      	lsrs	r2, r2, #24
    43a8:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    43aa:	001a      	movs	r2, r3
    43ac:	32bc      	adds	r2, #188	; 0xbc
    43ae:	32ff      	adds	r2, #255	; 0xff
    43b0:	731a      	strb	r2, [r3, #12]
    43b2:	0a16      	lsrs	r6, r2, #8
    43b4:	735e      	strb	r6, [r3, #13]
    43b6:	0c16      	lsrs	r6, r2, #16
    43b8:	739e      	strb	r6, [r3, #14]
    43ba:	0e12      	lsrs	r2, r2, #24
    43bc:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    43be:	001a      	movs	r2, r3
    43c0:	32a3      	adds	r2, #163	; 0xa3
    43c2:	721a      	strb	r2, [r3, #8]
    43c4:	0a16      	lsrs	r6, r2, #8
    43c6:	725e      	strb	r6, [r3, #9]
    43c8:	0c16      	lsrs	r6, r2, #16
    43ca:	729e      	strb	r6, [r3, #10]
    43cc:	0e12      	lsrs	r2, r2, #24
    43ce:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    43d0:	001a      	movs	r2, r3
    43d2:	3264      	adds	r2, #100	; 0x64
    43d4:	32ff      	adds	r2, #255	; 0xff
    43d6:	741a      	strb	r2, [r3, #16]
    43d8:	0a16      	lsrs	r6, r2, #8
    43da:	745e      	strb	r6, [r3, #17]
    43dc:	0c16      	lsrs	r6, r2, #16
    43de:	749e      	strb	r6, [r3, #18]
    43e0:	0e12      	lsrs	r2, r2, #24
    43e2:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    43e4:	001a      	movs	r2, r3
    43e6:	3234      	adds	r2, #52	; 0x34
    43e8:	751a      	strb	r2, [r3, #20]
    43ea:	0a16      	lsrs	r6, r2, #8
    43ec:	755e      	strb	r6, [r3, #21]
    43ee:	0c16      	lsrs	r6, r2, #16
    43f0:	759e      	strb	r6, [r3, #22]
    43f2:	0e12      	lsrs	r2, r2, #24
    43f4:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    43f6:	001a      	movs	r2, r3
    43f8:	323d      	adds	r2, #61	; 0x3d
    43fa:	761a      	strb	r2, [r3, #24]
    43fc:	0a16      	lsrs	r6, r2, #8
    43fe:	765e      	strb	r6, [r3, #25]
    4400:	0c16      	lsrs	r6, r2, #16
    4402:	769e      	strb	r6, [r3, #26]
    4404:	0e12      	lsrs	r2, r2, #24
    4406:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    4408:	2222      	movs	r2, #34	; 0x22
    440a:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    440c:	3201      	adds	r2, #1
    440e:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    4410:	2200      	movs	r2, #0
    4412:	771a      	strb	r2, [r3, #28]
    4414:	3a16      	subs	r2, #22
    4416:	775a      	strb	r2, [r3, #29]
    4418:	321c      	adds	r2, #28
    441a:	779a      	strb	r2, [r3, #30]
    441c:	3231      	adds	r2, #49	; 0x31
    441e:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    4420:	3a16      	subs	r2, #22
    4422:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    4424:	2636      	movs	r6, #54	; 0x36
    4426:	3a01      	subs	r2, #1
    4428:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    442a:	3a19      	subs	r2, #25
    442c:	3e12      	subs	r6, #18
    442e:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    4430:	3601      	adds	r6, #1
    4432:	559c      	strb	r4, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    4434:	3e20      	subs	r6, #32
    4436:	27b6      	movs	r7, #182	; 0xb6
    4438:	37ff      	adds	r7, #255	; 0xff
    443a:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    443c:	3f06      	subs	r7, #6
    443e:	3fff      	subs	r7, #255	; 0xff
    4440:	46bc      	mov	ip, r7
    4442:	3707      	adds	r7, #7
    4444:	37ff      	adds	r7, #255	; 0xff
    4446:	4664      	mov	r4, ip
    4448:	55dc      	strb	r4, [r3, r7]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    444a:	27b8      	movs	r7, #184	; 0xb8
    444c:	37ff      	adds	r7, #255	; 0xff
    444e:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    4450:	36b4      	adds	r6, #180	; 0xb4
    4452:	36ff      	adds	r6, #255	; 0xff
    4454:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    4456:	312a      	adds	r1, #42	; 0x2a
    4458:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    445a:	3101      	adds	r1, #1
    445c:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwr = DEFAULT_EIRP_JP;
    445e:	3221      	adds	r2, #33	; 0x21
    4460:	549d      	strb	r5, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    4462:	4a5d      	ldr	r2, [pc, #372]	; (45d8 <LORAReg_InitJP+0x278>)
    4464:	7815      	ldrb	r5, [r2, #0]
    4466:	3180      	adds	r1, #128	; 0x80
    4468:	31ff      	adds	r1, #255	; 0xff
    446a:	545d      	strb	r5, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    446c:	7855      	ldrb	r5, [r2, #1]
    446e:	2168      	movs	r1, #104	; 0x68
    4470:	31ff      	adds	r1, #255	; 0xff
    4472:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[2];
    4474:	7895      	ldrb	r5, [r2, #2]
    4476:	392b      	subs	r1, #43	; 0x2b
    4478:	39ff      	subs	r1, #255	; 0xff
    447a:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[3];
    447c:	78d1      	ldrb	r1, [r2, #3]
    447e:	223c      	movs	r2, #60	; 0x3c
    4480:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    4482:	2100      	movs	r1, #0
    4484:	3a04      	subs	r2, #4
    4486:	5499      	strb	r1, [r3, r2]
    4488:	3201      	adds	r2, #1
    448a:	5499      	strb	r1, [r3, r2]
    448c:	3201      	adds	r2, #1
    448e:	5499      	strb	r1, [r3, r2]
    4490:	3201      	adds	r2, #1
    4492:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    4494:	3207      	adds	r2, #7
    4496:	4641      	mov	r1, r8
    4498:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    449a:	001a      	movs	r2, r3
    449c:	323e      	adds	r2, #62	; 0x3e
    449e:	2100      	movs	r1, #0
    44a0:	7011      	strb	r1, [r2, #0]
    44a2:	7051      	strb	r1, [r2, #1]
    44a4:	7091      	strb	r1, [r2, #2]
    44a6:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    44a8:	31bb      	adds	r1, #187	; 0xbb
    44aa:	31ff      	adds	r1, #255	; 0xff
    44ac:	5c5a      	ldrb	r2, [r3, r1]
    44ae:	2401      	movs	r4, #1
    44b0:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    44b2:	2402      	movs	r4, #2
    44b4:	4322      	orrs	r2, r4
    44b6:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    44b8:	222e      	movs	r2, #46	; 0x2e
    44ba:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    44bc:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    44be:	2805      	cmp	r0, #5
    44c0:	d00a      	beq.n	44d8 <LORAReg_InitJP+0x178>
    LORAREG_InitGetAttrFnPtrsJP();
    44c2:	4b46      	ldr	r3, [pc, #280]	; (45dc <LORAReg_InitJP+0x27c>)
    44c4:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    44c6:	4b46      	ldr	r3, [pc, #280]	; (45e0 <LORAReg_InitJP+0x280>)
    44c8:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    44ca:	4b46      	ldr	r3, [pc, #280]	; (45e4 <LORAReg_InitJP+0x284>)
    44cc:	4798      	blx	r3
}
    44ce:	0020      	movs	r0, r4
    44d0:	b006      	add	sp, #24
    44d2:	bc04      	pop	{r2}
    44d4:	4690      	mov	r8, r2
    44d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    44d8:	001c      	movs	r4, r3
    44da:	0018      	movs	r0, r3
    44dc:	3083      	adds	r0, #131	; 0x83
    44de:	3a2a      	subs	r2, #42	; 0x2a
    44e0:	4941      	ldr	r1, [pc, #260]	; (45e8 <LORAReg_InitJP+0x288>)
    44e2:	4d42      	ldr	r5, [pc, #264]	; (45ec <LORAReg_InitJP+0x28c>)
    44e4:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    44e6:	0020      	movs	r0, r4
    44e8:	30a3      	adds	r0, #163	; 0xa3
    44ea:	2218      	movs	r2, #24
    44ec:	4940      	ldr	r1, [pc, #256]	; (45f0 <LORAReg_InitJP+0x290>)
    44ee:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    44f0:	0020      	movs	r0, r4
    44f2:	30bc      	adds	r0, #188	; 0xbc
    44f4:	30ff      	adds	r0, #255	; 0xff
    44f6:	2218      	movs	r2, #24
    44f8:	493e      	ldr	r1, [pc, #248]	; (45f4 <LORAReg_InitJP+0x294>)
    44fa:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    44fc:	0020      	movs	r0, r4
    44fe:	30ae      	adds	r0, #174	; 0xae
    4500:	30ff      	adds	r0, #255	; 0xff
    4502:	2204      	movs	r2, #4
    4504:	493c      	ldr	r1, [pc, #240]	; (45f8 <LORAReg_InitJP+0x298>)
    4506:	47a8      	blx	r5
    4508:	2302      	movs	r3, #2
    450a:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    450c:	4931      	ldr	r1, [pc, #196]	; (45d4 <LORAReg_InitJP+0x274>)
    450e:	3fb8      	subs	r7, #184	; 0xb8
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4510:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    4512:	3e8f      	subs	r6, #143	; 0x8f
    4514:	3eff      	subs	r6, #255	; 0xff
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4516:	7908      	ldrb	r0, [r1, #4]
    4518:	794c      	ldrb	r4, [r1, #5]
    451a:	0224      	lsls	r4, r4, #8
    451c:	4304      	orrs	r4, r0
    451e:	7988      	ldrb	r0, [r1, #6]
    4520:	0400      	lsls	r0, r0, #16
    4522:	4304      	orrs	r4, r0
    4524:	79c8      	ldrb	r0, [r1, #7]
    4526:	0600      	lsls	r0, r0, #24
    4528:	4320      	orrs	r0, r4
    452a:	0054      	lsls	r4, r2, #1
    452c:	1820      	adds	r0, r4, r0
    452e:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4530:	3358      	adds	r3, #88	; 0x58
    4532:	009b      	lsls	r3, r3, #2
    4534:	18cb      	adds	r3, r1, r3
    4536:	721d      	strb	r5, [r3, #8]
    4538:	725d      	strb	r5, [r3, #9]
    453a:	729d      	strb	r5, [r3, #10]
    453c:	72dd      	strb	r5, [r3, #11]
    for (i = 2; i < RegParams.maxChannels; i++)
    453e:	3201      	adds	r2, #1
    4540:	b2d2      	uxtb	r2, r2
    4542:	0013      	movs	r3, r2
    4544:	5788      	ldrsb	r0, [r1, r6]
    4546:	4282      	cmp	r2, r0
    4548:	dbe5      	blt.n	4516 <LORAReg_InitJP+0x1b6>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    454a:	4c22      	ldr	r4, [pc, #136]	; (45d4 <LORAReg_InitJP+0x274>)
    454c:	22ff      	movs	r2, #255	; 0xff
    454e:	232f      	movs	r3, #47	; 0x2f
    4550:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    4552:	3aef      	subs	r2, #239	; 0xef
    4554:	23ba      	movs	r3, #186	; 0xba
    4556:	33ff      	adds	r3, #255	; 0xff
    4558:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    455a:	7820      	ldrb	r0, [r4, #0]
    455c:	7863      	ldrb	r3, [r4, #1]
    455e:	021b      	lsls	r3, r3, #8
    4560:	4303      	orrs	r3, r0
    4562:	78a0      	ldrb	r0, [r4, #2]
    4564:	0400      	lsls	r0, r0, #16
    4566:	4303      	orrs	r3, r0
    4568:	78e0      	ldrb	r0, [r4, #3]
    456a:	0600      	lsls	r0, r0, #24
    456c:	4318      	orrs	r0, r3
    456e:	3230      	adds	r2, #48	; 0x30
    4570:	4922      	ldr	r1, [pc, #136]	; (45fc <LORAReg_InitJP+0x29c>)
    4572:	4b1e      	ldr	r3, [pc, #120]	; (45ec <LORAReg_InitJP+0x28c>)
    4574:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    4576:	2307      	movs	r3, #7
    4578:	2107      	movs	r1, #7
    457a:	22d4      	movs	r2, #212	; 0xd4
    457c:	32ff      	adds	r2, #255	; 0xff
    457e:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    4580:	2100      	movs	r1, #0
    4582:	3203      	adds	r2, #3
    4584:	54a1      	strb	r1, [r4, r2]
    4586:	0022      	movs	r2, r4
    4588:	32d7      	adds	r2, #215	; 0xd7
    458a:	32ff      	adds	r2, #255	; 0xff
    458c:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    458e:	3101      	adds	r1, #1
    4590:	22ec      	movs	r2, #236	; 0xec
    4592:	0052      	lsls	r2, r2, #1
    4594:	54a1      	strb	r1, [r4, r2]
    4596:	0022      	movs	r2, r4
    4598:	32d9      	adds	r2, #217	; 0xd9
    459a:	32ff      	adds	r2, #255	; 0xff
    459c:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    459e:	2200      	movs	r2, #0
    45a0:	23ed      	movs	r3, #237	; 0xed
    45a2:	005b      	lsls	r3, r3, #1
    45a4:	54e2      	strb	r2, [r4, r3]
    45a6:	0023      	movs	r3, r4
    45a8:	33db      	adds	r3, #219	; 0xdb
    45aa:	33ff      	adds	r3, #255	; 0xff
    45ac:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    45ae:	23ea      	movs	r3, #234	; 0xea
    45b0:	005b      	lsls	r3, r3, #1
    45b2:	54e2      	strb	r2, [r4, r3]
    45b4:	18e4      	adds	r4, r4, r3
    45b6:	2300      	movs	r3, #0
    45b8:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    45ba:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    45bc:	3202      	adds	r2, #2
    45be:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    45c0:	4a0f      	ldr	r2, [pc, #60]	; (4600 <LORAReg_InitJP+0x2a0>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    45c2:	9200      	str	r2, [sp, #0]
    45c4:	490f      	ldr	r1, [pc, #60]	; (4604 <LORAReg_InitJP+0x2a4>)
    45c6:	9a03      	ldr	r2, [sp, #12]
    45c8:	4b0f      	ldr	r3, [pc, #60]	; (4608 <LORAReg_InitJP+0x2a8>)
    45ca:	2007      	movs	r0, #7
    45cc:	4c0f      	ldr	r4, [pc, #60]	; (460c <LORAReg_InitJP+0x2ac>)
    45ce:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    45d0:	2408      	movs	r4, #8
    45d2:	e776      	b.n	44c2 <LORAReg_InitJP+0x162>
    45d4:	200011ac 	.word	0x200011ac
    45d8:	200011a8 	.word	0x200011a8
    45dc:	00006729 	.word	0x00006729
    45e0:	00006885 	.word	0x00006885
    45e4:	000068f1 	.word	0x000068f1
    45e8:	0001a494 	.word	0x0001a494
    45ec:	00013a4d 	.word	0x00013a4d
    45f0:	0001a47c 	.word	0x0001a47c
    45f4:	0001a4dc 	.word	0x0001a4dc
    45f8:	0001a4d8 	.word	0x0001a4d8
    45fc:	0001a498 	.word	0x0001a498
    4600:	0000435d 	.word	0x0000435d
    4604:	200011a4 	.word	0x200011a4
    4608:	0001a4f4 	.word	0x0001a4f4
    460c:	000072cd 	.word	0x000072cd

00004610 <LORAReg_InitKR>:
	LORAREG_InitSetAttrFnPtrsKR();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4610:	20c6      	movs	r0, #198	; 0xc6
    4612:	4770      	bx	lr

00004614 <LORAReg_InitNA>:

#else
    result = UNSUPPORTED_BAND;
#endif
    return result;
}
    4614:	20c6      	movs	r0, #198	; 0xc6
    4616:	4770      	bx	lr

00004618 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    4618:	2015      	movs	r0, #21
    461a:	4770      	bx	lr

0000461c <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    461c:	2015      	movs	r0, #21
    461e:	4770      	bx	lr

00004620 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    4620:	232a      	movs	r3, #42	; 0x2a
    4622:	4902      	ldr	r1, [pc, #8]	; (462c <LORAREG_GetAttr_MaxChannel+0xc>)
    4624:	5ccb      	ldrb	r3, [r1, r3]
    4626:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4628:	2008      	movs	r0, #8
    462a:	4770      	bx	lr
    462c:	200011ac 	.word	0x200011ac

00004630 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    4630:	4905      	ldr	r1, [pc, #20]	; (4648 <LORAREG_GetAttr_MinNewChIndex+0x18>)
    4632:	2321      	movs	r3, #33	; 0x21
    4634:	5cc8      	ldrb	r0, [r1, r3]
    4636:	7010      	strb	r0, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    4638:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    463a:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    463c:	2bff      	cmp	r3, #255	; 0xff
    463e:	d000      	beq.n	4642 <LORAREG_GetAttr_MinNewChIndex+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    4640:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    4642:	3002      	adds	r0, #2
    4644:	e7fc      	b.n	4640 <LORAREG_GetAttr_MinNewChIndex+0x10>
    4646:	46c0      	nop			; (mov r8, r8)
    4648:	200011ac 	.word	0x200011ac

0000464c <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    464c:	2322      	movs	r3, #34	; 0x22
    464e:	4902      	ldr	r1, [pc, #8]	; (4658 <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    4650:	5ccb      	ldrb	r3, [r1, r3]
    4652:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4654:	2008      	movs	r0, #8
    4656:	4770      	bx	lr
    4658:	200011ac 	.word	0x200011ac

0000465c <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    465c:	2323      	movs	r3, #35	; 0x23
    465e:	4902      	ldr	r1, [pc, #8]	; (4668 <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    4660:	5ccb      	ldrb	r3, [r1, r3]
    4662:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4664:	2008      	movs	r0, #8
    4666:	4770      	bx	lr
    4668:	200011ac 	.word	0x200011ac

0000466c <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    466c:	2320      	movs	r3, #32
    466e:	4902      	ldr	r1, [pc, #8]	; (4678 <LORAREG_GetAttr_RegFeatures+0xc>)
    4670:	5ccb      	ldrb	r3, [r1, r3]
    4672:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4674:	2008      	movs	r0, #8
    4676:	4770      	bx	lr
    4678:	200011ac 	.word	0x200011ac

0000467c <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    467c:	b530      	push	{r4, r5, lr}
    467e:	b083      	sub	sp, #12
    4680:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    4682:	780c      	ldrb	r4, [r1, #0]
    4684:	a901      	add	r1, sp, #4
    4686:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4688:	2301      	movs	r3, #1
    468a:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    468c:	4b0d      	ldr	r3, [pc, #52]	; (46c4 <LORAREG_GetAttr_DataRange+0x48>)
    468e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    4690:	2015      	movs	r0, #21
    4692:	4798      	blx	r3
    4694:	2808      	cmp	r0, #8
    4696:	d004      	beq.n	46a2 <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    4698:	23ff      	movs	r3, #255	; 0xff
    469a:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    469c:	200a      	movs	r0, #10
	}
	return result;
}
    469e:	b003      	add	sp, #12
    46a0:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    46a2:	4909      	ldr	r1, [pc, #36]	; (46c8 <LORAREG_GetAttr_DataRange+0x4c>)
    46a4:	790b      	ldrb	r3, [r1, #4]
    46a6:	794a      	ldrb	r2, [r1, #5]
    46a8:	0212      	lsls	r2, r2, #8
    46aa:	4313      	orrs	r3, r2
    46ac:	798a      	ldrb	r2, [r1, #6]
    46ae:	0412      	lsls	r2, r2, #16
    46b0:	431a      	orrs	r2, r3
    46b2:	79cb      	ldrb	r3, [r1, #7]
    46b4:	061b      	lsls	r3, r3, #24
    46b6:	431a      	orrs	r2, r3
    46b8:	0063      	lsls	r3, r4, #1
    46ba:	189b      	adds	r3, r3, r2
    46bc:	785b      	ldrb	r3, [r3, #1]
    46be:	702b      	strb	r3, [r5, #0]
    46c0:	e7ed      	b.n	469e <LORAREG_GetAttr_DataRange+0x22>
    46c2:	46c0      	nop			; (mov r8, r8)
    46c4:	20000d38 	.word	0x20000d38
    46c8:	200011ac 	.word	0x200011ac

000046cc <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    46cc:	b530      	push	{r4, r5, lr}
    46ce:	b083      	sub	sp, #12
    46d0:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    46d2:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    46d4:	a901      	add	r1, sp, #4
    46d6:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    46d8:	2301      	movs	r3, #1
    46da:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    46dc:	4b0c      	ldr	r3, [pc, #48]	; (4710 <LORAREG_GetAttr_ChIdStatus+0x44>)
    46de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    46e0:	2015      	movs	r0, #21
    46e2:	4798      	blx	r3
    46e4:	2808      	cmp	r0, #8
    46e6:	d004      	beq.n	46f2 <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    46e8:	2300      	movs	r3, #0
    46ea:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    46ec:	200a      	movs	r0, #10
	}
	return result;
}
    46ee:	b003      	add	sp, #12
    46f0:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    46f2:	4908      	ldr	r1, [pc, #32]	; (4714 <LORAREG_GetAttr_ChIdStatus+0x48>)
    46f4:	790a      	ldrb	r2, [r1, #4]
    46f6:	794b      	ldrb	r3, [r1, #5]
    46f8:	021b      	lsls	r3, r3, #8
    46fa:	4313      	orrs	r3, r2
    46fc:	798a      	ldrb	r2, [r1, #6]
    46fe:	0412      	lsls	r2, r2, #16
    4700:	4313      	orrs	r3, r2
    4702:	79ca      	ldrb	r2, [r1, #7]
    4704:	0612      	lsls	r2, r2, #24
    4706:	431a      	orrs	r2, r3
    4708:	0064      	lsls	r4, r4, #1
    470a:	5ca3      	ldrb	r3, [r4, r2]
    470c:	702b      	strb	r3, [r5, #0]
    470e:	e7ee      	b.n	46ee <LORAREG_GetAttr_ChIdStatus+0x22>
    4710:	20000d38 	.word	0x20000d38
    4714:	200011ac 	.word	0x200011ac

00004718 <LORAREG_GetAttr_MacRecvDelay1>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    4718:	23fa      	movs	r3, #250	; 0xfa
    471a:	009b      	lsls	r3, r3, #2
    471c:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    471e:	2008      	movs	r0, #8
    4720:	4770      	bx	lr

00004722 <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    4722:	23fa      	movs	r3, #250	; 0xfa
    4724:	00db      	lsls	r3, r3, #3
    4726:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4728:	2008      	movs	r0, #8
    472a:	4770      	bx	lr

0000472c <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    472c:	4b01      	ldr	r3, [pc, #4]	; (4734 <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    472e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4730:	2008      	movs	r0, #8
    4732:	4770      	bx	lr
    4734:	00001388 	.word	0x00001388

00004738 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    4738:	4b01      	ldr	r3, [pc, #4]	; (4740 <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    473a:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    473c:	2008      	movs	r0, #8
    473e:	4770      	bx	lr
    4740:	00001770 	.word	0x00001770

00004744 <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    4744:	23fa      	movs	r3, #250	; 0xfa
    4746:	00db      	lsls	r3, r3, #3
    4748:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    474a:	2008      	movs	r0, #8
    474c:	4770      	bx	lr

0000474e <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    474e:	2320      	movs	r3, #32
    4750:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4752:	2008      	movs	r0, #8
    4754:	4770      	bx	lr

00004756 <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    4756:	2340      	movs	r3, #64	; 0x40
    4758:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    475a:	2008      	movs	r0, #8
    475c:	4770      	bx	lr

0000475e <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    475e:	2380      	movs	r3, #128	; 0x80
    4760:	01db      	lsls	r3, r3, #7
    4762:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4764:	2008      	movs	r0, #8
    4766:	4770      	bx	lr

00004768 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    4768:	2327      	movs	r3, #39	; 0x27
    476a:	4902      	ldr	r1, [pc, #8]	; (4774 <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    476c:	5ccb      	ldrb	r3, [r1, r3]
    476e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4770:	2008      	movs	r0, #8
    4772:	4770      	bx	lr
    4774:	200011ac 	.word	0x200011ac

00004778 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    4778:	2326      	movs	r3, #38	; 0x26
    477a:	4902      	ldr	r1, [pc, #8]	; (4784 <LORAREG_GetAttr_RegDefTxDR+0xc>)
    477c:	5ccb      	ldrb	r3, [r1, r3]
    477e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4780:	2008      	movs	r0, #8
    4782:	4770      	bx	lr
    4784:	200011ac 	.word	0x200011ac

00004788 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    4788:	232f      	movs	r3, #47	; 0x2f
    478a:	4902      	ldr	r1, [pc, #8]	; (4794 <LORAREG_GetAttr_CurChIndx+0xc>)
    478c:	5ccb      	ldrb	r3, [r1, r3]
    478e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4790:	2008      	movs	r0, #8
    4792:	4770      	bx	lr
    4794:	200011ac 	.word	0x200011ac

00004798 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    4798:	4b09      	ldr	r3, [pc, #36]	; (47c0 <LORAREG_GetAttr_DefLBTParams+0x28>)
    479a:	21b8      	movs	r1, #184	; 0xb8
    479c:	31ff      	adds	r1, #255	; 0xff
    479e:	5c59      	ldrb	r1, [r3, r1]
    47a0:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    47a2:	21b6      	movs	r1, #182	; 0xb6
    47a4:	31ff      	adds	r1, #255	; 0xff
    47a6:	5c59      	ldrb	r1, [r3, r1]
    47a8:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    47aa:	21db      	movs	r1, #219	; 0xdb
    47ac:	0049      	lsls	r1, r1, #1
    47ae:	565b      	ldrsb	r3, [r3, r1]
    47b0:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    47b2:	2301      	movs	r3, #1
    47b4:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    47b6:	3304      	adds	r3, #4
    47b8:	8093      	strh	r3, [r2, #4]
	return 0;
}
    47ba:	2000      	movs	r0, #0
    47bc:	4770      	bx	lr
    47be:	46c0      	nop			; (mov r8, r8)
    47c0:	200011ac 	.word	0x200011ac

000047c4 <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    47c4:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    47c6:	2224      	movs	r2, #36	; 0x24
    47c8:	4908      	ldr	r1, [pc, #32]	; (47ec <ValidateDataRateTxT2+0x28>)
    47ca:	5c8a      	ldrb	r2, [r1, r2]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    47cc:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    47ce:	429a      	cmp	r2, r3
    47d0:	d30a      	bcc.n	47e8 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47d2:	22dd      	movs	r2, #221	; 0xdd
    47d4:	0052      	lsls	r2, r2, #1
    47d6:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    47d8:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    47da:	07d2      	lsls	r2, r2, #31
    47dc:	d504      	bpl.n	47e8 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47de:	2222      	movs	r2, #34	; 0x22
    47e0:	5c8a      	ldrb	r2, [r1, r2]
    47e2:	429a      	cmp	r2, r3
    47e4:	d900      	bls.n	47e8 <ValidateDataRateTxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    47e6:	3002      	adds	r0, #2
	}
	
	return result;
}
    47e8:	4770      	bx	lr
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	200011ac 	.word	0x200011ac

000047f0 <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    47f0:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    47f2:	2224      	movs	r2, #36	; 0x24
    47f4:	4908      	ldr	r1, [pc, #32]	; (4818 <ValidateDataRateRxT2+0x28>)
    47f6:	5c8a      	ldrb	r2, [r1, r2]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    47f8:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    47fa:	429a      	cmp	r2, r3
    47fc:	d30a      	bcc.n	4814 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47fe:	22dd      	movs	r2, #221	; 0xdd
    4800:	0052      	lsls	r2, r2, #1
    4802:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4804:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    4806:	0792      	lsls	r2, r2, #30
    4808:	d504      	bpl.n	4814 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    480a:	2222      	movs	r2, #34	; 0x22
    480c:	5c8a      	ldrb	r2, [r1, r2]
    480e:	429a      	cmp	r2, r3
    4810:	d900      	bls.n	4814 <ValidateDataRateRxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    4812:	3002      	adds	r0, #2
	}

	return result;
}
    4814:	4770      	bx	lr
    4816:	46c0      	nop			; (mov r8, r8)
    4818:	200011ac 	.word	0x200011ac

0000481c <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    481c:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    481e:	222a      	movs	r2, #42	; 0x2a
    4820:	4808      	ldr	r0, [pc, #32]	; (4844 <ValidateChannelIdT2+0x28>)
    4822:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    4824:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4826:	4293      	cmp	r3, r2
    4828:	da0a      	bge.n	4840 <ValidateChannelIdT2+0x24>
    482a:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    482c:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    482e:	2a00      	cmp	r2, #0
    4830:	d106      	bne.n	4840 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    4832:	32b9      	adds	r2, #185	; 0xb9
    4834:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4836:	4903      	ldr	r1, [pc, #12]	; (4844 <ValidateChannelIdT2+0x28>)
    4838:	5c8a      	ldrb	r2, [r1, r2]
    483a:	429a      	cmp	r2, r3
    483c:	d900      	bls.n	4840 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    483e:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    4840:	4770      	bx	lr
    4842:	46c0      	nop			; (mov r8, r8)
    4844:	200011ac 	.word	0x200011ac

00004848 <LORAREG_GetAttr_DutyCycleT2>:
{
    4848:	b530      	push	{r4, r5, lr}
    484a:	b083      	sub	sp, #12
    484c:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    484e:	780d      	ldrb	r5, [r1, #0]
    4850:	a901      	add	r1, sp, #4
    4852:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4854:	2301      	movs	r3, #1
    4856:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4858:	2015      	movs	r0, #21
    485a:	4b0b      	ldr	r3, [pc, #44]	; (4888 <LORAREG_GetAttr_DutyCycleT2+0x40>)
    485c:	4798      	blx	r3
    485e:	2808      	cmp	r0, #8
    4860:	d002      	beq.n	4868 <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    4862:	200a      	movs	r0, #10
}
    4864:	b003      	add	sp, #12
    4866:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4868:	4a08      	ldr	r2, [pc, #32]	; (488c <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    486a:	006b      	lsls	r3, r5, #1
    486c:	195b      	adds	r3, r3, r5
    486e:	009b      	lsls	r3, r3, #2
    4870:	18d3      	adds	r3, r2, r3
    4872:	33ab      	adds	r3, #171	; 0xab
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4874:	781b      	ldrb	r3, [r3, #0]
    4876:	33d4      	adds	r3, #212	; 0xd4
    4878:	005b      	lsls	r3, r3, #1
    487a:	18d2      	adds	r2, r2, r3
    487c:	7951      	ldrb	r1, [r2, #5]
    487e:	7993      	ldrb	r3, [r2, #6]
    4880:	021b      	lsls	r3, r3, #8
    4882:	430b      	orrs	r3, r1
    4884:	8023      	strh	r3, [r4, #0]
    4886:	e7ed      	b.n	4864 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    4888:	0000481d 	.word	0x0000481d
    488c:	200011ac 	.word	0x200011ac

00004890 <LORAREG_GetAttr_MinMaxDr>:
{
    4890:	b5f0      	push	{r4, r5, r6, r7, lr}
    4892:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    4894:	4b1b      	ldr	r3, [pc, #108]	; (4904 <LORAREG_GetAttr_MinMaxDr+0x74>)
    4896:	2124      	movs	r1, #36	; 0x24
    4898:	5c5c      	ldrb	r4, [r3, r1]
	uint8_t maxDataRate = RegParams.maxDataRate;
    489a:	3101      	adds	r1, #1
    489c:	5c5f      	ldrb	r7, [r3, r1]

	for (i = 0; i < RegParams.maxChannels; i++)
    489e:	3105      	adds	r1, #5
    48a0:	565e      	ldrsb	r6, [r3, r1]
    48a2:	2e00      	cmp	r6, #0
    48a4:	dd28      	ble.n	48f8 <LORAREG_GetAttr_MinMaxDr+0x68>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48a6:	0019      	movs	r1, r3
    48a8:	791d      	ldrb	r5, [r3, #4]
    48aa:	795b      	ldrb	r3, [r3, #5]
    48ac:	021b      	lsls	r3, r3, #8
    48ae:	432b      	orrs	r3, r5
    48b0:	798d      	ldrb	r5, [r1, #6]
    48b2:	042d      	lsls	r5, r5, #16
    48b4:	432b      	orrs	r3, r5
    48b6:	79cd      	ldrb	r5, [r1, #7]
    48b8:	062d      	lsls	r5, r5, #24
    48ba:	431d      	orrs	r5, r3
    48bc:	2100      	movs	r1, #0
    48be:	e00b      	b.n	48d8 <LORAREG_GetAttr_MinMaxDr+0x48>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48c0:	7843      	ldrb	r3, [r0, #1]
    48c2:	091b      	lsrs	r3, r3, #4
    48c4:	42bb      	cmp	r3, r7
    48c6:	dd03      	ble.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
    48c8:	7800      	ldrb	r0, [r0, #0]
    48ca:	2800      	cmp	r0, #0
    48cc:	d000      	beq.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    48ce:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    48d0:	3101      	adds	r1, #1
    48d2:	b2c9      	uxtb	r1, r1
    48d4:	42b1      	cmp	r1, r6
    48d6:	da0f      	bge.n	48f8 <LORAREG_GetAttr_MinMaxDr+0x68>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48d8:	0048      	lsls	r0, r1, #1
    48da:	1828      	adds	r0, r5, r0
    48dc:	7843      	ldrb	r3, [r0, #1]
    48de:	071b      	lsls	r3, r3, #28
    48e0:	0f1b      	lsrs	r3, r3, #28
    48e2:	42a3      	cmp	r3, r4
    48e4:	daec      	bge.n	48c0 <LORAREG_GetAttr_MinMaxDr+0x30>
    48e6:	7802      	ldrb	r2, [r0, #0]
    48e8:	2a00      	cmp	r2, #0
    48ea:	d0f1      	beq.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    48ec:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48ee:	7843      	ldrb	r3, [r0, #1]
    48f0:	091b      	lsrs	r3, r3, #4
    48f2:	42bb      	cmp	r3, r7
    48f4:	dceb      	bgt.n	48ce <LORAREG_GetAttr_MinMaxDr+0x3e>
    48f6:	e7eb      	b.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    48f8:	4663      	mov	r3, ip
    48fa:	701c      	strb	r4, [r3, #0]
    48fc:	705f      	strb	r7, [r3, #1]
}
    48fe:	2008      	movs	r0, #8
    4900:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4902:	46c0      	nop			; (mov r8, r8)
    4904:	200011ac 	.word	0x200011ac

00004908 <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4908:	780a      	ldrb	r2, [r1, #0]
    490a:	232d      	movs	r3, #45	; 0x2d
    490c:	4903      	ldr	r1, [pc, #12]	; (491c <ValidateTxPower+0x14>)
    490e:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4910:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4912:	429a      	cmp	r2, r3
    4914:	dd00      	ble.n	4918 <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    4916:	3002      	adds	r0, #2
	}

	return result;
}
    4918:	4770      	bx	lr
    491a:	46c0      	nop			; (mov r8, r8)
    491c:	200011ac 	.word	0x200011ac

00004920 <ValidateChannelMaskT2>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4920:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    4922:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    4924:	2900      	cmp	r1, #0
    4926:	d020      	beq.n	496a <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    4928:	232a      	movs	r3, #42	; 0x2a
    492a:	4a11      	ldr	r2, [pc, #68]	; (4970 <ValidateChannelMaskT2+0x50>)
    492c:	56d0      	ldrsb	r0, [r2, r3]
    492e:	2800      	cmp	r0, #0
    4930:	dd1b      	ble.n	496a <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4932:	7a14      	ldrb	r4, [r2, #8]
    4934:	7a53      	ldrb	r3, [r2, #9]
    4936:	021b      	lsls	r3, r3, #8
    4938:	4323      	orrs	r3, r4
    493a:	7a94      	ldrb	r4, [r2, #10]
    493c:	0424      	lsls	r4, r4, #16
    493e:	4323      	orrs	r3, r4
    4940:	7ad4      	ldrb	r4, [r2, #11]
    4942:	0624      	lsls	r4, r4, #24
    4944:	431c      	orrs	r4, r3
    4946:	2300      	movs	r3, #0
    4948:	2503      	movs	r5, #3
    494a:	e004      	b.n	4956 <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    494c:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    494e:	3301      	adds	r3, #1
    4950:	b2db      	uxtb	r3, r3
    4952:	4283      	cmp	r3, r0
    4954:	da09      	bge.n	496a <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4956:	2900      	cmp	r1, #0
    4958:	d0f8      	beq.n	494c <ValidateChannelMaskT2+0x2c>
    495a:	005a      	lsls	r2, r3, #1
    495c:	18d2      	adds	r2, r2, r3
    495e:	0092      	lsls	r2, r2, #2
    4960:	18a2      	adds	r2, r4, r2
    4962:	7ad2      	ldrb	r2, [r2, #11]
    4964:	402a      	ands	r2, r5
    4966:	2a03      	cmp	r2, #3
    4968:	d0f0      	beq.n	494c <ValidateChannelMaskT2+0x2c>
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
	
	return retVal;
}
    496a:	2008      	movs	r0, #8
    496c:	bd30      	pop	{r4, r5, pc}
    496e:	46c0      	nop			; (mov r8, r8)
    4970:	200011ac 	.word	0x200011ac

00004974 <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    4974:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4976:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    4978:	2b00      	cmp	r3, #0
    497a:	d002      	beq.n	4982 <ValidateChannelMaskCntlT2+0xe>
    497c:	2b06      	cmp	r3, #6
    497e:	d001      	beq.n	4984 <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    4980:	3002      	adds	r0, #2
    }
	return result;
}
    4982:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4984:	2008      	movs	r0, #8
    4986:	e7fc      	b.n	4982 <ValidateChannelMaskCntlT2+0xe>

00004988 <ValidateChMaskChCntlT2>:
{
    4988:	b510      	push	{r4, lr}
    498a:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    498c:	ac01      	add	r4, sp, #4
    498e:	2204      	movs	r2, #4
    4990:	0020      	movs	r0, r4
    4992:	4b0f      	ldr	r3, [pc, #60]	; (49d0 <ValidateChMaskChCntlT2+0x48>)
    4994:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    4996:	8863      	ldrh	r3, [r4, #2]
    4998:	2b00      	cmp	r3, #0
    499a:	d104      	bne.n	49a6 <ValidateChMaskChCntlT2+0x1e>
    499c:	ab01      	add	r3, sp, #4
    499e:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    49a0:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    49a2:	2a00      	cmp	r2, #0
    49a4:	d007      	beq.n	49b6 <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49a6:	466b      	mov	r3, sp
    49a8:	1d99      	adds	r1, r3, #6
    49aa:	201a      	movs	r0, #26
    49ac:	4b09      	ldr	r3, [pc, #36]	; (49d4 <ValidateChMaskChCntlT2+0x4c>)
    49ae:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    49b0:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49b2:	2808      	cmp	r0, #8
    49b4:	d002      	beq.n	49bc <ValidateChMaskChCntlT2+0x34>
}
    49b6:	0018      	movs	r0, r3
    49b8:	b002      	add	sp, #8
    49ba:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49bc:	a901      	add	r1, sp, #4
    49be:	3013      	adds	r0, #19
    49c0:	4b05      	ldr	r3, [pc, #20]	; (49d8 <ValidateChMaskChCntlT2+0x50>)
    49c2:	4798      	blx	r3
    49c4:	0003      	movs	r3, r0
    49c6:	2808      	cmp	r0, #8
    49c8:	d0f5      	beq.n	49b6 <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    49ca:	230a      	movs	r3, #10
    49cc:	e7f3      	b.n	49b6 <ValidateChMaskChCntlT2+0x2e>
    49ce:	46c0      	nop			; (mov r8, r8)
    49d0:	00013a4d 	.word	0x00013a4d
    49d4:	00004921 	.word	0x00004921
    49d8:	00004975 	.word	0x00004975

000049dc <LORAREG_GetAttr_SpreadFactorT2>:
{
    49dc:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    49de:	780b      	ldrb	r3, [r1, #0]
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    49e0:	2124      	movs	r1, #36	; 0x24
    49e2:	480b      	ldr	r0, [pc, #44]	; (4a10 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    49e4:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    49e6:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    49e8:	4299      	cmp	r1, r3
    49ea:	d200      	bcs.n	49ee <LORAREG_GetAttr_SpreadFactorT2+0x12>
}
    49ec:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    49ee:	4c08      	ldr	r4, [pc, #32]	; (4a10 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    49f0:	7821      	ldrb	r1, [r4, #0]
    49f2:	7860      	ldrb	r0, [r4, #1]
    49f4:	0200      	lsls	r0, r0, #8
    49f6:	4308      	orrs	r0, r1
    49f8:	78a1      	ldrb	r1, [r4, #2]
    49fa:	0409      	lsls	r1, r1, #16
    49fc:	4308      	orrs	r0, r1
    49fe:	78e1      	ldrb	r1, [r4, #3]
    4a00:	0609      	lsls	r1, r1, #24
    4a02:	4301      	orrs	r1, r0
    4a04:	00db      	lsls	r3, r3, #3
    4a06:	185b      	adds	r3, r3, r1
    4a08:	795b      	ldrb	r3, [r3, #5]
    4a0a:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4a0c:	2008      	movs	r0, #8
	return result;
    4a0e:	e7ed      	b.n	49ec <LORAREG_GetAttr_SpreadFactorT2+0x10>
    4a10:	200011ac 	.word	0x200011ac

00004a14 <ValidateSupportedDr>:
    return result;
}
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4a14:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    4a16:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4a18:	232a      	movs	r3, #42	; 0x2a
    4a1a:	4a14      	ldr	r2, [pc, #80]	; (4a6c <ValidateSupportedDr+0x58>)
    4a1c:	56d4      	ldrsb	r4, [r2, r3]
    4a1e:	2c00      	cmp	r4, #0
    4a20:	dd22      	ble.n	4a68 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a22:	7910      	ldrb	r0, [r2, #4]
    4a24:	7953      	ldrb	r3, [r2, #5]
    4a26:	021b      	lsls	r3, r3, #8
    4a28:	4303      	orrs	r3, r0
    4a2a:	7990      	ldrb	r0, [r2, #6]
    4a2c:	0400      	lsls	r0, r0, #16
    4a2e:	4303      	orrs	r3, r0
    4a30:	79d0      	ldrb	r0, [r2, #7]
    4a32:	0600      	lsls	r0, r0, #24
    4a34:	4318      	orrs	r0, r3
    4a36:	2300      	movs	r3, #0
    4a38:	002e      	movs	r6, r5
    4a3a:	e003      	b.n	4a44 <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4a3c:	3301      	adds	r3, #1
    4a3e:	b2db      	uxtb	r3, r3
    4a40:	42a3      	cmp	r3, r4
    4a42:	da0f      	bge.n	4a64 <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a44:	005a      	lsls	r2, r3, #1
    4a46:	1882      	adds	r2, r0, r2
    4a48:	7811      	ldrb	r1, [r2, #0]
    4a4a:	2900      	cmp	r1, #0
    4a4c:	d0f6      	beq.n	4a3c <ValidateSupportedDr+0x28>
    4a4e:	7851      	ldrb	r1, [r2, #1]
    4a50:	0709      	lsls	r1, r1, #28
    4a52:	0f09      	lsrs	r1, r1, #28
    4a54:	428d      	cmp	r5, r1
    4a56:	dbf1      	blt.n	4a3c <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    4a58:	7852      	ldrb	r2, [r2, #1]
    4a5a:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a5c:	4296      	cmp	r6, r2
    4a5e:	dced      	bgt.n	4a3c <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    4a60:	2008      	movs	r0, #8
    4a62:	e000      	b.n	4a66 <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4a64:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    4a66:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4a68:	200a      	movs	r0, #10
    4a6a:	e7fc      	b.n	4a66 <ValidateSupportedDr+0x52>
    4a6c:	200011ac 	.word	0x200011ac

00004a70 <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4a70:	780a      	ldrb	r2, [r1, #0]
    4a72:	232c      	movs	r3, #44	; 0x2c
    4a74:	4903      	ldr	r1, [pc, #12]	; (4a84 <ValidateRx1DataRateOffset+0x14>)
    4a76:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    4a78:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4a7a:	429a      	cmp	r2, r3
    4a7c:	dc00      	bgt.n	4a80 <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    4a7e:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    4a80:	4770      	bx	lr
    4a82:	46c0      	nop			; (mov r8, r8)
    4a84:	200011ac 	.word	0x200011ac

00004a88 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4a88:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    4a8a:	780d      	ldrb	r5, [r1, #0]
    4a8c:	7849      	ldrb	r1, [r1, #1]
    4a8e:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    4a90:	4809      	ldr	r0, [pc, #36]	; (4ab8 <setTxParams+0x30>)
    4a92:	24dd      	movs	r4, #221	; 0xdd
    4a94:	0064      	lsls	r4, r4, #1
    4a96:	2601      	movs	r6, #1
    4a98:	4031      	ands	r1, r6
    4a9a:	5d03      	ldrb	r3, [r0, r4]
    4a9c:	2701      	movs	r7, #1
    4a9e:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    4aa0:	4032      	ands	r2, r6
    4aa2:	0052      	lsls	r2, r2, #1
    4aa4:	430b      	orrs	r3, r1
    4aa6:	2102      	movs	r1, #2
    4aa8:	438b      	bics	r3, r1
    4aaa:	4313      	orrs	r3, r2
    4aac:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    4aae:	2328      	movs	r3, #40	; 0x28
    4ab0:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    4ab2:	2008      	movs	r0, #8
    4ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ab6:	46c0      	nop			; (mov r8, r8)
    4ab8:	200011ac 	.word	0x200011ac

00004abc <setChlistDefaultState>:
	return status;
}
#endif
#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setChlistDefaultState(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4abc:	b5f0      	push	{r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_SUCCESS;
	/* Traverse the entire channel list and disable the all the Channel status except Default channels */
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    4abe:	232a      	movs	r3, #42	; 0x2a
    4ac0:	4a17      	ldr	r2, [pc, #92]	; (4b20 <setChlistDefaultState+0x64>)
    4ac2:	5cd3      	ldrb	r3, [r2, r3]
    4ac4:	2b7f      	cmp	r3, #127	; 0x7f
    4ac6:	d829      	bhi.n	4b1c <setChlistDefaultState+0x60>
    4ac8:	2200      	movs	r2, #0
	{
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    4aca:	4815      	ldr	r0, [pc, #84]	; (4b20 <setChlistDefaultState+0x64>)
		{
			RegParams.pChParams[i].status = DISABLED;
    4acc:	0004      	movs	r4, r0
    4ace:	2700      	movs	r7, #0
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    4ad0:	0006      	movs	r6, r0
    4ad2:	252a      	movs	r5, #42	; 0x2a
    4ad4:	e004      	b.n	4ae0 <setChlistDefaultState+0x24>
    4ad6:	3201      	adds	r2, #1
    4ad8:	b2d2      	uxtb	r2, r2
    4ada:	5773      	ldrsb	r3, [r6, r5]
    4adc:	429a      	cmp	r2, r3
    4ade:	dc1d      	bgt.n	4b1c <setChlistDefaultState+0x60>
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    4ae0:	7a03      	ldrb	r3, [r0, #8]
    4ae2:	7a41      	ldrb	r1, [r0, #9]
    4ae4:	0209      	lsls	r1, r1, #8
    4ae6:	430b      	orrs	r3, r1
    4ae8:	7a81      	ldrb	r1, [r0, #10]
    4aea:	0409      	lsls	r1, r1, #16
    4aec:	4319      	orrs	r1, r3
    4aee:	7ac3      	ldrb	r3, [r0, #11]
    4af0:	061b      	lsls	r3, r3, #24
    4af2:	4319      	orrs	r1, r3
    4af4:	0053      	lsls	r3, r2, #1
    4af6:	189b      	adds	r3, r3, r2
    4af8:	009b      	lsls	r3, r3, #2
    4afa:	185b      	adds	r3, r3, r1
    4afc:	7a5b      	ldrb	r3, [r3, #9]
    4afe:	2b00      	cmp	r3, #0
    4b00:	d1e9      	bne.n	4ad6 <setChlistDefaultState+0x1a>
			RegParams.pChParams[i].status = DISABLED;
    4b02:	7923      	ldrb	r3, [r4, #4]
    4b04:	7961      	ldrb	r1, [r4, #5]
    4b06:	0209      	lsls	r1, r1, #8
    4b08:	4319      	orrs	r1, r3
    4b0a:	79a3      	ldrb	r3, [r4, #6]
    4b0c:	041b      	lsls	r3, r3, #16
    4b0e:	4319      	orrs	r1, r3
    4b10:	79e3      	ldrb	r3, [r4, #7]
    4b12:	061b      	lsls	r3, r3, #24
    4b14:	430b      	orrs	r3, r1
    4b16:	0051      	lsls	r1, r2, #1
    4b18:	54cf      	strb	r7, [r1, r3]
    4b1a:	e7dc      	b.n	4ad6 <setChlistDefaultState+0x1a>
		}
	}
	return status;
}
    4b1c:	2008      	movs	r0, #8
    4b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b20:	200011ac 	.word	0x200011ac

00004b24 <LORAREG_GetAttr_DutyCycleTimer>:
{
    4b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b26:	46d6      	mov	lr, sl
    4b28:	464f      	mov	r7, r9
    4b2a:	4646      	mov	r6, r8
    4b2c:	b5c0      	push	{r6, r7, lr}
    4b2e:	b084      	sub	sp, #16
    4b30:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    4b32:	780b      	ldrb	r3, [r1, #0]
    4b34:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4b36:	232a      	movs	r3, #42	; 0x2a
    4b38:	4a5b      	ldr	r2, [pc, #364]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4b3a:	56d6      	ldrsb	r6, [r2, r3]
    4b3c:	2e00      	cmp	r6, #0
    4b3e:	dd66      	ble.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    4b40:	0013      	movs	r3, r2
    4b42:	7910      	ldrb	r0, [r2, #4]
    4b44:	7952      	ldrb	r2, [r2, #5]
    4b46:	0212      	lsls	r2, r2, #8
    4b48:	4302      	orrs	r2, r0
    4b4a:	7998      	ldrb	r0, [r3, #6]
    4b4c:	0400      	lsls	r0, r0, #16
    4b4e:	4302      	orrs	r2, r0
    4b50:	79d8      	ldrb	r0, [r3, #7]
    4b52:	0600      	lsls	r0, r0, #24
    4b54:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    4b56:	7b1f      	ldrb	r7, [r3, #12]
    4b58:	7b5a      	ldrb	r2, [r3, #13]
    4b5a:	0212      	lsls	r2, r2, #8
    4b5c:	433a      	orrs	r2, r7
    4b5e:	7b9f      	ldrb	r7, [r3, #14]
    4b60:	043f      	lsls	r7, r7, #16
    4b62:	433a      	orrs	r2, r7
    4b64:	7bdf      	ldrb	r7, [r3, #15]
    4b66:	063f      	lsls	r7, r7, #24
    4b68:	4317      	orrs	r7, r2
    4b6a:	2500      	movs	r5, #0
    4b6c:	2300      	movs	r3, #0
    4b6e:	2201      	movs	r2, #1
    4b70:	4252      	negs	r2, r2
    4b72:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    4b74:	4a4c      	ldr	r2, [pc, #304]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4b76:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4b78:	4662      	mov	r2, ip
    4b7a:	9201      	str	r2, [sp, #4]
    4b7c:	e004      	b.n	4b88 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4b7e:	3301      	adds	r3, #1
    4b80:	b2db      	uxtb	r3, r3
    4b82:	001d      	movs	r5, r3
    4b84:	42b3      	cmp	r3, r6
    4b86:	da27      	bge.n	4bd8 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    4b88:	0059      	lsls	r1, r3, #1
    4b8a:	1841      	adds	r1, r0, r1
    4b8c:	780a      	ldrb	r2, [r1, #0]
    4b8e:	2a00      	cmp	r2, #0
    4b90:	d0f5      	beq.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    4b92:	006a      	lsls	r2, r5, #1
    4b94:	1952      	adds	r2, r2, r5
    4b96:	0092      	lsls	r2, r2, #2
    4b98:	4442      	add	r2, r8
    4b9a:	32ab      	adds	r2, #171	; 0xab
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    4b9c:	7815      	ldrb	r5, [r2, #0]
    4b9e:	006a      	lsls	r2, r5, #1
    4ba0:	1952      	adds	r2, r2, r5
    4ba2:	0092      	lsls	r2, r2, #2
    4ba4:	18ba      	adds	r2, r7, r2
    4ba6:	7a15      	ldrb	r5, [r2, #8]
    4ba8:	7a54      	ldrb	r4, [r2, #9]
    4baa:	0224      	lsls	r4, r4, #8
    4bac:	4325      	orrs	r5, r4
    4bae:	7a94      	ldrb	r4, [r2, #10]
    4bb0:	0424      	lsls	r4, r4, #16
    4bb2:	4325      	orrs	r5, r4
    4bb4:	7ad2      	ldrb	r2, [r2, #11]
    4bb6:	0612      	lsls	r2, r2, #24
    4bb8:	432a      	orrs	r2, r5
    4bba:	d0e0      	beq.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    4bbc:	454a      	cmp	r2, r9
    4bbe:	d8de      	bhi.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4bc0:	784d      	ldrb	r5, [r1, #1]
    4bc2:	072d      	lsls	r5, r5, #28
    4bc4:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    4bc6:	45ac      	cmp	ip, r5
    4bc8:	dbd9      	blt.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    4bca:	7849      	ldrb	r1, [r1, #1]
    4bcc:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4bce:	9c01      	ldr	r4, [sp, #4]
    4bd0:	428c      	cmp	r4, r1
    4bd2:	dcd4      	bgt.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    4bd4:	4691      	mov	r9, r2
    4bd6:	e7d2      	b.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    4bd8:	464b      	mov	r3, r9
    4bda:	3301      	adds	r3, #1
    4bdc:	d017      	beq.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
    4bde:	4932      	ldr	r1, [pc, #200]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4be0:	23b2      	movs	r3, #178	; 0xb2
    4be2:	33ff      	adds	r3, #255	; 0xff
    4be4:	5ccb      	ldrb	r3, [r1, r3]
    4be6:	22d9      	movs	r2, #217	; 0xd9
    4be8:	0052      	lsls	r2, r2, #1
    4bea:	5c8a      	ldrb	r2, [r1, r2]
    4bec:	0212      	lsls	r2, r2, #8
    4bee:	431a      	orrs	r2, r3
    4bf0:	23b4      	movs	r3, #180	; 0xb4
    4bf2:	33ff      	adds	r3, #255	; 0xff
    4bf4:	5ccb      	ldrb	r3, [r1, r3]
    4bf6:	041b      	lsls	r3, r3, #16
    4bf8:	431a      	orrs	r2, r3
    4bfa:	23da      	movs	r3, #218	; 0xda
    4bfc:	005b      	lsls	r3, r3, #1
    4bfe:	5ccb      	ldrb	r3, [r1, r3]
    4c00:	061b      	lsls	r3, r3, #24
    4c02:	4313      	orrs	r3, r2
    4c04:	4599      	cmp	r9, r3
    4c06:	d302      	bcc.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    4c08:	464b      	mov	r3, r9
    4c0a:	9303      	str	r3, [sp, #12]
    4c0c:	e013      	b.n	4c36 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    4c0e:	4926      	ldr	r1, [pc, #152]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c10:	23b2      	movs	r3, #178	; 0xb2
    4c12:	33ff      	adds	r3, #255	; 0xff
    4c14:	5ccb      	ldrb	r3, [r1, r3]
    4c16:	22d9      	movs	r2, #217	; 0xd9
    4c18:	0052      	lsls	r2, r2, #1
    4c1a:	5c8a      	ldrb	r2, [r1, r2]
    4c1c:	0212      	lsls	r2, r2, #8
    4c1e:	431a      	orrs	r2, r3
    4c20:	23b4      	movs	r3, #180	; 0xb4
    4c22:	33ff      	adds	r3, #255	; 0xff
    4c24:	5ccb      	ldrb	r3, [r1, r3]
    4c26:	041b      	lsls	r3, r3, #16
    4c28:	431a      	orrs	r2, r3
    4c2a:	23da      	movs	r3, #218	; 0xda
    4c2c:	005b      	lsls	r3, r3, #1
    4c2e:	5ccb      	ldrb	r3, [r1, r3]
    4c30:	061b      	lsls	r3, r3, #24
    4c32:	4313      	orrs	r3, r2
    4c34:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    4c36:	491c      	ldr	r1, [pc, #112]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c38:	7c0b      	ldrb	r3, [r1, #16]
    4c3a:	7c4a      	ldrb	r2, [r1, #17]
    4c3c:	0212      	lsls	r2, r2, #8
    4c3e:	431a      	orrs	r2, r3
    4c40:	7c8b      	ldrb	r3, [r1, #18]
    4c42:	041b      	lsls	r3, r3, #16
    4c44:	431a      	orrs	r2, r3
    4c46:	7ccb      	ldrb	r3, [r1, #19]
    4c48:	061b      	lsls	r3, r3, #24
    4c4a:	4313      	orrs	r3, r2
    4c4c:	7918      	ldrb	r0, [r3, #4]
    4c4e:	4b17      	ldr	r3, [pc, #92]	; (4cac <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    4c50:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    4c52:	9e03      	ldr	r6, [sp, #12]
    4c54:	2e00      	cmp	r6, #0
    4c56:	d01b      	beq.n	4c90 <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    4c58:	4913      	ldr	r1, [pc, #76]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c5a:	7c0b      	ldrb	r3, [r1, #16]
    4c5c:	7c4a      	ldrb	r2, [r1, #17]
    4c5e:	0212      	lsls	r2, r2, #8
    4c60:	431a      	orrs	r2, r3
    4c62:	7c8b      	ldrb	r3, [r1, #18]
    4c64:	041b      	lsls	r3, r3, #16
    4c66:	431a      	orrs	r2, r3
    4c68:	7ccb      	ldrb	r3, [r1, #19]
    4c6a:	061b      	lsls	r3, r3, #24
    4c6c:	4313      	orrs	r3, r2
    4c6e:	781d      	ldrb	r5, [r3, #0]
    4c70:	785a      	ldrb	r2, [r3, #1]
    4c72:	0212      	lsls	r2, r2, #8
    4c74:	432a      	orrs	r2, r5
    4c76:	789d      	ldrb	r5, [r3, #2]
    4c78:	042d      	lsls	r5, r5, #16
    4c7a:	432a      	orrs	r2, r5
    4c7c:	78dd      	ldrb	r5, [r3, #3]
    4c7e:	062d      	lsls	r5, r5, #24
    4c80:	4315      	orrs	r5, r2
    4c82:	21fa      	movs	r1, #250	; 0xfa
    4c84:	0089      	lsls	r1, r1, #2
    4c86:	4b0a      	ldr	r3, [pc, #40]	; (4cb0 <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    4c88:	4798      	blx	r3
    4c8a:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    4c8c:	1b75      	subs	r5, r6, r5
    4c8e:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    4c90:	2204      	movs	r2, #4
    4c92:	a903      	add	r1, sp, #12
    4c94:	9800      	ldr	r0, [sp, #0]
    4c96:	4b07      	ldr	r3, [pc, #28]	; (4cb4 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    4c98:	4798      	blx	r3
}
    4c9a:	2008      	movs	r0, #8
    4c9c:	b004      	add	sp, #16
    4c9e:	bc1c      	pop	{r2, r3, r4}
    4ca0:	4690      	mov	r8, r2
    4ca2:	4699      	mov	r9, r3
    4ca4:	46a2      	mov	sl, r4
    4ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ca8:	200011ac 	.word	0x200011ac
    4cac:	00008289 	.word	0x00008289
    4cb0:	0001089d 	.word	0x0001089d
    4cb4:	00013a4d 	.word	0x00013a4d

00004cb8 <LORAREG_GetAttr_DlFrequency>:
{
    4cb8:	b510      	push	{r4, lr}
    4cba:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    4cbc:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    4cbe:	212a      	movs	r1, #42	; 0x2a
    4cc0:	480d      	ldr	r0, [pc, #52]	; (4cf8 <LORAREG_GetAttr_DlFrequency+0x40>)
    4cc2:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    4cc4:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    4cc6:	428a      	cmp	r2, r1
    4cc8:	dd00      	ble.n	4ccc <LORAREG_GetAttr_DlFrequency+0x14>
}
    4cca:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    4ccc:	4c0a      	ldr	r4, [pc, #40]	; (4cf8 <LORAREG_GetAttr_DlFrequency+0x40>)
    4cce:	7a21      	ldrb	r1, [r4, #8]
    4cd0:	7a60      	ldrb	r0, [r4, #9]
    4cd2:	0200      	lsls	r0, r0, #8
    4cd4:	4308      	orrs	r0, r1
    4cd6:	7aa1      	ldrb	r1, [r4, #10]
    4cd8:	0409      	lsls	r1, r1, #16
    4cda:	4308      	orrs	r0, r1
    4cdc:	7ae1      	ldrb	r1, [r4, #11]
    4cde:	0609      	lsls	r1, r1, #24
    4ce0:	4301      	orrs	r1, r0
    4ce2:	0050      	lsls	r0, r2, #1
    4ce4:	1882      	adds	r2, r0, r2
    4ce6:	0092      	lsls	r2, r2, #2
    4ce8:	1889      	adds	r1, r1, r2
    4cea:	3104      	adds	r1, #4
    4cec:	2204      	movs	r2, #4
    4cee:	0018      	movs	r0, r3
    4cf0:	4b02      	ldr	r3, [pc, #8]	; (4cfc <LORAREG_GetAttr_DlFrequency+0x44>)
    4cf2:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4cf4:	2008      	movs	r0, #8
    4cf6:	e7e8      	b.n	4cca <LORAREG_GetAttr_DlFrequency+0x12>
    4cf8:	200011ac 	.word	0x200011ac
    4cfc:	00013a4d 	.word	0x00013a4d

00004d00 <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    4d00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d02:	46de      	mov	lr, fp
    4d04:	4657      	mov	r7, sl
    4d06:	464e      	mov	r6, r9
    4d08:	4645      	mov	r5, r8
    4d0a:	b5e0      	push	{r5, r6, r7, lr}
    4d0c:	b085      	sub	sp, #20
    4d0e:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    4d10:	2301      	movs	r3, #1
    4d12:	425b      	negs	r3, r3
    4d14:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    4d16:	780b      	ldrb	r3, [r1, #0]
    4d18:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4d1a:	232a      	movs	r3, #42	; 0x2a
    4d1c:	4a2a      	ldr	r2, [pc, #168]	; (4dc8 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    4d1e:	56d7      	ldrsb	r7, [r2, r3]
    4d20:	2f00      	cmp	r7, #0
    4d22:	dd40      	ble.n	4da6 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    4d24:	7916      	ldrb	r6, [r2, #4]
    4d26:	7953      	ldrb	r3, [r2, #5]
    4d28:	021b      	lsls	r3, r3, #8
    4d2a:	4333      	orrs	r3, r6
    4d2c:	7996      	ldrb	r6, [r2, #6]
    4d2e:	0436      	lsls	r6, r6, #16
    4d30:	4333      	orrs	r3, r6
    4d32:	79d6      	ldrb	r6, [r2, #7]
    4d34:	0636      	lsls	r6, r6, #24
    4d36:	431e      	orrs	r6, r3
    4d38:	2300      	movs	r3, #0
    4d3a:	469a      	mov	sl, r3
    4d3c:	3b01      	subs	r3, #1
    4d3e:	4698      	mov	r8, r3
    4d40:	2300      	movs	r3, #0
    4d42:	2100      	movs	r1, #0
    4d44:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    4d46:	464a      	mov	r2, r9
    4d48:	9201      	str	r2, [sp, #4]
    4d4a:	46c3      	mov	fp, r8
    4d4c:	e004      	b.n	4d58 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4d4e:	3101      	adds	r1, #1
    4d50:	b2c9      	uxtb	r1, r1
    4d52:	000b      	movs	r3, r1
    4d54:	42b9      	cmp	r1, r7
    4d56:	da23      	bge.n	4da0 <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    4d58:	004a      	lsls	r2, r1, #1
    4d5a:	18b2      	adds	r2, r6, r2
    4d5c:	7814      	ldrb	r4, [r2, #0]
    4d5e:	2c00      	cmp	r4, #0
    4d60:	d0f5      	beq.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4d62:	3358      	adds	r3, #88	; 0x58
    4d64:	009b      	lsls	r3, r3, #2
    4d66:	4463      	add	r3, ip
    4d68:	7a18      	ldrb	r0, [r3, #8]
    4d6a:	4680      	mov	r8, r0
    4d6c:	7a58      	ldrb	r0, [r3, #9]
    4d6e:	0200      	lsls	r0, r0, #8
    4d70:	4645      	mov	r5, r8
    4d72:	4305      	orrs	r5, r0
    4d74:	7a98      	ldrb	r0, [r3, #10]
    4d76:	0400      	lsls	r0, r0, #16
    4d78:	4328      	orrs	r0, r5
    4d7a:	7adb      	ldrb	r3, [r3, #11]
    4d7c:	061b      	lsls	r3, r3, #24
    4d7e:	4303      	orrs	r3, r0
    4d80:	d0e5      	beq.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    4d82:	459b      	cmp	fp, r3
    4d84:	d3e3      	bcc.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    4d86:	7850      	ldrb	r0, [r2, #1]
    4d88:	0700      	lsls	r0, r0, #28
    4d8a:	0f00      	lsrs	r0, r0, #28
    4d8c:	4581      	cmp	r9, r0
    4d8e:	dbde      	blt.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    4d90:	7852      	ldrb	r2, [r2, #1]
    4d92:	0912      	lsrs	r2, r2, #4
    4d94:	9801      	ldr	r0, [sp, #4]
    4d96:	4290      	cmp	r0, r2
    4d98:	dcd9      	bgt.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4d9a:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    4d9c:	469b      	mov	fp, r3
    4d9e:	e7d6      	b.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4da0:	4653      	mov	r3, sl
    4da2:	2b00      	cmp	r3, #0
    4da4:	d10c      	bne.n	4dc0 <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    4da6:	2204      	movs	r2, #4
    4da8:	a903      	add	r1, sp, #12
    4daa:	9800      	ldr	r0, [sp, #0]
    4dac:	4b07      	ldr	r3, [pc, #28]	; (4dcc <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    4dae:	4798      	blx	r3
}
    4db0:	2008      	movs	r0, #8
    4db2:	b005      	add	sp, #20
    4db4:	bc3c      	pop	{r2, r3, r4, r5}
    4db6:	4690      	mov	r8, r2
    4db8:	4699      	mov	r9, r3
    4dba:	46a2      	mov	sl, r4
    4dbc:	46ab      	mov	fp, r5
    4dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dc0:	465b      	mov	r3, fp
    4dc2:	9303      	str	r3, [sp, #12]
    4dc4:	e7ef      	b.n	4da6 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    4dc6:	46c0      	nop			; (mov r8, r8)
    4dc8:	200011ac 	.word	0x200011ac
    4dcc:	00013a4d 	.word	0x00013a4d

00004dd0 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    4dd0:	b510      	push	{r4, lr}
    4dd2:	b082      	sub	sp, #8
    4dd4:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    4dd6:	232e      	movs	r3, #46	; 0x2e
    4dd8:	4a37      	ldr	r2, [pc, #220]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4dda:	5cd2      	ldrb	r2, [r2, r3]
    4ddc:	4b37      	ldr	r3, [pc, #220]	; (4ebc <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    4dde:	4113      	asrs	r3, r2
    4de0:	07db      	lsls	r3, r3, #31
    4de2:	d502      	bpl.n	4dea <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    4de4:	780b      	ldrb	r3, [r1, #0]
    4de6:	2b00      	cmp	r3, #0
    4de8:	d116      	bne.n	4e18 <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    4dea:	23dd      	movs	r3, #221	; 0xdd
    4dec:	005b      	lsls	r3, r3, #1
    4dee:	4a32      	ldr	r2, [pc, #200]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4df0:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    4df2:	3bb9      	subs	r3, #185	; 0xb9
    4df4:	3bff      	subs	r3, #255	; 0xff
    4df6:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    4df8:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    4dfa:	2b05      	cmp	r3, #5
    4dfc:	d92c      	bls.n	4e58 <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    4dfe:	2205      	movs	r2, #5
    4e00:	1ad3      	subs	r3, r2, r3
    4e02:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    4e04:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    4e06:	429a      	cmp	r2, r3
    4e08:	db31      	blt.n	4e6e <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    4e0a:	1ad3      	subs	r3, r2, r3
    4e0c:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    4e0e:	42a3      	cmp	r3, r4
    4e10:	d224      	bcs.n	4e5c <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    4e12:	466b      	mov	r3, sp
    4e14:	711c      	strb	r4, [r3, #4]
    4e16:	e02c      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    4e18:	2302      	movs	r3, #2
    4e1a:	466a      	mov	r2, sp
    4e1c:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    4e1e:	4926      	ldr	r1, [pc, #152]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4e20:	7a0b      	ldrb	r3, [r1, #8]
    4e22:	7a4a      	ldrb	r2, [r1, #9]
    4e24:	0212      	lsls	r2, r2, #8
    4e26:	4313      	orrs	r3, r2
    4e28:	7a8a      	ldrb	r2, [r1, #10]
    4e2a:	0412      	lsls	r2, r2, #16
    4e2c:	431a      	orrs	r2, r3
    4e2e:	7acb      	ldrb	r3, [r1, #11]
    4e30:	061b      	lsls	r3, r3, #24
    4e32:	431a      	orrs	r2, r3
    4e34:	232f      	movs	r3, #47	; 0x2f
    4e36:	5cc9      	ldrb	r1, [r1, r3]
    4e38:	004b      	lsls	r3, r1, #1
    4e3a:	185b      	adds	r3, r3, r1
    4e3c:	009b      	lsls	r3, r3, #2
    4e3e:	189b      	adds	r3, r3, r2
    4e40:	7919      	ldrb	r1, [r3, #4]
    4e42:	795a      	ldrb	r2, [r3, #5]
    4e44:	0212      	lsls	r2, r2, #8
    4e46:	4311      	orrs	r1, r2
    4e48:	799a      	ldrb	r2, [r3, #6]
    4e4a:	0412      	lsls	r2, r2, #16
    4e4c:	430a      	orrs	r2, r1
    4e4e:	79db      	ldrb	r3, [r3, #7]
    4e50:	061b      	lsls	r3, r3, #24
    4e52:	4313      	orrs	r3, r2
    4e54:	9300      	str	r3, [sp, #0]
    4e56:	e028      	b.n	4eaa <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    4e58:	b25b      	sxtb	r3, r3
    4e5a:	e7d3      	b.n	4e04 <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    4e5c:	2b05      	cmp	r3, #5
    4e5e:	d802      	bhi.n	4e66 <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    4e60:	466a      	mov	r2, sp
    4e62:	7113      	strb	r3, [r2, #4]
    4e64:	e005      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    4e66:	2305      	movs	r3, #5
    4e68:	466a      	mov	r2, sp
    4e6a:	7113      	strb	r3, [r2, #4]
    4e6c:	e001      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    4e6e:	466b      	mov	r3, sp
    4e70:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    4e72:	4911      	ldr	r1, [pc, #68]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4e74:	7a0b      	ldrb	r3, [r1, #8]
    4e76:	7a4a      	ldrb	r2, [r1, #9]
    4e78:	0212      	lsls	r2, r2, #8
    4e7a:	4313      	orrs	r3, r2
    4e7c:	7a8a      	ldrb	r2, [r1, #10]
    4e7e:	0412      	lsls	r2, r2, #16
    4e80:	431a      	orrs	r2, r3
    4e82:	7acb      	ldrb	r3, [r1, #11]
    4e84:	061b      	lsls	r3, r3, #24
    4e86:	431a      	orrs	r2, r3
    4e88:	232f      	movs	r3, #47	; 0x2f
    4e8a:	5cc9      	ldrb	r1, [r1, r3]
    4e8c:	004b      	lsls	r3, r1, #1
    4e8e:	185b      	adds	r3, r3, r1
    4e90:	009b      	lsls	r3, r3, #2
    4e92:	189b      	adds	r3, r3, r2
    4e94:	7919      	ldrb	r1, [r3, #4]
    4e96:	795a      	ldrb	r2, [r3, #5]
    4e98:	0212      	lsls	r2, r2, #8
    4e9a:	4311      	orrs	r1, r2
    4e9c:	799a      	ldrb	r2, [r3, #6]
    4e9e:	0412      	lsls	r2, r2, #16
    4ea0:	430a      	orrs	r2, r1
    4ea2:	79db      	ldrb	r3, [r3, #7]
    4ea4:	061b      	lsls	r3, r3, #24
    4ea6:	4313      	orrs	r3, r2
    4ea8:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    4eaa:	2208      	movs	r2, #8
    4eac:	4669      	mov	r1, sp
    4eae:	4b04      	ldr	r3, [pc, #16]	; (4ec0 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    4eb0:	4798      	blx	r3
}
    4eb2:	2008      	movs	r0, #8
    4eb4:	b002      	add	sp, #8
    4eb6:	bd10      	pop	{r4, pc}
    4eb8:	200011ac 	.word	0x200011ac
    4ebc:	00007fe0 	.word	0x00007fe0
    4ec0:	00013a4d 	.word	0x00013a4d

00004ec4 <LORAREG_GetAttr_DRangeChBandT2>:
{
    4ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ec6:	46c6      	mov	lr, r8
    4ec8:	b500      	push	{lr}
    4eca:	b082      	sub	sp, #8
    4ecc:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    4ece:	ad01      	add	r5, sp, #4
    4ed0:	2204      	movs	r2, #4
    4ed2:	0028      	movs	r0, r5
    4ed4:	4b38      	ldr	r3, [pc, #224]	; (4fb8 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    4ed6:	4798      	blx	r3
	switch (chMaskCntl)
    4ed8:	782b      	ldrb	r3, [r5, #0]
    4eda:	2b00      	cmp	r3, #0
    4edc:	d017      	beq.n	4f0e <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    4ede:	2b06      	cmp	r3, #6
    4ee0:	d159      	bne.n	4f96 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    4ee2:	3324      	adds	r3, #36	; 0x24
    4ee4:	4a35      	ldr	r2, [pc, #212]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4ee6:	56d7      	ldrsb	r7, [r2, r3]
    4ee8:	2000      	movs	r0, #0
    4eea:	2507      	movs	r5, #7
    4eec:	2f00      	cmp	r7, #0
    4eee:	dd54      	ble.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    4ef0:	4a32      	ldr	r2, [pc, #200]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4ef2:	7916      	ldrb	r6, [r2, #4]
    4ef4:	7953      	ldrb	r3, [r2, #5]
    4ef6:	021b      	lsls	r3, r3, #8
    4ef8:	4333      	orrs	r3, r6
    4efa:	7996      	ldrb	r6, [r2, #6]
    4efc:	0436      	lsls	r6, r6, #16
    4efe:	4333      	orrs	r3, r6
    4f00:	79d6      	ldrb	r6, [r2, #7]
    4f02:	0636      	lsls	r6, r6, #24
    4f04:	431e      	orrs	r6, r3
    4f06:	2000      	movs	r0, #0
    4f08:	2507      	movs	r5, #7
    4f0a:	2200      	movs	r2, #0
    4f0c:	e035      	b.n	4f7a <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    4f0e:	232a      	movs	r3, #42	; 0x2a
    4f10:	4a2a      	ldr	r2, [pc, #168]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4f12:	56d3      	ldrsb	r3, [r2, r3]
    4f14:	469c      	mov	ip, r3
    4f16:	2b00      	cmp	r3, #0
    4f18:	dd4a      	ble.n	4fb0 <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    4f1a:	ab01      	add	r3, sp, #4
    4f1c:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f1e:	7917      	ldrb	r7, [r2, #4]
    4f20:	7953      	ldrb	r3, [r2, #5]
    4f22:	021b      	lsls	r3, r3, #8
    4f24:	433b      	orrs	r3, r7
    4f26:	7997      	ldrb	r7, [r2, #6]
    4f28:	043f      	lsls	r7, r7, #16
    4f2a:	433b      	orrs	r3, r7
    4f2c:	79d7      	ldrb	r7, [r2, #7]
    4f2e:	063f      	lsls	r7, r7, #24
    4f30:	431f      	orrs	r7, r3
    4f32:	2000      	movs	r0, #0
    4f34:	2507      	movs	r5, #7
    4f36:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f38:	2401      	movs	r4, #1
    4f3a:	e00b      	b.n	4f54 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    4f3c:	784b      	ldrb	r3, [r1, #1]
    4f3e:	091b      	lsrs	r3, r3, #4
    4f40:	4283      	cmp	r3, r0
    4f42:	dd02      	ble.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
    4f44:	4234      	tst	r4, r6
    4f46:	d000      	beq.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    4f48:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    4f4a:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    4f4c:	3201      	adds	r2, #1
    4f4e:	b2d2      	uxtb	r2, r2
    4f50:	4562      	cmp	r2, ip
    4f52:	da22      	bge.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f54:	0051      	lsls	r1, r2, #1
    4f56:	1879      	adds	r1, r7, r1
    4f58:	784b      	ldrb	r3, [r1, #1]
    4f5a:	071b      	lsls	r3, r3, #28
    4f5c:	0f1b      	lsrs	r3, r3, #28
    4f5e:	42ab      	cmp	r3, r5
    4f60:	daec      	bge.n	4f3c <LORAREG_GetAttr_DRangeChBandT2+0x78>
    4f62:	4234      	tst	r4, r6
    4f64:	d0f1      	beq.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    4f66:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f68:	784b      	ldrb	r3, [r1, #1]
    4f6a:	091b      	lsrs	r3, r3, #4
    4f6c:	4298      	cmp	r0, r3
    4f6e:	dbeb      	blt.n	4f48 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    4f70:	e7eb      	b.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    4f72:	3201      	adds	r2, #1
    4f74:	b2d2      	uxtb	r2, r2
    4f76:	42ba      	cmp	r2, r7
    4f78:	da0f      	bge.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    4f7a:	0051      	lsls	r1, r2, #1
    4f7c:	1871      	adds	r1, r6, r1
    4f7e:	784b      	ldrb	r3, [r1, #1]
    4f80:	071b      	lsls	r3, r3, #28
    4f82:	0f1b      	lsrs	r3, r3, #28
    4f84:	42ab      	cmp	r3, r5
    4f86:	da00      	bge.n	4f8a <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    4f88:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    4f8a:	784b      	ldrb	r3, [r1, #1]
    4f8c:	091b      	lsrs	r3, r3, #4
    4f8e:	4283      	cmp	r3, r0
    4f90:	ddef      	ble.n	4f72 <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    4f92:	0018      	movs	r0, r3
    4f94:	e7ed      	b.n	4f72 <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    4f96:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    4f98:	25ff      	movs	r5, #255	; 0xff
    4f9a:	0100      	lsls	r0, r0, #4
    4f9c:	230f      	movs	r3, #15
    4f9e:	401d      	ands	r5, r3
    4fa0:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    4fa2:	4643      	mov	r3, r8
    4fa4:	7018      	strb	r0, [r3, #0]
}
    4fa6:	2008      	movs	r0, #8
    4fa8:	b002      	add	sp, #8
    4faa:	bc04      	pop	{r2}
    4fac:	4690      	mov	r8, r2
    4fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    4fb0:	2000      	movs	r0, #0
    4fb2:	2507      	movs	r5, #7
    4fb4:	e7f1      	b.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    4fb6:	46c0      	nop			; (mov r8, r8)
    4fb8:	00013a4d 	.word	0x00013a4d
    4fbc:	200011ac 	.word	0x200011ac

00004fc0 <LORAREG_GetAttr_DefRx2Freq>:
{
    4fc0:	b510      	push	{r4, lr}
    4fc2:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    4fc4:	2204      	movs	r2, #4
    4fc6:	4902      	ldr	r1, [pc, #8]	; (4fd0 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    4fc8:	4b02      	ldr	r3, [pc, #8]	; (4fd4 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    4fca:	4798      	blx	r3
}
    4fcc:	2008      	movs	r0, #8
    4fce:	bd10      	pop	{r4, pc}
    4fd0:	200011c8 	.word	0x200011c8
    4fd4:	00013a4d 	.word	0x00013a4d

00004fd8 <LORAREG_GetAttr_FreqT3>:
{
    4fd8:	b510      	push	{r4, lr}
    4fda:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    4fdc:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    4fde:	222a      	movs	r2, #42	; 0x2a
    4fe0:	490d      	ldr	r1, [pc, #52]	; (5018 <LORAREG_GetAttr_FreqT3+0x40>)
    4fe2:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    4fe4:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    4fe6:	4293      	cmp	r3, r2
    4fe8:	dd00      	ble.n	4fec <LORAREG_GetAttr_FreqT3+0x14>
}
    4fea:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    4fec:	0008      	movs	r0, r1
    4fee:	7a09      	ldrb	r1, [r1, #8]
    4ff0:	7a42      	ldrb	r2, [r0, #9]
    4ff2:	0212      	lsls	r2, r2, #8
    4ff4:	430a      	orrs	r2, r1
    4ff6:	7a81      	ldrb	r1, [r0, #10]
    4ff8:	0409      	lsls	r1, r1, #16
    4ffa:	430a      	orrs	r2, r1
    4ffc:	7ac1      	ldrb	r1, [r0, #11]
    4ffe:	0609      	lsls	r1, r1, #24
    5000:	4311      	orrs	r1, r2
    5002:	005a      	lsls	r2, r3, #1
    5004:	18d3      	adds	r3, r2, r3
    5006:	009b      	lsls	r3, r3, #2
    5008:	18c9      	adds	r1, r1, r3
    500a:	2204      	movs	r2, #4
    500c:	0020      	movs	r0, r4
    500e:	4b03      	ldr	r3, [pc, #12]	; (501c <LORAREG_GetAttr_FreqT3+0x44>)
    5010:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5012:	2008      	movs	r0, #8
    5014:	e7e9      	b.n	4fea <LORAREG_GetAttr_FreqT3+0x12>
    5016:	46c0      	nop			; (mov r8, r8)
    5018:	200011ac 	.word	0x200011ac
    501c:	00013a4d 	.word	0x00013a4d

00005020 <ValidateTxFreqT2>:
{
    5020:	b500      	push	{lr}
    5022:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    5024:	2208      	movs	r2, #8
    5026:	4668      	mov	r0, sp
    5028:	4b04      	ldr	r3, [pc, #16]	; (503c <ValidateTxFreqT2+0x1c>)
    502a:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    502c:	4b04      	ldr	r3, [pc, #16]	; (5040 <ValidateTxFreqT2+0x20>)
    502e:	685b      	ldr	r3, [r3, #4]
    5030:	4669      	mov	r1, sp
    5032:	2001      	movs	r0, #1
    5034:	4798      	blx	r3
}
    5036:	b003      	add	sp, #12
    5038:	bd00      	pop	{pc}
    503a:	46c0      	nop			; (mov r8, r8)
    503c:	00013a4d 	.word	0x00013a4d
    5040:	20000d38 	.word	0x20000d38

00005044 <ValidateFreqJP>:
{
    5044:	b500      	push	{lr}
    5046:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5048:	2204      	movs	r2, #4
    504a:	a801      	add	r0, sp, #4
    504c:	4b06      	ldr	r3, [pc, #24]	; (5068 <ValidateFreqJP+0x24>)
    504e:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5050:	9b01      	ldr	r3, [sp, #4]
    5052:	4a06      	ldr	r2, [pc, #24]	; (506c <ValidateFreqJP+0x28>)
    5054:	4694      	mov	ip, r2
    5056:	4463      	add	r3, ip
    5058:	4a05      	ldr	r2, [pc, #20]	; (5070 <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    505a:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    505c:	4293      	cmp	r3, r2
    505e:	d900      	bls.n	5062 <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5060:	3002      	adds	r0, #2
}
    5062:	b003      	add	sp, #12
    5064:	bd00      	pop	{pc}
    5066:	46c0      	nop			; (mov r8, r8)
    5068:	00013a4d 	.word	0x00013a4d
    506c:	c929ea00 	.word	0xc929ea00
    5070:	007a1200 	.word	0x007a1200

00005074 <LORAREG_GetAttr_JoinDutyCycleRemainingTime>:
{
    5074:	b530      	push	{r4, r5, lr}
    5076:	b083      	sub	sp, #12
    5078:	0014      	movs	r4, r2
	uint32_t timeremaining =0;
    507a:	2300      	movs	r3, #0
    507c:	9301      	str	r3, [sp, #4]
	if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    507e:	4920      	ldr	r1, [pc, #128]	; (5100 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    5080:	7d0b      	ldrb	r3, [r1, #20]
    5082:	7d4a      	ldrb	r2, [r1, #21]
    5084:	0212      	lsls	r2, r2, #8
    5086:	431a      	orrs	r2, r3
    5088:	7d8b      	ldrb	r3, [r1, #22]
    508a:	041b      	lsls	r3, r3, #16
    508c:	431a      	orrs	r2, r3
    508e:	7dcb      	ldrb	r3, [r1, #23]
    5090:	061b      	lsls	r3, r3, #24
    5092:	4313      	orrs	r3, r2
    5094:	7a18      	ldrb	r0, [r3, #8]
    5096:	4b1b      	ldr	r3, [pc, #108]	; (5104 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x90>)
    5098:	4798      	blx	r3
    509a:	2800      	cmp	r0, #0
    509c:	d107      	bne.n	50ae <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x3a>
	memcpy(attrOutput,&timeremaining,sizeof(uint32_t));
    509e:	2204      	movs	r2, #4
    50a0:	a901      	add	r1, sp, #4
    50a2:	0020      	movs	r0, r4
    50a4:	4b18      	ldr	r3, [pc, #96]	; (5108 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x94>)
    50a6:	4798      	blx	r3
}
    50a8:	2008      	movs	r0, #8
    50aa:	b003      	add	sp, #12
    50ac:	bd30      	pop	{r4, r5, pc}
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    50ae:	4d14      	ldr	r5, [pc, #80]	; (5100 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    50b0:	7d2b      	ldrb	r3, [r5, #20]
    50b2:	7d6a      	ldrb	r2, [r5, #21]
    50b4:	0212      	lsls	r2, r2, #8
    50b6:	431a      	orrs	r2, r3
    50b8:	7dab      	ldrb	r3, [r5, #22]
    50ba:	041b      	lsls	r3, r3, #16
    50bc:	431a      	orrs	r2, r3
    50be:	7deb      	ldrb	r3, [r5, #23]
    50c0:	061b      	lsls	r3, r3, #24
    50c2:	4313      	orrs	r3, r2
    50c4:	7a18      	ldrb	r0, [r3, #8]
    50c6:	4b11      	ldr	r3, [pc, #68]	; (510c <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x98>)
    50c8:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    50ca:	7d2b      	ldrb	r3, [r5, #20]
    50cc:	7d6a      	ldrb	r2, [r5, #21]
    50ce:	0212      	lsls	r2, r2, #8
    50d0:	431a      	orrs	r2, r3
    50d2:	7dab      	ldrb	r3, [r5, #22]
    50d4:	041b      	lsls	r3, r3, #16
    50d6:	431a      	orrs	r2, r3
    50d8:	7deb      	ldrb	r3, [r5, #23]
    50da:	061b      	lsls	r3, r3, #24
    50dc:	4313      	orrs	r3, r2
    50de:	791d      	ldrb	r5, [r3, #4]
    50e0:	795a      	ldrb	r2, [r3, #5]
    50e2:	0212      	lsls	r2, r2, #8
    50e4:	432a      	orrs	r2, r5
    50e6:	799d      	ldrb	r5, [r3, #6]
    50e8:	042d      	lsls	r5, r5, #16
    50ea:	432a      	orrs	r2, r5
    50ec:	79dd      	ldrb	r5, [r3, #7]
    50ee:	062d      	lsls	r5, r5, #24
    50f0:	4315      	orrs	r5, r2
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    50f2:	21fa      	movs	r1, #250	; 0xfa
    50f4:	0089      	lsls	r1, r1, #2
    50f6:	4b06      	ldr	r3, [pc, #24]	; (5110 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x9c>)
    50f8:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    50fa:	182d      	adds	r5, r5, r0
    50fc:	9501      	str	r5, [sp, #4]
    50fe:	e7ce      	b.n	509e <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x2a>
    5100:	200011ac 	.word	0x200011ac
    5104:	00008275 	.word	0x00008275
    5108:	00013a4d 	.word	0x00013a4d
    510c:	00008289 	.word	0x00008289
    5110:	0001089d 	.word	0x0001089d

00005114 <SearchAvailableChannel2>:
{
    5114:	b5f0      	push	{r4, r5, r6, r7, lr}
    5116:	46de      	mov	lr, fp
    5118:	4657      	mov	r7, sl
    511a:	464e      	mov	r6, r9
    511c:	4645      	mov	r5, r8
    511e:	b5e0      	push	{r5, r6, r7, lr}
    5120:	b087      	sub	sp, #28
    5122:	af00      	add	r7, sp, #0
    5124:	0004      	movs	r4, r0
    5126:	4688      	mov	r8, r1
    5128:	60f9      	str	r1, [r7, #12]
    512a:	0015      	movs	r5, r2
    512c:	607b      	str	r3, [r7, #4]
	uint8_t ChList[maxChannels];
    512e:	1dc3      	adds	r3, r0, #7
    5130:	08db      	lsrs	r3, r3, #3
    5132:	00db      	lsls	r3, r3, #3
    5134:	466a      	mov	r2, sp
    5136:	1ad3      	subs	r3, r2, r3
    5138:	469d      	mov	sp, r3
    513a:	613b      	str	r3, [r7, #16]
	memset(ChList, 0, sizeof(ChList));
    513c:	0002      	movs	r2, r0
    513e:	2100      	movs	r1, #0
    5140:	4668      	mov	r0, sp
    5142:	4b5c      	ldr	r3, [pc, #368]	; (52b4 <SearchAvailableChannel2+0x1a0>)
    5144:	4798      	blx	r3
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    5146:	232e      	movs	r3, #46	; 0x2e
    5148:	4a5b      	ldr	r2, [pc, #364]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    514a:	5cd6      	ldrb	r6, [r2, r3]
    if(transmissionType == false)
    514c:	4643      	mov	r3, r8
    514e:	2b00      	cmp	r3, #0
    5150:	d148      	bne.n	51e4 <SearchAvailableChannel2+0xd0>
	    if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    5152:	3320      	adds	r3, #32
    5154:	5cd3      	ldrb	r3, [r2, r3]
    5156:	069b      	lsls	r3, r3, #26
    5158:	d431      	bmi.n	51be <SearchAvailableChannel2+0xaa>
		result = LORAWAN_NO_CHANNELS_FOUND;
    515a:	2010      	movs	r0, #16
	for (i = 0; i < maxChannels; i++)
    515c:	2c00      	cmp	r4, #0
    515e:	d100      	bne.n	5162 <SearchAvailableChannel2+0x4e>
    5160:	e093      	b.n	528a <SearchAvailableChannel2+0x176>
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    5162:	4b56      	ldr	r3, [pc, #344]	; (52bc <SearchAvailableChannel2+0x1a8>)
    5164:	4133      	asrs	r3, r6
    5166:	2201      	movs	r2, #1
    5168:	401a      	ands	r2, r3
    516a:	4690      	mov	r8, r2
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    516c:	4b52      	ldr	r3, [pc, #328]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    516e:	7b19      	ldrb	r1, [r3, #12]
    5170:	7b5a      	ldrb	r2, [r3, #13]
    5172:	0212      	lsls	r2, r2, #8
    5174:	4311      	orrs	r1, r2
    5176:	7b9a      	ldrb	r2, [r3, #14]
    5178:	0412      	lsls	r2, r2, #16
    517a:	430a      	orrs	r2, r1
    517c:	7bd9      	ldrb	r1, [r3, #15]
    517e:	0609      	lsls	r1, r1, #24
    5180:	4311      	orrs	r1, r2
    5182:	468c      	mov	ip, r1
    5184:	7a18      	ldrb	r0, [r3, #8]
    5186:	7a5a      	ldrb	r2, [r3, #9]
    5188:	0212      	lsls	r2, r2, #8
    518a:	4302      	orrs	r2, r0
    518c:	7a98      	ldrb	r0, [r3, #10]
    518e:	0400      	lsls	r0, r0, #16
    5190:	4302      	orrs	r2, r0
    5192:	7ad8      	ldrb	r0, [r3, #11]
    5194:	0600      	lsls	r0, r0, #24
    5196:	4310      	orrs	r0, r2
			if ((RegParams.pChParams[i].status == ENABLED) &&
    5198:	791a      	ldrb	r2, [r3, #4]
    519a:	7959      	ldrb	r1, [r3, #5]
    519c:	0209      	lsls	r1, r1, #8
    519e:	4311      	orrs	r1, r2
    51a0:	799a      	ldrb	r2, [r3, #6]
    51a2:	0412      	lsls	r2, r2, #16
    51a4:	4311      	orrs	r1, r2
    51a6:	79da      	ldrb	r2, [r3, #7]
    51a8:	0612      	lsls	r2, r2, #24
    51aa:	430a      	orrs	r2, r1
    51ac:	0006      	movs	r6, r0
    51ae:	3608      	adds	r6, #8
    51b0:	3009      	adds	r0, #9
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    51b2:	2300      	movs	r3, #0
    51b4:	617b      	str	r3, [r7, #20]
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    51b6:	46aa      	mov	sl, r5
    51b8:	46a9      	mov	r9, r5
    51ba:	0025      	movs	r5, r4
    51bc:	e036      	b.n	522c <SearchAvailableChannel2+0x118>
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    51be:	0011      	movs	r1, r2
    51c0:	7d13      	ldrb	r3, [r2, #20]
    51c2:	7d52      	ldrb	r2, [r2, #21]
    51c4:	0212      	lsls	r2, r2, #8
    51c6:	431a      	orrs	r2, r3
    51c8:	7d8b      	ldrb	r3, [r1, #22]
    51ca:	041b      	lsls	r3, r3, #16
    51cc:	431a      	orrs	r2, r3
    51ce:	7dcb      	ldrb	r3, [r1, #23]
    51d0:	061b      	lsls	r3, r3, #24
    51d2:	4313      	orrs	r3, r2
    51d4:	7a18      	ldrb	r0, [r3, #8]
    51d6:	4b3a      	ldr	r3, [pc, #232]	; (52c0 <SearchAvailableChannel2+0x1ac>)
    51d8:	4798      	blx	r3
    51da:	0003      	movs	r3, r0
			    return LORAWAN_NO_CHANNELS_FOUND;
    51dc:	2010      	movs	r0, #16
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    51de:	2b00      	cmp	r3, #0
    51e0:	d0bb      	beq.n	515a <SearchAvailableChannel2+0x46>
    51e2:	e052      	b.n	528a <SearchAvailableChannel2+0x176>
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    51e4:	4934      	ldr	r1, [pc, #208]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    51e6:	23b2      	movs	r3, #178	; 0xb2
    51e8:	33ff      	adds	r3, #255	; 0xff
    51ea:	5ccb      	ldrb	r3, [r1, r3]
    51ec:	22d9      	movs	r2, #217	; 0xd9
    51ee:	0052      	lsls	r2, r2, #1
    51f0:	5c8a      	ldrb	r2, [r1, r2]
    51f2:	0212      	lsls	r2, r2, #8
    51f4:	431a      	orrs	r2, r3
    51f6:	23b4      	movs	r3, #180	; 0xb4
    51f8:	33ff      	adds	r3, #255	; 0xff
    51fa:	5ccb      	ldrb	r3, [r1, r3]
    51fc:	041b      	lsls	r3, r3, #16
    51fe:	431a      	orrs	r2, r3
    5200:	23da      	movs	r3, #218	; 0xda
    5202:	005b      	lsls	r3, r3, #1
    5204:	5ccb      	ldrb	r3, [r1, r3]
    5206:	061b      	lsls	r3, r3, #24
    5208:	4313      	orrs	r3, r2
		    return LORAWAN_NO_CHANNELS_FOUND;
    520a:	2010      	movs	r0, #16
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    520c:	2b00      	cmp	r3, #0
    520e:	d0a4      	beq.n	515a <SearchAvailableChannel2+0x46>
    5210:	e03b      	b.n	528a <SearchAvailableChannel2+0x176>
					ChList[num] = i;
    5212:	693c      	ldr	r4, [r7, #16]
    5214:	6979      	ldr	r1, [r7, #20]
    5216:	5463      	strb	r3, [r4, r1]
					num++;
    5218:	3101      	adds	r1, #1
    521a:	b2c9      	uxtb	r1, r1
    521c:	6179      	str	r1, [r7, #20]
	for (i = 0; i < maxChannels; i++)
    521e:	3301      	adds	r3, #1
    5220:	b2db      	uxtb	r3, r3
    5222:	3202      	adds	r2, #2
    5224:	360c      	adds	r6, #12
    5226:	300c      	adds	r0, #12
    5228:	429d      	cmp	r5, r3
    522a:	d02a      	beq.n	5282 <SearchAvailableChannel2+0x16e>
			if ((RegParams.pChParams[i].status == ENABLED) &&
    522c:	7811      	ldrb	r1, [r2, #0]
    522e:	2900      	cmp	r1, #0
    5230:	d0f5      	beq.n	521e <SearchAvailableChannel2+0x10a>
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    5232:	7851      	ldrb	r1, [r2, #1]
    5234:	0709      	lsls	r1, r1, #28
    5236:	0f09      	lsrs	r1, r1, #28
			if ((RegParams.pChParams[i].status == ENABLED) &&
    5238:	4589      	cmp	r9, r1
    523a:	dbf0      	blt.n	521e <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    523c:	7851      	ldrb	r1, [r2, #1]
    523e:	0909      	lsrs	r1, r1, #4
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    5240:	458a      	cmp	sl, r1
    5242:	dcec      	bgt.n	521e <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    5244:	4641      	mov	r1, r8
    5246:	2900      	cmp	r1, #0
    5248:	d014      	beq.n	5274 <SearchAvailableChannel2+0x160>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    524a:	7834      	ldrb	r4, [r6, #0]
    524c:	0061      	lsls	r1, r4, #1
    524e:	1909      	adds	r1, r1, r4
    5250:	0089      	lsls	r1, r1, #2
    5252:	4461      	add	r1, ip
    5254:	7a0c      	ldrb	r4, [r1, #8]
    5256:	46a3      	mov	fp, r4
    5258:	60b9      	str	r1, [r7, #8]
    525a:	7a4c      	ldrb	r4, [r1, #9]
    525c:	0224      	lsls	r4, r4, #8
    525e:	4659      	mov	r1, fp
    5260:	430c      	orrs	r4, r1
    5262:	68b9      	ldr	r1, [r7, #8]
    5264:	7a89      	ldrb	r1, [r1, #10]
    5266:	0409      	lsls	r1, r1, #16
    5268:	430c      	orrs	r4, r1
    526a:	68b9      	ldr	r1, [r7, #8]
    526c:	7ac9      	ldrb	r1, [r1, #11]
    526e:	0609      	lsls	r1, r1, #24
    5270:	4321      	orrs	r1, r4
    5272:	d1d4      	bne.n	521e <SearchAvailableChannel2+0x10a>
				if(((transmissionType == 0)  && (RegParams.pOtherChParams[i].joinRequestChannel == 1)) || (transmissionType != 0)) 
    5274:	68f9      	ldr	r1, [r7, #12]
    5276:	2900      	cmp	r1, #0
    5278:	d1cb      	bne.n	5212 <SearchAvailableChannel2+0xfe>
    527a:	7801      	ldrb	r1, [r0, #0]
    527c:	2900      	cmp	r1, #0
    527e:	d0ce      	beq.n	521e <SearchAvailableChannel2+0x10a>
    5280:	e7c7      	b.n	5212 <SearchAvailableChannel2+0xfe>
		result = LORAWAN_NO_CHANNELS_FOUND;
    5282:	2010      	movs	r0, #16
	if(0 != num)
    5284:	697c      	ldr	r4, [r7, #20]
    5286:	2c00      	cmp	r4, #0
    5288:	d107      	bne.n	529a <SearchAvailableChannel2+0x186>
}
    528a:	46bd      	mov	sp, r7
    528c:	b007      	add	sp, #28
    528e:	bc3c      	pop	{r2, r3, r4, r5}
    5290:	4690      	mov	r8, r2
    5292:	4699      	mov	r9, r3
    5294:	46a2      	mov	sl, r4
    5296:	46ab      	mov	fp, r5
    5298:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    529a:	4b0a      	ldr	r3, [pc, #40]	; (52c4 <SearchAvailableChannel2+0x1b0>)
    529c:	4798      	blx	r3
    529e:	0021      	movs	r1, r4
    52a0:	4b09      	ldr	r3, [pc, #36]	; (52c8 <SearchAvailableChannel2+0x1b4>)
    52a2:	4798      	blx	r3
		*channelIndex = ChList[randomNumber];
    52a4:	23ff      	movs	r3, #255	; 0xff
    52a6:	4019      	ands	r1, r3
    52a8:	693b      	ldr	r3, [r7, #16]
    52aa:	5c5b      	ldrb	r3, [r3, r1]
    52ac:	687a      	ldr	r2, [r7, #4]
    52ae:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    52b0:	2008      	movs	r0, #8
    52b2:	e7ea      	b.n	528a <SearchAvailableChannel2+0x176>
    52b4:	00013ad1 	.word	0x00013ad1
    52b8:	200011ac 	.word	0x200011ac
    52bc:	00007fe3 	.word	0x00007fe3
    52c0:	00008275 	.word	0x00008275
    52c4:	00013c51 	.word	0x00013c51
    52c8:	00010b7d 	.word	0x00010b7d

000052cc <LORAREG_GetAttr_FreeChannel2>:
{
    52cc:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    52ce:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    52d0:	202a      	movs	r0, #42	; 0x2a
    52d2:	4d07      	ldr	r5, [pc, #28]	; (52f0 <LORAREG_GetAttr_FreeChannel2+0x24>)
    52d4:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    52d6:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    52d8:	42ac      	cmp	r4, r5
    52da:	dd00      	ble.n	52de <LORAREG_GetAttr_FreeChannel2+0x12>
}
    52dc:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    52de:	7888      	ldrb	r0, [r1, #2]
    52e0:	7809      	ldrb	r1, [r1, #0]
    52e2:	0013      	movs	r3, r2
    52e4:	0002      	movs	r2, r0
    52e6:	0020      	movs	r0, r4
    52e8:	4c02      	ldr	r4, [pc, #8]	; (52f4 <LORAREG_GetAttr_FreeChannel2+0x28>)
    52ea:	47a0      	blx	r4
	return result;
    52ec:	e7f6      	b.n	52dc <LORAREG_GetAttr_FreeChannel2+0x10>
    52ee:	46c0      	nop			; (mov r8, r8)
    52f0:	200011ac 	.word	0x200011ac
    52f4:	00005115 	.word	0x00005115

000052f8 <setJoinBackoffCntl>:
{   
    52f8:	b500      	push	{lr}
    52fa:	b083      	sub	sp, #12
	memcpy(&joinbackoffcntl,attrInput,sizeof(bool));
    52fc:	780b      	ldrb	r3, [r1, #0]
    52fe:	466a      	mov	r2, sp
    5300:	71d3      	strb	r3, [r2, #7]
	if(joinbackoffcntl == false)
    5302:	2b00      	cmp	r3, #0
    5304:	d145      	bne.n	5392 <setJoinBackoffCntl+0x9a>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    5306:	3320      	adds	r3, #32
    5308:	4a26      	ldr	r2, [pc, #152]	; (53a4 <setJoinBackoffCntl+0xac>)
    530a:	5cd3      	ldrb	r3, [r2, r3]
    530c:	069a      	lsls	r2, r3, #26
    530e:	d546      	bpl.n	539e <setJoinBackoffCntl+0xa6>
			RegParams.FeaturesSupport &= ~JOIN_BACKOFF_SUPPORT;
    5310:	4924      	ldr	r1, [pc, #144]	; (53a4 <setJoinBackoffCntl+0xac>)
    5312:	2220      	movs	r2, #32
    5314:	4393      	bics	r3, r2
    5316:	548b      	strb	r3, [r1, r2]
			if (SwTimerIsRunning(RegParams.pJoinBackoffTimer->timerId))
    5318:	7e0b      	ldrb	r3, [r1, #24]
    531a:	7e4a      	ldrb	r2, [r1, #25]
    531c:	0212      	lsls	r2, r2, #8
    531e:	431a      	orrs	r2, r3
    5320:	7e8b      	ldrb	r3, [r1, #26]
    5322:	041b      	lsls	r3, r3, #16
    5324:	431a      	orrs	r2, r3
    5326:	7ecb      	ldrb	r3, [r1, #27]
    5328:	061b      	lsls	r3, r3, #24
    532a:	4313      	orrs	r3, r2
    532c:	7818      	ldrb	r0, [r3, #0]
    532e:	4b1e      	ldr	r3, [pc, #120]	; (53a8 <setJoinBackoffCntl+0xb0>)
    5330:	4798      	blx	r3
    5332:	2800      	cmp	r0, #0
    5334:	d11e      	bne.n	5374 <setJoinBackoffCntl+0x7c>
			if (SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    5336:	491b      	ldr	r1, [pc, #108]	; (53a4 <setJoinBackoffCntl+0xac>)
    5338:	7d0b      	ldrb	r3, [r1, #20]
    533a:	7d4a      	ldrb	r2, [r1, #21]
    533c:	0212      	lsls	r2, r2, #8
    533e:	431a      	orrs	r2, r3
    5340:	7d8b      	ldrb	r3, [r1, #22]
    5342:	041b      	lsls	r3, r3, #16
    5344:	431a      	orrs	r2, r3
    5346:	7dcb      	ldrb	r3, [r1, #23]
    5348:	061b      	lsls	r3, r3, #24
    534a:	4313      	orrs	r3, r2
    534c:	7a18      	ldrb	r0, [r3, #8]
    534e:	4b16      	ldr	r3, [pc, #88]	; (53a8 <setJoinBackoffCntl+0xb0>)
    5350:	4798      	blx	r3
    5352:	2800      	cmp	r0, #0
    5354:	d023      	beq.n	539e <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5356:	4913      	ldr	r1, [pc, #76]	; (53a4 <setJoinBackoffCntl+0xac>)
    5358:	7d0b      	ldrb	r3, [r1, #20]
    535a:	7d4a      	ldrb	r2, [r1, #21]
    535c:	0212      	lsls	r2, r2, #8
    535e:	431a      	orrs	r2, r3
    5360:	7d8b      	ldrb	r3, [r1, #22]
    5362:	041b      	lsls	r3, r3, #16
    5364:	431a      	orrs	r2, r3
    5366:	7dcb      	ldrb	r3, [r1, #23]
    5368:	061b      	lsls	r3, r3, #24
    536a:	4313      	orrs	r3, r2
    536c:	7a18      	ldrb	r0, [r3, #8]
    536e:	4b0f      	ldr	r3, [pc, #60]	; (53ac <setJoinBackoffCntl+0xb4>)
    5370:	4798      	blx	r3
    5372:	e014      	b.n	539e <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    5374:	490b      	ldr	r1, [pc, #44]	; (53a4 <setJoinBackoffCntl+0xac>)
    5376:	7e0b      	ldrb	r3, [r1, #24]
    5378:	7e4a      	ldrb	r2, [r1, #25]
    537a:	0212      	lsls	r2, r2, #8
    537c:	431a      	orrs	r2, r3
    537e:	7e8b      	ldrb	r3, [r1, #26]
    5380:	041b      	lsls	r3, r3, #16
    5382:	431a      	orrs	r2, r3
    5384:	7ecb      	ldrb	r3, [r1, #27]
    5386:	061b      	lsls	r3, r3, #24
    5388:	4313      	orrs	r3, r2
    538a:	7818      	ldrb	r0, [r3, #0]
    538c:	4b07      	ldr	r3, [pc, #28]	; (53ac <setJoinBackoffCntl+0xb4>)
    538e:	4798      	blx	r3
    5390:	e7d1      	b.n	5336 <setJoinBackoffCntl+0x3e>
		RegParams.FeaturesSupport |= JOIN_BACKOFF_SUPPORT;
    5392:	4904      	ldr	r1, [pc, #16]	; (53a4 <setJoinBackoffCntl+0xac>)
    5394:	2220      	movs	r2, #32
    5396:	5c8b      	ldrb	r3, [r1, r2]
    5398:	2020      	movs	r0, #32
    539a:	4303      	orrs	r3, r0
    539c:	548b      	strb	r3, [r1, r2]
}
    539e:	2008      	movs	r0, #8
    53a0:	b003      	add	sp, #12
    53a2:	bd00      	pop	{pc}
    53a4:	200011ac 	.word	0x200011ac
    53a8:	00008275 	.word	0x00008275
    53ac:	000083e9 	.word	0x000083e9

000053b0 <setDutyCycleTimer>:
{
    53b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    53b2:	46de      	mov	lr, fp
    53b4:	4657      	mov	r7, sl
    53b6:	464e      	mov	r6, r9
    53b8:	4645      	mov	r5, r8
    53ba:	b5e0      	push	{r5, r6, r7, lr}
    53bc:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    53be:	2206      	movs	r2, #6
    53c0:	a804      	add	r0, sp, #16
    53c2:	4bc9      	ldr	r3, [pc, #804]	; (56e8 <setDutyCycleTimer+0x338>)
    53c4:	4798      	blx	r3
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    53c6:	49c9      	ldr	r1, [pc, #804]	; (56ec <setDutyCycleTimer+0x33c>)
    53c8:	7a0b      	ldrb	r3, [r1, #8]
    53ca:	7a4a      	ldrb	r2, [r1, #9]
    53cc:	0212      	lsls	r2, r2, #8
    53ce:	4313      	orrs	r3, r2
    53d0:	7a8a      	ldrb	r2, [r1, #10]
    53d2:	0412      	lsls	r2, r2, #16
    53d4:	431a      	orrs	r2, r3
    53d6:	7acb      	ldrb	r3, [r1, #11]
    53d8:	061b      	lsls	r3, r3, #24
    53da:	431a      	orrs	r2, r3
    53dc:	232f      	movs	r3, #47	; 0x2f
    53de:	5cc9      	ldrb	r1, [r1, r3]
    53e0:	004b      	lsls	r3, r1, #1
    53e2:	185b      	adds	r3, r3, r1
    53e4:	009b      	lsls	r3, r3, #2
    53e6:	189b      	adds	r3, r3, r2
    53e8:	7a1e      	ldrb	r6, [r3, #8]
	if (bandId == 0 && RegParams.band == ISM_JPN923)
    53ea:	2e00      	cmp	r6, #0
    53ec:	d105      	bne.n	53fa <setDutyCycleTimer+0x4a>
    53ee:	232e      	movs	r3, #46	; 0x2e
    53f0:	4abe      	ldr	r2, [pc, #760]	; (56ec <setDutyCycleTimer+0x33c>)
    53f2:	5cd3      	ldrb	r3, [r2, r3]
    53f4:	2b05      	cmp	r3, #5
    53f6:	d100      	bne.n	53fa <setDutyCycleTimer+0x4a>
    53f8:	e162      	b.n	56c0 <setDutyCycleTimer+0x310>
	if(updateDCTimer.joining != 1)
    53fa:	ab04      	add	r3, sp, #16
    53fc:	791b      	ldrb	r3, [r3, #4]
    53fe:	2b00      	cmp	r3, #0
    5400:	d16a      	bne.n	54d8 <setDutyCycleTimer+0x128>
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    5402:	a904      	add	r1, sp, #16
    5404:	880a      	ldrh	r2, [r1, #0]
    5406:	48b9      	ldr	r0, [pc, #740]	; (56ec <setDutyCycleTimer+0x33c>)
    5408:	7b07      	ldrb	r7, [r0, #12]
    540a:	7b43      	ldrb	r3, [r0, #13]
    540c:	021b      	lsls	r3, r3, #8
    540e:	433b      	orrs	r3, r7
    5410:	7b87      	ldrb	r7, [r0, #14]
    5412:	043f      	lsls	r7, r7, #16
    5414:	431f      	orrs	r7, r3
    5416:	7bc4      	ldrb	r4, [r0, #15]
    5418:	0624      	lsls	r4, r4, #24
    541a:	4327      	orrs	r7, r4
    541c:	0074      	lsls	r4, r6, #1
    541e:	19a4      	adds	r4, r4, r6
    5420:	00a4      	lsls	r4, r4, #2
    5422:	0035      	movs	r5, r6
    5424:	35d4      	adds	r5, #212	; 0xd4
    5426:	006d      	lsls	r5, r5, #1
    5428:	1945      	adds	r5, r0, r5
    542a:	796b      	ldrb	r3, [r5, #5]
    542c:	469c      	mov	ip, r3
    542e:	79ab      	ldrb	r3, [r5, #6]
    5430:	021b      	lsls	r3, r3, #8
    5432:	4665      	mov	r5, ip
    5434:	432b      	orrs	r3, r5
    5436:	3b01      	subs	r3, #1
    5438:	4353      	muls	r3, r2
    543a:	19e4      	adds	r4, r4, r7
    543c:	7223      	strb	r3, [r4, #8]
    543e:	0a1d      	lsrs	r5, r3, #8
    5440:	7265      	strb	r5, [r4, #9]
    5442:	0c1d      	lsrs	r5, r3, #16
    5444:	72a5      	strb	r5, [r4, #10]
    5446:	0e1b      	lsrs	r3, r3, #24
    5448:	72e3      	strb	r3, [r4, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    544a:	884b      	ldrh	r3, [r1, #2]
    544c:	3b01      	subs	r3, #1
    544e:	435a      	muls	r2, r3
    5450:	23b2      	movs	r3, #178	; 0xb2
    5452:	33ff      	adds	r3, #255	; 0xff
    5454:	54c2      	strb	r2, [r0, r3]
    5456:	0a11      	lsrs	r1, r2, #8
    5458:	18c0      	adds	r0, r0, r3
    545a:	7041      	strb	r1, [r0, #1]
    545c:	0c11      	lsrs	r1, r2, #16
    545e:	7081      	strb	r1, [r0, #2]
    5460:	0e12      	lsrs	r2, r2, #24
    5462:	70c2      	strb	r2, [r0, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5464:	49a1      	ldr	r1, [pc, #644]	; (56ec <setDutyCycleTimer+0x33c>)
    5466:	7c0b      	ldrb	r3, [r1, #16]
    5468:	7c4a      	ldrb	r2, [r1, #17]
    546a:	0212      	lsls	r2, r2, #8
    546c:	431a      	orrs	r2, r3
    546e:	7c8b      	ldrb	r3, [r1, #18]
    5470:	041b      	lsls	r3, r3, #16
    5472:	431a      	orrs	r2, r3
    5474:	7ccb      	ldrb	r3, [r1, #19]
    5476:	061b      	lsls	r3, r3, #24
    5478:	4313      	orrs	r3, r2
    547a:	7918      	ldrb	r0, [r3, #4]
    547c:	4b9c      	ldr	r3, [pc, #624]	; (56f0 <setDutyCycleTimer+0x340>)
    547e:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    5480:	2300      	movs	r3, #0
    5482:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5484:	2800      	cmp	r0, #0
    5486:	d136      	bne.n	54f6 <setDutyCycleTimer+0x146>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    5488:	4a98      	ldr	r2, [pc, #608]	; (56ec <setDutyCycleTimer+0x33c>)
    548a:	7b13      	ldrb	r3, [r2, #12]
    548c:	7b51      	ldrb	r1, [r2, #13]
    548e:	0209      	lsls	r1, r1, #8
    5490:	430b      	orrs	r3, r1
    5492:	7b91      	ldrb	r1, [r2, #14]
    5494:	0409      	lsls	r1, r1, #16
    5496:	4319      	orrs	r1, r3
    5498:	7bd3      	ldrb	r3, [r2, #15]
    549a:	061b      	lsls	r3, r3, #24
    549c:	4319      	orrs	r1, r3
    549e:	0073      	lsls	r3, r6, #1
    54a0:	199b      	adds	r3, r3, r6
    54a2:	009b      	lsls	r3, r3, #2
    54a4:	185b      	adds	r3, r3, r1
    54a6:	7a18      	ldrb	r0, [r3, #8]
    54a8:	7a59      	ldrb	r1, [r3, #9]
    54aa:	0209      	lsls	r1, r1, #8
    54ac:	4301      	orrs	r1, r0
    54ae:	7a98      	ldrb	r0, [r3, #10]
    54b0:	0400      	lsls	r0, r0, #16
    54b2:	4301      	orrs	r1, r0
    54b4:	7ad8      	ldrb	r0, [r3, #11]
    54b6:	0600      	lsls	r0, r0, #24
    54b8:	4308      	orrs	r0, r1
    54ba:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    54bc:	2329      	movs	r3, #41	; 0x29
    54be:	5cd3      	ldrb	r3, [r2, r3]
    54c0:	2b00      	cmp	r3, #0
    54c2:	d100      	bne.n	54c6 <setDutyCycleTimer+0x116>
    54c4:	e09c      	b.n	5600 <setDutyCycleTimer+0x250>
    54c6:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    54c8:	4d88      	ldr	r5, [pc, #544]	; (56ec <setDutyCycleTimer+0x33c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    54ca:	002f      	movs	r7, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    54cc:	2300      	movs	r3, #0
    54ce:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    54d0:	46a8      	mov	r8, r5
    54d2:	2329      	movs	r3, #41	; 0x29
    54d4:	469c      	mov	ip, r3
    54d6:	e051      	b.n	557c <setDutyCycleTimer+0x1cc>
		RegParams.joinDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    54d8:	a904      	add	r1, sp, #16
    54da:	884a      	ldrh	r2, [r1, #2]
    54dc:	3a01      	subs	r2, #1
    54de:	880b      	ldrh	r3, [r1, #0]
    54e0:	4353      	muls	r3, r2
    54e2:	4a82      	ldr	r2, [pc, #520]	; (56ec <setDutyCycleTimer+0x33c>)
    54e4:	323e      	adds	r2, #62	; 0x3e
    54e6:	7013      	strb	r3, [r2, #0]
    54e8:	0a19      	lsrs	r1, r3, #8
    54ea:	7051      	strb	r1, [r2, #1]
    54ec:	0c19      	lsrs	r1, r3, #16
    54ee:	7091      	strb	r1, [r2, #2]
    54f0:	0e1b      	lsrs	r3, r3, #24
    54f2:	70d3      	strb	r3, [r2, #3]
    54f4:	e7b6      	b.n	5464 <setDutyCycleTimer+0xb4>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    54f6:	4c7d      	ldr	r4, [pc, #500]	; (56ec <setDutyCycleTimer+0x33c>)
    54f8:	7c23      	ldrb	r3, [r4, #16]
    54fa:	7c62      	ldrb	r2, [r4, #17]
    54fc:	0212      	lsls	r2, r2, #8
    54fe:	431a      	orrs	r2, r3
    5500:	7ca3      	ldrb	r3, [r4, #18]
    5502:	041b      	lsls	r3, r3, #16
    5504:	431a      	orrs	r2, r3
    5506:	7ce3      	ldrb	r3, [r4, #19]
    5508:	061b      	lsls	r3, r3, #24
    550a:	4313      	orrs	r3, r2
    550c:	7918      	ldrb	r0, [r3, #4]
    550e:	4b79      	ldr	r3, [pc, #484]	; (56f4 <setDutyCycleTimer+0x344>)
    5510:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    5512:	7c23      	ldrb	r3, [r4, #16]
    5514:	7c62      	ldrb	r2, [r4, #17]
    5516:	0212      	lsls	r2, r2, #8
    5518:	431a      	orrs	r2, r3
    551a:	7ca3      	ldrb	r3, [r4, #18]
    551c:	041b      	lsls	r3, r3, #16
    551e:	431a      	orrs	r2, r3
    5520:	7ce3      	ldrb	r3, [r4, #19]
    5522:	061b      	lsls	r3, r3, #24
    5524:	4313      	orrs	r3, r2
    5526:	7918      	ldrb	r0, [r3, #4]
    5528:	4b73      	ldr	r3, [pc, #460]	; (56f8 <setDutyCycleTimer+0x348>)
    552a:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    552c:	7c23      	ldrb	r3, [r4, #16]
    552e:	7c62      	ldrb	r2, [r4, #17]
    5530:	0212      	lsls	r2, r2, #8
    5532:	431a      	orrs	r2, r3
    5534:	7ca3      	ldrb	r3, [r4, #18]
    5536:	041b      	lsls	r3, r3, #16
    5538:	431a      	orrs	r2, r3
    553a:	7ce3      	ldrb	r3, [r4, #19]
    553c:	061b      	lsls	r3, r3, #24
    553e:	4313      	orrs	r3, r2
    5540:	781c      	ldrb	r4, [r3, #0]
    5542:	785a      	ldrb	r2, [r3, #1]
    5544:	0212      	lsls	r2, r2, #8
    5546:	4322      	orrs	r2, r4
    5548:	789c      	ldrb	r4, [r3, #2]
    554a:	0424      	lsls	r4, r4, #16
    554c:	4322      	orrs	r2, r4
    554e:	78dc      	ldrb	r4, [r3, #3]
    5550:	0624      	lsls	r4, r4, #24
    5552:	4314      	orrs	r4, r2
    5554:	21fa      	movs	r1, #250	; 0xfa
    5556:	0089      	lsls	r1, r1, #2
    5558:	4b68      	ldr	r3, [pc, #416]	; (56fc <setDutyCycleTimer+0x34c>)
    555a:	4798      	blx	r3
    555c:	1a23      	subs	r3, r4, r0
    555e:	4699      	mov	r9, r3
    5560:	e792      	b.n	5488 <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    5562:	4651      	mov	r1, sl
    5564:	7219      	strb	r1, [r3, #8]
    5566:	7259      	strb	r1, [r3, #9]
    5568:	7299      	strb	r1, [r3, #10]
    556a:	72d9      	strb	r1, [r3, #11]
    556c:	e02c      	b.n	55c8 <setDutyCycleTimer+0x218>
	for(i = 0; i < RegParams.maxSubBands; i++)
    556e:	3201      	adds	r2, #1
    5570:	b2d2      	uxtb	r2, r2
    5572:	4643      	mov	r3, r8
    5574:	4661      	mov	r1, ip
    5576:	5c5b      	ldrb	r3, [r3, r1]
    5578:	4293      	cmp	r3, r2
    557a:	d941      	bls.n	5600 <setDutyCycleTimer+0x250>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    557c:	4296      	cmp	r6, r2
    557e:	d0f6      	beq.n	556e <setDutyCycleTimer+0x1be>
    5580:	0054      	lsls	r4, r2, #1
    5582:	18a4      	adds	r4, r4, r2
    5584:	00a4      	lsls	r4, r4, #2
    5586:	7b2b      	ldrb	r3, [r5, #12]
    5588:	7b69      	ldrb	r1, [r5, #13]
    558a:	0209      	lsls	r1, r1, #8
    558c:	4319      	orrs	r1, r3
    558e:	7bab      	ldrb	r3, [r5, #14]
    5590:	041b      	lsls	r3, r3, #16
    5592:	4319      	orrs	r1, r3
    5594:	7beb      	ldrb	r3, [r5, #15]
    5596:	061b      	lsls	r3, r3, #24
    5598:	430b      	orrs	r3, r1
    559a:	191b      	adds	r3, r3, r4
    559c:	7a18      	ldrb	r0, [r3, #8]
    559e:	7a59      	ldrb	r1, [r3, #9]
    55a0:	0209      	lsls	r1, r1, #8
    55a2:	4301      	orrs	r1, r0
    55a4:	7a98      	ldrb	r0, [r3, #10]
    55a6:	0400      	lsls	r0, r0, #16
    55a8:	4308      	orrs	r0, r1
    55aa:	7ad9      	ldrb	r1, [r3, #11]
    55ac:	0609      	lsls	r1, r1, #24
    55ae:	4301      	orrs	r1, r0
    55b0:	d0dd      	beq.n	556e <setDutyCycleTimer+0x1be>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    55b2:	4589      	cmp	r9, r1
    55b4:	d2d5      	bcs.n	5562 <setDutyCycleTimer+0x1b2>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    55b6:	4648      	mov	r0, r9
    55b8:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    55ba:	7219      	strb	r1, [r3, #8]
    55bc:	0a08      	lsrs	r0, r1, #8
    55be:	7258      	strb	r0, [r3, #9]
    55c0:	0c08      	lsrs	r0, r1, #16
    55c2:	7298      	strb	r0, [r3, #10]
    55c4:	0e09      	lsrs	r1, r1, #24
    55c6:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    55c8:	7b3b      	ldrb	r3, [r7, #12]
    55ca:	7b79      	ldrb	r1, [r7, #13]
    55cc:	0209      	lsls	r1, r1, #8
    55ce:	4319      	orrs	r1, r3
    55d0:	7bbb      	ldrb	r3, [r7, #14]
    55d2:	041b      	lsls	r3, r3, #16
    55d4:	4319      	orrs	r1, r3
    55d6:	7bfb      	ldrb	r3, [r7, #15]
    55d8:	061b      	lsls	r3, r3, #24
    55da:	430b      	orrs	r3, r1
    55dc:	191c      	adds	r4, r3, r4
    55de:	7a23      	ldrb	r3, [r4, #8]
    55e0:	7a61      	ldrb	r1, [r4, #9]
    55e2:	0209      	lsls	r1, r1, #8
    55e4:	4319      	orrs	r1, r3
    55e6:	7aa3      	ldrb	r3, [r4, #10]
    55e8:	041b      	lsls	r3, r3, #16
    55ea:	4319      	orrs	r1, r3
    55ec:	7ae3      	ldrb	r3, [r4, #11]
    55ee:	061b      	lsls	r3, r3, #24
    55f0:	430b      	orrs	r3, r1
    55f2:	9903      	ldr	r1, [sp, #12]
    55f4:	428b      	cmp	r3, r1
    55f6:	d8ba      	bhi.n	556e <setDutyCycleTimer+0x1be>
    55f8:	2b00      	cmp	r3, #0
    55fa:	d0b8      	beq.n	556e <setDutyCycleTimer+0x1be>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    55fc:	9303      	str	r3, [sp, #12]
    55fe:	e7b6      	b.n	556e <setDutyCycleTimer+0x1be>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    5600:	493a      	ldr	r1, [pc, #232]	; (56ec <setDutyCycleTimer+0x33c>)
    5602:	23b2      	movs	r3, #178	; 0xb2
    5604:	33ff      	adds	r3, #255	; 0xff
    5606:	5ccb      	ldrb	r3, [r1, r3]
    5608:	22d9      	movs	r2, #217	; 0xd9
    560a:	0052      	lsls	r2, r2, #1
    560c:	5c8a      	ldrb	r2, [r1, r2]
    560e:	0212      	lsls	r2, r2, #8
    5610:	431a      	orrs	r2, r3
    5612:	23b4      	movs	r3, #180	; 0xb4
    5614:	33ff      	adds	r3, #255	; 0xff
    5616:	5ccb      	ldrb	r3, [r1, r3]
    5618:	041b      	lsls	r3, r3, #16
    561a:	431a      	orrs	r2, r3
    561c:	23da      	movs	r3, #218	; 0xda
    561e:	005b      	lsls	r3, r3, #1
    5620:	5ccb      	ldrb	r3, [r1, r3]
    5622:	061b      	lsls	r3, r3, #24
    5624:	4313      	orrs	r3, r2
    5626:	d00f      	beq.n	5648 <setDutyCycleTimer+0x298>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    5628:	4599      	cmp	r9, r3
    562a:	d251      	bcs.n	56d0 <setDutyCycleTimer+0x320>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    562c:	000a      	movs	r2, r1
    562e:	4649      	mov	r1, r9
    5630:	1a5b      	subs	r3, r3, r1
    5632:	21b2      	movs	r1, #178	; 0xb2
    5634:	31ff      	adds	r1, #255	; 0xff
    5636:	5453      	strb	r3, [r2, r1]
    5638:	0a19      	lsrs	r1, r3, #8
    563a:	32b2      	adds	r2, #178	; 0xb2
    563c:	32ff      	adds	r2, #255	; 0xff
    563e:	7051      	strb	r1, [r2, #1]
    5640:	0c19      	lsrs	r1, r3, #16
    5642:	7091      	strb	r1, [r2, #2]
    5644:	0e1b      	lsrs	r3, r3, #24
    5646:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    5648:	4a28      	ldr	r2, [pc, #160]	; (56ec <setDutyCycleTimer+0x33c>)
    564a:	23b2      	movs	r3, #178	; 0xb2
    564c:	33ff      	adds	r3, #255	; 0xff
    564e:	5cd1      	ldrb	r1, [r2, r3]
    5650:	3301      	adds	r3, #1
    5652:	5cd3      	ldrb	r3, [r2, r3]
    5654:	021b      	lsls	r3, r3, #8
    5656:	430b      	orrs	r3, r1
    5658:	21b4      	movs	r1, #180	; 0xb4
    565a:	31ff      	adds	r1, #255	; 0xff
    565c:	5c51      	ldrb	r1, [r2, r1]
    565e:	0409      	lsls	r1, r1, #16
    5660:	430b      	orrs	r3, r1
    5662:	21da      	movs	r1, #218	; 0xda
    5664:	0049      	lsls	r1, r1, #1
    5666:	5c51      	ldrb	r1, [r2, r1]
    5668:	0609      	lsls	r1, r1, #24
    566a:	4319      	orrs	r1, r3
    566c:	9a03      	ldr	r2, [sp, #12]
    566e:	4291      	cmp	r1, r2
    5670:	d200      	bcs.n	5674 <setDutyCycleTimer+0x2c4>
    5672:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    5674:	4b1d      	ldr	r3, [pc, #116]	; (56ec <setDutyCycleTimer+0x33c>)
    5676:	7c1a      	ldrb	r2, [r3, #16]
    5678:	7c58      	ldrb	r0, [r3, #17]
    567a:	0200      	lsls	r0, r0, #8
    567c:	4310      	orrs	r0, r2
    567e:	7c9a      	ldrb	r2, [r3, #18]
    5680:	0412      	lsls	r2, r2, #16
    5682:	4310      	orrs	r0, r2
    5684:	7cda      	ldrb	r2, [r3, #19]
    5686:	0612      	lsls	r2, r2, #24
    5688:	4302      	orrs	r2, r0
    568a:	7011      	strb	r1, [r2, #0]
    568c:	0a08      	lsrs	r0, r1, #8
    568e:	7050      	strb	r0, [r2, #1]
    5690:	0c08      	lsrs	r0, r1, #16
    5692:	7090      	strb	r0, [r2, #2]
    5694:	0e08      	lsrs	r0, r1, #24
    5696:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    5698:	22fa      	movs	r2, #250	; 0xfa
    569a:	0092      	lsls	r2, r2, #2
    569c:	4351      	muls	r1, r2
    569e:	7c18      	ldrb	r0, [r3, #16]
    56a0:	7c5a      	ldrb	r2, [r3, #17]
    56a2:	0212      	lsls	r2, r2, #8
    56a4:	4310      	orrs	r0, r2
    56a6:	7c9a      	ldrb	r2, [r3, #18]
    56a8:	0412      	lsls	r2, r2, #16
    56aa:	4302      	orrs	r2, r0
    56ac:	7cdb      	ldrb	r3, [r3, #19]
    56ae:	061b      	lsls	r3, r3, #24
    56b0:	4313      	orrs	r3, r2
    56b2:	7918      	ldrb	r0, [r3, #4]
    56b4:	2300      	movs	r3, #0
    56b6:	9300      	str	r3, [sp, #0]
    56b8:	4b11      	ldr	r3, [pc, #68]	; (5700 <setDutyCycleTimer+0x350>)
    56ba:	2200      	movs	r2, #0
    56bc:	4c11      	ldr	r4, [pc, #68]	; (5704 <setDutyCycleTimer+0x354>)
    56be:	47a0      	blx	r4
}
    56c0:	2008      	movs	r0, #8
    56c2:	b007      	add	sp, #28
    56c4:	bc3c      	pop	{r2, r3, r4, r5}
    56c6:	4690      	mov	r8, r2
    56c8:	4699      	mov	r9, r3
    56ca:	46a2      	mov	sl, r4
    56cc:	46ab      	mov	fp, r5
    56ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    56d0:	4b06      	ldr	r3, [pc, #24]	; (56ec <setDutyCycleTimer+0x33c>)
    56d2:	2100      	movs	r1, #0
    56d4:	22b2      	movs	r2, #178	; 0xb2
    56d6:	32ff      	adds	r2, #255	; 0xff
    56d8:	5499      	strb	r1, [r3, r2]
    56da:	189b      	adds	r3, r3, r2
    56dc:	2200      	movs	r2, #0
    56de:	705a      	strb	r2, [r3, #1]
    56e0:	709a      	strb	r2, [r3, #2]
    56e2:	70da      	strb	r2, [r3, #3]
    56e4:	e7b0      	b.n	5648 <setDutyCycleTimer+0x298>
    56e6:	46c0      	nop			; (mov r8, r8)
    56e8:	00013a4d 	.word	0x00013a4d
    56ec:	200011ac 	.word	0x200011ac
    56f0:	00008275 	.word	0x00008275
    56f4:	000083e9 	.word	0x000083e9
    56f8:	00008289 	.word	0x00008289
    56fc:	0001089d 	.word	0x0001089d
    5700:	00005709 	.word	0x00005709
    5704:	000080dd 	.word	0x000080dd

00005708 <DutyCycleCallback>:
{
    5708:	b5f0      	push	{r4, r5, r6, r7, lr}
    570a:	46de      	mov	lr, fp
    570c:	4657      	mov	r7, sl
    570e:	464e      	mov	r6, r9
    5710:	4645      	mov	r5, r8
    5712:	b5e0      	push	{r5, r6, r7, lr}
    5714:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    5716:	4980      	ldr	r1, [pc, #512]	; (5918 <DutyCycleCallback+0x210>)
    5718:	23b2      	movs	r3, #178	; 0xb2
    571a:	33ff      	adds	r3, #255	; 0xff
    571c:	5cca      	ldrb	r2, [r1, r3]
    571e:	3301      	adds	r3, #1
    5720:	5ccb      	ldrb	r3, [r1, r3]
    5722:	021b      	lsls	r3, r3, #8
    5724:	431a      	orrs	r2, r3
    5726:	23b4      	movs	r3, #180	; 0xb4
    5728:	33ff      	adds	r3, #255	; 0xff
    572a:	5ccb      	ldrb	r3, [r1, r3]
    572c:	041b      	lsls	r3, r3, #16
    572e:	4313      	orrs	r3, r2
    5730:	22da      	movs	r2, #218	; 0xda
    5732:	0052      	lsls	r2, r2, #1
    5734:	5c8a      	ldrb	r2, [r1, r2]
    5736:	0612      	lsls	r2, r2, #24
    5738:	431a      	orrs	r2, r3
    573a:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    573c:	2329      	movs	r3, #41	; 0x29
    573e:	5ccb      	ldrb	r3, [r1, r3]
    5740:	2b00      	cmp	r3, #0
    5742:	d100      	bne.n	5746 <DutyCycleCallback+0x3e>
    5744:	e0df      	b.n	5906 <DutyCycleCallback+0x1fe>
    5746:	2600      	movs	r6, #0
    5748:	2300      	movs	r3, #0
    574a:	9304      	str	r3, [sp, #16]
    574c:	3b01      	subs	r3, #1
    574e:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    5750:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    5752:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    5754:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    5756:	2300      	movs	r3, #0
    5758:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    575a:	468a      	mov	sl, r1
    575c:	2329      	movs	r3, #41	; 0x29
    575e:	4699      	mov	r9, r3
    5760:	e00c      	b.n	577c <DutyCycleCallback+0x74>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    5762:	465a      	mov	r2, fp
    5764:	721a      	strb	r2, [r3, #8]
    5766:	725a      	strb	r2, [r3, #9]
    5768:	729a      	strb	r2, [r3, #10]
    576a:	72da      	strb	r2, [r3, #11]
    576c:	e03f      	b.n	57ee <DutyCycleCallback+0xe6>
    for (i=0; i < RegParams.maxSubBands; i++)
    576e:	3601      	adds	r6, #1
    5770:	b2f6      	uxtb	r6, r6
    5772:	4653      	mov	r3, sl
    5774:	464a      	mov	r2, r9
    5776:	5c9b      	ldrb	r3, [r3, r2]
    5778:	42b3      	cmp	r3, r6
    577a:	d95a      	bls.n	5832 <DutyCycleCallback+0x12a>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    577c:	0071      	lsls	r1, r6, #1
    577e:	1989      	adds	r1, r1, r6
    5780:	0089      	lsls	r1, r1, #2
    5782:	7b3b      	ldrb	r3, [r7, #12]
    5784:	7b7a      	ldrb	r2, [r7, #13]
    5786:	0212      	lsls	r2, r2, #8
    5788:	431a      	orrs	r2, r3
    578a:	7bbb      	ldrb	r3, [r7, #14]
    578c:	041b      	lsls	r3, r3, #16
    578e:	431a      	orrs	r2, r3
    5790:	7bfb      	ldrb	r3, [r7, #15]
    5792:	061b      	lsls	r3, r3, #24
    5794:	4313      	orrs	r3, r2
    5796:	185b      	adds	r3, r3, r1
    5798:	7a1a      	ldrb	r2, [r3, #8]
    579a:	7a58      	ldrb	r0, [r3, #9]
    579c:	0200      	lsls	r0, r0, #8
    579e:	4310      	orrs	r0, r2
    57a0:	7a9a      	ldrb	r2, [r3, #10]
    57a2:	0412      	lsls	r2, r2, #16
    57a4:	4310      	orrs	r0, r2
    57a6:	7ada      	ldrb	r2, [r3, #11]
    57a8:	0612      	lsls	r2, r2, #24
    57aa:	4302      	orrs	r2, r0
    57ac:	d0df      	beq.n	576e <DutyCycleCallback+0x66>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    57ae:	4640      	mov	r0, r8
    57b0:	7c05      	ldrb	r5, [r0, #16]
    57b2:	7c44      	ldrb	r4, [r0, #17]
    57b4:	0224      	lsls	r4, r4, #8
    57b6:	4325      	orrs	r5, r4
    57b8:	7c80      	ldrb	r0, [r0, #18]
    57ba:	0400      	lsls	r0, r0, #16
    57bc:	4305      	orrs	r5, r0
    57be:	4640      	mov	r0, r8
    57c0:	7cc0      	ldrb	r0, [r0, #19]
    57c2:	0600      	lsls	r0, r0, #24
    57c4:	4328      	orrs	r0, r5
    57c6:	7804      	ldrb	r4, [r0, #0]
    57c8:	7845      	ldrb	r5, [r0, #1]
    57ca:	022d      	lsls	r5, r5, #8
    57cc:	4325      	orrs	r5, r4
    57ce:	7884      	ldrb	r4, [r0, #2]
    57d0:	0424      	lsls	r4, r4, #16
    57d2:	4325      	orrs	r5, r4
    57d4:	78c4      	ldrb	r4, [r0, #3]
    57d6:	0624      	lsls	r4, r4, #24
    57d8:	432c      	orrs	r4, r5
    57da:	42a2      	cmp	r2, r4
    57dc:	d9c1      	bls.n	5762 <DutyCycleCallback+0x5a>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    57de:	1b12      	subs	r2, r2, r4
    57e0:	721a      	strb	r2, [r3, #8]
    57e2:	0a10      	lsrs	r0, r2, #8
    57e4:	7258      	strb	r0, [r3, #9]
    57e6:	0c10      	lsrs	r0, r2, #16
    57e8:	7298      	strb	r0, [r3, #10]
    57ea:	0e12      	lsrs	r2, r2, #24
    57ec:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    57ee:	4663      	mov	r3, ip
    57f0:	7b1b      	ldrb	r3, [r3, #12]
    57f2:	4662      	mov	r2, ip
    57f4:	7b52      	ldrb	r2, [r2, #13]
    57f6:	0212      	lsls	r2, r2, #8
    57f8:	431a      	orrs	r2, r3
    57fa:	4663      	mov	r3, ip
    57fc:	7b9b      	ldrb	r3, [r3, #14]
    57fe:	041b      	lsls	r3, r3, #16
    5800:	431a      	orrs	r2, r3
    5802:	4663      	mov	r3, ip
    5804:	7bdb      	ldrb	r3, [r3, #15]
    5806:	061b      	lsls	r3, r3, #24
    5808:	4313      	orrs	r3, r2
    580a:	1859      	adds	r1, r3, r1
    580c:	7a0b      	ldrb	r3, [r1, #8]
    580e:	7a4a      	ldrb	r2, [r1, #9]
    5810:	0212      	lsls	r2, r2, #8
    5812:	431a      	orrs	r2, r3
    5814:	7a8b      	ldrb	r3, [r1, #10]
    5816:	041b      	lsls	r3, r3, #16
    5818:	431a      	orrs	r2, r3
    581a:	7acb      	ldrb	r3, [r1, #11]
    581c:	061b      	lsls	r3, r3, #24
    581e:	4313      	orrs	r3, r2
    5820:	9a03      	ldr	r2, [sp, #12]
    5822:	4293      	cmp	r3, r2
    5824:	d8a3      	bhi.n	576e <DutyCycleCallback+0x66>
    5826:	2b00      	cmp	r3, #0
    5828:	d0a1      	beq.n	576e <DutyCycleCallback+0x66>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    582a:	9303      	str	r3, [sp, #12]
                found = 1;
    582c:	2301      	movs	r3, #1
    582e:	9304      	str	r3, [sp, #16]
    5830:	e79d      	b.n	576e <DutyCycleCallback+0x66>
    if (( DutyCycleTimeout != 0 ))
    5832:	9b05      	ldr	r3, [sp, #20]
    5834:	2b00      	cmp	r3, #0
    5836:	d031      	beq.n	589c <DutyCycleCallback+0x194>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    5838:	4937      	ldr	r1, [pc, #220]	; (5918 <DutyCycleCallback+0x210>)
    583a:	7c0b      	ldrb	r3, [r1, #16]
    583c:	7c4a      	ldrb	r2, [r1, #17]
    583e:	0212      	lsls	r2, r2, #8
    5840:	431a      	orrs	r2, r3
    5842:	7c8b      	ldrb	r3, [r1, #18]
    5844:	041b      	lsls	r3, r3, #16
    5846:	431a      	orrs	r2, r3
    5848:	7ccb      	ldrb	r3, [r1, #19]
    584a:	061b      	lsls	r3, r3, #24
    584c:	4313      	orrs	r3, r2
    584e:	7819      	ldrb	r1, [r3, #0]
    5850:	785a      	ldrb	r2, [r3, #1]
    5852:	0212      	lsls	r2, r2, #8
    5854:	430a      	orrs	r2, r1
    5856:	7899      	ldrb	r1, [r3, #2]
    5858:	0409      	lsls	r1, r1, #16
    585a:	430a      	orrs	r2, r1
    585c:	78d9      	ldrb	r1, [r3, #3]
    585e:	0609      	lsls	r1, r1, #24
    5860:	4311      	orrs	r1, r2
    5862:	9a05      	ldr	r2, [sp, #20]
    5864:	428a      	cmp	r2, r1
    5866:	d90f      	bls.n	5888 <DutyCycleCallback+0x180>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    5868:	1a51      	subs	r1, r2, r1
    586a:	4b2b      	ldr	r3, [pc, #172]	; (5918 <DutyCycleCallback+0x210>)
    586c:	22b2      	movs	r2, #178	; 0xb2
    586e:	32ff      	adds	r2, #255	; 0xff
    5870:	5499      	strb	r1, [r3, r2]
    5872:	0a0a      	lsrs	r2, r1, #8
    5874:	33b2      	adds	r3, #178	; 0xb2
    5876:	33ff      	adds	r3, #255	; 0xff
    5878:	705a      	strb	r2, [r3, #1]
    587a:	0c0a      	lsrs	r2, r1, #16
    587c:	709a      	strb	r2, [r3, #2]
    587e:	0e0a      	lsrs	r2, r1, #24
    5880:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    5882:	2900      	cmp	r1, #0
    5884:	d10e      	bne.n	58a4 <DutyCycleCallback+0x19c>
    5886:	e009      	b.n	589c <DutyCycleCallback+0x194>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    5888:	4b23      	ldr	r3, [pc, #140]	; (5918 <DutyCycleCallback+0x210>)
    588a:	2100      	movs	r1, #0
    588c:	22b2      	movs	r2, #178	; 0xb2
    588e:	32ff      	adds	r2, #255	; 0xff
    5890:	5499      	strb	r1, [r3, r2]
    5892:	189b      	adds	r3, r3, r2
    5894:	2200      	movs	r2, #0
    5896:	705a      	strb	r2, [r3, #1]
    5898:	709a      	strb	r2, [r3, #2]
    589a:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    589c:	9b04      	ldr	r3, [sp, #16]
    589e:	2b00      	cmp	r3, #0
    58a0:	d02a      	beq.n	58f8 <DutyCycleCallback+0x1f0>
    58a2:	2100      	movs	r1, #0
    58a4:	9a03      	ldr	r2, [sp, #12]
    58a6:	4291      	cmp	r1, r2
    58a8:	d200      	bcs.n	58ac <DutyCycleCallback+0x1a4>
    58aa:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    58ac:	4b1a      	ldr	r3, [pc, #104]	; (5918 <DutyCycleCallback+0x210>)
    58ae:	7c1a      	ldrb	r2, [r3, #16]
    58b0:	7c58      	ldrb	r0, [r3, #17]
    58b2:	0200      	lsls	r0, r0, #8
    58b4:	4310      	orrs	r0, r2
    58b6:	7c9a      	ldrb	r2, [r3, #18]
    58b8:	0412      	lsls	r2, r2, #16
    58ba:	4310      	orrs	r0, r2
    58bc:	7cda      	ldrb	r2, [r3, #19]
    58be:	0612      	lsls	r2, r2, #24
    58c0:	4302      	orrs	r2, r0
    58c2:	7011      	strb	r1, [r2, #0]
    58c4:	0a08      	lsrs	r0, r1, #8
    58c6:	7050      	strb	r0, [r2, #1]
    58c8:	0c08      	lsrs	r0, r1, #16
    58ca:	7090      	strb	r0, [r2, #2]
    58cc:	0e08      	lsrs	r0, r1, #24
    58ce:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    58d0:	22fa      	movs	r2, #250	; 0xfa
    58d2:	0092      	lsls	r2, r2, #2
    58d4:	4351      	muls	r1, r2
    58d6:	7c18      	ldrb	r0, [r3, #16]
    58d8:	7c5a      	ldrb	r2, [r3, #17]
    58da:	0212      	lsls	r2, r2, #8
    58dc:	4310      	orrs	r0, r2
    58de:	7c9a      	ldrb	r2, [r3, #18]
    58e0:	0412      	lsls	r2, r2, #16
    58e2:	4302      	orrs	r2, r0
    58e4:	7cdb      	ldrb	r3, [r3, #19]
    58e6:	061b      	lsls	r3, r3, #24
    58e8:	4313      	orrs	r3, r2
    58ea:	7918      	ldrb	r0, [r3, #4]
    58ec:	2300      	movs	r3, #0
    58ee:	9300      	str	r3, [sp, #0]
    58f0:	4b0a      	ldr	r3, [pc, #40]	; (591c <DutyCycleCallback+0x214>)
    58f2:	2200      	movs	r2, #0
    58f4:	4c0a      	ldr	r4, [pc, #40]	; (5920 <DutyCycleCallback+0x218>)
    58f6:	47a0      	blx	r4
}
    58f8:	b007      	add	sp, #28
    58fa:	bc3c      	pop	{r2, r3, r4, r5}
    58fc:	4690      	mov	r8, r2
    58fe:	4699      	mov	r9, r3
    5900:	46a2      	mov	sl, r4
    5902:	46ab      	mov	fp, r5
    5904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    5906:	9b05      	ldr	r3, [sp, #20]
    5908:	2b00      	cmp	r3, #0
    590a:	d0f5      	beq.n	58f8 <DutyCycleCallback+0x1f0>
    bool found = 0;
    590c:	2300      	movs	r3, #0
    590e:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    5910:	3b01      	subs	r3, #1
    5912:	9303      	str	r3, [sp, #12]
    5914:	e790      	b.n	5838 <DutyCycleCallback+0x130>
    5916:	46c0      	nop			; (mov r8, r8)
    5918:	200011ac 	.word	0x200011ac
    591c:	00005709 	.word	0x00005709
    5920:	000080dd 	.word	0x000080dd

00005924 <setJoinBackOffTimer>:
{
    5924:	b510      	push	{r4, lr}
    5926:	b084      	sub	sp, #16
	memcpy(&startJoinBackOffTimer,attrInput,sizeof(bool));
    5928:	780b      	ldrb	r3, [r1, #0]
    592a:	220f      	movs	r2, #15
    592c:	446a      	add	r2, sp
    592e:	7013      	strb	r3, [r2, #0]
	if(startJoinBackOffTimer == true)
    5930:	2b00      	cmp	r3, #0
    5932:	d113      	bne.n	595c <setJoinBackOffTimer+0x38>
		SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    5934:	4c13      	ldr	r4, [pc, #76]	; (5984 <setJoinBackOffTimer+0x60>)
    5936:	7e23      	ldrb	r3, [r4, #24]
    5938:	7e62      	ldrb	r2, [r4, #25]
    593a:	0212      	lsls	r2, r2, #8
    593c:	431a      	orrs	r2, r3
    593e:	7ea3      	ldrb	r3, [r4, #26]
    5940:	041b      	lsls	r3, r3, #16
    5942:	431a      	orrs	r2, r3
    5944:	7ee3      	ldrb	r3, [r4, #27]
    5946:	061b      	lsls	r3, r3, #24
    5948:	4313      	orrs	r3, r2
    594a:	7818      	ldrb	r0, [r3, #0]
    594c:	4b0e      	ldr	r3, [pc, #56]	; (5988 <setJoinBackOffTimer+0x64>)
    594e:	4798      	blx	r3
		RegParams.joinbccount = 0;
    5950:	2200      	movs	r2, #0
    5952:	2342      	movs	r3, #66	; 0x42
    5954:	54e2      	strb	r2, [r4, r3]
}
    5956:	2008      	movs	r0, #8
    5958:	b004      	add	sp, #16
    595a:	bd10      	pop	{r4, pc}
		SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    595c:	4909      	ldr	r1, [pc, #36]	; (5984 <setJoinBackOffTimer+0x60>)
    595e:	7e0b      	ldrb	r3, [r1, #24]
    5960:	7e4a      	ldrb	r2, [r1, #25]
    5962:	0212      	lsls	r2, r2, #8
    5964:	431a      	orrs	r2, r3
    5966:	7e8b      	ldrb	r3, [r1, #26]
    5968:	041b      	lsls	r3, r3, #16
    596a:	431a      	orrs	r2, r3
    596c:	7ecb      	ldrb	r3, [r1, #27]
    596e:	061b      	lsls	r3, r3, #24
    5970:	4313      	orrs	r3, r2
    5972:	7818      	ldrb	r0, [r3, #0]
    5974:	2300      	movs	r3, #0
    5976:	9300      	str	r3, [sp, #0]
    5978:	4b04      	ldr	r3, [pc, #16]	; (598c <setJoinBackOffTimer+0x68>)
    597a:	2200      	movs	r2, #0
    597c:	4904      	ldr	r1, [pc, #16]	; (5990 <setJoinBackOffTimer+0x6c>)
    597e:	4c05      	ldr	r4, [pc, #20]	; (5994 <setJoinBackOffTimer+0x70>)
    5980:	47a0      	blx	r4
    5982:	e7e8      	b.n	5956 <setJoinBackOffTimer+0x32>
    5984:	200011ac 	.word	0x200011ac
    5988:	000083e9 	.word	0x000083e9
    598c:	00006031 	.word	0x00006031
    5990:	6b49d200 	.word	0x6b49d200
    5994:	000080dd 	.word	0x000080dd

00005998 <setJoinDutyCycleTimer>:
{
    5998:	b530      	push	{r4, r5, lr}
    599a:	b085      	sub	sp, #20
	memcpy(&UpdateJoinDutyCycleTimer,attrInput,sizeof(UpdateJoinDutyCycleTimer_t));
    599c:	ac02      	add	r4, sp, #8
    599e:	2208      	movs	r2, #8
    59a0:	0020      	movs	r0, r4
    59a2:	4b93      	ldr	r3, [pc, #588]	; (5bf0 <setJoinDutyCycleTimer+0x258>)
    59a4:	4798      	blx	r3
	if(UpdateJoinDutyCycleTimer.startJoinDutyCycleTimer == true)
    59a6:	7923      	ldrb	r3, [r4, #4]
    59a8:	2b00      	cmp	r3, #0
    59aa:	d100      	bne.n	59ae <setJoinDutyCycleTimer+0x16>
    59ac:	e0f8      	b.n	5ba0 <setJoinDutyCycleTimer+0x208>
			if(RegParams.joinbccount < AGGREGATEDTIME_1HR)
    59ae:	2342      	movs	r3, #66	; 0x42
    59b0:	4a90      	ldr	r2, [pc, #576]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59b2:	5cd3      	ldrb	r3, [r2, r3]
    59b4:	2b01      	cmp	r3, #1
    59b6:	d800      	bhi.n	59ba <setJoinDutyCycleTimer+0x22>
    59b8:	e081      	b.n	5abe <setJoinDutyCycleTimer+0x126>
			else if (RegParams.joinbccount < AGGREGATEDTIME_10HR)
    59ba:	2b13      	cmp	r3, #19
    59bc:	d900      	bls.n	59c0 <setJoinDutyCycleTimer+0x28>
    59be:	e08d      	b.n	5adc <setJoinDutyCycleTimer+0x144>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_10HR - 1);
    59c0:	4b8d      	ldr	r3, [pc, #564]	; (5bf8 <setJoinDutyCycleTimer+0x260>)
    59c2:	9a02      	ldr	r2, [sp, #8]
    59c4:	4353      	muls	r3, r2
    59c6:	4a8b      	ldr	r2, [pc, #556]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59c8:	323e      	adds	r2, #62	; 0x3e
    59ca:	7013      	strb	r3, [r2, #0]
    59cc:	0a19      	lsrs	r1, r3, #8
    59ce:	7051      	strb	r1, [r2, #1]
    59d0:	0c19      	lsrs	r1, r3, #16
    59d2:	7091      	strb	r1, [r2, #2]
    59d4:	0e1b      	lsrs	r3, r3, #24
    59d6:	70d3      	strb	r3, [r2, #3]
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    59d8:	4986      	ldr	r1, [pc, #536]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59da:	7d0b      	ldrb	r3, [r1, #20]
    59dc:	7d4a      	ldrb	r2, [r1, #21]
    59de:	0212      	lsls	r2, r2, #8
    59e0:	431a      	orrs	r2, r3
    59e2:	7d8b      	ldrb	r3, [r1, #22]
    59e4:	041b      	lsls	r3, r3, #16
    59e6:	431a      	orrs	r2, r3
    59e8:	7dcb      	ldrb	r3, [r1, #23]
    59ea:	061b      	lsls	r3, r3, #24
    59ec:	4313      	orrs	r3, r2
    59ee:	7a18      	ldrb	r0, [r3, #8]
    59f0:	4b82      	ldr	r3, [pc, #520]	; (5bfc <setJoinDutyCycleTimer+0x264>)
    59f2:	4798      	blx	r3
	uint32_t delta = 0,ticks;
    59f4:	2400      	movs	r4, #0
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    59f6:	2800      	cmp	r0, #0
    59f8:	d17d      	bne.n	5af6 <setJoinDutyCycleTimer+0x15e>
		if(RegParams.joinDutyCycleTimeout != 0)
    59fa:	4b7e      	ldr	r3, [pc, #504]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59fc:	213e      	movs	r1, #62	; 0x3e
    59fe:	5c59      	ldrb	r1, [r3, r1]
    5a00:	203f      	movs	r0, #63	; 0x3f
    5a02:	5c18      	ldrb	r0, [r3, r0]
    5a04:	0200      	lsls	r0, r0, #8
    5a06:	4308      	orrs	r0, r1
    5a08:	2140      	movs	r1, #64	; 0x40
    5a0a:	5c59      	ldrb	r1, [r3, r1]
    5a0c:	0409      	lsls	r1, r1, #16
    5a0e:	4308      	orrs	r0, r1
    5a10:	2141      	movs	r1, #65	; 0x41
    5a12:	5c59      	ldrb	r1, [r3, r1]
    5a14:	0609      	lsls	r1, r1, #24
    5a16:	4301      	orrs	r1, r0
    5a18:	d100      	bne.n	5a1c <setJoinDutyCycleTimer+0x84>
    5a1a:	e0e5      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
			if(RegParams.joinDutyCycleTimeout > delta)
    5a1c:	428c      	cmp	r4, r1
    5a1e:	d300      	bcc.n	5a22 <setJoinDutyCycleTimer+0x8a>
    5a20:	e0b6      	b.n	5b90 <setJoinDutyCycleTimer+0x1f8>
				RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - delta;
    5a22:	1b09      	subs	r1, r1, r4
    5a24:	333e      	adds	r3, #62	; 0x3e
    5a26:	7019      	strb	r1, [r3, #0]
    5a28:	0a0a      	lsrs	r2, r1, #8
    5a2a:	705a      	strb	r2, [r3, #1]
    5a2c:	0c0a      	lsrs	r2, r1, #16
    5a2e:	709a      	strb	r2, [r3, #2]
    5a30:	0e0a      	lsrs	r2, r1, #24
    5a32:	70da      	strb	r2, [r3, #3]
				if(RegParams.joinDutyCycleTimeout > US_TO_MS(SWTIMER_MAX_TIMEOUT))
    5a34:	4b72      	ldr	r3, [pc, #456]	; (5c00 <setJoinDutyCycleTimer+0x268>)
    5a36:	4299      	cmp	r1, r3
    5a38:	d800      	bhi.n	5a3c <setJoinDutyCycleTimer+0xa4>
    5a3a:	e093      	b.n	5b64 <setJoinDutyCycleTimer+0x1cc>
					RegParams.pJoinDutyCycleTimer->remainingtime =RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT)) ;
    5a3c:	4c6d      	ldr	r4, [pc, #436]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5a3e:	7d23      	ldrb	r3, [r4, #20]
    5a40:	7d62      	ldrb	r2, [r4, #21]
    5a42:	0212      	lsls	r2, r2, #8
    5a44:	431a      	orrs	r2, r3
    5a46:	7da3      	ldrb	r3, [r4, #22]
    5a48:	041b      	lsls	r3, r3, #16
    5a4a:	431a      	orrs	r2, r3
    5a4c:	7de3      	ldrb	r3, [r4, #23]
    5a4e:	061b      	lsls	r3, r3, #24
    5a50:	4313      	orrs	r3, r2
    5a52:	4a6c      	ldr	r2, [pc, #432]	; (5c04 <setJoinDutyCycleTimer+0x26c>)
    5a54:	4694      	mov	ip, r2
    5a56:	4461      	add	r1, ip
    5a58:	7119      	strb	r1, [r3, #4]
    5a5a:	0a0a      	lsrs	r2, r1, #8
    5a5c:	715a      	strb	r2, [r3, #5]
    5a5e:	0c0a      	lsrs	r2, r1, #16
    5a60:	719a      	strb	r2, [r3, #6]
    5a62:	0e09      	lsrs	r1, r1, #24
    5a64:	71d9      	strb	r1, [r3, #7]
					SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5a66:	7d23      	ldrb	r3, [r4, #20]
    5a68:	7d62      	ldrb	r2, [r4, #21]
    5a6a:	0212      	lsls	r2, r2, #8
    5a6c:	431a      	orrs	r2, r3
    5a6e:	7da3      	ldrb	r3, [r4, #22]
    5a70:	041b      	lsls	r3, r3, #16
    5a72:	431a      	orrs	r2, r3
    5a74:	7de3      	ldrb	r3, [r4, #23]
    5a76:	061b      	lsls	r3, r3, #24
    5a78:	4313      	orrs	r3, r2
    5a7a:	7a18      	ldrb	r0, [r3, #8]
    5a7c:	2300      	movs	r3, #0
    5a7e:	9300      	str	r3, [sp, #0]
    5a80:	4b61      	ldr	r3, [pc, #388]	; (5c08 <setJoinDutyCycleTimer+0x270>)
    5a82:	2200      	movs	r2, #0
    5a84:	4961      	ldr	r1, [pc, #388]	; (5c0c <setJoinDutyCycleTimer+0x274>)
    5a86:	4d62      	ldr	r5, [pc, #392]	; (5c10 <setJoinDutyCycleTimer+0x278>)
    5a88:	47a8      	blx	r5
					RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT));
    5a8a:	233e      	movs	r3, #62	; 0x3e
    5a8c:	5ce3      	ldrb	r3, [r4, r3]
    5a8e:	223f      	movs	r2, #63	; 0x3f
    5a90:	5ca2      	ldrb	r2, [r4, r2]
    5a92:	0212      	lsls	r2, r2, #8
    5a94:	431a      	orrs	r2, r3
    5a96:	2340      	movs	r3, #64	; 0x40
    5a98:	5ce3      	ldrb	r3, [r4, r3]
    5a9a:	041b      	lsls	r3, r3, #16
    5a9c:	431a      	orrs	r2, r3
    5a9e:	2341      	movs	r3, #65	; 0x41
    5aa0:	5ce3      	ldrb	r3, [r4, r3]
    5aa2:	061b      	lsls	r3, r3, #24
    5aa4:	4313      	orrs	r3, r2
    5aa6:	4a57      	ldr	r2, [pc, #348]	; (5c04 <setJoinDutyCycleTimer+0x26c>)
    5aa8:	4694      	mov	ip, r2
    5aaa:	4463      	add	r3, ip
    5aac:	343e      	adds	r4, #62	; 0x3e
    5aae:	7023      	strb	r3, [r4, #0]
    5ab0:	0a1a      	lsrs	r2, r3, #8
    5ab2:	7062      	strb	r2, [r4, #1]
    5ab4:	0c1a      	lsrs	r2, r3, #16
    5ab6:	70a2      	strb	r2, [r4, #2]
    5ab8:	0e1b      	lsrs	r3, r3, #24
    5aba:	70e3      	strb	r3, [r4, #3]
    5abc:	e094      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_1HR - 1);
    5abe:	9a02      	ldr	r2, [sp, #8]
    5ac0:	0053      	lsls	r3, r2, #1
    5ac2:	189b      	adds	r3, r3, r2
    5ac4:	015a      	lsls	r2, r3, #5
    5ac6:	189b      	adds	r3, r3, r2
    5ac8:	4a4a      	ldr	r2, [pc, #296]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5aca:	323e      	adds	r2, #62	; 0x3e
    5acc:	7013      	strb	r3, [r2, #0]
    5ace:	0a19      	lsrs	r1, r3, #8
    5ad0:	7051      	strb	r1, [r2, #1]
    5ad2:	0c19      	lsrs	r1, r3, #16
    5ad4:	7091      	strb	r1, [r2, #2]
    5ad6:	0e1b      	lsrs	r3, r3, #24
    5ad8:	70d3      	strb	r3, [r2, #3]
    5ada:	e77d      	b.n	59d8 <setJoinDutyCycleTimer+0x40>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_24HR - 1);
    5adc:	4b4d      	ldr	r3, [pc, #308]	; (5c14 <setJoinDutyCycleTimer+0x27c>)
    5ade:	9a02      	ldr	r2, [sp, #8]
    5ae0:	4353      	muls	r3, r2
    5ae2:	4a44      	ldr	r2, [pc, #272]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5ae4:	323e      	adds	r2, #62	; 0x3e
    5ae6:	7013      	strb	r3, [r2, #0]
    5ae8:	0a19      	lsrs	r1, r3, #8
    5aea:	7051      	strb	r1, [r2, #1]
    5aec:	0c19      	lsrs	r1, r3, #16
    5aee:	7091      	strb	r1, [r2, #2]
    5af0:	0e1b      	lsrs	r3, r3, #24
    5af2:	70d3      	strb	r3, [r2, #3]
    5af4:	e770      	b.n	59d8 <setJoinDutyCycleTimer+0x40>
			ticks = SwTimerReadValue(RegParams.pJoinDutyCycleTimer->timerId);
    5af6:	4c3f      	ldr	r4, [pc, #252]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5af8:	7d23      	ldrb	r3, [r4, #20]
    5afa:	7d62      	ldrb	r2, [r4, #21]
    5afc:	0212      	lsls	r2, r2, #8
    5afe:	431a      	orrs	r2, r3
    5b00:	7da3      	ldrb	r3, [r4, #22]
    5b02:	041b      	lsls	r3, r3, #16
    5b04:	431a      	orrs	r2, r3
    5b06:	7de3      	ldrb	r3, [r4, #23]
    5b08:	061b      	lsls	r3, r3, #24
    5b0a:	4313      	orrs	r3, r2
    5b0c:	7a18      	ldrb	r0, [r3, #8]
    5b0e:	4b42      	ldr	r3, [pc, #264]	; (5c18 <setJoinDutyCycleTimer+0x280>)
    5b10:	4798      	blx	r3
    5b12:	0005      	movs	r5, r0
			SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5b14:	7d23      	ldrb	r3, [r4, #20]
    5b16:	7d62      	ldrb	r2, [r4, #21]
    5b18:	0212      	lsls	r2, r2, #8
    5b1a:	431a      	orrs	r2, r3
    5b1c:	7da3      	ldrb	r3, [r4, #22]
    5b1e:	041b      	lsls	r3, r3, #16
    5b20:	431a      	orrs	r2, r3
    5b22:	7de3      	ldrb	r3, [r4, #23]
    5b24:	061b      	lsls	r3, r3, #24
    5b26:	4313      	orrs	r3, r2
    5b28:	7a18      	ldrb	r0, [r3, #8]
    5b2a:	4b3c      	ldr	r3, [pc, #240]	; (5c1c <setJoinDutyCycleTimer+0x284>)
    5b2c:	4798      	blx	r3
			delta = RegParams.pJoinDutyCycleTimer->lastTimerInterval- US_TO_MS(ticks);
    5b2e:	7d23      	ldrb	r3, [r4, #20]
    5b30:	7d62      	ldrb	r2, [r4, #21]
    5b32:	0212      	lsls	r2, r2, #8
    5b34:	431a      	orrs	r2, r3
    5b36:	7da3      	ldrb	r3, [r4, #22]
    5b38:	041b      	lsls	r3, r3, #16
    5b3a:	431a      	orrs	r2, r3
    5b3c:	7de3      	ldrb	r3, [r4, #23]
    5b3e:	061b      	lsls	r3, r3, #24
    5b40:	4313      	orrs	r3, r2
    5b42:	781a      	ldrb	r2, [r3, #0]
    5b44:	785c      	ldrb	r4, [r3, #1]
    5b46:	0224      	lsls	r4, r4, #8
    5b48:	4322      	orrs	r2, r4
    5b4a:	789c      	ldrb	r4, [r3, #2]
    5b4c:	0424      	lsls	r4, r4, #16
    5b4e:	4314      	orrs	r4, r2
    5b50:	78da      	ldrb	r2, [r3, #3]
    5b52:	0612      	lsls	r2, r2, #24
    5b54:	4314      	orrs	r4, r2
    5b56:	21fa      	movs	r1, #250	; 0xfa
    5b58:	0089      	lsls	r1, r1, #2
    5b5a:	0028      	movs	r0, r5
    5b5c:	4b30      	ldr	r3, [pc, #192]	; (5c20 <setJoinDutyCycleTimer+0x288>)
    5b5e:	4798      	blx	r3
    5b60:	1a24      	subs	r4, r4, r0
    5b62:	e74a      	b.n	59fa <setJoinDutyCycleTimer+0x62>
				SwTimerStart (RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.joinDutyCycleTimeout), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5b64:	20fa      	movs	r0, #250	; 0xfa
    5b66:	0080      	lsls	r0, r0, #2
    5b68:	4341      	muls	r1, r0
    5b6a:	4c22      	ldr	r4, [pc, #136]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5b6c:	7d23      	ldrb	r3, [r4, #20]
    5b6e:	7d62      	ldrb	r2, [r4, #21]
    5b70:	0212      	lsls	r2, r2, #8
    5b72:	431a      	orrs	r2, r3
    5b74:	7da3      	ldrb	r3, [r4, #22]
    5b76:	041b      	lsls	r3, r3, #16
    5b78:	431a      	orrs	r2, r3
    5b7a:	7de3      	ldrb	r3, [r4, #23]
    5b7c:	061b      	lsls	r3, r3, #24
    5b7e:	4313      	orrs	r3, r2
    5b80:	7a18      	ldrb	r0, [r3, #8]
    5b82:	2300      	movs	r3, #0
    5b84:	9300      	str	r3, [sp, #0]
    5b86:	4b20      	ldr	r3, [pc, #128]	; (5c08 <setJoinDutyCycleTimer+0x270>)
    5b88:	2200      	movs	r2, #0
    5b8a:	4c21      	ldr	r4, [pc, #132]	; (5c10 <setJoinDutyCycleTimer+0x278>)
    5b8c:	47a0      	blx	r4
    5b8e:	e02b      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = 0;
    5b90:	4b18      	ldr	r3, [pc, #96]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5b92:	333e      	adds	r3, #62	; 0x3e
    5b94:	2200      	movs	r2, #0
    5b96:	701a      	strb	r2, [r3, #0]
    5b98:	705a      	strb	r2, [r3, #1]
    5b9a:	709a      	strb	r2, [r3, #2]
    5b9c:	70da      	strb	r2, [r3, #3]
    5b9e:	e023      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
		SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5ba0:	4c14      	ldr	r4, [pc, #80]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5ba2:	7d23      	ldrb	r3, [r4, #20]
    5ba4:	7d62      	ldrb	r2, [r4, #21]
    5ba6:	0212      	lsls	r2, r2, #8
    5ba8:	431a      	orrs	r2, r3
    5baa:	7da3      	ldrb	r3, [r4, #22]
    5bac:	041b      	lsls	r3, r3, #16
    5bae:	431a      	orrs	r2, r3
    5bb0:	7de3      	ldrb	r3, [r4, #23]
    5bb2:	061b      	lsls	r3, r3, #24
    5bb4:	4313      	orrs	r3, r2
    5bb6:	7a18      	ldrb	r0, [r3, #8]
    5bb8:	4b18      	ldr	r3, [pc, #96]	; (5c1c <setJoinDutyCycleTimer+0x284>)
    5bba:	4798      	blx	r3
		RegParams.joinDutyCycleTimeout = 0;
    5bbc:	0023      	movs	r3, r4
    5bbe:	333e      	adds	r3, #62	; 0x3e
    5bc0:	2200      	movs	r2, #0
    5bc2:	701a      	strb	r2, [r3, #0]
    5bc4:	705a      	strb	r2, [r3, #1]
    5bc6:	709a      	strb	r2, [r3, #2]
    5bc8:	70da      	strb	r2, [r3, #3]
		RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5bca:	7d23      	ldrb	r3, [r4, #20]
    5bcc:	7d62      	ldrb	r2, [r4, #21]
    5bce:	0212      	lsls	r2, r2, #8
    5bd0:	431a      	orrs	r2, r3
    5bd2:	7da3      	ldrb	r3, [r4, #22]
    5bd4:	041b      	lsls	r3, r3, #16
    5bd6:	431a      	orrs	r2, r3
    5bd8:	7de3      	ldrb	r3, [r4, #23]
    5bda:	061b      	lsls	r3, r3, #24
    5bdc:	4313      	orrs	r3, r2
    5bde:	2200      	movs	r2, #0
    5be0:	711a      	strb	r2, [r3, #4]
    5be2:	715a      	strb	r2, [r3, #5]
    5be4:	719a      	strb	r2, [r3, #6]
    5be6:	71da      	strb	r2, [r3, #7]
}
    5be8:	2008      	movs	r0, #8
    5bea:	b005      	add	sp, #20
    5bec:	bd30      	pop	{r4, r5, pc}
    5bee:	46c0      	nop			; (mov r8, r8)
    5bf0:	00013a4d 	.word	0x00013a4d
    5bf4:	200011ac 	.word	0x200011ac
    5bf8:	000003e7 	.word	0x000003e7
    5bfc:	00008275 	.word	0x00008275
    5c00:	0020c49b 	.word	0x0020c49b
    5c04:	ffdf3b65 	.word	0xffdf3b65
    5c08:	00005f55 	.word	0x00005f55
    5c0c:	7fffffff 	.word	0x7fffffff
    5c10:	000080dd 	.word	0x000080dd
    5c14:	0000270f 	.word	0x0000270f
    5c18:	00008289 	.word	0x00008289
    5c1c:	000083e9 	.word	0x000083e9
    5c20:	0001089d 	.word	0x0001089d

00005c24 <setLBTTimer>:
{
    5c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c26:	46de      	mov	lr, fp
    5c28:	4657      	mov	r7, sl
    5c2a:	464e      	mov	r6, r9
    5c2c:	4645      	mov	r5, r8
    5c2e:	b5e0      	push	{r5, r6, r7, lr}
    5c30:	b085      	sub	sp, #20
    i = RegParams.lastUsedChannelIndex;
    5c32:	4a70      	ldr	r2, [pc, #448]	; (5df4 <setLBTTimer+0x1d0>)
    5c34:	232f      	movs	r3, #47	; 0x2f
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    5c36:	5cd4      	ldrb	r4, [r2, r3]
    5c38:	0023      	movs	r3, r4
    5c3a:	3358      	adds	r3, #88	; 0x58
    5c3c:	009b      	lsls	r3, r3, #2
    5c3e:	18d3      	adds	r3, r2, r3
    5c40:	2132      	movs	r1, #50	; 0x32
    5c42:	7219      	strb	r1, [r3, #8]
    5c44:	2100      	movs	r1, #0
    5c46:	7259      	strb	r1, [r3, #9]
    5c48:	7299      	strb	r1, [r3, #10]
    5c4a:	72d9      	strb	r1, [r3, #11]
	if(SwTimerIsRunning(pLBTTimer->timerId))
    5c4c:	23d6      	movs	r3, #214	; 0xd6
    5c4e:	005b      	lsls	r3, r3, #1
    5c50:	5cd0      	ldrb	r0, [r2, r3]
    5c52:	4b69      	ldr	r3, [pc, #420]	; (5df8 <setLBTTimer+0x1d4>)
    5c54:	4798      	blx	r3
    5c56:	2800      	cmp	r0, #0
    5c58:	d12f      	bne.n	5cba <setLBTTimer+0x96>
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    5c5a:	4866      	ldr	r0, [pc, #408]	; (5df4 <setLBTTimer+0x1d0>)
    5c5c:	0023      	movs	r3, r4
    5c5e:	3358      	adds	r3, #88	; 0x58
    5c60:	009b      	lsls	r3, r3, #2
    5c62:	18c3      	adds	r3, r0, r3
    5c64:	7a19      	ldrb	r1, [r3, #8]
    5c66:	7a5a      	ldrb	r2, [r3, #9]
    5c68:	0212      	lsls	r2, r2, #8
    5c6a:	4311      	orrs	r1, r2
    5c6c:	7a9a      	ldrb	r2, [r3, #10]
    5c6e:	0412      	lsls	r2, r2, #16
    5c70:	430a      	orrs	r2, r1
    5c72:	7ad9      	ldrb	r1, [r3, #11]
    5c74:	0609      	lsls	r1, r1, #24
    5c76:	4311      	orrs	r1, r2
    5c78:	4689      	mov	r9, r1
	for(i = 0; i < RegParams.maxChannels; i++)
    5c7a:	232a      	movs	r3, #42	; 0x2a
    5c7c:	56c3      	ldrsb	r3, [r0, r3]
    5c7e:	4698      	mov	r8, r3
    5c80:	2b00      	cmp	r3, #0
    5c82:	dc00      	bgt.n	5c86 <setLBTTimer+0x62>
    5c84:	e08b      	b.n	5d9e <setLBTTimer+0x17a>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    5c86:	2300      	movs	r3, #0
    5c88:	469a      	mov	sl, r3
		found = 1;
    5c8a:	3301      	adds	r3, #1
    5c8c:	9303      	str	r3, [sp, #12]
		if(i != RegParams.lastUsedChannelIndex)
    5c8e:	4a59      	ldr	r2, [pc, #356]	; (5df4 <setLBTTimer+0x1d0>)
    5c90:	232f      	movs	r3, #47	; 0x2f
    5c92:	5cd0      	ldrb	r0, [r2, r3]
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5c94:	7911      	ldrb	r1, [r2, #4]
    5c96:	7953      	ldrb	r3, [r2, #5]
    5c98:	021b      	lsls	r3, r3, #8
    5c9a:	430b      	orrs	r3, r1
    5c9c:	7991      	ldrb	r1, [r2, #6]
    5c9e:	0409      	lsls	r1, r1, #16
    5ca0:	430b      	orrs	r3, r1
    5ca2:	79d1      	ldrb	r1, [r2, #7]
    5ca4:	0609      	lsls	r1, r1, #24
    5ca6:	4319      	orrs	r1, r3
    5ca8:	2600      	movs	r6, #0
    5caa:	2200      	movs	r2, #0
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5cac:	2300      	movs	r3, #0
    5cae:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    5cb0:	4653      	mov	r3, sl
    5cb2:	9302      	str	r3, [sp, #8]
    5cb4:	468b      	mov	fp, r1
    5cb6:	4645      	mov	r5, r8
    5cb8:	e03b      	b.n	5d32 <setLBTTimer+0x10e>
		SwTimerStop(pLBTTimer->timerId);
    5cba:	4c4e      	ldr	r4, [pc, #312]	; (5df4 <setLBTTimer+0x1d0>)
    5cbc:	25d6      	movs	r5, #214	; 0xd6
    5cbe:	006d      	lsls	r5, r5, #1
    5cc0:	5d60      	ldrb	r0, [r4, r5]
    5cc2:	4b4e      	ldr	r3, [pc, #312]	; (5dfc <setLBTTimer+0x1d8>)
    5cc4:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    5cc6:	5d60      	ldrb	r0, [r4, r5]
    5cc8:	4b4d      	ldr	r3, [pc, #308]	; (5e00 <setLBTTimer+0x1dc>)
    5cca:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    5ccc:	232a      	movs	r3, #42	; 0x2a
    5cce:	56e3      	ldrsb	r3, [r4, r3]
    5cd0:	4698      	mov	r8, r3
    5cd2:	2b00      	cmp	r3, #0
    5cd4:	dd66      	ble.n	5da4 <setLBTTimer+0x180>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    5cd6:	4a47      	ldr	r2, [pc, #284]	; (5df4 <setLBTTimer+0x1d0>)
    5cd8:	23d4      	movs	r3, #212	; 0xd4
    5cda:	005b      	lsls	r3, r3, #1
    5cdc:	5cd4      	ldrb	r4, [r2, r3]
    5cde:	23aa      	movs	r3, #170	; 0xaa
    5ce0:	33ff      	adds	r3, #255	; 0xff
    5ce2:	5cd3      	ldrb	r3, [r2, r3]
    5ce4:	021b      	lsls	r3, r3, #8
    5ce6:	4323      	orrs	r3, r4
    5ce8:	21d5      	movs	r1, #213	; 0xd5
    5cea:	0049      	lsls	r1, r1, #1
    5cec:	5c54      	ldrb	r4, [r2, r1]
    5cee:	0424      	lsls	r4, r4, #16
    5cf0:	4323      	orrs	r3, r4
    5cf2:	21ac      	movs	r1, #172	; 0xac
    5cf4:	31ff      	adds	r1, #255	; 0xff
    5cf6:	5c54      	ldrb	r4, [r2, r1]
    5cf8:	0624      	lsls	r4, r4, #24
    5cfa:	431c      	orrs	r4, r3
    5cfc:	21fa      	movs	r1, #250	; 0xfa
    5cfe:	0089      	lsls	r1, r1, #2
    5d00:	4b40      	ldr	r3, [pc, #256]	; (5e04 <setLBTTimer+0x1e0>)
    5d02:	4798      	blx	r3
    5d04:	1a23      	subs	r3, r4, r0
    5d06:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    5d08:	2301      	movs	r3, #1
    5d0a:	425b      	negs	r3, r3
    5d0c:	4699      	mov	r9, r3
    bool found = 0;
    5d0e:	2300      	movs	r3, #0
    5d10:	9303      	str	r3, [sp, #12]
    5d12:	e7bc      	b.n	5c8e <setLBTTimer+0x6a>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5d14:	3658      	adds	r6, #88	; 0x58
    5d16:	00b6      	lsls	r6, r6, #2
    5d18:	4b36      	ldr	r3, [pc, #216]	; (5df4 <setLBTTimer+0x1d0>)
    5d1a:	4698      	mov	r8, r3
    5d1c:	4446      	add	r6, r8
    5d1e:	4663      	mov	r3, ip
    5d20:	7233      	strb	r3, [r6, #8]
    5d22:	7273      	strb	r3, [r6, #9]
    5d24:	72b3      	strb	r3, [r6, #10]
    5d26:	72f3      	strb	r3, [r6, #11]
	for(i = 0; i < RegParams.maxChannels; i++)
    5d28:	3201      	adds	r2, #1
    5d2a:	b2d2      	uxtb	r2, r2
    5d2c:	0016      	movs	r6, r2
    5d2e:	42aa      	cmp	r2, r5
    5d30:	da32      	bge.n	5d98 <setLBTTimer+0x174>
		if(i != RegParams.lastUsedChannelIndex)
    5d32:	4290      	cmp	r0, r2
    5d34:	d0f8      	beq.n	5d28 <setLBTTimer+0x104>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5d36:	0053      	lsls	r3, r2, #1
    5d38:	4659      	mov	r1, fp
    5d3a:	5c5c      	ldrb	r4, [r3, r1]
    5d3c:	2c00      	cmp	r4, #0
    5d3e:	d0f3      	beq.n	5d28 <setLBTTimer+0x104>
    5d40:	0033      	movs	r3, r6
    5d42:	3358      	adds	r3, #88	; 0x58
    5d44:	009b      	lsls	r3, r3, #2
    5d46:	4f2b      	ldr	r7, [pc, #172]	; (5df4 <setLBTTimer+0x1d0>)
    5d48:	46b8      	mov	r8, r7
    5d4a:	4443      	add	r3, r8
    5d4c:	7a1f      	ldrb	r7, [r3, #8]
    5d4e:	46ba      	mov	sl, r7
    5d50:	7a5f      	ldrb	r7, [r3, #9]
    5d52:	023f      	lsls	r7, r7, #8
    5d54:	46b8      	mov	r8, r7
    5d56:	4657      	mov	r7, sl
    5d58:	4641      	mov	r1, r8
    5d5a:	430f      	orrs	r7, r1
    5d5c:	7a99      	ldrb	r1, [r3, #10]
    5d5e:	0409      	lsls	r1, r1, #16
    5d60:	430f      	orrs	r7, r1
    5d62:	7adb      	ldrb	r3, [r3, #11]
    5d64:	061b      	lsls	r3, r3, #24
    5d66:	433b      	orrs	r3, r7
    5d68:	d0de      	beq.n	5d28 <setLBTTimer+0x104>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    5d6a:	9f02      	ldr	r7, [sp, #8]
    5d6c:	42bb      	cmp	r3, r7
    5d6e:	d9d1      	bls.n	5d14 <setLBTTimer+0xf0>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    5d70:	1bdb      	subs	r3, r3, r7
    5d72:	3658      	adds	r6, #88	; 0x58
    5d74:	00b6      	lsls	r6, r6, #2
    5d76:	491f      	ldr	r1, [pc, #124]	; (5df4 <setLBTTimer+0x1d0>)
    5d78:	4688      	mov	r8, r1
    5d7a:	4446      	add	r6, r8
    5d7c:	7233      	strb	r3, [r6, #8]
    5d7e:	0a19      	lsrs	r1, r3, #8
    5d80:	7271      	strb	r1, [r6, #9]
    5d82:	0c19      	lsrs	r1, r3, #16
    5d84:	72b1      	strb	r1, [r6, #10]
    5d86:	0e19      	lsrs	r1, r3, #24
    5d88:	72f1      	strb	r1, [r6, #11]
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5d8a:	454b      	cmp	r3, r9
    5d8c:	d8cc      	bhi.n	5d28 <setLBTTimer+0x104>
    5d8e:	2b00      	cmp	r3, #0
    5d90:	d0ca      	beq.n	5d28 <setLBTTimer+0x104>
    5d92:	4699      	mov	r9, r3
					found = 1;
    5d94:	9403      	str	r4, [sp, #12]
    5d96:	e7c7      	b.n	5d28 <setLBTTimer+0x104>
	if((found == 1) && minim)
    5d98:	9b03      	ldr	r3, [sp, #12]
    5d9a:	2b00      	cmp	r3, #0
    5d9c:	d002      	beq.n	5da4 <setLBTTimer+0x180>
    5d9e:	464b      	mov	r3, r9
    5da0:	2b00      	cmp	r3, #0
    5da2:	d107      	bne.n	5db4 <setLBTTimer+0x190>
}
    5da4:	2008      	movs	r0, #8
    5da6:	b005      	add	sp, #20
    5da8:	bc3c      	pop	{r2, r3, r4, r5}
    5daa:	4690      	mov	r8, r2
    5dac:	4699      	mov	r9, r3
    5dae:	46a2      	mov	sl, r4
    5db0:	46ab      	mov	fp, r5
    5db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    5db4:	4b0f      	ldr	r3, [pc, #60]	; (5df4 <setLBTTimer+0x1d0>)
    5db6:	22d4      	movs	r2, #212	; 0xd4
    5db8:	0052      	lsls	r2, r2, #1
    5dba:	4649      	mov	r1, r9
    5dbc:	5499      	strb	r1, [r3, r2]
    5dbe:	464a      	mov	r2, r9
    5dc0:	0a11      	lsrs	r1, r2, #8
    5dc2:	001a      	movs	r2, r3
    5dc4:	32a9      	adds	r2, #169	; 0xa9
    5dc6:	32ff      	adds	r2, #255	; 0xff
    5dc8:	7051      	strb	r1, [r2, #1]
    5dca:	4649      	mov	r1, r9
    5dcc:	0c09      	lsrs	r1, r1, #16
    5dce:	7091      	strb	r1, [r2, #2]
    5dd0:	4649      	mov	r1, r9
    5dd2:	0e09      	lsrs	r1, r1, #24
    5dd4:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    5dd6:	21fa      	movs	r1, #250	; 0xfa
    5dd8:	0089      	lsls	r1, r1, #2
    5dda:	464a      	mov	r2, r9
    5ddc:	4351      	muls	r1, r2
    5dde:	22d6      	movs	r2, #214	; 0xd6
    5de0:	0052      	lsls	r2, r2, #1
    5de2:	5c98      	ldrb	r0, [r3, r2]
    5de4:	2300      	movs	r3, #0
    5de6:	9300      	str	r3, [sp, #0]
    5de8:	4b07      	ldr	r3, [pc, #28]	; (5e08 <setLBTTimer+0x1e4>)
    5dea:	2200      	movs	r2, #0
    5dec:	4c07      	ldr	r4, [pc, #28]	; (5e0c <setLBTTimer+0x1e8>)
    5dee:	47a0      	blx	r4
    5df0:	e7d8      	b.n	5da4 <setLBTTimer+0x180>
    5df2:	46c0      	nop			; (mov r8, r8)
    5df4:	200011ac 	.word	0x200011ac
    5df8:	00008275 	.word	0x00008275
    5dfc:	000083e9 	.word	0x000083e9
    5e00:	00008289 	.word	0x00008289
    5e04:	0001089d 	.word	0x0001089d
    5e08:	00005e11 	.word	0x00005e11
    5e0c:	000080dd 	.word	0x000080dd

00005e10 <LBTChannelPauseCallback>:
{
    5e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e12:	46de      	mov	lr, fp
    5e14:	4657      	mov	r7, sl
    5e16:	464e      	mov	r6, r9
    5e18:	4645      	mov	r5, r8
    5e1a:	b5e0      	push	{r5, r6, r7, lr}
    5e1c:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    5e1e:	232a      	movs	r3, #42	; 0x2a
    5e20:	4a49      	ldr	r2, [pc, #292]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5e22:	56d6      	ldrsb	r6, [r2, r3]
    5e24:	2e00      	cmp	r6, #0
    5e26:	dd68      	ble.n	5efa <LBTChannelPauseCallback+0xea>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    5e28:	0013      	movs	r3, r2
    5e2a:	7915      	ldrb	r5, [r2, #4]
    5e2c:	7952      	ldrb	r2, [r2, #5]
    5e2e:	0212      	lsls	r2, r2, #8
    5e30:	432a      	orrs	r2, r5
    5e32:	799d      	ldrb	r5, [r3, #6]
    5e34:	042d      	lsls	r5, r5, #16
    5e36:	432a      	orrs	r2, r5
    5e38:	79dd      	ldrb	r5, [r3, #7]
    5e3a:	062d      	lsls	r5, r5, #24
    5e3c:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    5e3e:	22d4      	movs	r2, #212	; 0xd4
    5e40:	0052      	lsls	r2, r2, #1
    5e42:	5c9f      	ldrb	r7, [r3, r2]
    5e44:	22aa      	movs	r2, #170	; 0xaa
    5e46:	32ff      	adds	r2, #255	; 0xff
    5e48:	5c9a      	ldrb	r2, [r3, r2]
    5e4a:	0212      	lsls	r2, r2, #8
    5e4c:	433a      	orrs	r2, r7
    5e4e:	21d5      	movs	r1, #213	; 0xd5
    5e50:	0049      	lsls	r1, r1, #1
    5e52:	5c5f      	ldrb	r7, [r3, r1]
    5e54:	043f      	lsls	r7, r7, #16
    5e56:	433a      	orrs	r2, r7
    5e58:	21ac      	movs	r1, #172	; 0xac
    5e5a:	31ff      	adds	r1, #255	; 0xff
    5e5c:	5c5f      	ldrb	r7, [r3, r1]
    5e5e:	063f      	lsls	r7, r7, #24
    5e60:	4317      	orrs	r7, r2
    5e62:	9703      	str	r7, [sp, #12]
    5e64:	2000      	movs	r0, #0
    5e66:	2300      	movs	r3, #0
    5e68:	2200      	movs	r2, #0
    5e6a:	4691      	mov	r9, r2
    5e6c:	3a01      	subs	r2, #1
    5e6e:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5e70:	2200      	movs	r2, #0
    5e72:	4694      	mov	ip, r2
    5e74:	e00e      	b.n	5e94 <LBTChannelPauseCallback+0x84>
    5e76:	3058      	adds	r0, #88	; 0x58
    5e78:	0080      	lsls	r0, r0, #2
    5e7a:	4a33      	ldr	r2, [pc, #204]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5e7c:	4692      	mov	sl, r2
    5e7e:	4450      	add	r0, sl
    5e80:	4662      	mov	r2, ip
    5e82:	7202      	strb	r2, [r0, #8]
    5e84:	7242      	strb	r2, [r0, #9]
    5e86:	7282      	strb	r2, [r0, #10]
    5e88:	72c2      	strb	r2, [r0, #11]
    for (i=0; i < RegParams.maxChannels; i++)
    5e8a:	3301      	adds	r3, #1
    5e8c:	b2db      	uxtb	r3, r3
    5e8e:	0018      	movs	r0, r3
    5e90:	42b3      	cmp	r3, r6
    5e92:	da2f      	bge.n	5ef4 <LBTChannelPauseCallback+0xe4>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    5e94:	005a      	lsls	r2, r3, #1
    5e96:	5d54      	ldrb	r4, [r2, r5]
    5e98:	2c00      	cmp	r4, #0
    5e9a:	d0f6      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
    5e9c:	0002      	movs	r2, r0
    5e9e:	3258      	adds	r2, #88	; 0x58
    5ea0:	0092      	lsls	r2, r2, #2
    5ea2:	4929      	ldr	r1, [pc, #164]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5ea4:	468a      	mov	sl, r1
    5ea6:	4452      	add	r2, sl
    5ea8:	7a17      	ldrb	r7, [r2, #8]
    5eaa:	46bb      	mov	fp, r7
    5eac:	7a57      	ldrb	r7, [r2, #9]
    5eae:	023f      	lsls	r7, r7, #8
    5eb0:	46ba      	mov	sl, r7
    5eb2:	465f      	mov	r7, fp
    5eb4:	4651      	mov	r1, sl
    5eb6:	430f      	orrs	r7, r1
    5eb8:	7a91      	ldrb	r1, [r2, #10]
    5eba:	0409      	lsls	r1, r1, #16
    5ebc:	430f      	orrs	r7, r1
    5ebe:	7ad2      	ldrb	r2, [r2, #11]
    5ec0:	0612      	lsls	r2, r2, #24
    5ec2:	433a      	orrs	r2, r7
    5ec4:	d0e1      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    5ec6:	9f03      	ldr	r7, [sp, #12]
    5ec8:	42ba      	cmp	r2, r7
    5eca:	d9d4      	bls.n	5e76 <LBTChannelPauseCallback+0x66>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    5ecc:	1bd2      	subs	r2, r2, r7
    5ece:	3058      	adds	r0, #88	; 0x58
    5ed0:	0080      	lsls	r0, r0, #2
    5ed2:	491d      	ldr	r1, [pc, #116]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5ed4:	468a      	mov	sl, r1
    5ed6:	4450      	add	r0, sl
    5ed8:	7202      	strb	r2, [r0, #8]
    5eda:	0a11      	lsrs	r1, r2, #8
    5edc:	7241      	strb	r1, [r0, #9]
    5ede:	0c11      	lsrs	r1, r2, #16
    5ee0:	7281      	strb	r1, [r0, #10]
    5ee2:	0e11      	lsrs	r1, r2, #24
    5ee4:	72c1      	strb	r1, [r0, #11]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    5ee6:	4542      	cmp	r2, r8
    5ee8:	d8cf      	bhi.n	5e8a <LBTChannelPauseCallback+0x7a>
    5eea:	2a00      	cmp	r2, #0
    5eec:	d0cd      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
                found = 1;
    5eee:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    5ef0:	4690      	mov	r8, r2
    5ef2:	e7ca      	b.n	5e8a <LBTChannelPauseCallback+0x7a>
    if ( found == 1 )
    5ef4:	464b      	mov	r3, r9
    5ef6:	2b00      	cmp	r3, #0
    5ef8:	d106      	bne.n	5f08 <LBTChannelPauseCallback+0xf8>
}
    5efa:	b005      	add	sp, #20
    5efc:	bc3c      	pop	{r2, r3, r4, r5}
    5efe:	4690      	mov	r8, r2
    5f00:	4699      	mov	r9, r3
    5f02:	46a2      	mov	sl, r4
    5f04:	46ab      	mov	fp, r5
    5f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    5f08:	4b0f      	ldr	r3, [pc, #60]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5f0a:	22d4      	movs	r2, #212	; 0xd4
    5f0c:	0052      	lsls	r2, r2, #1
    5f0e:	4641      	mov	r1, r8
    5f10:	5499      	strb	r1, [r3, r2]
    5f12:	4642      	mov	r2, r8
    5f14:	0a11      	lsrs	r1, r2, #8
    5f16:	001a      	movs	r2, r3
    5f18:	32a9      	adds	r2, #169	; 0xa9
    5f1a:	32ff      	adds	r2, #255	; 0xff
    5f1c:	7051      	strb	r1, [r2, #1]
    5f1e:	4641      	mov	r1, r8
    5f20:	0c09      	lsrs	r1, r1, #16
    5f22:	7091      	strb	r1, [r2, #2]
    5f24:	4641      	mov	r1, r8
    5f26:	0e09      	lsrs	r1, r1, #24
    5f28:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    5f2a:	21fa      	movs	r1, #250	; 0xfa
    5f2c:	0089      	lsls	r1, r1, #2
    5f2e:	4642      	mov	r2, r8
    5f30:	4351      	muls	r1, r2
    5f32:	22d6      	movs	r2, #214	; 0xd6
    5f34:	0052      	lsls	r2, r2, #1
    5f36:	5c98      	ldrb	r0, [r3, r2]
    5f38:	2300      	movs	r3, #0
    5f3a:	9300      	str	r3, [sp, #0]
    5f3c:	4b03      	ldr	r3, [pc, #12]	; (5f4c <LBTChannelPauseCallback+0x13c>)
    5f3e:	2200      	movs	r2, #0
    5f40:	4c03      	ldr	r4, [pc, #12]	; (5f50 <LBTChannelPauseCallback+0x140>)
    5f42:	47a0      	blx	r4
}
    5f44:	e7d9      	b.n	5efa <LBTChannelPauseCallback+0xea>
    5f46:	46c0      	nop			; (mov r8, r8)
    5f48:	200011ac 	.word	0x200011ac
    5f4c:	00005e11 	.word	0x00005e11
    5f50:	000080dd 	.word	0x000080dd

00005f54 <JoinDutyCycleCallback>:
{   
    5f54:	b510      	push	{r4, lr}
    5f56:	b082      	sub	sp, #8
	if(RegParams.pJoinDutyCycleTimer->remainingtime!=0)
    5f58:	492e      	ldr	r1, [pc, #184]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5f5a:	7d0b      	ldrb	r3, [r1, #20]
    5f5c:	7d4a      	ldrb	r2, [r1, #21]
    5f5e:	0212      	lsls	r2, r2, #8
    5f60:	431a      	orrs	r2, r3
    5f62:	7d8b      	ldrb	r3, [r1, #22]
    5f64:	041b      	lsls	r3, r3, #16
    5f66:	431a      	orrs	r2, r3
    5f68:	7dcb      	ldrb	r3, [r1, #23]
    5f6a:	061b      	lsls	r3, r3, #24
    5f6c:	4313      	orrs	r3, r2
    5f6e:	7919      	ldrb	r1, [r3, #4]
    5f70:	795a      	ldrb	r2, [r3, #5]
    5f72:	0212      	lsls	r2, r2, #8
    5f74:	430a      	orrs	r2, r1
    5f76:	7999      	ldrb	r1, [r3, #6]
    5f78:	0409      	lsls	r1, r1, #16
    5f7a:	430a      	orrs	r2, r1
    5f7c:	79d9      	ldrb	r1, [r3, #7]
    5f7e:	0609      	lsls	r1, r1, #24
    5f80:	4311      	orrs	r1, r2
    5f82:	d03c      	beq.n	5ffe <JoinDutyCycleCallback+0xaa>
		if(RegParams.pJoinDutyCycleTimer->remainingtime>US_TO_MS(SWTIMER_MAX_TIMEOUT))
    5f84:	4a24      	ldr	r2, [pc, #144]	; (6018 <JoinDutyCycleCallback+0xc4>)
    5f86:	4291      	cmp	r1, r2
    5f88:	d91e      	bls.n	5fc8 <JoinDutyCycleCallback+0x74>
			RegParams.pJoinDutyCycleTimer->remainingtime = RegParams.pJoinDutyCycleTimer->remainingtime-(US_TO_MS(SWTIMER_MAX_TIMEOUT));
    5f8a:	4a24      	ldr	r2, [pc, #144]	; (601c <JoinDutyCycleCallback+0xc8>)
    5f8c:	4694      	mov	ip, r2
    5f8e:	4461      	add	r1, ip
    5f90:	7119      	strb	r1, [r3, #4]
    5f92:	0a0a      	lsrs	r2, r1, #8
    5f94:	715a      	strb	r2, [r3, #5]
    5f96:	0c0a      	lsrs	r2, r1, #16
    5f98:	719a      	strb	r2, [r3, #6]
    5f9a:	0e09      	lsrs	r1, r1, #24
    5f9c:	71d9      	strb	r1, [r3, #7]
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5f9e:	491d      	ldr	r1, [pc, #116]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5fa0:	7d0b      	ldrb	r3, [r1, #20]
    5fa2:	7d4a      	ldrb	r2, [r1, #21]
    5fa4:	0212      	lsls	r2, r2, #8
    5fa6:	431a      	orrs	r2, r3
    5fa8:	7d8b      	ldrb	r3, [r1, #22]
    5faa:	041b      	lsls	r3, r3, #16
    5fac:	431a      	orrs	r2, r3
    5fae:	7dcb      	ldrb	r3, [r1, #23]
    5fb0:	061b      	lsls	r3, r3, #24
    5fb2:	4313      	orrs	r3, r2
    5fb4:	7a18      	ldrb	r0, [r3, #8]
    5fb6:	2300      	movs	r3, #0
    5fb8:	9300      	str	r3, [sp, #0]
    5fba:	4b19      	ldr	r3, [pc, #100]	; (6020 <JoinDutyCycleCallback+0xcc>)
    5fbc:	2200      	movs	r2, #0
    5fbe:	4919      	ldr	r1, [pc, #100]	; (6024 <JoinDutyCycleCallback+0xd0>)
    5fc0:	4c19      	ldr	r4, [pc, #100]	; (6028 <JoinDutyCycleCallback+0xd4>)
    5fc2:	47a0      	blx	r4
}
    5fc4:	b002      	add	sp, #8
    5fc6:	bd10      	pop	{r4, pc}
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.pJoinDutyCycleTimer->remainingtime), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5fc8:	22fa      	movs	r2, #250	; 0xfa
    5fca:	0092      	lsls	r2, r2, #2
    5fcc:	4351      	muls	r1, r2
    5fce:	7a18      	ldrb	r0, [r3, #8]
    5fd0:	2300      	movs	r3, #0
    5fd2:	9300      	str	r3, [sp, #0]
    5fd4:	4b12      	ldr	r3, [pc, #72]	; (6020 <JoinDutyCycleCallback+0xcc>)
    5fd6:	2200      	movs	r2, #0
    5fd8:	4c13      	ldr	r4, [pc, #76]	; (6028 <JoinDutyCycleCallback+0xd4>)
    5fda:	47a0      	blx	r4
			RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5fdc:	490d      	ldr	r1, [pc, #52]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5fde:	7d0b      	ldrb	r3, [r1, #20]
    5fe0:	7d4a      	ldrb	r2, [r1, #21]
    5fe2:	0212      	lsls	r2, r2, #8
    5fe4:	431a      	orrs	r2, r3
    5fe6:	7d8b      	ldrb	r3, [r1, #22]
    5fe8:	041b      	lsls	r3, r3, #16
    5fea:	431a      	orrs	r2, r3
    5fec:	7dcb      	ldrb	r3, [r1, #23]
    5fee:	061b      	lsls	r3, r3, #24
    5ff0:	4313      	orrs	r3, r2
    5ff2:	2200      	movs	r2, #0
    5ff4:	711a      	strb	r2, [r3, #4]
    5ff6:	715a      	strb	r2, [r3, #5]
    5ff8:	719a      	strb	r2, [r3, #6]
    5ffa:	71da      	strb	r2, [r3, #7]
    5ffc:	e7e2      	b.n	5fc4 <JoinDutyCycleCallback+0x70>
	SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5ffe:	7a18      	ldrb	r0, [r3, #8]
    6000:	4b0a      	ldr	r3, [pc, #40]	; (602c <JoinDutyCycleCallback+0xd8>)
    6002:	4798      	blx	r3
	RegParams.joinDutyCycleTimeout = 0;
    6004:	4b03      	ldr	r3, [pc, #12]	; (6014 <JoinDutyCycleCallback+0xc0>)
    6006:	333e      	adds	r3, #62	; 0x3e
    6008:	2200      	movs	r2, #0
    600a:	701a      	strb	r2, [r3, #0]
    600c:	705a      	strb	r2, [r3, #1]
    600e:	709a      	strb	r2, [r3, #2]
    6010:	70da      	strb	r2, [r3, #3]
}
    6012:	e7d7      	b.n	5fc4 <JoinDutyCycleCallback+0x70>
    6014:	200011ac 	.word	0x200011ac
    6018:	0020c49b 	.word	0x0020c49b
    601c:	ffdf3b65 	.word	0xffdf3b65
    6020:	00005f55 	.word	0x00005f55
    6024:	7fffffff 	.word	0x7fffffff
    6028:	000080dd 	.word	0x000080dd
    602c:	000083e9 	.word	0x000083e9

00006030 <JoinBackoffCallback>:
{
    6030:	b510      	push	{r4, lr}
    6032:	b082      	sub	sp, #8
	RegParams.joinbccount ++;
    6034:	4b0c      	ldr	r3, [pc, #48]	; (6068 <JoinBackoffCallback+0x38>)
    6036:	2142      	movs	r1, #66	; 0x42
    6038:	5c5a      	ldrb	r2, [r3, r1]
    603a:	3201      	adds	r2, #1
    603c:	545a      	strb	r2, [r3, r1]
	SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    603e:	7e19      	ldrb	r1, [r3, #24]
    6040:	7e5a      	ldrb	r2, [r3, #25]
    6042:	0212      	lsls	r2, r2, #8
    6044:	4311      	orrs	r1, r2
    6046:	7e9a      	ldrb	r2, [r3, #26]
    6048:	0412      	lsls	r2, r2, #16
    604a:	430a      	orrs	r2, r1
    604c:	7edb      	ldrb	r3, [r3, #27]
    604e:	061b      	lsls	r3, r3, #24
    6050:	4313      	orrs	r3, r2
    6052:	7818      	ldrb	r0, [r3, #0]
    6054:	2300      	movs	r3, #0
    6056:	9300      	str	r3, [sp, #0]
    6058:	4b04      	ldr	r3, [pc, #16]	; (606c <JoinBackoffCallback+0x3c>)
    605a:	2200      	movs	r2, #0
    605c:	4904      	ldr	r1, [pc, #16]	; (6070 <JoinBackoffCallback+0x40>)
    605e:	4c05      	ldr	r4, [pc, #20]	; (6074 <JoinBackoffCallback+0x44>)
    6060:	47a0      	blx	r4
}
    6062:	b002      	add	sp, #8
    6064:	bd10      	pop	{r4, pc}
    6066:	46c0      	nop			; (mov r8, r8)
    6068:	200011ac 	.word	0x200011ac
    606c:	00006031 	.word	0x00006031
    6070:	6b49d200 	.word	0x6b49d200
    6074:	000080dd 	.word	0x000080dd

00006078 <setDutyCycle>:
{
    6078:	b570      	push	{r4, r5, r6, lr}
    607a:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    607c:	ac01      	add	r4, sp, #4
    607e:	2204      	movs	r2, #4
    6080:	0020      	movs	r0, r4
    6082:	4b2d      	ldr	r3, [pc, #180]	; (6138 <setDutyCycle+0xc0>)
    6084:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    6086:	78a5      	ldrb	r5, [r4, #2]
    6088:	466b      	mov	r3, sp
    608a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    608c:	2301      	movs	r3, #1
    608e:	466a      	mov	r2, sp
    6090:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    6092:	4669      	mov	r1, sp
    6094:	2015      	movs	r0, #21
    6096:	4b29      	ldr	r3, [pc, #164]	; (613c <setDutyCycle+0xc4>)
    6098:	4798      	blx	r3
    609a:	0004      	movs	r4, r0
    609c:	2808      	cmp	r0, #8
    609e:	d003      	beq.n	60a8 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    60a0:	240a      	movs	r4, #10
}
    60a2:	0020      	movs	r0, r4
    60a4:	b002      	add	sp, #8
    60a6:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    60a8:	0069      	lsls	r1, r5, #1
    60aa:	1949      	adds	r1, r1, r5
    60ac:	0089      	lsls	r1, r1, #2
    60ae:	4b24      	ldr	r3, [pc, #144]	; (6140 <setDutyCycle+0xc8>)
    60b0:	7a1a      	ldrb	r2, [r3, #8]
    60b2:	7a58      	ldrb	r0, [r3, #9]
    60b4:	0200      	lsls	r0, r0, #8
    60b6:	4310      	orrs	r0, r2
    60b8:	7a9a      	ldrb	r2, [r3, #10]
    60ba:	0412      	lsls	r2, r2, #16
    60bc:	4310      	orrs	r0, r2
    60be:	7ada      	ldrb	r2, [r3, #11]
    60c0:	0612      	lsls	r2, r2, #24
    60c2:	4302      	orrs	r2, r0
    60c4:	1852      	adds	r2, r2, r1
    60c6:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    60c8:	0028      	movs	r0, r5
    60ca:	30d4      	adds	r0, #212	; 0xd4
    60cc:	0040      	lsls	r0, r0, #1
    60ce:	aa01      	add	r2, sp, #4
    60d0:	1818      	adds	r0, r3, r0
    60d2:	7816      	ldrb	r6, [r2, #0]
    60d4:	7146      	strb	r6, [r0, #5]
    60d6:	7852      	ldrb	r2, [r2, #1]
    60d8:	7182      	strb	r2, [r0, #6]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    60da:	7b18      	ldrb	r0, [r3, #12]
    60dc:	7b5a      	ldrb	r2, [r3, #13]
    60de:	0212      	lsls	r2, r2, #8
    60e0:	4302      	orrs	r2, r0
    60e2:	7b98      	ldrb	r0, [r3, #14]
    60e4:	0400      	lsls	r0, r0, #16
    60e6:	4302      	orrs	r2, r0
    60e8:	7bd8      	ldrb	r0, [r3, #15]
    60ea:	0600      	lsls	r0, r0, #24
    60ec:	4310      	orrs	r0, r2
    60ee:	006a      	lsls	r2, r5, #1
    60f0:	1952      	adds	r2, r2, r5
    60f2:	0092      	lsls	r2, r2, #2
    60f4:	1812      	adds	r2, r2, r0
    60f6:	2000      	movs	r0, #0
    60f8:	7210      	strb	r0, [r2, #8]
    60fa:	7250      	strb	r0, [r2, #9]
    60fc:	7290      	strb	r0, [r2, #10]
    60fe:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    6100:	7a1d      	ldrb	r5, [r3, #8]
    6102:	7a5a      	ldrb	r2, [r3, #9]
    6104:	0212      	lsls	r2, r2, #8
    6106:	432a      	orrs	r2, r5
    6108:	7a9d      	ldrb	r5, [r3, #10]
    610a:	042d      	lsls	r5, r5, #16
    610c:	432a      	orrs	r2, r5
    610e:	7add      	ldrb	r5, [r3, #11]
    6110:	062d      	lsls	r5, r5, #24
    6112:	4315      	orrs	r5, r2
    6114:	186d      	adds	r5, r5, r1
    6116:	7aea      	ldrb	r2, [r5, #11]
    6118:	2104      	movs	r1, #4
    611a:	430a      	orrs	r2, r1
    611c:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    611e:	22ec      	movs	r2, #236	; 0xec
    6120:	0052      	lsls	r2, r2, #1
    6122:	5c9a      	ldrb	r2, [r3, r2]
    6124:	21da      	movs	r1, #218	; 0xda
    6126:	31ff      	adds	r1, #255	; 0xff
    6128:	5c58      	ldrb	r0, [r3, r1]
    612a:	0200      	lsls	r0, r0, #8
    612c:	4310      	orrs	r0, r2
    612e:	b2c1      	uxtb	r1, r0
    6130:	0a00      	lsrs	r0, r0, #8
    6132:	4b04      	ldr	r3, [pc, #16]	; (6144 <setDutyCycle+0xcc>)
    6134:	4798      	blx	r3
    6136:	e7b4      	b.n	60a2 <setDutyCycle+0x2a>
    6138:	00013a4d 	.word	0x00013a4d
    613c:	0000481d 	.word	0x0000481d
    6140:	200011ac 	.word	0x200011ac
    6144:	000070b5 	.word	0x000070b5

00006148 <UpdateChannelIdStatusT3>:
{
    6148:	b570      	push	{r4, r5, r6, lr}
    614a:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    614c:	4c19      	ldr	r4, [pc, #100]	; (61b4 <UpdateChannelIdStatusT3+0x6c>)
    614e:	7923      	ldrb	r3, [r4, #4]
    6150:	7962      	ldrb	r2, [r4, #5]
    6152:	0212      	lsls	r2, r2, #8
    6154:	431a      	orrs	r2, r3
    6156:	79a3      	ldrb	r3, [r4, #6]
    6158:	041b      	lsls	r3, r3, #16
    615a:	431a      	orrs	r2, r3
    615c:	79e3      	ldrb	r3, [r4, #7]
    615e:	061b      	lsls	r3, r3, #24
    6160:	4313      	orrs	r3, r2
    6162:	0042      	lsls	r2, r0, #1
    6164:	54d1      	strb	r1, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6166:	23eb      	movs	r3, #235	; 0xeb
    6168:	005b      	lsls	r3, r3, #1
    616a:	5ce3      	ldrb	r3, [r4, r3]
    616c:	22d8      	movs	r2, #216	; 0xd8
    616e:	32ff      	adds	r2, #255	; 0xff
    6170:	5ca0      	ldrb	r0, [r4, r2]
    6172:	0200      	lsls	r0, r0, #8
    6174:	4318      	orrs	r0, r3
    6176:	b2c1      	uxtb	r1, r0
    6178:	0a00      	lsrs	r0, r0, #8
    617a:	4e0f      	ldr	r6, [pc, #60]	; (61b8 <UpdateChannelIdStatusT3+0x70>)
    617c:	47b0      	blx	r6
	PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    617e:	23ec      	movs	r3, #236	; 0xec
    6180:	005b      	lsls	r3, r3, #1
    6182:	5ce3      	ldrb	r3, [r4, r3]
    6184:	22da      	movs	r2, #218	; 0xda
    6186:	32ff      	adds	r2, #255	; 0xff
    6188:	5ca0      	ldrb	r0, [r4, r2]
    618a:	0200      	lsls	r0, r0, #8
    618c:	4318      	orrs	r0, r3
    618e:	b2c1      	uxtb	r1, r0
    6190:	0a00      	lsrs	r0, r0, #8
    6192:	47b0      	blx	r6
	if( RegParams.band == ISM_JPN923)
    6194:	232e      	movs	r3, #46	; 0x2e
    6196:	5ce3      	ldrb	r3, [r4, r3]
    6198:	2b05      	cmp	r3, #5
    619a:	d000      	beq.n	619e <UpdateChannelIdStatusT3+0x56>
}
    619c:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    619e:	3558      	adds	r5, #88	; 0x58
    61a0:	00ad      	lsls	r5, r5, #2
    61a2:	4b04      	ldr	r3, [pc, #16]	; (61b4 <UpdateChannelIdStatusT3+0x6c>)
    61a4:	195d      	adds	r5, r3, r5
    61a6:	2300      	movs	r3, #0
    61a8:	722b      	strb	r3, [r5, #8]
    61aa:	726b      	strb	r3, [r5, #9]
    61ac:	72ab      	strb	r3, [r5, #10]
    61ae:	72eb      	strb	r3, [r5, #11]
}
    61b0:	e7f4      	b.n	619c <UpdateChannelIdStatusT3+0x54>
    61b2:	46c0      	nop			; (mov r8, r8)
    61b4:	200011ac 	.word	0x200011ac
    61b8:	000070b5 	.word	0x000070b5

000061bc <setChannelIdStatusT3>:
{
    61bc:	b570      	push	{r4, r5, r6, lr}
    61be:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    61c0:	780d      	ldrb	r5, [r1, #0]
    61c2:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    61c4:	a901      	add	r1, sp, #4
    61c6:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    61c8:	2301      	movs	r3, #1
    61ca:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    61cc:	2015      	movs	r0, #21
    61ce:	4b09      	ldr	r3, [pc, #36]	; (61f4 <setChannelIdStatusT3+0x38>)
    61d0:	4798      	blx	r3
    61d2:	0004      	movs	r4, r0
    61d4:	2808      	cmp	r0, #8
    61d6:	d003      	beq.n	61e0 <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    61d8:	240a      	movs	r4, #10
}
    61da:	0020      	movs	r0, r4
    61dc:	b002      	add	sp, #8
    61de:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    61e0:	232e      	movs	r3, #46	; 0x2e
    61e2:	4a05      	ldr	r2, [pc, #20]	; (61f8 <setChannelIdStatusT3+0x3c>)
    61e4:	5cd3      	ldrb	r3, [r2, r3]
    61e6:	2b04      	cmp	r3, #4
    61e8:	d0f7      	beq.n	61da <setChannelIdStatusT3+0x1e>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    61ea:	0031      	movs	r1, r6
    61ec:	0028      	movs	r0, r5
    61ee:	4b03      	ldr	r3, [pc, #12]	; (61fc <setChannelIdStatusT3+0x40>)
    61f0:	4798      	blx	r3
    61f2:	e7f2      	b.n	61da <setChannelIdStatusT3+0x1e>
    61f4:	0000481d 	.word	0x0000481d
    61f8:	200011ac 	.word	0x200011ac
    61fc:	00006149 	.word	0x00006149

00006200 <setDlFrequency>:
{
    6200:	b530      	push	{r4, r5, lr}
    6202:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    6204:	ac02      	add	r4, sp, #8
    6206:	2208      	movs	r2, #8
    6208:	0020      	movs	r0, r4
    620a:	4b20      	ldr	r3, [pc, #128]	; (628c <setDlFrequency+0x8c>)
    620c:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    620e:	ab01      	add	r3, sp, #4
    6210:	7922      	ldrb	r2, [r4, #4]
    6212:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    6214:	2201      	movs	r2, #1
    6216:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    6218:	4b1d      	ldr	r3, [pc, #116]	; (6290 <setDlFrequency+0x90>)
    621a:	685b      	ldr	r3, [r3, #4]
    621c:	0021      	movs	r1, r4
    621e:	2001      	movs	r0, #1
    6220:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    6222:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    6224:	2808      	cmp	r0, #8
    6226:	d002      	beq.n	622e <setDlFrequency+0x2e>
}
    6228:	0020      	movs	r0, r4
    622a:	b005      	add	sp, #20
    622c:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    622e:	a901      	add	r1, sp, #4
    6230:	300d      	adds	r0, #13
    6232:	4b18      	ldr	r3, [pc, #96]	; (6294 <setDlFrequency+0x94>)
    6234:	4798      	blx	r3
    6236:	0004      	movs	r4, r0
    6238:	2808      	cmp	r0, #8
    623a:	d001      	beq.n	6240 <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    623c:	240a      	movs	r4, #10
    623e:	e7f3      	b.n	6228 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    6240:	4a15      	ldr	r2, [pc, #84]	; (6298 <setDlFrequency+0x98>)
    6242:	7a13      	ldrb	r3, [r2, #8]
    6244:	7a50      	ldrb	r0, [r2, #9]
    6246:	0200      	lsls	r0, r0, #8
    6248:	4303      	orrs	r3, r0
    624a:	7a90      	ldrb	r0, [r2, #10]
    624c:	0400      	lsls	r0, r0, #16
    624e:	4318      	orrs	r0, r3
    6250:	7ad3      	ldrb	r3, [r2, #11]
    6252:	061b      	lsls	r3, r3, #24
    6254:	4318      	orrs	r0, r3
    6256:	a902      	add	r1, sp, #8
    6258:	790d      	ldrb	r5, [r1, #4]
    625a:	006b      	lsls	r3, r5, #1
    625c:	195b      	adds	r3, r3, r5
    625e:	009b      	lsls	r3, r3, #2
    6260:	181b      	adds	r3, r3, r0
    6262:	7808      	ldrb	r0, [r1, #0]
    6264:	7118      	strb	r0, [r3, #4]
    6266:	7848      	ldrb	r0, [r1, #1]
    6268:	7158      	strb	r0, [r3, #5]
    626a:	7888      	ldrb	r0, [r1, #2]
    626c:	7198      	strb	r0, [r3, #6]
    626e:	78c9      	ldrb	r1, [r1, #3]
    6270:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6272:	23ec      	movs	r3, #236	; 0xec
    6274:	005b      	lsls	r3, r3, #1
    6276:	5cd3      	ldrb	r3, [r2, r3]
    6278:	21da      	movs	r1, #218	; 0xda
    627a:	31ff      	adds	r1, #255	; 0xff
    627c:	5c50      	ldrb	r0, [r2, r1]
    627e:	0200      	lsls	r0, r0, #8
    6280:	4318      	orrs	r0, r3
    6282:	b2c1      	uxtb	r1, r0
    6284:	0a00      	lsrs	r0, r0, #8
    6286:	4b05      	ldr	r3, [pc, #20]	; (629c <setDlFrequency+0x9c>)
    6288:	4798      	blx	r3
    628a:	e7cd      	b.n	6228 <setDlFrequency+0x28>
    628c:	00013a4d 	.word	0x00013a4d
    6290:	20000d38 	.word	0x20000d38
    6294:	0000481d 	.word	0x0000481d
    6298:	200011ac 	.word	0x200011ac
    629c:	000070b5 	.word	0x000070b5

000062a0 <setFrequency>:
{
    62a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    62a2:	b085      	sub	sp, #20
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    62a4:	ac02      	add	r4, sp, #8
    62a6:	2208      	movs	r2, #8
    62a8:	0020      	movs	r0, r4
    62aa:	4b58      	ldr	r3, [pc, #352]	; (640c <setFrequency+0x16c>)
    62ac:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    62ae:	ab01      	add	r3, sp, #4
    62b0:	7922      	ldrb	r2, [r4, #4]
    62b2:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    62b4:	2200      	movs	r2, #0
    62b6:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62b8:	4b55      	ldr	r3, [pc, #340]	; (6410 <setFrequency+0x170>)
    62ba:	685b      	ldr	r3, [r3, #4]
    62bc:	0021      	movs	r1, r4
    62be:	2001      	movs	r0, #1
    62c0:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    62c2:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62c4:	2808      	cmp	r0, #8
    62c6:	d002      	beq.n	62ce <setFrequency+0x2e>
}
    62c8:	0020      	movs	r0, r4
    62ca:	b005      	add	sp, #20
    62cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62ce:	a901      	add	r1, sp, #4
    62d0:	300d      	adds	r0, #13
    62d2:	4b50      	ldr	r3, [pc, #320]	; (6414 <setFrequency+0x174>)
    62d4:	4798      	blx	r3
    62d6:	0004      	movs	r4, r0
    62d8:	2808      	cmp	r0, #8
    62da:	d001      	beq.n	62e0 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    62dc:	240a      	movs	r4, #10
    62de:	e7f3      	b.n	62c8 <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    62e0:	ab02      	add	r3, sp, #8
    62e2:	791f      	ldrb	r7, [r3, #4]
		if((((1 << RegParams.band) & ((ISM_EUBAND) | (1 << ISM_JPN923))) != 0))
    62e4:	232e      	movs	r3, #46	; 0x2e
    62e6:	4a4c      	ldr	r2, [pc, #304]	; (6418 <setFrequency+0x178>)
    62e8:	5cd2      	ldrb	r2, [r2, r3]
    62ea:	3b0b      	subs	r3, #11
    62ec:	4113      	asrs	r3, r2
    62ee:	07db      	lsls	r3, r3, #31
    62f0:	d446      	bmi.n	6380 <setFrequency+0xe0>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    62f2:	0078      	lsls	r0, r7, #1
    62f4:	19c0      	adds	r0, r0, r7
    62f6:	0080      	lsls	r0, r0, #2
    62f8:	a902      	add	r1, sp, #8
    62fa:	9d02      	ldr	r5, [sp, #8]
    62fc:	4b46      	ldr	r3, [pc, #280]	; (6418 <setFrequency+0x178>)
    62fe:	7a1a      	ldrb	r2, [r3, #8]
    6300:	7a5e      	ldrb	r6, [r3, #9]
    6302:	0236      	lsls	r6, r6, #8
    6304:	4316      	orrs	r6, r2
    6306:	7a9a      	ldrb	r2, [r3, #10]
    6308:	0412      	lsls	r2, r2, #16
    630a:	4316      	orrs	r6, r2
    630c:	7ada      	ldrb	r2, [r3, #11]
    630e:	0612      	lsls	r2, r2, #24
    6310:	4332      	orrs	r2, r6
    6312:	5415      	strb	r5, [r2, r0]
    6314:	0a2e      	lsrs	r6, r5, #8
    6316:	1812      	adds	r2, r2, r0
    6318:	7056      	strb	r6, [r2, #1]
    631a:	0c2e      	lsrs	r6, r5, #16
    631c:	7096      	strb	r6, [r2, #2]
    631e:	0e2d      	lsrs	r5, r5, #24
    6320:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    6322:	7a1a      	ldrb	r2, [r3, #8]
    6324:	7a5d      	ldrb	r5, [r3, #9]
    6326:	022d      	lsls	r5, r5, #8
    6328:	4315      	orrs	r5, r2
    632a:	7a9a      	ldrb	r2, [r3, #10]
    632c:	0412      	lsls	r2, r2, #16
    632e:	4315      	orrs	r5, r2
    6330:	7ada      	ldrb	r2, [r3, #11]
    6332:	0612      	lsls	r2, r2, #24
    6334:	432a      	orrs	r2, r5
    6336:	1812      	adds	r2, r2, r0
    6338:	780d      	ldrb	r5, [r1, #0]
    633a:	7115      	strb	r5, [r2, #4]
    633c:	784d      	ldrb	r5, [r1, #1]
    633e:	7155      	strb	r5, [r2, #5]
    6340:	788d      	ldrb	r5, [r1, #2]
    6342:	7195      	strb	r5, [r2, #6]
    6344:	78c9      	ldrb	r1, [r1, #3]
    6346:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    6348:	7a1f      	ldrb	r7, [r3, #8]
    634a:	7a5a      	ldrb	r2, [r3, #9]
    634c:	0212      	lsls	r2, r2, #8
    634e:	433a      	orrs	r2, r7
    6350:	7a9f      	ldrb	r7, [r3, #10]
    6352:	043f      	lsls	r7, r7, #16
    6354:	433a      	orrs	r2, r7
    6356:	7adf      	ldrb	r7, [r3, #11]
    6358:	063f      	lsls	r7, r7, #24
    635a:	4317      	orrs	r7, r2
    635c:	183f      	adds	r7, r7, r0
    635e:	7afa      	ldrb	r2, [r7, #11]
    6360:	2101      	movs	r1, #1
    6362:	430a      	orrs	r2, r1
    6364:	72fa      	strb	r2, [r7, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6366:	22ec      	movs	r2, #236	; 0xec
    6368:	0052      	lsls	r2, r2, #1
    636a:	5c9a      	ldrb	r2, [r3, r2]
    636c:	21da      	movs	r1, #218	; 0xda
    636e:	31ff      	adds	r1, #255	; 0xff
    6370:	5c58      	ldrb	r0, [r3, r1]
    6372:	0200      	lsls	r0, r0, #8
    6374:	4310      	orrs	r0, r2
    6376:	b2c1      	uxtb	r1, r0
    6378:	0a00      	lsrs	r0, r0, #8
    637a:	4b28      	ldr	r3, [pc, #160]	; (641c <setFrequency+0x17c>)
    637c:	4798      	blx	r3
    637e:	e7a3      	b.n	62c8 <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    6380:	4b25      	ldr	r3, [pc, #148]	; (6418 <setFrequency+0x178>)
    6382:	7a19      	ldrb	r1, [r3, #8]
    6384:	7a5a      	ldrb	r2, [r3, #9]
    6386:	0212      	lsls	r2, r2, #8
    6388:	430a      	orrs	r2, r1
    638a:	7a99      	ldrb	r1, [r3, #10]
    638c:	0409      	lsls	r1, r1, #16
    638e:	430a      	orrs	r2, r1
    6390:	7ad9      	ldrb	r1, [r3, #11]
    6392:	0609      	lsls	r1, r1, #24
    6394:	4311      	orrs	r1, r2
    6396:	007a      	lsls	r2, r7, #1
    6398:	19d2      	adds	r2, r2, r7
    639a:	0092      	lsls	r2, r2, #2
    639c:	468c      	mov	ip, r1
    639e:	4494      	add	ip, r2
    63a0:	9d02      	ldr	r5, [sp, #8]
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    63a2:	2229      	movs	r2, #41	; 0x29
    63a4:	5c9e      	ldrb	r6, [r3, r2]
    63a6:	2e00      	cmp	r6, #0
    63a8:	d02e      	beq.n	6408 <setFrequency+0x168>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    63aa:	0019      	movs	r1, r3
    63ac:	7b1b      	ldrb	r3, [r3, #12]
    63ae:	7b4a      	ldrb	r2, [r1, #13]
    63b0:	0212      	lsls	r2, r2, #8
    63b2:	431a      	orrs	r2, r3
    63b4:	7b8b      	ldrb	r3, [r1, #14]
    63b6:	041b      	lsls	r3, r3, #16
    63b8:	431a      	orrs	r2, r3
    63ba:	7bcb      	ldrb	r3, [r1, #15]
    63bc:	061b      	lsls	r3, r3, #24
    63be:	4313      	orrs	r3, r2
    63c0:	2000      	movs	r0, #0
    63c2:	e004      	b.n	63ce <setFrequency+0x12e>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    63c4:	3001      	adds	r0, #1
    63c6:	b2c0      	uxtb	r0, r0
    63c8:	330c      	adds	r3, #12
    63ca:	4286      	cmp	r6, r0
    63cc:	d018      	beq.n	6400 <setFrequency+0x160>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    63ce:	781a      	ldrb	r2, [r3, #0]
    63d0:	7859      	ldrb	r1, [r3, #1]
    63d2:	0209      	lsls	r1, r1, #8
    63d4:	4311      	orrs	r1, r2
    63d6:	789a      	ldrb	r2, [r3, #2]
    63d8:	0412      	lsls	r2, r2, #16
    63da:	4311      	orrs	r1, r2
    63dc:	78da      	ldrb	r2, [r3, #3]
    63de:	0612      	lsls	r2, r2, #24
    63e0:	430a      	orrs	r2, r1
    63e2:	4295      	cmp	r5, r2
    63e4:	d3ee      	bcc.n	63c4 <setFrequency+0x124>
    63e6:	791a      	ldrb	r2, [r3, #4]
    63e8:	7959      	ldrb	r1, [r3, #5]
    63ea:	0209      	lsls	r1, r1, #8
    63ec:	4311      	orrs	r1, r2
    63ee:	799a      	ldrb	r2, [r3, #6]
    63f0:	0412      	lsls	r2, r2, #16
    63f2:	4311      	orrs	r1, r2
    63f4:	79da      	ldrb	r2, [r3, #7]
    63f6:	0612      	lsls	r2, r2, #24
    63f8:	430a      	orrs	r2, r1
    63fa:	4295      	cmp	r5, r2
    63fc:	d8e2      	bhi.n	63c4 <setFrequency+0x124>
    63fe:	e000      	b.n	6402 <setFrequency+0x162>
	uint8_t subBandId = 0xFF;
    6400:	20ff      	movs	r0, #255	; 0xff
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    6402:	4663      	mov	r3, ip
    6404:	7218      	strb	r0, [r3, #8]
    6406:	e774      	b.n	62f2 <setFrequency+0x52>
	uint8_t subBandId = 0xFF;
    6408:	20ff      	movs	r0, #255	; 0xff
    640a:	e7fa      	b.n	6402 <setFrequency+0x162>
    640c:	00013a4d 	.word	0x00013a4d
    6410:	20000d38 	.word	0x20000d38
    6414:	0000481d 	.word	0x0000481d
    6418:	200011ac 	.word	0x200011ac
    641c:	000070b5 	.word	0x000070b5

00006420 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6420:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6422:	230f      	movs	r3, #15
    6424:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    6426:	2124      	movs	r1, #36	; 0x24
    6428:	4807      	ldr	r0, [pc, #28]	; (6448 <ValidateDataRangeT2+0x28>)
    642a:	5c41      	ldrb	r1, [r0, r1]
		retVal = LORAWAN_INVALID_PARAMETER;
    642c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    642e:	428b      	cmp	r3, r1
    6430:	d900      	bls.n	6434 <ValidateDataRangeT2+0x14>
}
    6432:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6434:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    6436:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6438:	428a      	cmp	r2, r1
    643a:	d8fa      	bhi.n	6432 <ValidateDataRangeT2+0x12>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    643c:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    643e:	4293      	cmp	r3, r2
    6440:	d9f7      	bls.n	6432 <ValidateDataRangeT2+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    6442:	3002      	adds	r0, #2
	return retVal;
    6444:	e7f5      	b.n	6432 <ValidateDataRangeT2+0x12>
    6446:	46c0      	nop			; (mov r8, r8)
    6448:	200011ac 	.word	0x200011ac

0000644c <setDataRangeT2>:
{
    644c:	b5f0      	push	{r4, r5, r6, r7, lr}
    644e:	46c6      	mov	lr, r8
    6450:	b500      	push	{lr}
    6452:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6454:	780d      	ldrb	r5, [r1, #0]
    6456:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    6458:	ab01      	add	r3, sp, #4
    645a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    645c:	2201      	movs	r2, #1
    645e:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6460:	2012      	movs	r0, #18
    6462:	4b25      	ldr	r3, [pc, #148]	; (64f8 <setDataRangeT2+0xac>)
    6464:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    6466:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6468:	2808      	cmp	r0, #8
    646a:	d004      	beq.n	6476 <setDataRangeT2+0x2a>
}
    646c:	0020      	movs	r0, r4
    646e:	b002      	add	sp, #8
    6470:	bc04      	pop	{r2}
    6472:	4690      	mov	r8, r2
    6474:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6476:	a901      	add	r1, sp, #4
    6478:	300d      	adds	r0, #13
    647a:	4b20      	ldr	r3, [pc, #128]	; (64fc <setDataRangeT2+0xb0>)
    647c:	4798      	blx	r3
    647e:	0004      	movs	r4, r0
    6480:	2808      	cmp	r0, #8
    6482:	d001      	beq.n	6488 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    6484:	240a      	movs	r4, #10
    6486:	e7f1      	b.n	646c <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6488:	4f1d      	ldr	r7, [pc, #116]	; (6500 <setDataRangeT2+0xb4>)
    648a:	793b      	ldrb	r3, [r7, #4]
    648c:	797a      	ldrb	r2, [r7, #5]
    648e:	0212      	lsls	r2, r2, #8
    6490:	431a      	orrs	r2, r3
    6492:	79bb      	ldrb	r3, [r7, #6]
    6494:	041b      	lsls	r3, r3, #16
    6496:	431a      	orrs	r2, r3
    6498:	79fb      	ldrb	r3, [r7, #7]
    649a:	061b      	lsls	r3, r3, #24
    649c:	4313      	orrs	r3, r2
    649e:	006a      	lsls	r2, r5, #1
    64a0:	4690      	mov	r8, r2
    64a2:	4443      	add	r3, r8
    64a4:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    64a6:	23eb      	movs	r3, #235	; 0xeb
    64a8:	005b      	lsls	r3, r3, #1
    64aa:	5cfb      	ldrb	r3, [r7, r3]
    64ac:	22d8      	movs	r2, #216	; 0xd8
    64ae:	32ff      	adds	r2, #255	; 0xff
    64b0:	5cb8      	ldrb	r0, [r7, r2]
    64b2:	0200      	lsls	r0, r0, #8
    64b4:	4318      	orrs	r0, r3
    64b6:	b2c1      	uxtb	r1, r0
    64b8:	0a00      	lsrs	r0, r0, #8
    64ba:	4e12      	ldr	r6, [pc, #72]	; (6504 <setDataRangeT2+0xb8>)
    64bc:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    64be:	7a3b      	ldrb	r3, [r7, #8]
    64c0:	7a7a      	ldrb	r2, [r7, #9]
    64c2:	0212      	lsls	r2, r2, #8
    64c4:	431a      	orrs	r2, r3
    64c6:	7abb      	ldrb	r3, [r7, #10]
    64c8:	041b      	lsls	r3, r3, #16
    64ca:	431a      	orrs	r2, r3
    64cc:	7afb      	ldrb	r3, [r7, #11]
    64ce:	061b      	lsls	r3, r3, #24
    64d0:	4313      	orrs	r3, r2
    64d2:	4445      	add	r5, r8
    64d4:	00ad      	lsls	r5, r5, #2
    64d6:	195d      	adds	r5, r3, r5
    64d8:	7aeb      	ldrb	r3, [r5, #11]
    64da:	2202      	movs	r2, #2
    64dc:	4313      	orrs	r3, r2
    64de:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    64e0:	23ec      	movs	r3, #236	; 0xec
    64e2:	005b      	lsls	r3, r3, #1
    64e4:	5cfb      	ldrb	r3, [r7, r3]
    64e6:	22da      	movs	r2, #218	; 0xda
    64e8:	32ff      	adds	r2, #255	; 0xff
    64ea:	5cb8      	ldrb	r0, [r7, r2]
    64ec:	0200      	lsls	r0, r0, #8
    64ee:	4318      	orrs	r0, r3
    64f0:	b2c1      	uxtb	r1, r0
    64f2:	0a00      	lsrs	r0, r0, #8
    64f4:	47b0      	blx	r6
    64f6:	e7b9      	b.n	646c <setDataRangeT2+0x20>
    64f8:	00006421 	.word	0x00006421
    64fc:	0000481d 	.word	0x0000481d
    6500:	200011ac 	.word	0x200011ac
    6504:	000070b5 	.word	0x000070b5

00006508 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    6508:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    650a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    650c:	2124      	movs	r1, #36	; 0x24
    650e:	480d      	ldr	r0, [pc, #52]	; (6544 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    6510:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6512:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6514:	4299      	cmp	r1, r3
    6516:	d200      	bcs.n	651a <LORAREG_GetAttr_RxWindowSizeT2+0x12>
}
    6518:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    651a:	4c0a      	ldr	r4, [pc, #40]	; (6544 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    651c:	7821      	ldrb	r1, [r4, #0]
    651e:	7860      	ldrb	r0, [r4, #1]
    6520:	0200      	lsls	r0, r0, #8
    6522:	4308      	orrs	r0, r1
    6524:	78a1      	ldrb	r1, [r4, #2]
    6526:	0409      	lsls	r1, r1, #16
    6528:	4308      	orrs	r0, r1
    652a:	78e1      	ldrb	r1, [r4, #3]
    652c:	0609      	lsls	r1, r1, #24
    652e:	4301      	orrs	r1, r0
    6530:	00db      	lsls	r3, r3, #3
    6532:	5c58      	ldrb	r0, [r3, r1]
    6534:	185b      	adds	r3, r3, r1
    6536:	785b      	ldrb	r3, [r3, #1]
    6538:	021b      	lsls	r3, r3, #8
    653a:	4303      	orrs	r3, r0
    653c:	8013      	strh	r3, [r2, #0]
	return result;
    653e:	2008      	movs	r0, #8
    6540:	e7ea      	b.n	6518 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
    6542:	46c0      	nop			; (mov r8, r8)
    6544:	200011ac 	.word	0x200011ac

00006548 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    6548:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    654a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    654c:	2124      	movs	r1, #36	; 0x24
    654e:	480c      	ldr	r0, [pc, #48]	; (6580 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    6550:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6552:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6554:	4299      	cmp	r1, r3
    6556:	d200      	bcs.n	655a <LORAREG_GetAttr_RxWindowOffsetT2+0x12>
}
    6558:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    655a:	4c09      	ldr	r4, [pc, #36]	; (6580 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    655c:	7821      	ldrb	r1, [r4, #0]
    655e:	7860      	ldrb	r0, [r4, #1]
    6560:	0200      	lsls	r0, r0, #8
    6562:	4308      	orrs	r0, r1
    6564:	78a1      	ldrb	r1, [r4, #2]
    6566:	0409      	lsls	r1, r1, #16
    6568:	4308      	orrs	r0, r1
    656a:	78e1      	ldrb	r1, [r4, #3]
    656c:	0609      	lsls	r1, r1, #24
    656e:	4301      	orrs	r1, r0
    6570:	00db      	lsls	r3, r3, #3
    6572:	185b      	adds	r3, r3, r1
    6574:	791b      	ldrb	r3, [r3, #4]
    6576:	b25b      	sxtb	r3, r3
    6578:	7013      	strb	r3, [r2, #0]
	return result;
    657a:	2008      	movs	r0, #8
    657c:	e7ec      	b.n	6558 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
    657e:	46c0      	nop			; (mov r8, r8)
    6580:	200011ac 	.word	0x200011ac

00006584 <LORAREG_GetAttr_MaxPayloadT3>:
{
    6584:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    6586:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6588:	2124      	movs	r1, #36	; 0x24
    658a:	4816      	ldr	r0, [pc, #88]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    658c:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    658e:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6590:	4299      	cmp	r1, r3
    6592:	d215      	bcs.n	65c0 <LORAREG_GetAttr_MaxPayloadT3+0x3c>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    6594:	21dd      	movs	r1, #221	; 0xdd
    6596:	0049      	lsls	r1, r1, #1
    6598:	4c12      	ldr	r4, [pc, #72]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    659a:	5c61      	ldrb	r1, [r4, r1]
    659c:	07c9      	lsls	r1, r1, #31
    659e:	d411      	bmi.n	65c4 <LORAREG_GetAttr_MaxPayloadT3+0x40>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    65a0:	4d10      	ldr	r5, [pc, #64]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    65a2:	7829      	ldrb	r1, [r5, #0]
    65a4:	786c      	ldrb	r4, [r5, #1]
    65a6:	0224      	lsls	r4, r4, #8
    65a8:	430c      	orrs	r4, r1
    65aa:	78a9      	ldrb	r1, [r5, #2]
    65ac:	0409      	lsls	r1, r1, #16
    65ae:	430c      	orrs	r4, r1
    65b0:	78e9      	ldrb	r1, [r5, #3]
    65b2:	0609      	lsls	r1, r1, #24
    65b4:	4321      	orrs	r1, r4
    65b6:	00db      	lsls	r3, r3, #3
    65b8:	185b      	adds	r3, r3, r1
    65ba:	789b      	ldrb	r3, [r3, #2]
    65bc:	7013      	strb	r3, [r2, #0]
}
    65be:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    65c0:	3802      	subs	r0, #2
    65c2:	e7e7      	b.n	6594 <LORAREG_GetAttr_MaxPayloadT3+0x10>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    65c4:	0025      	movs	r5, r4
    65c6:	7821      	ldrb	r1, [r4, #0]
    65c8:	7864      	ldrb	r4, [r4, #1]
    65ca:	0224      	lsls	r4, r4, #8
    65cc:	430c      	orrs	r4, r1
    65ce:	78a9      	ldrb	r1, [r5, #2]
    65d0:	0409      	lsls	r1, r1, #16
    65d2:	430c      	orrs	r4, r1
    65d4:	78e9      	ldrb	r1, [r5, #3]
    65d6:	0609      	lsls	r1, r1, #24
    65d8:	4321      	orrs	r1, r4
    65da:	00db      	lsls	r3, r3, #3
    65dc:	1859      	adds	r1, r3, r1
    65de:	78cb      	ldrb	r3, [r1, #3]
    65e0:	7013      	strb	r3, [r2, #0]
    65e2:	e7ec      	b.n	65be <LORAREG_GetAttr_MaxPayloadT3+0x3a>
    65e4:	200011ac 	.word	0x200011ac

000065e8 <LORAREG_GetAttr_ModulationAttrT2>:
{
    65e8:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    65ea:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    65ec:	2124      	movs	r1, #36	; 0x24
    65ee:	480b      	ldr	r0, [pc, #44]	; (661c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    65f0:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    65f2:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    65f4:	4299      	cmp	r1, r3
    65f6:	d200      	bcs.n	65fa <LORAREG_GetAttr_ModulationAttrT2+0x12>
}
    65f8:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    65fa:	4c08      	ldr	r4, [pc, #32]	; (661c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    65fc:	7821      	ldrb	r1, [r4, #0]
    65fe:	7860      	ldrb	r0, [r4, #1]
    6600:	0200      	lsls	r0, r0, #8
    6602:	4308      	orrs	r0, r1
    6604:	78a1      	ldrb	r1, [r4, #2]
    6606:	0409      	lsls	r1, r1, #16
    6608:	4308      	orrs	r0, r1
    660a:	78e1      	ldrb	r1, [r4, #3]
    660c:	0609      	lsls	r1, r1, #24
    660e:	4301      	orrs	r1, r0
    6610:	00db      	lsls	r3, r3, #3
    6612:	185b      	adds	r3, r3, r1
    6614:	79db      	ldrb	r3, [r3, #7]
    6616:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6618:	2008      	movs	r0, #8
	return result;
    661a:	e7ed      	b.n	65f8 <LORAREG_GetAttr_ModulationAttrT2+0x10>
    661c:	200011ac 	.word	0x200011ac

00006620 <LORAREG_GetAttr_BandwidthAttrT2>:
{
    6620:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6622:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6624:	2124      	movs	r1, #36	; 0x24
    6626:	480b      	ldr	r0, [pc, #44]	; (6654 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6628:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    662a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    662c:	4299      	cmp	r1, r3
    662e:	d200      	bcs.n	6632 <LORAREG_GetAttr_BandwidthAttrT2+0x12>
}
    6630:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    6632:	4c08      	ldr	r4, [pc, #32]	; (6654 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6634:	7821      	ldrb	r1, [r4, #0]
    6636:	7860      	ldrb	r0, [r4, #1]
    6638:	0200      	lsls	r0, r0, #8
    663a:	4308      	orrs	r0, r1
    663c:	78a1      	ldrb	r1, [r4, #2]
    663e:	0409      	lsls	r1, r1, #16
    6640:	4308      	orrs	r0, r1
    6642:	78e1      	ldrb	r1, [r4, #3]
    6644:	0609      	lsls	r1, r1, #24
    6646:	4301      	orrs	r1, r0
    6648:	00db      	lsls	r3, r3, #3
    664a:	185b      	adds	r3, r3, r1
    664c:	799b      	ldrb	r3, [r3, #6]
    664e:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6650:	2008      	movs	r0, #8
	return result;
    6652:	e7ed      	b.n	6630 <LORAREG_GetAttr_BandwidthAttrT2+0x10>
    6654:	200011ac 	.word	0x200011ac

00006658 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    6658:	b5f0      	push	{r4, r5, r6, r7, lr}
    665a:	b083      	sub	sp, #12
    665c:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    665e:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    6660:	2324      	movs	r3, #36	; 0x24
    6662:	4a2e      	ldr	r2, [pc, #184]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6664:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6666:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6668:	42a3      	cmp	r3, r4
    666a:	d205      	bcs.n	6678 <LORAREG_GetAttr_NewTxChConfigT2+0x20>
}
    666c:	b003      	add	sp, #12
    666e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6670:	2900      	cmp	r1, #0
    6672:	d10f      	bne.n	6694 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
		currDr = DR2;
    6674:	2402      	movs	r4, #2
    6676:	e00d      	b.n	6694 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6678:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    667a:	232d      	movs	r3, #45	; 0x2d
    667c:	4a27      	ldr	r2, [pc, #156]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    667e:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6680:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6682:	429e      	cmp	r6, r3
    6684:	dcf2      	bgt.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    6686:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6688:	232e      	movs	r3, #46	; 0x2e
    668a:	5cd2      	ldrb	r2, [r2, r3]
    668c:	4b24      	ldr	r3, [pc, #144]	; (6720 <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    668e:	4113      	asrs	r3, r2
    6690:	07db      	lsls	r3, r3, #31
    6692:	d4ed      	bmi.n	6670 <LORAREG_GetAttr_NewTxChConfigT2+0x18>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    6694:	232a      	movs	r3, #42	; 0x2a
    6696:	4a21      	ldr	r2, [pc, #132]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6698:	5cd0      	ldrb	r0, [r2, r3]
    669a:	466b      	mov	r3, sp
    669c:	3307      	adds	r3, #7
    669e:	0022      	movs	r2, r4
    66a0:	4f20      	ldr	r7, [pc, #128]	; (6724 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    66a2:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    66a4:	2808      	cmp	r0, #8
    66a6:	d1e1      	bne.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		RegParams.lastUsedChannelIndex = channelIndex;
    66a8:	466b      	mov	r3, sp
    66aa:	79df      	ldrb	r7, [r3, #7]
    66ac:	4b1b      	ldr	r3, [pc, #108]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    66ae:	222f      	movs	r2, #47	; 0x2f
    66b0:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    66b2:	7a19      	ldrb	r1, [r3, #8]
    66b4:	7a5a      	ldrb	r2, [r3, #9]
    66b6:	0212      	lsls	r2, r2, #8
    66b8:	430a      	orrs	r2, r1
    66ba:	7a99      	ldrb	r1, [r3, #10]
    66bc:	0409      	lsls	r1, r1, #16
    66be:	430a      	orrs	r2, r1
    66c0:	7ad9      	ldrb	r1, [r3, #11]
    66c2:	0609      	lsls	r1, r1, #24
    66c4:	4311      	orrs	r1, r2
    66c6:	007a      	lsls	r2, r7, #1
    66c8:	19d2      	adds	r2, r2, r7
    66ca:	0092      	lsls	r2, r2, #2
    66cc:	5c57      	ldrb	r7, [r2, r1]
    66ce:	1852      	adds	r2, r2, r1
    66d0:	7851      	ldrb	r1, [r2, #1]
    66d2:	0209      	lsls	r1, r1, #8
    66d4:	430f      	orrs	r7, r1
    66d6:	7891      	ldrb	r1, [r2, #2]
    66d8:	0409      	lsls	r1, r1, #16
    66da:	4339      	orrs	r1, r7
    66dc:	78d2      	ldrb	r2, [r2, #3]
    66de:	0612      	lsls	r2, r2, #24
    66e0:	430a      	orrs	r2, r1
    66e2:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    66e4:	0076      	lsls	r6, r6, #1
    66e6:	2228      	movs	r2, #40	; 0x28
    66e8:	5c9a      	ldrb	r2, [r3, r2]
    66ea:	1b96      	subs	r6, r2, r6
    66ec:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    66ee:	2200      	movs	r2, #0
    66f0:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    66f2:	7819      	ldrb	r1, [r3, #0]
    66f4:	785a      	ldrb	r2, [r3, #1]
    66f6:	0212      	lsls	r2, r2, #8
    66f8:	4311      	orrs	r1, r2
    66fa:	789a      	ldrb	r2, [r3, #2]
    66fc:	0412      	lsls	r2, r2, #16
    66fe:	430a      	orrs	r2, r1
    6700:	78db      	ldrb	r3, [r3, #3]
    6702:	061b      	lsls	r3, r3, #24
    6704:	4313      	orrs	r3, r2
    6706:	00e4      	lsls	r4, r4, #3
    6708:	191c      	adds	r4, r3, r4
    670a:	79e3      	ldrb	r3, [r4, #7]
    670c:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    670e:	79a3      	ldrb	r3, [r4, #6]
    6710:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    6712:	7963      	ldrb	r3, [r4, #5]
    6714:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    6716:	2300      	movs	r3, #0
    6718:	71eb      	strb	r3, [r5, #7]
    671a:	e7a7      	b.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
    671c:	200011ac 	.word	0x200011ac
    6720:	00007fe0 	.word	0x00007fe0
    6724:	00005115 	.word	0x00005115

00006728 <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    6728:	4b30      	ldr	r3, [pc, #192]	; (67ec <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    672a:	4a31      	ldr	r2, [pc, #196]	; (67f0 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    672c:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    672e:	4a31      	ldr	r2, [pc, #196]	; (67f4 <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    6730:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    6732:	4a31      	ldr	r2, [pc, #196]	; (67f8 <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    6734:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    6736:	4a31      	ldr	r2, [pc, #196]	; (67fc <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    6738:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    673a:	4a31      	ldr	r2, [pc, #196]	; (6800 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    673c:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    673e:	4a31      	ldr	r2, [pc, #196]	; (6804 <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    6740:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    6742:	4a31      	ldr	r2, [pc, #196]	; (6808 <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    6744:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    6746:	4a31      	ldr	r2, [pc, #196]	; (680c <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    6748:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    674a:	4a31      	ldr	r2, [pc, #196]	; (6810 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    674c:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    674e:	4a31      	ldr	r2, [pc, #196]	; (6814 <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    6750:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    6752:	4a31      	ldr	r2, [pc, #196]	; (6818 <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    6754:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    6756:	4a31      	ldr	r2, [pc, #196]	; (681c <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    6758:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    675a:	4a31      	ldr	r2, [pc, #196]	; (6820 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    675c:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    675e:	4a31      	ldr	r2, [pc, #196]	; (6824 <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    6760:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    6762:	4a31      	ldr	r2, [pc, #196]	; (6828 <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    6764:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    6766:	4931      	ldr	r1, [pc, #196]	; (682c <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    6768:	2280      	movs	r2, #128	; 0x80
    676a:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    676c:	4930      	ldr	r1, [pc, #192]	; (6830 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    676e:	320c      	adds	r2, #12
    6770:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    6772:	4930      	ldr	r1, [pc, #192]	; (6834 <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    6774:	3204      	adds	r2, #4
    6776:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    6778:	492f      	ldr	r1, [pc, #188]	; (6838 <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    677a:	3204      	adds	r2, #4
    677c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    677e:	492f      	ldr	r1, [pc, #188]	; (683c <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    6780:	3208      	adds	r2, #8
    6782:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    6784:	492e      	ldr	r1, [pc, #184]	; (6840 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    6786:	3204      	adds	r2, #4
    6788:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    678a:	492e      	ldr	r1, [pc, #184]	; (6844 <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    678c:	3204      	adds	r2, #4
    678e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    6790:	492d      	ldr	r1, [pc, #180]	; (6848 <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    6792:	3204      	adds	r2, #4
    6794:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    6796:	492d      	ldr	r1, [pc, #180]	; (684c <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    6798:	3204      	adds	r2, #4
    679a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    679c:	492c      	ldr	r1, [pc, #176]	; (6850 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    679e:	3204      	adds	r2, #4
    67a0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    67a2:	492c      	ldr	r1, [pc, #176]	; (6854 <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    67a4:	3204      	adds	r2, #4
    67a6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    67a8:	492b      	ldr	r1, [pc, #172]	; (6858 <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    67aa:	3204      	adds	r2, #4
    67ac:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    67ae:	492b      	ldr	r1, [pc, #172]	; (685c <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    67b0:	3204      	adds	r2, #4
    67b2:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    67b4:	492a      	ldr	r1, [pc, #168]	; (6860 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    67b6:	3204      	adds	r2, #4
    67b8:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    67ba:	492a      	ldr	r1, [pc, #168]	; (6864 <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    67bc:	3204      	adds	r2, #4
    67be:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    67c0:	4929      	ldr	r1, [pc, #164]	; (6868 <LORAREG_InitGetAttrFnPtrsJP+0x140>)
    67c2:	3204      	adds	r2, #4
    67c4:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    67c6:	4929      	ldr	r1, [pc, #164]	; (686c <LORAREG_InitGetAttrFnPtrsJP+0x144>)
    67c8:	3204      	adds	r2, #4
    67ca:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    67cc:	4928      	ldr	r1, [pc, #160]	; (6870 <LORAREG_InitGetAttrFnPtrsJP+0x148>)
    67ce:	3204      	adds	r2, #4
    67d0:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    67d2:	4928      	ldr	r1, [pc, #160]	; (6874 <LORAREG_InitGetAttrFnPtrsJP+0x14c>)
    67d4:	3208      	adds	r2, #8
    67d6:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    67d8:	4927      	ldr	r1, [pc, #156]	; (6878 <LORAREG_InitGetAttrFnPtrsJP+0x150>)
    67da:	3204      	adds	r2, #4
    67dc:	5099      	str	r1, [r3, r2]
	pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    67de:	4a27      	ldr	r2, [pc, #156]	; (687c <LORAREG_InitGetAttrFnPtrsJP+0x154>)
    67e0:	679a      	str	r2, [r3, #120]	; 0x78
	pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    67e2:	4927      	ldr	r1, [pc, #156]	; (6880 <LORAREG_InitGetAttrFnPtrsJP+0x158>)
    67e4:	2298      	movs	r2, #152	; 0x98
    67e6:	5099      	str	r1, [r3, r2]
}
    67e8:	4770      	bx	lr
    67ea:	46c0      	nop			; (mov r8, r8)
    67ec:	20000b50 	.word	0x20000b50
    67f0:	00004fd9 	.word	0x00004fd9
    67f4:	00006509 	.word	0x00006509
    67f8:	00006549 	.word	0x00006549
    67fc:	00006585 	.word	0x00006585
    6800:	00004621 	.word	0x00004621
    6804:	00004631 	.word	0x00004631
    6808:	0000464d 	.word	0x0000464d
    680c:	0000465d 	.word	0x0000465d
    6810:	00004fc1 	.word	0x00004fc1
    6814:	0000466d 	.word	0x0000466d
    6818:	0000467d 	.word	0x0000467d
    681c:	00004ec5 	.word	0x00004ec5
    6820:	00004891 	.word	0x00004891
    6824:	000046cd 	.word	0x000046cd
    6828:	00004dd1 	.word	0x00004dd1
    682c:	00005075 	.word	0x00005075
    6830:	000065e9 	.word	0x000065e9
    6834:	00006621 	.word	0x00006621
    6838:	000049dd 	.word	0x000049dd
    683c:	00004719 	.word	0x00004719
    6840:	00004723 	.word	0x00004723
    6844:	0000472d 	.word	0x0000472d
    6848:	00004739 	.word	0x00004739
    684c:	00004745 	.word	0x00004745
    6850:	0000474f 	.word	0x0000474f
    6854:	00004757 	.word	0x00004757
    6858:	0000475f 	.word	0x0000475f
    685c:	00006659 	.word	0x00006659
    6860:	000052cd 	.word	0x000052cd
    6864:	00004789 	.word	0x00004789
    6868:	00004799 	.word	0x00004799
    686c:	00004d01 	.word	0x00004d01
    6870:	00004cb9 	.word	0x00004cb9
    6874:	00004769 	.word	0x00004769
    6878:	00004779 	.word	0x00004779
    687c:	00004849 	.word	0x00004849
    6880:	00004b25 	.word	0x00004b25

00006884 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    6884:	4b0d      	ldr	r3, [pc, #52]	; (68bc <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    6886:	4a0e      	ldr	r2, [pc, #56]	; (68c0 <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    6888:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    688a:	4a0e      	ldr	r2, [pc, #56]	; (68c4 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    688c:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    688e:	4a0e      	ldr	r2, [pc, #56]	; (68c8 <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    6890:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    6892:	490e      	ldr	r1, [pc, #56]	; (68cc <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    6894:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    6896:	490e      	ldr	r1, [pc, #56]	; (68d0 <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    6898:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    689a:	490e      	ldr	r1, [pc, #56]	; (68d4 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    689c:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    689e:	490e      	ldr	r1, [pc, #56]	; (68d8 <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    68a0:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    68a2:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    68a4:	4a0d      	ldr	r2, [pc, #52]	; (68dc <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    68a6:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    68a8:	4a0d      	ldr	r2, [pc, #52]	; (68e0 <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    68aa:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    68ac:	4a0d      	ldr	r2, [pc, #52]	; (68e4 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    68ae:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    68b0:	4a0d      	ldr	r2, [pc, #52]	; (68e8 <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    68b2:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    68b4:	490d      	ldr	r1, [pc, #52]	; (68ec <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    68b6:	22e0      	movs	r2, #224	; 0xe0
    68b8:	5099      	str	r1, [r3, r2]
}
    68ba:	4770      	bx	lr
    68bc:	20000d38 	.word	0x20000d38
    68c0:	00005045 	.word	0x00005045
    68c4:	00005021 	.word	0x00005021
    68c8:	000047f1 	.word	0x000047f1
    68cc:	000047c5 	.word	0x000047c5
    68d0:	00004a15 	.word	0x00004a15
    68d4:	00006421 	.word	0x00006421
    68d8:	0000481d 	.word	0x0000481d
    68dc:	00004a71 	.word	0x00004a71
    68e0:	00004921 	.word	0x00004921
    68e4:	00004975 	.word	0x00004975
    68e8:	00004909 	.word	0x00004909
    68ec:	00004989 	.word	0x00004989

000068f0 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    68f0:	4b11      	ldr	r3, [pc, #68]	; (6938 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    68f2:	4a12      	ldr	r2, [pc, #72]	; (693c <LORAREG_InitSetAttrFnPtrsJP+0x4c>)
    68f4:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    68f6:	4a12      	ldr	r2, [pc, #72]	; (6940 <LORAREG_InitSetAttrFnPtrsJP+0x50>)
    68f8:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    68fa:	4912      	ldr	r1, [pc, #72]	; (6944 <LORAREG_InitSetAttrFnPtrsJP+0x54>)
    68fc:	2288      	movs	r2, #136	; 0x88
    68fe:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    6900:	4a11      	ldr	r2, [pc, #68]	; (6948 <LORAREG_InitSetAttrFnPtrsJP+0x58>)
    6902:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    6904:	4911      	ldr	r1, [pc, #68]	; (694c <LORAREG_InitSetAttrFnPtrsJP+0x5c>)
    6906:	22d0      	movs	r2, #208	; 0xd0
    6908:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    690a:	4a11      	ldr	r2, [pc, #68]	; (6950 <LORAREG_InitSetAttrFnPtrsJP+0x60>)
    690c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    690e:	4911      	ldr	r1, [pc, #68]	; (6954 <LORAREG_InitSetAttrFnPtrsJP+0x64>)
    6910:	2280      	movs	r2, #128	; 0x80
    6912:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    6914:	4910      	ldr	r1, [pc, #64]	; (6958 <LORAREG_InitSetAttrFnPtrsJP+0x68>)
    6916:	3204      	adds	r2, #4
    6918:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    691a:	4910      	ldr	r1, [pc, #64]	; (695c <LORAREG_InitSetAttrFnPtrsJP+0x6c>)
    691c:	3250      	adds	r2, #80	; 0x50
    691e:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    6920:	4a0f      	ldr	r2, [pc, #60]	; (6960 <LORAREG_InitSetAttrFnPtrsJP+0x70>)
    6922:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    6924:	4a0f      	ldr	r2, [pc, #60]	; (6964 <LORAREG_InitSetAttrFnPtrsJP+0x74>)
    6926:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    6928:	490f      	ldr	r1, [pc, #60]	; (6968 <LORAREG_InitSetAttrFnPtrsJP+0x78>)
    692a:	22e4      	movs	r2, #228	; 0xe4
    692c:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    692e:	490f      	ldr	r1, [pc, #60]	; (696c <LORAREG_InitSetAttrFnPtrsJP+0x7c>)
    6930:	320c      	adds	r2, #12
    6932:	5099      	str	r1, [r3, r2]
}
    6934:	4770      	bx	lr
    6936:	46c0      	nop			; (mov r8, r8)
    6938:	20000c44 	.word	0x20000c44
    693c:	0000644d 	.word	0x0000644d
    6940:	000061bd 	.word	0x000061bd
    6944:	00005c25 	.word	0x00005c25
    6948:	000062a1 	.word	0x000062a1
    694c:	00006201 	.word	0x00006201
    6950:	000069a9 	.word	0x000069a9
    6954:	00005999 	.word	0x00005999
    6958:	00005925 	.word	0x00005925
    695c:	00004a89 	.word	0x00004a89
    6960:	00006079 	.word	0x00006079
    6964:	000053b1 	.word	0x000053b1
    6968:	000052f9 	.word	0x000052f9
    696c:	00004abd 	.word	0x00004abd

00006970 <LORAREG_GetAttr>:
{
    6970:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6972:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6974:	283c      	cmp	r0, #60	; 0x3c
    6976:	d901      	bls.n	697c <LORAREG_GetAttr+0xc>
}
    6978:	0018      	movs	r0, r3
    697a:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    697c:	0084      	lsls	r4, r0, #2
    697e:	4b02      	ldr	r3, [pc, #8]	; (6988 <LORAREG_GetAttr+0x18>)
    6980:	58e3      	ldr	r3, [r4, r3]
    6982:	4798      	blx	r3
    6984:	0003      	movs	r3, r0
    6986:	e7f7      	b.n	6978 <LORAREG_GetAttr+0x8>
    6988:	20000b50 	.word	0x20000b50

0000698c <LORAREG_ValidateAttr>:
{
    698c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    698e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6990:	283c      	cmp	r0, #60	; 0x3c
    6992:	d901      	bls.n	6998 <LORAREG_ValidateAttr+0xc>
}
    6994:	0018      	movs	r0, r3
    6996:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    6998:	0082      	lsls	r2, r0, #2
    699a:	4b02      	ldr	r3, [pc, #8]	; (69a4 <LORAREG_ValidateAttr+0x18>)
    699c:	58d3      	ldr	r3, [r2, r3]
    699e:	4798      	blx	r3
    69a0:	0003      	movs	r3, r0
    69a2:	e7f7      	b.n	6994 <LORAREG_ValidateAttr+0x8>
    69a4:	20000d38 	.word	0x20000d38

000069a8 <setNewChannel>:
{
    69a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    69aa:	46d6      	mov	lr, sl
    69ac:	464f      	mov	r7, r9
    69ae:	b580      	push	{r7, lr}
    69b0:	b085      	sub	sp, #20
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    69b2:	232e      	movs	r3, #46	; 0x2e
    69b4:	4a2c      	ldr	r2, [pc, #176]	; (6a68 <setNewChannel+0xc0>)
    69b6:	5cd2      	ldrb	r2, [r2, r3]
    69b8:	4b2c      	ldr	r3, [pc, #176]	; (6a6c <setNewChannel+0xc4>)
    69ba:	4113      	asrs	r3, r2
    69bc:	07db      	lsls	r3, r3, #31
    69be:	d404      	bmi.n	69ca <setNewChannel+0x22>
	pUpdateChIdStatus_t pUpdateChidStatus = NULL;
    69c0:	2600      	movs	r6, #0
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    69c2:	2a05      	cmp	r2, #5
    69c4:	d102      	bne.n	69cc <setNewChannel+0x24>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    69c6:	4e2a      	ldr	r6, [pc, #168]	; (6a70 <setNewChannel+0xc8>)
    69c8:	e000      	b.n	69cc <setNewChannel+0x24>
    69ca:	4e29      	ldr	r6, [pc, #164]	; (6a70 <setNewChannel+0xc8>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    69cc:	ac03      	add	r4, sp, #12
    69ce:	2204      	movs	r2, #4
    69d0:	0020      	movs	r0, r4
    69d2:	4b28      	ldr	r3, [pc, #160]	; (6a74 <setNewChannel+0xcc>)
    69d4:	4798      	blx	r3
	valchMaskCntl.chnlMask = newCh.channelMask;
    69d6:	8823      	ldrh	r3, [r4, #0]
    69d8:	aa02      	add	r2, sp, #8
    69da:	8053      	strh	r3, [r2, #2]
	valchMaskCntl.chnlMaskCntl = newCh.channelMaskCntl;
    69dc:	78a4      	ldrb	r4, [r4, #2]
    69de:	7014      	strb	r4, [r2, #0]
	if(LORAREG_ValidateAttr(CHMASK_CHCNTL,&valchMaskCntl) != LORAWAN_SUCCESS)
    69e0:	0011      	movs	r1, r2
    69e2:	2038      	movs	r0, #56	; 0x38
    69e4:	4b24      	ldr	r3, [pc, #144]	; (6a78 <setNewChannel+0xd0>)
    69e6:	4798      	blx	r3
    69e8:	0003      	movs	r3, r0
    69ea:	9001      	str	r0, [sp, #4]
    69ec:	2808      	cmp	r0, #8
    69ee:	d007      	beq.n	6a00 <setNewChannel+0x58>
		result = LORAWAN_INVALID_PARAMETER;
    69f0:	230a      	movs	r3, #10
    69f2:	9301      	str	r3, [sp, #4]
}
    69f4:	9801      	ldr	r0, [sp, #4]
    69f6:	b005      	add	sp, #20
    69f8:	bc0c      	pop	{r2, r3}
    69fa:	4691      	mov	r9, r2
    69fc:	469a      	mov	sl, r3
    69fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(newCh.channelMaskCntl == 6)
    6a00:	2c06      	cmp	r4, #6
    6a02:	d00b      	beq.n	6a1c <setNewChannel+0x74>
		else if(newCh.channelMaskCntl == 0)
    6a04:	2c00      	cmp	r4, #0
    6a06:	d1f5      	bne.n	69f4 <setNewChannel+0x4c>
			for(i = 0; i < RegParams.maxChannels; i++)
    6a08:	232a      	movs	r3, #42	; 0x2a
    6a0a:	4a17      	ldr	r2, [pc, #92]	; (6a68 <setNewChannel+0xc0>)
    6a0c:	56d3      	ldrsb	r3, [r2, r3]
    6a0e:	2b00      	cmp	r3, #0
    6a10:	ddf0      	ble.n	69f4 <setNewChannel+0x4c>
				if((newCh.channelMask & BIT0) == BIT0)
    6a12:	af03      	add	r7, sp, #12
    6a14:	2301      	movs	r3, #1
    6a16:	4699      	mov	r9, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    6a18:	4692      	mov	sl, r2
    6a1a:	e01c      	b.n	6a56 <setNewChannel+0xae>
			for(i = 0; i < RegParams.maxChannels; i++)
    6a1c:	3322      	adds	r3, #34	; 0x22
    6a1e:	4a12      	ldr	r2, [pc, #72]	; (6a68 <setNewChannel+0xc0>)
    6a20:	56d3      	ldrsb	r3, [r2, r3]
    6a22:	2b00      	cmp	r3, #0
    6a24:	dde6      	ble.n	69f4 <setNewChannel+0x4c>
    6a26:	2400      	movs	r4, #0
    6a28:	0017      	movs	r7, r2
    6a2a:	252a      	movs	r5, #42	; 0x2a
				pUpdateChidStatus(i,ENABLED);
    6a2c:	2101      	movs	r1, #1
    6a2e:	0020      	movs	r0, r4
    6a30:	47b0      	blx	r6
			for(i = 0; i < RegParams.maxChannels; i++)
    6a32:	3401      	adds	r4, #1
    6a34:	b2e4      	uxtb	r4, r4
    6a36:	577b      	ldrsb	r3, [r7, r5]
    6a38:	429c      	cmp	r4, r3
    6a3a:	dbf7      	blt.n	6a2c <setNewChannel+0x84>
    6a3c:	e7da      	b.n	69f4 <setNewChannel+0x4c>
					pUpdateChidStatus(i,DISABLED);
    6a3e:	2100      	movs	r1, #0
    6a40:	0020      	movs	r0, r4
    6a42:	47b0      	blx	r6
				newCh.channelMask = newCh.channelMask >> SHIFT1;
    6a44:	086d      	lsrs	r5, r5, #1
    6a46:	803d      	strh	r5, [r7, #0]
			for(i = 0; i < RegParams.maxChannels; i++)
    6a48:	3401      	adds	r4, #1
    6a4a:	b2e4      	uxtb	r4, r4
    6a4c:	232a      	movs	r3, #42	; 0x2a
    6a4e:	4652      	mov	r2, sl
    6a50:	56d3      	ldrsb	r3, [r2, r3]
    6a52:	429c      	cmp	r4, r3
    6a54:	dace      	bge.n	69f4 <setNewChannel+0x4c>
				if((newCh.channelMask & BIT0) == BIT0)
    6a56:	883d      	ldrh	r5, [r7, #0]
    6a58:	464b      	mov	r3, r9
    6a5a:	422b      	tst	r3, r5
    6a5c:	d0ef      	beq.n	6a3e <setNewChannel+0x96>
					pUpdateChidStatus(i, ENABLED);
    6a5e:	4649      	mov	r1, r9
    6a60:	0020      	movs	r0, r4
    6a62:	47b0      	blx	r6
    6a64:	e7ee      	b.n	6a44 <setNewChannel+0x9c>
    6a66:	46c0      	nop			; (mov r8, r8)
    6a68:	200011ac 	.word	0x200011ac
    6a6c:	00007fc0 	.word	0x00007fc0
    6a70:	00006149 	.word	0x00006149
    6a74:	00013a4d 	.word	0x00013a4d
    6a78:	0000698d 	.word	0x0000698d

00006a7c <LORAREG_SetAttr>:
{
    6a7c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6a7e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6a80:	283c      	cmp	r0, #60	; 0x3c
    6a82:	d901      	bls.n	6a88 <LORAREG_SetAttr+0xc>
}
    6a84:	0018      	movs	r0, r3
    6a86:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    6a88:	0082      	lsls	r2, r0, #2
    6a8a:	4b02      	ldr	r3, [pc, #8]	; (6a94 <LORAREG_SetAttr+0x18>)
    6a8c:	58d3      	ldr	r3, [r2, r3]
    6a8e:	4798      	blx	r3
    6a90:	0003      	movs	r3, r0
    6a92:	e7f7      	b.n	6a84 <LORAREG_SetAttr+0x8>
    6a94:	20000c44 	.word	0x20000c44

00006a98 <CreateAllRegSoftwareTimers>:
{
    6a98:	b510      	push	{r4, lr}
			status = SwTimerCreate(&regTimerId[i]);
    6a9a:	4809      	ldr	r0, [pc, #36]	; (6ac0 <CreateAllRegSoftwareTimers+0x28>)
    6a9c:	4b09      	ldr	r3, [pc, #36]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6a9e:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6aa0:	2808      	cmp	r0, #8
    6aa2:	d10c      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6aa4:	4808      	ldr	r0, [pc, #32]	; (6ac8 <CreateAllRegSoftwareTimers+0x30>)
    6aa6:	4b07      	ldr	r3, [pc, #28]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6aa8:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6aaa:	2808      	cmp	r0, #8
    6aac:	d107      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6aae:	4807      	ldr	r0, [pc, #28]	; (6acc <CreateAllRegSoftwareTimers+0x34>)
    6ab0:	4b04      	ldr	r3, [pc, #16]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6ab2:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6ab4:	2808      	cmp	r0, #8
    6ab6:	d102      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6ab8:	4805      	ldr	r0, [pc, #20]	; (6ad0 <CreateAllRegSoftwareTimers+0x38>)
    6aba:	4b02      	ldr	r3, [pc, #8]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6abc:	4798      	blx	r3
}
    6abe:	bd10      	pop	{r4, pc}
    6ac0:	200011a8 	.word	0x200011a8
    6ac4:	000080a9 	.word	0x000080a9
    6ac8:	200011a9 	.word	0x200011a9
    6acc:	200011aa 	.word	0x200011aa
    6ad0:	200011ab 	.word	0x200011ab

00006ad4 <StopAllRegSoftwareTimers>:
{
    6ad4:	b570      	push	{r4, r5, r6, lr}
    6ad6:	2400      	movs	r4, #0
		SwTimerStop(regTimerId[i]);
    6ad8:	4e03      	ldr	r6, [pc, #12]	; (6ae8 <StopAllRegSoftwareTimers+0x14>)
    6ada:	4d04      	ldr	r5, [pc, #16]	; (6aec <StopAllRegSoftwareTimers+0x18>)
    6adc:	5d30      	ldrb	r0, [r6, r4]
    6ade:	47a8      	blx	r5
    6ae0:	3401      	adds	r4, #1
	for (uint8_t i=0; i< REG_PARAMS_TIMERS_COUNT; i++)
    6ae2:	2c04      	cmp	r4, #4
    6ae4:	d1fa      	bne.n	6adc <StopAllRegSoftwareTimers+0x8>
}
    6ae6:	bd70      	pop	{r4, r5, r6, pc}
    6ae8:	200011a8 	.word	0x200011a8
    6aec:	000083e9 	.word	0x000083e9

00006af0 <LORAREG_Init>:
{	
    6af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6af2:	0007      	movs	r7, r0
	if(!initialized)
    6af4:	4b24      	ldr	r3, [pc, #144]	; (6b88 <LORAREG_Init+0x98>)
    6af6:	781b      	ldrb	r3, [r3, #0]
    6af8:	2b00      	cmp	r3, #0
    6afa:	d109      	bne.n	6b10 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    6afc:	4b23      	ldr	r3, [pc, #140]	; (6b8c <LORAREG_Init+0x9c>)
    6afe:	4798      	blx	r3
    6b00:	2808      	cmp	r0, #8
    6b02:	d001      	beq.n	6b08 <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    6b04:	2014      	movs	r0, #20
    6b06:	e006      	b.n	6b16 <LORAREG_Init+0x26>
			initialized = true;
    6b08:	2201      	movs	r2, #1
    6b0a:	4b1f      	ldr	r3, [pc, #124]	; (6b88 <LORAREG_Init+0x98>)
    6b0c:	701a      	strb	r2, [r3, #0]
    6b0e:	e002      	b.n	6b16 <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    6b10:	4b1f      	ldr	r3, [pc, #124]	; (6b90 <LORAREG_Init+0xa0>)
    6b12:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6b14:	2008      	movs	r0, #8
    6b16:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    6b18:	4e1e      	ldr	r6, [pc, #120]	; (6b94 <LORAREG_Init+0xa4>)
    6b1a:	4d1f      	ldr	r5, [pc, #124]	; (6b98 <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    6b1c:	4c1f      	ldr	r4, [pc, #124]	; (6b9c <LORAREG_Init+0xac>)
    6b1e:	4a20      	ldr	r2, [pc, #128]	; (6ba0 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    6b20:	4920      	ldr	r1, [pc, #128]	; (6ba4 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    6b22:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    6b24:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    6b26:	505a      	str	r2, [r3, r1]
    6b28:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    6b2a:	2bf4      	cmp	r3, #244	; 0xf4
    6b2c:	d1f9      	bne.n	6b22 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    6b2e:	2f02      	cmp	r7, #2
    6b30:	d00d      	beq.n	6b4e <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    6b32:	2f01      	cmp	r7, #1
    6b34:	d90f      	bls.n	6b56 <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    6b36:	1fbb      	subs	r3, r7, #6
    6b38:	2b08      	cmp	r3, #8
    6b3a:	d910      	bls.n	6b5e <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    6b3c:	2f03      	cmp	r7, #3
    6b3e:	d012      	beq.n	6b66 <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    6b40:	2f0f      	cmp	r7, #15
    6b42:	d014      	beq.n	6b6e <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    6b44:	2f05      	cmp	r7, #5
    6b46:	d016      	beq.n	6b76 <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    6b48:	2f04      	cmp	r7, #4
    6b4a:	d018      	beq.n	6b7e <LORAREG_Init+0x8e>
}
    6b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    6b4e:	2002      	movs	r0, #2
    6b50:	4b15      	ldr	r3, [pc, #84]	; (6ba8 <LORAREG_Init+0xb8>)
    6b52:	4798      	blx	r3
    6b54:	e7fa      	b.n	6b4c <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    6b56:	0038      	movs	r0, r7
    6b58:	4b14      	ldr	r3, [pc, #80]	; (6bac <LORAREG_Init+0xbc>)
    6b5a:	4798      	blx	r3
    6b5c:	e7f6      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    6b5e:	0038      	movs	r0, r7
    6b60:	4b13      	ldr	r3, [pc, #76]	; (6bb0 <LORAREG_Init+0xc0>)
    6b62:	4798      	blx	r3
    6b64:	e7f2      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    6b66:	2003      	movs	r0, #3
    6b68:	4b12      	ldr	r3, [pc, #72]	; (6bb4 <LORAREG_Init+0xc4>)
    6b6a:	4798      	blx	r3
    6b6c:	e7ee      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    6b6e:	200f      	movs	r0, #15
    6b70:	4b11      	ldr	r3, [pc, #68]	; (6bb8 <LORAREG_Init+0xc8>)
    6b72:	4798      	blx	r3
    6b74:	e7ea      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    6b76:	2005      	movs	r0, #5
    6b78:	4b10      	ldr	r3, [pc, #64]	; (6bbc <LORAREG_Init+0xcc>)
    6b7a:	4798      	blx	r3
    6b7c:	e7e6      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    6b7e:	2004      	movs	r0, #4
    6b80:	4b0f      	ldr	r3, [pc, #60]	; (6bc0 <LORAREG_Init+0xd0>)
    6b82:	4798      	blx	r3
    6b84:	e7e2      	b.n	6b4c <LORAREG_Init+0x5c>
    6b86:	46c0      	nop			; (mov r8, r8)
    6b88:	20000b4c 	.word	0x20000b4c
    6b8c:	00006a99 	.word	0x00006a99
    6b90:	00006ad5 	.word	0x00006ad5
    6b94:	20000b50 	.word	0x20000b50
    6b98:	00004619 	.word	0x00004619
    6b9c:	20000d38 	.word	0x20000d38
    6ba0:	0000461d 	.word	0x0000461d
    6ba4:	20000c44 	.word	0x20000c44
    6ba8:	00004615 	.word	0x00004615
    6bac:	00004355 	.word	0x00004355
    6bb0:	0000434d 	.word	0x0000434d
    6bb4:	00004351 	.word	0x00004351
    6bb8:	00004359 	.word	0x00004359
    6bbc:	00004361 	.word	0x00004361
    6bc0:	00004611 	.word	0x00004611

00006bc4 <LORAREG_SupportedBands>:
	*bands = value;
    6bc4:	2320      	movs	r3, #32
    6bc6:	8003      	strh	r3, [r0, #0]
}
    6bc8:	2008      	movs	r0, #8
    6bca:	4770      	bx	lr

00006bcc <LORAREG_UnInit>:
{
    6bcc:	b510      	push	{r4, lr}
	StopAllRegSoftwareTimers();
    6bce:	4b0d      	ldr	r3, [pc, #52]	; (6c04 <LORAREG_UnInit+0x38>)
    6bd0:	4798      	blx	r3
	if(RegParams.regParamItems.fileid)
    6bd2:	23d4      	movs	r3, #212	; 0xd4
    6bd4:	33ff      	adds	r3, #255	; 0xff
    6bd6:	4a0c      	ldr	r2, [pc, #48]	; (6c08 <LORAREG_UnInit+0x3c>)
    6bd8:	5cd0      	ldrb	r0, [r2, r3]
    6bda:	2800      	cmp	r0, #0
    6bdc:	d107      	bne.n	6bee <LORAREG_UnInit+0x22>
	memset(&RegParams,0,sizeof(RegParams_t));
    6bde:	22ee      	movs	r2, #238	; 0xee
    6be0:	0052      	lsls	r2, r2, #1
    6be2:	2100      	movs	r1, #0
    6be4:	4808      	ldr	r0, [pc, #32]	; (6c08 <LORAREG_UnInit+0x3c>)
    6be6:	4b09      	ldr	r3, [pc, #36]	; (6c0c <LORAREG_UnInit+0x40>)
    6be8:	4798      	blx	r3
}
    6bea:	200a      	movs	r0, #10
    6bec:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    6bee:	4b08      	ldr	r3, [pc, #32]	; (6c10 <LORAREG_UnInit+0x44>)
    6bf0:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    6bf2:	232e      	movs	r3, #46	; 0x2e
    6bf4:	4a04      	ldr	r2, [pc, #16]	; (6c08 <LORAREG_UnInit+0x3c>)
    6bf6:	5cd3      	ldrb	r3, [r2, r3]
    6bf8:	2b00      	cmp	r3, #0
    6bfa:	d1f0      	bne.n	6bde <LORAREG_UnInit+0x12>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    6bfc:	200b      	movs	r0, #11
    6bfe:	4b04      	ldr	r3, [pc, #16]	; (6c10 <LORAREG_UnInit+0x44>)
    6c00:	4798      	blx	r3
    6c02:	e7ec      	b.n	6bde <LORAREG_UnInit+0x12>
    6c04:	00006ad5 	.word	0x00006ad5
    6c08:	200011ac 	.word	0x200011ac
    6c0c:	00013ad1 	.word	0x00013ad1
    6c10:	0000730d 	.word	0x0000730d

00006c14 <sal_FillSubKey>:
		}
	}
}

static void sal_FillSubKey( uint8_t *source, uint8_t *key, uint8_t size)
{
    6c14:	b530      	push	{r4, r5, lr}
	uint8_t i = 0;
	uint8_t carry = 0;

	i=size;

	while(i--)
    6c16:	1e53      	subs	r3, r2, #1
    6c18:	b2db      	uxtb	r3, r3
    6c1a:	2a00      	cmp	r2, #0
    6c1c:	d00b      	beq.n	6c36 <sal_FillSubKey+0x22>
    6c1e:	2400      	movs	r4, #0
	{
		key[i] = (source[i] << 1) | carry;
    6c20:	18c5      	adds	r5, r0, r3
    6c22:	782a      	ldrb	r2, [r5, #0]
    6c24:	0052      	lsls	r2, r2, #1
    6c26:	4322      	orrs	r2, r4
    6c28:	54ca      	strb	r2, [r1, r3]
		carry = !!(source[i] & 0x80);
    6c2a:	782c      	ldrb	r4, [r5, #0]
    6c2c:	09e4      	lsrs	r4, r4, #7
	while(i--)
    6c2e:	3b01      	subs	r3, #1
    6c30:	b2db      	uxtb	r3, r3
    6c32:	2bff      	cmp	r3, #255	; 0xff
    6c34:	d1f4      	bne.n	6c20 <sal_FillSubKey+0xc>
	}
}
    6c36:	bd30      	pop	{r4, r5, pc}

00006c38 <SAL_Init>:
{
    6c38:	b510      	push	{r4, lr}
	AESInit();
    6c3a:	4b02      	ldr	r3, [pc, #8]	; (6c44 <SAL_Init+0xc>)
    6c3c:	4798      	blx	r3
}
    6c3e:	2000      	movs	r0, #0
    6c40:	bd10      	pop	{r4, pc}
    6c42:	46c0      	nop			; (mov r8, r8)
    6c44:	00006f25 	.word	0x00006f25

00006c48 <SAL_AESEncode>:
{
    6c48:	b510      	push	{r4, lr}
    6c4a:	b084      	sub	sp, #16
    6c4c:	0004      	movs	r4, r0
    6c4e:	0011      	movs	r1, r2
	memcpy(useKey, key, sizeof(useKey));
    6c50:	2210      	movs	r2, #16
    6c52:	4668      	mov	r0, sp
    6c54:	4b04      	ldr	r3, [pc, #16]	; (6c68 <SAL_AESEncode+0x20>)
    6c56:	4798      	blx	r3
	AESEncode(buffer, useKey);
    6c58:	4669      	mov	r1, sp
    6c5a:	0020      	movs	r0, r4
    6c5c:	4b03      	ldr	r3, [pc, #12]	; (6c6c <SAL_AESEncode+0x24>)
    6c5e:	4798      	blx	r3
}
    6c60:	2000      	movs	r0, #0
    6c62:	b004      	add	sp, #16
    6c64:	bd10      	pop	{r4, pc}
    6c66:	46c0      	nop			; (mov r8, r8)
    6c68:	00013a4d 	.word	0x00013a4d
    6c6c:	00006e49 	.word	0x00006e49

00006c70 <SAL_DeriveSessionKey>:
{
    6c70:	b510      	push	{r4, lr}
	sal_status = SAL_AESEncode(block, src_key, key);
    6c72:	4b01      	ldr	r3, [pc, #4]	; (6c78 <SAL_DeriveSessionKey+0x8>)
    6c74:	4798      	blx	r3
}
    6c76:	bd10      	pop	{r4, pc}
    6c78:	00006c49 	.word	0x00006c49

00006c7c <SAL_Read>:
}
    6c7c:	2000      	movs	r0, #0
    6c7e:	4770      	bx	lr

00006c80 <SAL_AESCmac>:
{
    6c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c82:	46d6      	mov	lr, sl
    6c84:	464f      	mov	r7, r9
    6c86:	4646      	mov	r6, r8
    6c88:	b5c0      	push	{r6, r7, lr}
    6c8a:	b0a4      	sub	sp, #144	; 0x90
    6c8c:	9001      	str	r0, [sp, #4]
    6c8e:	000f      	movs	r7, r1
    6c90:	9102      	str	r1, [sp, #8]
    6c92:	9203      	str	r2, [sp, #12]
    6c94:	469a      	mov	sl, r3
    6c96:	ab2c      	add	r3, sp, #176	; 0xb0
    6c98:	781c      	ldrb	r4, [r3, #0]
	uint8_t const_Rb[16] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    6c9a:	ae08      	add	r6, sp, #32
    6c9c:	2210      	movs	r2, #16
    6c9e:	2100      	movs	r1, #0
    6ca0:	0030      	movs	r0, r6
    6ca2:	4d65      	ldr	r5, [pc, #404]	; (6e38 <SAL_AESCmac+0x1b8>)
    6ca4:	47a8      	blx	r5
    6ca6:	2387      	movs	r3, #135	; 0x87
    6ca8:	73f3      	strb	r3, [r6, #15]
	memset(l, 0, sizeof(l));
    6caa:	2210      	movs	r2, #16
    6cac:	2100      	movs	r1, #0
    6cae:	a804      	add	r0, sp, #16
    6cb0:	47a8      	blx	r5
	SAL_AESEncode(l, key_type, key);
    6cb2:	9a01      	ldr	r2, [sp, #4]
    6cb4:	0039      	movs	r1, r7
    6cb6:	a804      	add	r0, sp, #16
    6cb8:	4b60      	ldr	r3, [pc, #384]	; (6e3c <SAL_AESCmac+0x1bc>)
    6cba:	4798      	blx	r3
	if ( (l[0] & 0x80) == 0x00 )  // MSB( bufferLocal[0] ) is '0'
    6cbc:	ab04      	add	r3, sp, #16
    6cbe:	781b      	ldrb	r3, [r3, #0]
    6cc0:	2b7f      	cmp	r3, #127	; 0x7f
    6cc2:	d82e      	bhi.n	6d22 <SAL_AESCmac+0xa2>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    6cc4:	2210      	movs	r2, #16
    6cc6:	a920      	add	r1, sp, #128	; 0x80
    6cc8:	a804      	add	r0, sp, #16
    6cca:	4b5d      	ldr	r3, [pc, #372]	; (6e40 <SAL_AESCmac+0x1c0>)
    6ccc:	4798      	blx	r3
	if ( (k1[0] & 0x80) == 0x00 )   // MSB( k1[0] ) is '0'
    6cce:	ab20      	add	r3, sp, #128	; 0x80
    6cd0:	781b      	ldrb	r3, [r3, #0]
    6cd2:	2b7f      	cmp	r3, #127	; 0x7f
    6cd4:	d835      	bhi.n	6d42 <SAL_AESCmac+0xc2>
		sal_FillSubKey( k1, k2, (sizeof(l)) );
    6cd6:	2210      	movs	r2, #16
    6cd8:	a91c      	add	r1, sp, #112	; 0x70
    6cda:	a820      	add	r0, sp, #128	; 0x80
    6cdc:	4b58      	ldr	r3, [pc, #352]	; (6e40 <SAL_AESCmac+0x1c0>)
    6cde:	4798      	blx	r3
	n = (size + 15) >> 4;
    6ce0:	0023      	movs	r3, r4
    6ce2:	330f      	adds	r3, #15
    6ce4:	111d      	asrs	r5, r3, #4
    6ce6:	b2ea      	uxtb	r2, r5
    6ce8:	4690      	mov	r8, r2
	if (n == 0)
    6cea:	2a00      	cmp	r2, #0
    6cec:	d039      	beq.n	6d62 <SAL_AESCmac+0xe2>
	if ( flag == 1 )
    6cee:	0722      	lsls	r2, r4, #28
    6cf0:	d139      	bne.n	6d66 <SAL_AESCmac+0xe6>
		for (i=((n-1) << 4); i<(n << 4); i++)
    6cf2:	4642      	mov	r2, r8
    6cf4:	3a01      	subs	r2, #1
    6cf6:	0112      	lsls	r2, r2, #4
    6cf8:	b2d6      	uxtb	r6, r2
    6cfa:	27ff      	movs	r7, #255	; 0xff
    6cfc:	013f      	lsls	r7, r7, #4
    6cfe:	401f      	ands	r7, r3
    6d00:	42be      	cmp	r6, r7
    6d02:	da54      	bge.n	6dae <SAL_AESCmac+0x12e>
    6d04:	0033      	movs	r3, r6
			mLast[j] = input[i] ^ k1[j];
    6d06:	a910      	add	r1, sp, #64	; 0x40
    6d08:	aa20      	add	r2, sp, #128	; 0x80
    6d0a:	1b98      	subs	r0, r3, r6
    6d0c:	b2c0      	uxtb	r0, r0
    6d0e:	4654      	mov	r4, sl
    6d10:	5ce4      	ldrb	r4, [r4, r3]
    6d12:	5c15      	ldrb	r5, [r2, r0]
    6d14:	406c      	eors	r4, r5
    6d16:	540c      	strb	r4, [r1, r0]
		for (i=((n-1) << 4); i<(n << 4); i++)
    6d18:	3301      	adds	r3, #1
    6d1a:	b2db      	uxtb	r3, r3
    6d1c:	42bb      	cmp	r3, r7
    6d1e:	dbf4      	blt.n	6d0a <SAL_AESCmac+0x8a>
    6d20:	e045      	b.n	6dae <SAL_AESCmac+0x12e>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    6d22:	2210      	movs	r2, #16
    6d24:	a920      	add	r1, sp, #128	; 0x80
    6d26:	a804      	add	r0, sp, #16
    6d28:	4b45      	ldr	r3, [pc, #276]	; (6e40 <SAL_AESCmac+0x1c0>)
    6d2a:	4798      	blx	r3
    6d2c:	2300      	movs	r3, #0
			k1[i] ^= const_Rb[i];
    6d2e:	aa20      	add	r2, sp, #128	; 0x80
    6d30:	a908      	add	r1, sp, #32
    6d32:	5c98      	ldrb	r0, [r3, r2]
    6d34:	5c5d      	ldrb	r5, [r3, r1]
    6d36:	4068      	eors	r0, r5
    6d38:	5498      	strb	r0, [r3, r2]
    6d3a:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    6d3c:	2b10      	cmp	r3, #16
    6d3e:	d1f8      	bne.n	6d32 <SAL_AESCmac+0xb2>
    6d40:	e7c5      	b.n	6cce <SAL_AESCmac+0x4e>
		sal_FillSubKey( k1, k2, (sizeof(l) ) );
    6d42:	2210      	movs	r2, #16
    6d44:	a91c      	add	r1, sp, #112	; 0x70
    6d46:	a820      	add	r0, sp, #128	; 0x80
    6d48:	4b3d      	ldr	r3, [pc, #244]	; (6e40 <SAL_AESCmac+0x1c0>)
    6d4a:	4798      	blx	r3
    6d4c:	2300      	movs	r3, #0
			k2[i] = k2[i] ^ const_Rb[i];
    6d4e:	aa1c      	add	r2, sp, #112	; 0x70
    6d50:	a908      	add	r1, sp, #32
    6d52:	5c98      	ldrb	r0, [r3, r2]
    6d54:	5c5d      	ldrb	r5, [r3, r1]
    6d56:	4068      	eors	r0, r5
    6d58:	5498      	strb	r0, [r3, r2]
    6d5a:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    6d5c:	2b10      	cmp	r3, #16
    6d5e:	d1f8      	bne.n	6d52 <SAL_AESCmac+0xd2>
    6d60:	e7be      	b.n	6ce0 <SAL_AESCmac+0x60>
		n = 1;
    6d62:	2301      	movs	r3, #1
    6d64:	4698      	mov	r8, r3
		ptr = &input[size - (size%16)];
    6d66:	230f      	movs	r3, #15
    6d68:	0020      	movs	r0, r4
    6d6a:	4398      	bics	r0, r3
    6d6c:	2300      	movs	r3, #0
			if ( i < (size%16) )
    6d6e:	220f      	movs	r2, #15
    6d70:	4014      	ands	r4, r2
					padded[i] = 0x00;
    6d72:	a90c      	add	r1, sp, #48	; 0x30
    6d74:	2700      	movs	r7, #0
					padded[i] = 0x80;
    6d76:	2680      	movs	r6, #128	; 0x80
				padded[i] = ptr[i];
    6d78:	4450      	add	r0, sl
    6d7a:	e005      	b.n	6d88 <SAL_AESCmac+0x108>
				if ( i == (size%16) )
    6d7c:	4294      	cmp	r4, r2
    6d7e:	d009      	beq.n	6d94 <SAL_AESCmac+0x114>
					padded[i] = 0x00;
    6d80:	545f      	strb	r7, [r3, r1]
    6d82:	3301      	adds	r3, #1
		for (i=0; i<16; i++)
    6d84:	2b10      	cmp	r3, #16
    6d86:	d007      	beq.n	6d98 <SAL_AESCmac+0x118>
    6d88:	b2da      	uxtb	r2, r3
			if ( i < (size%16) )
    6d8a:	4294      	cmp	r4, r2
    6d8c:	d9f6      	bls.n	6d7c <SAL_AESCmac+0xfc>
				padded[i] = ptr[i];
    6d8e:	5cc2      	ldrb	r2, [r0, r3]
    6d90:	545a      	strb	r2, [r3, r1]
    6d92:	e7f6      	b.n	6d82 <SAL_AESCmac+0x102>
					padded[i] = 0x80;
    6d94:	545e      	strb	r6, [r3, r1]
    6d96:	e7f4      	b.n	6d82 <SAL_AESCmac+0x102>
    6d98:	2300      	movs	r3, #0
			mLast[i] = padded[i] ^ k2[i];
    6d9a:	a810      	add	r0, sp, #64	; 0x40
    6d9c:	a90c      	add	r1, sp, #48	; 0x30
    6d9e:	aa1c      	add	r2, sp, #112	; 0x70
    6da0:	5c5c      	ldrb	r4, [r3, r1]
    6da2:	5c9d      	ldrb	r5, [r3, r2]
    6da4:	406c      	eors	r4, r5
    6da6:	541c      	strb	r4, [r3, r0]
    6da8:	3301      	adds	r3, #1
		for (i=0; i<sizeof(mLast); i++)
    6daa:	2b10      	cmp	r3, #16
    6dac:	d1f8      	bne.n	6da0 <SAL_AESCmac+0x120>
	memset(x, 0, sizeof(x));
    6dae:	2210      	movs	r2, #16
    6db0:	2100      	movs	r1, #0
    6db2:	a818      	add	r0, sp, #96	; 0x60
    6db4:	4b20      	ldr	r3, [pc, #128]	; (6e38 <SAL_AESCmac+0x1b8>)
    6db6:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    6db8:	2301      	movs	r3, #1
    6dba:	425b      	negs	r3, r3
    6dbc:	4443      	add	r3, r8
    6dbe:	4699      	mov	r9, r3
    6dc0:	2000      	movs	r0, #0
    6dc2:	2700      	movs	r7, #0
    6dc4:	2b00      	cmp	r3, #0
    6dc6:	dd1a      	ble.n	6dfe <SAL_AESCmac+0x17e>
			y[j] = x[j] ^ input[(i << 4)+j];
    6dc8:	ad14      	add	r5, sp, #80	; 0x50
    6dca:	ac18      	add	r4, sp, #96	; 0x60
		memcpy(x, y, sizeof(y));
    6dcc:	4e1d      	ldr	r6, [pc, #116]	; (6e44 <SAL_AESCmac+0x1c4>)
			y[j] = x[j] ^ input[(i << 4)+j];
    6dce:	0100      	lsls	r0, r0, #4
    6dd0:	2300      	movs	r3, #0
    6dd2:	4450      	add	r0, sl
    6dd4:	5cc2      	ldrb	r2, [r0, r3]
    6dd6:	5d19      	ldrb	r1, [r3, r4]
    6dd8:	404a      	eors	r2, r1
    6dda:	555a      	strb	r2, [r3, r5]
    6ddc:	3301      	adds	r3, #1
		for (j=0; j<16; j++)
    6dde:	2b10      	cmp	r3, #16
    6de0:	d1f8      	bne.n	6dd4 <SAL_AESCmac+0x154>
		memcpy(x, y, sizeof(y));
    6de2:	2210      	movs	r2, #16
    6de4:	0029      	movs	r1, r5
    6de6:	0020      	movs	r0, r4
    6de8:	47b0      	blx	r6
		SAL_AESEncode(x, key_type, key);
    6dea:	9a01      	ldr	r2, [sp, #4]
    6dec:	9902      	ldr	r1, [sp, #8]
    6dee:	0020      	movs	r0, r4
    6df0:	4b12      	ldr	r3, [pc, #72]	; (6e3c <SAL_AESCmac+0x1bc>)
    6df2:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    6df4:	3701      	adds	r7, #1
    6df6:	b2ff      	uxtb	r7, r7
    6df8:	0038      	movs	r0, r7
    6dfa:	454f      	cmp	r7, r9
    6dfc:	dbe7      	blt.n	6dce <SAL_AESCmac+0x14e>
    6dfe:	2300      	movs	r3, #0
		y[i] = x[i] ^ mLast[i];
    6e00:	ac14      	add	r4, sp, #80	; 0x50
    6e02:	a818      	add	r0, sp, #96	; 0x60
    6e04:	a910      	add	r1, sp, #64	; 0x40
    6e06:	5c1a      	ldrb	r2, [r3, r0]
    6e08:	5c5d      	ldrb	r5, [r3, r1]
    6e0a:	406a      	eors	r2, r5
    6e0c:	551a      	strb	r2, [r3, r4]
    6e0e:	3301      	adds	r3, #1
	for (i=0; i<sizeof(x); i++)
    6e10:	2b10      	cmp	r3, #16
    6e12:	d1f8      	bne.n	6e06 <SAL_AESCmac+0x186>
	SAL_AESEncode(y, key_type, key);
    6e14:	9a01      	ldr	r2, [sp, #4]
    6e16:	9902      	ldr	r1, [sp, #8]
    6e18:	a814      	add	r0, sp, #80	; 0x50
    6e1a:	4b08      	ldr	r3, [pc, #32]	; (6e3c <SAL_AESCmac+0x1bc>)
    6e1c:	4798      	blx	r3
	memcpy(output, y, sizeof(y));
    6e1e:	2210      	movs	r2, #16
    6e20:	a914      	add	r1, sp, #80	; 0x50
    6e22:	9803      	ldr	r0, [sp, #12]
    6e24:	4b07      	ldr	r3, [pc, #28]	; (6e44 <SAL_AESCmac+0x1c4>)
    6e26:	4798      	blx	r3
}
    6e28:	2000      	movs	r0, #0
    6e2a:	b024      	add	sp, #144	; 0x90
    6e2c:	bc1c      	pop	{r2, r3, r4}
    6e2e:	4690      	mov	r8, r2
    6e30:	4699      	mov	r9, r3
    6e32:	46a2      	mov	sl, r4
    6e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e36:	46c0      	nop			; (mov r8, r8)
    6e38:	00013ad1 	.word	0x00013ad1
    6e3c:	00006c49 	.word	0x00006c49
    6e40:	00006c15 	.word	0x00006c15
    6e44:	00013a4d 	.word	0x00013a4d

00006e48 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    6e48:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e4a:	b083      	sub	sp, #12
    6e4c:	0004      	movs	r4, r0
    6e4e:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    6e50:	4a2b      	ldr	r2, [pc, #172]	; (6f00 <AESEncode+0xb8>)
    6e52:	2101      	movs	r1, #1
    6e54:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    6e56:	2300      	movs	r3, #0
    6e58:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    6e5a:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    6e5c:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    6e5e:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    6e60:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    6e62:	4928      	ldr	r1, [pc, #160]	; (6f04 <AESEncode+0xbc>)
    6e64:	4828      	ldr	r0, [pc, #160]	; (6f08 <AESEncode+0xc0>)
    6e66:	4b29      	ldr	r3, [pc, #164]	; (6f0c <AESEncode+0xc4>)
    6e68:	4798      	blx	r3
    6e6a:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    6e6c:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    6e6e:	4f28      	ldr	r7, [pc, #160]	; (6f10 <AESEncode+0xc8>)
    6e70:	1870      	adds	r0, r6, r1
    6e72:	2300      	movs	r3, #0
    6e74:	5cc2      	ldrb	r2, [r0, r3]
    6e76:	555a      	strb	r2, [r3, r5]
    6e78:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    6e7a:	2b04      	cmp	r3, #4
    6e7c:	d1fa      	bne.n	6e74 <AESEncode+0x2c>
    6e7e:	9b01      	ldr	r3, [sp, #4]
    6e80:	51cb      	str	r3, [r1, r7]
    6e82:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    6e84:	2910      	cmp	r1, #16
    6e86:	d1f3      	bne.n	6e70 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    6e88:	4d1f      	ldr	r5, [pc, #124]	; (6f08 <AESEncode+0xc0>)
    6e8a:	4921      	ldr	r1, [pc, #132]	; (6f10 <AESEncode+0xc8>)
    6e8c:	0028      	movs	r0, r5
    6e8e:	4b21      	ldr	r3, [pc, #132]	; (6f14 <AESEncode+0xcc>)
    6e90:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    6e92:	682a      	ldr	r2, [r5, #0]
    6e94:	7913      	ldrb	r3, [r2, #4]
    6e96:	2102      	movs	r1, #2
    6e98:	430b      	orrs	r3, r1
    6e9a:	7113      	strb	r3, [r2, #4]
    6e9c:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    6e9e:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    6ea0:	4e1b      	ldr	r6, [pc, #108]	; (6f10 <AESEncode+0xc8>)
    6ea2:	1860      	adds	r0, r4, r1
    6ea4:	2300      	movs	r3, #0
    6ea6:	5cc2      	ldrb	r2, [r0, r3]
    6ea8:	555a      	strb	r2, [r3, r5]
    6eaa:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    6eac:	2b04      	cmp	r3, #4
    6eae:	d1fa      	bne.n	6ea6 <AESEncode+0x5e>
    6eb0:	9b01      	ldr	r3, [sp, #4]
    6eb2:	518b      	str	r3, [r1, r6]
    6eb4:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    6eb6:	2910      	cmp	r1, #16
    6eb8:	d1f3      	bne.n	6ea2 <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    6eba:	4d13      	ldr	r5, [pc, #76]	; (6f08 <AESEncode+0xc0>)
    6ebc:	4914      	ldr	r1, [pc, #80]	; (6f10 <AESEncode+0xc8>)
    6ebe:	0028      	movs	r0, r5
    6ec0:	4b15      	ldr	r3, [pc, #84]	; (6f18 <AESEncode+0xd0>)
    6ec2:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    6ec4:	682d      	ldr	r5, [r5, #0]
    6ec6:	792b      	ldrb	r3, [r5, #4]
    6ec8:	2202      	movs	r2, #2
    6eca:	4393      	bics	r3, r2
    6ecc:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    6ece:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    6ed0:	2002      	movs	r0, #2
    6ed2:	e001      	b.n	6ed8 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    6ed4:	4211      	tst	r1, r2
    6ed6:	d107      	bne.n	6ee8 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    6ed8:	79eb      	ldrb	r3, [r5, #7]
    6eda:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    6edc:	000a      	movs	r2, r1
    6ede:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    6ee0:	4218      	tst	r0, r3
    6ee2:	d0f7      	beq.n	6ed4 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    6ee4:	4302      	orrs	r2, r0
    6ee6:	e7f5      	b.n	6ed4 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    6ee8:	4d09      	ldr	r5, [pc, #36]	; (6f10 <AESEncode+0xc8>)
    6eea:	0029      	movs	r1, r5
    6eec:	4806      	ldr	r0, [pc, #24]	; (6f08 <AESEncode+0xc0>)
    6eee:	4b0b      	ldr	r3, [pc, #44]	; (6f1c <AESEncode+0xd4>)
    6ef0:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    6ef2:	2210      	movs	r2, #16
    6ef4:	0029      	movs	r1, r5
    6ef6:	0020      	movs	r0, r4
    6ef8:	4b09      	ldr	r3, [pc, #36]	; (6f20 <AESEncode+0xd8>)
    6efa:	4798      	blx	r3
#endif	
}
    6efc:	b003      	add	sp, #12
    6efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f00:	20001388 	.word	0x20001388
    6f04:	42003400 	.word	0x42003400
    6f08:	20001394 	.word	0x20001394
    6f0c:	000007b9 	.word	0x000007b9
    6f10:	20000e2c 	.word	0x20000e2c
    6f14:	0000084d 	.word	0x0000084d
    6f18:	00000881 	.word	0x00000881
    6f1c:	000008d1 	.word	0x000008d1
    6f20:	00013a4d 	.word	0x00013a4d

00006f24 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    6f24:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    6f26:	4d07      	ldr	r5, [pc, #28]	; (6f44 <AESInit+0x20>)
    6f28:	0028      	movs	r0, r5
    6f2a:	4b07      	ldr	r3, [pc, #28]	; (6f48 <AESInit+0x24>)
    6f2c:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    6f2e:	4c07      	ldr	r4, [pc, #28]	; (6f4c <AESInit+0x28>)
    6f30:	002a      	movs	r2, r5
    6f32:	4907      	ldr	r1, [pc, #28]	; (6f50 <AESInit+0x2c>)
    6f34:	0020      	movs	r0, r4
    6f36:	4b07      	ldr	r3, [pc, #28]	; (6f54 <AESInit+0x30>)
    6f38:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    6f3a:	0020      	movs	r0, r4
    6f3c:	4b06      	ldr	r3, [pc, #24]	; (6f58 <AESInit+0x34>)
    6f3e:	4798      	blx	r3
#endif	
}
    6f40:	bd70      	pop	{r4, r5, r6, pc}
    6f42:	46c0      	nop			; (mov r8, r8)
    6f44:	20001388 	.word	0x20001388
    6f48:	0000077d 	.word	0x0000077d
    6f4c:	20001394 	.word	0x20001394
    6f50:	42003400 	.word	0x42003400
    6f54:	0000082d 	.word	0x0000082d
    6f58:	00000797 	.word	0x00000797

00006f5c <edbg_eui_read_eui64>:
/*********************************************************************//**
\brief		Reads back the device MAC address stored in User page of EDBG
\param[in]  eui - Device EUI read back from EDBG(8 bytes)
*************************************************************************/
 void edbg_eui_read_eui64(uint8_t *eui)
{
    6f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f5e:	b091      	sub	sp, #68	; 0x44
    6f60:	9001      	str	r0, [sp, #4]
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    6f62:	aa03      	add	r2, sp, #12
    6f64:	2364      	movs	r3, #100	; 0x64
    6f66:	9303      	str	r3, [sp, #12]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    6f68:	4b39      	ldr	r3, [pc, #228]	; (7050 <edbg_eui_read_eui64+0xf4>)
    6f6a:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    6f6c:	2300      	movs	r3, #0
    6f6e:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    6f70:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    6f72:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    6f74:	2180      	movs	r1, #128	; 0x80
    6f76:	0389      	lsls	r1, r1, #14
    6f78:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    6f7a:	2101      	movs	r1, #1
    6f7c:	4249      	negs	r1, r1
    6f7e:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    6f80:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    6f82:	3125      	adds	r1, #37	; 0x25
    6f84:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    6f86:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    6f88:	3108      	adds	r1, #8
    6f8a:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    6f8c:	3101      	adds	r1, #1
    6f8e:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    6f90:	3101      	adds	r1, #1
    6f92:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    6f94:	33d7      	adds	r3, #215	; 0xd7
    6f96:	8613      	strh	r3, [r2, #48]	; 0x30
	config_i2c.pinmux_pad0  = EDBG_I2C_SERCOM_PINMUX_PAD0;
    6f98:	4b2e      	ldr	r3, [pc, #184]	; (7054 <edbg_eui_read_eui64+0xf8>)
    6f9a:	61d3      	str	r3, [r2, #28]
	config_i2c.pinmux_pad1  = EDBG_I2C_SERCOM_PINMUX_PAD1;
    6f9c:	4b2e      	ldr	r3, [pc, #184]	; (7058 <edbg_eui_read_eui64+0xfc>)
    6f9e:	6213      	str	r3, [r2, #32]
	i2c_master_init(&i2c_master_instance, EDBG_I2C_MODULE, &config_i2c);
    6fa0:	4c2e      	ldr	r4, [pc, #184]	; (705c <edbg_eui_read_eui64+0x100>)
    6fa2:	492f      	ldr	r1, [pc, #188]	; (7060 <edbg_eui_read_eui64+0x104>)
    6fa4:	0020      	movs	r0, r4
    6fa6:	4b2f      	ldr	r3, [pc, #188]	; (7064 <edbg_eui_read_eui64+0x108>)
    6fa8:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6faa:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    6fac:	2207      	movs	r2, #7
    6fae:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    6fb0:	421a      	tst	r2, r3
    6fb2:	d1fc      	bne.n	6fae <edbg_eui_read_eui64+0x52>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    6fb4:	6823      	ldr	r3, [r4, #0]
    6fb6:	2202      	movs	r2, #2
    6fb8:	4313      	orrs	r3, r2
    6fba:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    6fbc:	4d27      	ldr	r5, [pc, #156]	; (705c <edbg_eui_read_eui64+0x100>)
    6fbe:	6828      	ldr	r0, [r5, #0]
    6fc0:	4b29      	ldr	r3, [pc, #164]	; (7068 <edbg_eui_read_eui64+0x10c>)
    6fc2:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6fc4:	231f      	movs	r3, #31
    6fc6:	4018      	ands	r0, r3
    6fc8:	3b1e      	subs	r3, #30
    6fca:	4083      	lsls	r3, r0
    6fcc:	4a27      	ldr	r2, [pc, #156]	; (706c <edbg_eui_read_eui64+0x110>)
    6fce:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    6fd0:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    6fd2:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    6fd4:	2110      	movs	r1, #16
    6fd6:	8b62      	ldrh	r2, [r4, #26]
    6fd8:	420a      	tst	r2, r1
    6fda:	d104      	bne.n	6fe6 <edbg_eui_read_eui64+0x8a>
		timeout_counter++;
    6fdc:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    6fde:	4283      	cmp	r3, r0
    6fe0:	d3f9      	bcc.n	6fd6 <edbg_eui_read_eui64+0x7a>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    6fe2:	2310      	movs	r3, #16
    6fe4:	8363      	strh	r3, [r4, #26]
	configure_i2c_master();
	uint32_t timeout = 0;
	
	/** Send the request token */
	master_packet.address         = SLAVE_ADDRESS;
    6fe6:	4b22      	ldr	r3, [pc, #136]	; (7070 <edbg_eui_read_eui64+0x114>)
    6fe8:	2228      	movs	r2, #40	; 0x28
    6fea:	801a      	strh	r2, [r3, #0]
	master_packet.data_length     = sizeof(write_buffer);
    6fec:	3a26      	subs	r2, #38	; 0x26
    6fee:	805a      	strh	r2, [r3, #2]
	master_packet.data            = write_buffer;
    6ff0:	4a20      	ldr	r2, [pc, #128]	; (7074 <edbg_eui_read_eui64+0x118>)
    6ff2:	605a      	str	r2, [r3, #4]
	master_packet.ten_bit_address = false;
    6ff4:	2200      	movs	r2, #0
    6ff6:	721a      	strb	r2, [r3, #8]
	master_packet.high_speed      = false;
    6ff8:	725a      	strb	r2, [r3, #9]
	master_packet.hs_master_code  = 0x0;
    6ffa:	729a      	strb	r2, [r3, #10]
	uint32_t timeout = 0;
    6ffc:	2400      	movs	r4, #0
	while (i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &master_packet) !=
    6ffe:	001e      	movs	r6, r3
    7000:	4d16      	ldr	r5, [pc, #88]	; (705c <edbg_eui_read_eui64+0x100>)
    7002:	4f1d      	ldr	r7, [pc, #116]	; (7078 <edbg_eui_read_eui64+0x11c>)
    7004:	0031      	movs	r1, r6
    7006:	0028      	movs	r0, r5
    7008:	47b8      	blx	r7
    700a:	2800      	cmp	r0, #0
    700c:	d004      	beq.n	7018 <edbg_eui_read_eui64+0xbc>
			STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == TIMEOUT) {
    700e:	3401      	adds	r4, #1
    7010:	4b1a      	ldr	r3, [pc, #104]	; (707c <edbg_eui_read_eui64+0x120>)
    7012:	429c      	cmp	r4, r3
    7014:	d1f6      	bne.n	7004 <edbg_eui_read_eui64+0xa8>
    7016:	e019      	b.n	704c <edbg_eui_read_eui64+0xf0>
			return;
		}
	}

	/** Get the extension boards info */
	master_packet.data_length     = 256;
    7018:	4b15      	ldr	r3, [pc, #84]	; (7070 <edbg_eui_read_eui64+0x114>)
    701a:	2280      	movs	r2, #128	; 0x80
    701c:	0052      	lsls	r2, r2, #1
    701e:	805a      	strh	r2, [r3, #2]
	master_packet.data            = kit_data;
    7020:	4a17      	ldr	r2, [pc, #92]	; (7080 <edbg_eui_read_eui64+0x124>)
    7022:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &master_packet) !=
    7024:	001e      	movs	r6, r3
    7026:	4d0d      	ldr	r5, [pc, #52]	; (705c <edbg_eui_read_eui64+0x100>)
    7028:	4f16      	ldr	r7, [pc, #88]	; (7084 <edbg_eui_read_eui64+0x128>)
    702a:	0031      	movs	r1, r6
    702c:	0028      	movs	r0, r5
    702e:	47b8      	blx	r7
    7030:	2800      	cmp	r0, #0
    7032:	d006      	beq.n	7042 <edbg_eui_read_eui64+0xe6>
			STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == TIMEOUT) {
    7034:	1c62      	adds	r2, r4, #1
    7036:	23fa      	movs	r3, #250	; 0xfa
    7038:	009b      	lsls	r3, r3, #2
    703a:	429c      	cmp	r4, r3
    703c:	d006      	beq.n	704c <edbg_eui_read_eui64+0xf0>
    703e:	0014      	movs	r4, r2
    7040:	e7f3      	b.n	702a <edbg_eui_read_eui64+0xce>
			return;
		}
	}
   
    // First 8bytes value is MAC Address
	memcpy(eui, kit_data, MAC_ADDR_LEN);
    7042:	2208      	movs	r2, #8
    7044:	490e      	ldr	r1, [pc, #56]	; (7080 <edbg_eui_read_eui64+0x124>)
    7046:	9801      	ldr	r0, [sp, #4]
    7048:	4b0f      	ldr	r3, [pc, #60]	; (7088 <edbg_eui_read_eui64+0x12c>)
    704a:	4798      	blx	r3
}
    704c:	b011      	add	sp, #68	; 0x44
    704e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7050:	00000d48 	.word	0x00000d48
    7054:	00100002 	.word	0x00100002
    7058:	00110002 	.word	0x00110002
    705c:	200015a8 	.word	0x200015a8
    7060:	42000400 	.word	0x42000400
    7064:	000012a5 	.word	0x000012a5
    7068:	00001f5d 	.word	0x00001f5d
    706c:	e000e100 	.word	0xe000e100
    7070:	2000159c 	.word	0x2000159c
    7074:	2000000c 	.word	0x2000000c
    7078:	000018e5 	.word	0x000018e5
    707c:	000003e9 	.word	0x000003e9
    7080:	2000149c 	.word	0x2000149c
    7084:	000018c1 	.word	0x000018c1
    7088:	00013a4d 	.word	0x00013a4d

0000708c <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    708c:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    708e:	4b03      	ldr	r3, [pc, #12]	; (709c <PDS_Init+0x10>)
    7090:	4798      	blx	r3
	pdsUnInitFlag = false;
    7092:	2200      	movs	r2, #0
    7094:	4b02      	ldr	r3, [pc, #8]	; (70a0 <PDS_Init+0x14>)
    7096:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    7098:	bd10      	pop	{r4, pc}
    709a:	46c0      	nop			; (mov r8, r8)
    709c:	0000780d 	.word	0x0000780d
    70a0:	20000e3c 	.word	0x20000e3c

000070a4 <PDS_UnInit>:
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnInit(void)
{
#if (ENABLE_PDS == 1)
	pdsUnInitFlag = true;
    70a4:	2201      	movs	r2, #1
    70a6:	4b02      	ldr	r3, [pc, #8]	; (70b0 <PDS_UnInit+0xc>)
    70a8:	701a      	strb	r2, [r3, #0]
#endif
	return PDS_OK;
}
    70aa:	2000      	movs	r0, #0
    70ac:	4770      	bx	lr
    70ae:	46c0      	nop			; (mov r8, r8)
    70b0:	20000e3c 	.word	0x20000e3c

000070b4 <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    70b4:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    70b6:	4b14      	ldr	r3, [pc, #80]	; (7108 <PDS_Store+0x54>)
    70b8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    70ba:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    70bc:	2a00      	cmp	r2, #0
    70be:	d106      	bne.n	70ce <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70c0:	0102      	lsls	r2, r0, #4
    70c2:	4b12      	ldr	r3, [pc, #72]	; (710c <PDS_Store+0x58>)
    70c4:	189b      	adds	r3, r3, r2
    70c6:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    70c8:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70ca:	2a00      	cmp	r2, #0
    70cc:	d101      	bne.n	70d2 <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    70ce:	0018      	movs	r0, r3
    70d0:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    70d2:	0103      	lsls	r3, r0, #4
    70d4:	4a0d      	ldr	r2, [pc, #52]	; (710c <PDS_Store+0x58>)
    70d6:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70d8:	2c00      	cmp	r4, #0
    70da:	d011      	beq.n	7100 <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    70dc:	001a      	movs	r2, r3
    70de:	4b0b      	ldr	r3, [pc, #44]	; (710c <PDS_Store+0x58>)
    70e0:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    70e2:	689b      	ldr	r3, [r3, #8]
    70e4:	2b00      	cmp	r3, #0
    70e6:	d00d      	beq.n	7104 <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    70e8:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    70ea:	280c      	cmp	r0, #12
    70ec:	d8ef      	bhi.n	70ce <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    70ee:	3b04      	subs	r3, #4
    70f0:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    70f2:	4a07      	ldr	r2, [pc, #28]	; (7110 <PDS_Store+0x5c>)
    70f4:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    70f6:	2001      	movs	r0, #1
    70f8:	4b06      	ldr	r3, [pc, #24]	; (7114 <PDS_Store+0x60>)
    70fa:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    70fc:	2300      	movs	r3, #0
    70fe:	e7e6      	b.n	70ce <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    7100:	2305      	movs	r3, #5
    7102:	e7e4      	b.n	70ce <PDS_Store+0x1a>
    7104:	2305      	movs	r3, #5
    7106:	e7e2      	b.n	70ce <PDS_Store+0x1a>
    7108:	20000e3c 	.word	0x20000e3c
    710c:	200015e0 	.word	0x200015e0
    7110:	200015d0 	.word	0x200015d0
    7114:	000074e5 	.word	0x000074e5

00007118 <PDS_IsRestorable>:
\brief	This function checks if all the registered files are restorable.

\param[out] status - The return status of the function's operation.
******************************************************************************/
bool PDS_IsRestorable(void)
{
    7118:	b570      	push	{r4, r5, r6, lr}
	bool return_status = false;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    711a:	4b0e      	ldr	r3, [pc, #56]	; (7154 <PDS_IsRestorable+0x3c>)
    711c:	7818      	ldrb	r0, [r3, #0]
    711e:	2800      	cmp	r0, #0
    7120:	d117      	bne.n	7152 <PDS_IsRestorable+0x3a>
    7122:	4d0d      	ldr	r5, [pc, #52]	; (7158 <PDS_IsRestorable+0x40>)
    7124:	2400      	movs	r4, #0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				if ( !(isFileFound(pdsFileItemIdx)) )
    7126:	4e0d      	ldr	r6, [pc, #52]	; (715c <PDS_IsRestorable+0x44>)
    7128:	e004      	b.n	7134 <PDS_IsRestorable+0x1c>
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    712a:	3401      	adds	r4, #1
    712c:	b2e4      	uxtb	r4, r4
    712e:	3510      	adds	r5, #16
    7130:	2c0d      	cmp	r4, #13
    7132:	d00d      	beq.n	7150 <PDS_IsRestorable+0x38>
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    7134:	792b      	ldrb	r3, [r5, #4]
    7136:	2b00      	cmp	r3, #0
    7138:	d0f7      	beq.n	712a <PDS_IsRestorable+0x12>
    713a:	682b      	ldr	r3, [r5, #0]
    713c:	2b00      	cmp	r3, #0
    713e:	d0f4      	beq.n	712a <PDS_IsRestorable+0x12>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    7140:	68ab      	ldr	r3, [r5, #8]
    7142:	2b00      	cmp	r3, #0
    7144:	d0f1      	beq.n	712a <PDS_IsRestorable+0x12>
				if ( !(isFileFound(pdsFileItemIdx)) )
    7146:	0020      	movs	r0, r4
    7148:	47b0      	blx	r6
    714a:	2800      	cmp	r0, #0
    714c:	d1ed      	bne.n	712a <PDS_IsRestorable+0x12>
    714e:	e000      	b.n	7152 <PDS_IsRestorable+0x3a>
			}
		}
	}
	return_status = true;
#endif
	return return_status;
    7150:	2001      	movs	r0, #1
}
    7152:	bd70      	pop	{r4, r5, r6, pc}
    7154:	20000e3c 	.word	0x20000e3c
    7158:	200015e0 	.word	0x200015e0
    715c:	000079d5 	.word	0x000079d5

00007160 <PDS_DeleteAll>:
\brief This function will erase all the items stored in the PDS.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_DeleteAll(void)
{
    7160:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    7162:	4b04      	ldr	r3, [pc, #16]	; (7174 <PDS_DeleteAll+0x14>)
    7164:	781b      	ldrb	r3, [r3, #0]
    7166:	2b00      	cmp	r3, #0
    7168:	d001      	beq.n	716e <PDS_DeleteAll+0xe>
	{
		pdsWlDeleteAll();
	}
#endif
	return PDS_OK;
}
    716a:	2000      	movs	r0, #0
    716c:	bd10      	pop	{r4, pc}
		pdsWlDeleteAll();
    716e:	4b02      	ldr	r3, [pc, #8]	; (7178 <PDS_DeleteAll+0x18>)
    7170:	4798      	blx	r3
    7172:	e7fa      	b.n	716a <PDS_DeleteAll+0xa>
    7174:	20000e3c 	.word	0x20000e3c
    7178:	000079f1 	.word	0x000079f1

0000717c <PDS_RestoreAll>:
		from all registered files.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_RestoreAll(void)
{
    717c:	b5f0      	push	{r4, r5, r6, r7, lr}
    717e:	46ce      	mov	lr, r9
    7180:	4647      	mov	r7, r8
    7182:	b580      	push	{r7, lr}
    7184:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    7186:	4b32      	ldr	r3, [pc, #200]	; (7250 <PDS_RestoreAll+0xd4>)
    7188:	781b      	ldrb	r3, [r3, #0]
	PdsStatus_t status = PDS_OK;
    718a:	2000      	movs	r0, #0
	if (false == pdsUnInitFlag)
    718c:	2b00      	cmp	r3, #0
    718e:	d159      	bne.n	7244 <PDS_RestoreAll+0xc8>
    7190:	4e30      	ldr	r6, [pc, #192]	; (7254 <PDS_RestoreAll+0xd8>)
    7192:	2700      	movs	r7, #0
					ptr += itemInfo.itemOffset;
					memcpy((void *)(&itemHeader), (void *)(ptr), sizeof(ItemHeader_t));
					ptr += sizeof(ItemHeader_t);
					if (false == itemHeader.delete)
					{
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    7194:	4b30      	ldr	r3, [pc, #192]	; (7258 <PDS_RestoreAll+0xdc>)
    7196:	4698      	mov	r8, r3
    7198:	e026      	b.n	71e8 <PDS_RestoreAll+0x6c>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    719a:	3401      	adds	r4, #1
    719c:	b2e4      	uxtb	r4, r4
    719e:	792b      	ldrb	r3, [r5, #4]
    71a0:	42a3      	cmp	r3, r4
    71a2:	d918      	bls.n	71d6 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    71a4:	00e1      	lsls	r1, r4, #3
    71a6:	68ab      	ldr	r3, [r5, #8]
    71a8:	469c      	mov	ip, r3
    71aa:	4461      	add	r1, ip
    71ac:	2208      	movs	r2, #8
    71ae:	a802      	add	r0, sp, #8
    71b0:	47c8      	blx	r9
					ptr += itemInfo.itemOffset;
    71b2:	ab02      	add	r3, sp, #8
    71b4:	79d9      	ldrb	r1, [r3, #7]
    71b6:	2315      	movs	r3, #21
    71b8:	aa02      	add	r2, sp, #8
    71ba:	4694      	mov	ip, r2
    71bc:	4463      	add	r3, ip
    71be:	469c      	mov	ip, r3
    71c0:	4461      	add	r1, ip
					if (false == itemHeader.delete)
    71c2:	790b      	ldrb	r3, [r1, #4]
    71c4:	2b00      	cmp	r3, #0
    71c6:	d1e8      	bne.n	719a <PDS_RestoreAll+0x1e>
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    71c8:	9b02      	ldr	r3, [sp, #8]
    71ca:	9301      	str	r3, [sp, #4]
    71cc:	788a      	ldrb	r2, [r1, #2]
					ptr += sizeof(ItemHeader_t);
    71ce:	3105      	adds	r1, #5
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    71d0:	0018      	movs	r0, r3
    71d2:	47c0      	blx	r8
    71d4:	e7e1      	b.n	719a <PDS_RestoreAll+0x1e>
					}
				}
				if(fileMarks[pdsFileItemIdx].fIDcb != NULL)
    71d6:	68eb      	ldr	r3, [r5, #12]
    71d8:	2b00      	cmp	r3, #0
    71da:	d000      	beq.n	71de <PDS_RestoreAll+0x62>
				{
					fileMarks[pdsFileItemIdx].fIDcb();
    71dc:	4798      	blx	r3
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    71de:	3701      	adds	r7, #1
    71e0:	b2ff      	uxtb	r7, r7
    71e2:	3610      	adds	r6, #16
    71e4:	2f0d      	cmp	r7, #13
    71e6:	d02c      	beq.n	7242 <PDS_RestoreAll+0xc6>
    71e8:	0035      	movs	r5, r6
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    71ea:	7934      	ldrb	r4, [r6, #4]
    71ec:	2c00      	cmp	r4, #0
    71ee:	d0f6      	beq.n	71de <PDS_RestoreAll+0x62>
    71f0:	6833      	ldr	r3, [r6, #0]
    71f2:	2b00      	cmp	r3, #0
    71f4:	d0f3      	beq.n	71de <PDS_RestoreAll+0x62>
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    71f6:	68b3      	ldr	r3, [r6, #8]
    71f8:	4699      	mov	r9, r3
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    71fa:	2b00      	cmp	r3, #0
    71fc:	d0ef      	beq.n	71de <PDS_RestoreAll+0x62>
				memset(&buffer, 0, sizeof(PdsMem_t));
    71fe:	2280      	movs	r2, #128	; 0x80
    7200:	0052      	lsls	r2, r2, #1
    7202:	2100      	movs	r1, #0
    7204:	a804      	add	r0, sp, #16
    7206:	4b15      	ldr	r3, [pc, #84]	; (725c <PDS_RestoreAll+0xe0>)
    7208:	4798      	blx	r3
				memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    720a:	4b15      	ldr	r3, [pc, #84]	; (7260 <PDS_RestoreAll+0xe4>)
    720c:	469c      	mov	ip, r3
    720e:	4464      	add	r4, ip
    7210:	00e4      	lsls	r4, r4, #3
    7212:	0021      	movs	r1, r4
    7214:	4449      	add	r1, r9
    7216:	2208      	movs	r2, #8
    7218:	a802      	add	r0, sp, #8
    721a:	4b0f      	ldr	r3, [pc, #60]	; (7258 <PDS_RestoreAll+0xdc>)
    721c:	4798      	blx	r3
				size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    721e:	ab02      	add	r3, sp, #8
    7220:	79da      	ldrb	r2, [r3, #7]
    7222:	799b      	ldrb	r3, [r3, #6]
    7224:	18d2      	adds	r2, r2, r3
				status = pdsWlRead(pdsFileItemIdx, &buffer, size);
    7226:	3205      	adds	r2, #5
    7228:	a904      	add	r1, sp, #16
    722a:	0038      	movs	r0, r7
    722c:	4b0d      	ldr	r3, [pc, #52]	; (7264 <PDS_RestoreAll+0xe8>)
    722e:	4798      	blx	r3
				if (status != PDS_OK)
    7230:	2800      	cmp	r0, #0
    7232:	d107      	bne.n	7244 <PDS_RestoreAll+0xc8>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    7234:	7933      	ldrb	r3, [r6, #4]
    7236:	2400      	movs	r4, #0
    7238:	2b00      	cmp	r3, #0
    723a:	d0cc      	beq.n	71d6 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    723c:	4b06      	ldr	r3, [pc, #24]	; (7258 <PDS_RestoreAll+0xdc>)
    723e:	4699      	mov	r9, r3
    7240:	e7b0      	b.n	71a4 <PDS_RestoreAll+0x28>
    7242:	2000      	movs	r0, #0
			}
		}
	}
#endif	
	return status;
}
    7244:	b045      	add	sp, #276	; 0x114
    7246:	bc0c      	pop	{r2, r3}
    7248:	4690      	mov	r8, r2
    724a:	4699      	mov	r9, r3
    724c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    724e:	46c0      	nop			; (mov r8, r8)
    7250:	20000e3c 	.word	0x20000e3c
    7254:	200015e0 	.word	0x200015e0
    7258:	00013a4d 	.word	0x00013a4d
    725c:	00013ad1 	.word	0x00013ad1
    7260:	1fffffff 	.word	0x1fffffff
    7264:	000079a9 	.word	0x000079a9

00007268 <PDS_StoreAll>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_StoreAll(void)
{
    7268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    726a:	4b14      	ldr	r3, [pc, #80]	; (72bc <PDS_StoreAll+0x54>)
    726c:	781b      	ldrb	r3, [r3, #0]
    726e:	2b00      	cmp	r3, #0
    7270:	d121      	bne.n	72b6 <PDS_StoreAll+0x4e>
    7272:	4813      	ldr	r0, [pc, #76]	; (72c0 <PDS_StoreAll+0x58>)
    7274:	4d13      	ldr	r5, [pc, #76]	; (72c4 <PDS_StoreAll+0x5c>)
    7276:	0007      	movs	r7, r0
    7278:	37d0      	adds	r7, #208	; 0xd0
    727a:	2600      	movs	r6, #0
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
				{
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    727c:	2401      	movs	r4, #1
    727e:	e004      	b.n	728a <PDS_StoreAll+0x22>
				}
				isFileSet[pdsFileItemIdx] = true;
    7280:	702c      	strb	r4, [r5, #0]
    7282:	3010      	adds	r0, #16
    7284:	3501      	adds	r5, #1
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    7286:	4287      	cmp	r7, r0
    7288:	d012      	beq.n	72b0 <PDS_StoreAll+0x48>
    728a:	0002      	movs	r2, r0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    728c:	7903      	ldrb	r3, [r0, #4]
    728e:	2b00      	cmp	r3, #0
    7290:	d0f7      	beq.n	7282 <PDS_StoreAll+0x1a>
    7292:	6803      	ldr	r3, [r0, #0]
    7294:	2b00      	cmp	r3, #0
    7296:	d0f4      	beq.n	7282 <PDS_StoreAll+0x1a>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    7298:	6883      	ldr	r3, [r0, #8]
    729a:	2b00      	cmp	r3, #0
    729c:	d0f1      	beq.n	7282 <PDS_StoreAll+0x1a>
    729e:	0033      	movs	r3, r6
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    72a0:	6811      	ldr	r1, [r2, #0]
    72a2:	54cc      	strb	r4, [r1, r3]
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    72a4:	3301      	adds	r3, #1
    72a6:	b2db      	uxtb	r3, r3
    72a8:	7911      	ldrb	r1, [r2, #4]
    72aa:	4299      	cmp	r1, r3
    72ac:	d8f8      	bhi.n	72a0 <PDS_StoreAll+0x38>
    72ae:	e7e7      	b.n	7280 <PDS_StoreAll+0x18>
			}
		}
		pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    72b0:	2001      	movs	r0, #1
    72b2:	4b05      	ldr	r3, [pc, #20]	; (72c8 <PDS_StoreAll+0x60>)
    72b4:	4798      	blx	r3
	}
#endif	
	return PDS_OK;
}
    72b6:	2000      	movs	r0, #0
    72b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    72ba:	46c0      	nop			; (mov r8, r8)
    72bc:	20000e3c 	.word	0x20000e3c
    72c0:	200015e0 	.word	0x200015e0
    72c4:	200015d0 	.word	0x200015d0
    72c8:	000074e5 	.word	0x000074e5

000072cc <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    72cc:	b084      	sub	sp, #16
    72ce:	b510      	push	{r4, lr}
    72d0:	9103      	str	r1, [sp, #12]
    72d2:	9204      	str	r2, [sp, #16]
    72d4:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    72d6:	4b0b      	ldr	r3, [pc, #44]	; (7304 <PDS_RegFile+0x38>)
    72d8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    72da:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    72dc:	2a00      	cmp	r2, #0
    72de:	d102      	bne.n	72e6 <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    72e0:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    72e2:	280c      	cmp	r0, #12
    72e4:	d904      	bls.n	72f0 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    72e6:	0018      	movs	r0, r3
    72e8:	bc10      	pop	{r4}
    72ea:	bc08      	pop	{r3}
    72ec:	b004      	add	sp, #16
    72ee:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    72f0:	0100      	lsls	r0, r0, #4
    72f2:	aa03      	add	r2, sp, #12
    72f4:	4b04      	ldr	r3, [pc, #16]	; (7308 <PDS_RegFile+0x3c>)
    72f6:	1818      	adds	r0, r3, r0
    72f8:	ca1a      	ldmia	r2!, {r1, r3, r4}
    72fa:	c01a      	stmia	r0!, {r1, r3, r4}
    72fc:	6813      	ldr	r3, [r2, #0]
    72fe:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    7300:	2300      	movs	r3, #0
    7302:	e7f0      	b.n	72e6 <PDS_RegFile+0x1a>
    7304:	20000e3c 	.word	0x20000e3c
    7308:	200015e0 	.word	0x200015e0

0000730c <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    730c:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    730e:	4b09      	ldr	r3, [pc, #36]	; (7334 <PDS_UnRegFile+0x28>)
    7310:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    7312:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    7314:	2a00      	cmp	r2, #0
    7316:	d102      	bne.n	731e <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    7318:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    731a:	280c      	cmp	r0, #12
    731c:	d901      	bls.n	7322 <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    731e:	0018      	movs	r0, r3
    7320:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    7322:	0100      	lsls	r0, r0, #4
    7324:	4b04      	ldr	r3, [pc, #16]	; (7338 <PDS_UnRegFile+0x2c>)
    7326:	18c0      	adds	r0, r0, r3
    7328:	3210      	adds	r2, #16
    732a:	2100      	movs	r1, #0
    732c:	4b03      	ldr	r3, [pc, #12]	; (733c <PDS_UnRegFile+0x30>)
    732e:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    7330:	2300      	movs	r3, #0
    7332:	e7f4      	b.n	731e <PDS_UnRegFile+0x12>
    7334:	20000e3c 	.word	0x20000e3c
    7338:	200015e0 	.word	0x200015e0
    733c:	00013ad1 	.word	0x00013ad1

00007340 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    7340:	b500      	push	{lr}
    7342:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    7344:	4668      	mov	r0, sp
    7346:	4b0b      	ldr	r3, [pc, #44]	; (7374 <pdsNvmInit+0x34>)
    7348:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    734a:	2000      	movs	r0, #0
    734c:	4b0a      	ldr	r3, [pc, #40]	; (7378 <pdsNvmInit+0x38>)
    734e:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    7350:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    7352:	2800      	cmp	r0, #0
    7354:	d002      	beq.n	735c <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    7356:	0018      	movs	r0, r3
    7358:	b005      	add	sp, #20
    735a:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    735c:	466b      	mov	r3, sp
    735e:	899a      	ldrh	r2, [r3, #12]
    7360:	0892      	lsrs	r2, r2, #2
    7362:	0212      	lsls	r2, r2, #8
    7364:	4905      	ldr	r1, [pc, #20]	; (737c <pdsNvmInit+0x3c>)
	return status;
    7366:	0fd3      	lsrs	r3, r2, #31
    7368:	17c8      	asrs	r0, r1, #31
    736a:	4291      	cmp	r1, r2
    736c:	4143      	adcs	r3, r0
    736e:	009b      	lsls	r3, r3, #2
    7370:	e7f1      	b.n	7356 <pdsNvmInit+0x16>
    7372:	46c0      	nop			; (mov r8, r8)
    7374:	00000e69 	.word	0x00000e69
    7378:	00008cb1 	.word	0x00008cb1
    737c:	00001fff 	.word	0x00001fff

00007380 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    7380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7382:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    7384:	2380      	movs	r3, #128	; 0x80
    7386:	01db      	lsls	r3, r3, #7
    7388:	469c      	mov	ip, r3
    738a:	4460      	add	r0, ip
    738c:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    738e:	2380      	movs	r3, #128	; 0x80
    7390:	005b      	lsls	r3, r3, #1
    7392:	429a      	cmp	r2, r3
    7394:	d00e      	beq.n	73b4 <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    7396:	3204      	adds	r2, #4
    7398:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    739a:	4f1e      	ldr	r7, [pc, #120]	; (7414 <pdsNvmRead+0x94>)
    739c:	0033      	movs	r3, r6
    739e:	0022      	movs	r2, r4
    73a0:	0029      	movs	r1, r5
    73a2:	2000      	movs	r0, #0
    73a4:	47b8      	blx	r7
    73a6:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    73a8:	2b05      	cmp	r3, #5
    73aa:	d0f7      	beq.n	739c <pdsNvmRead+0x1c>
		return PDS_ERROR;
    73ac:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    73ae:	2b00      	cmp	r3, #0
    73b0:	d00b      	beq.n	73ca <pdsNvmRead+0x4a>
}
    73b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    73b4:	001e      	movs	r6, r3
    73b6:	4f17      	ldr	r7, [pc, #92]	; (7414 <pdsNvmRead+0x94>)
    73b8:	0033      	movs	r3, r6
    73ba:	0022      	movs	r2, r4
    73bc:	0029      	movs	r1, r5
    73be:	2000      	movs	r0, #0
    73c0:	47b8      	blx	r7
    73c2:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    73c4:	2b05      	cmp	r3, #5
    73c6:	d0f7      	beq.n	73b8 <pdsNvmRead+0x38>
    73c8:	e7f0      	b.n	73ac <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    73ca:	7823      	ldrb	r3, [r4, #0]
    73cc:	7860      	ldrb	r0, [r4, #1]
    73ce:	0200      	lsls	r0, r0, #8
    73d0:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    73d2:	78a6      	ldrb	r6, [r4, #2]
    73d4:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    73d6:	2e00      	cmp	r6, #0
    73d8:	d017      	beq.n	740a <pdsNvmRead+0x8a>
    73da:	0025      	movs	r5, r4
    73dc:	3e01      	subs	r6, #1
    73de:	b2b6      	uxth	r6, r6
    73e0:	3601      	adds	r6, #1
    73e2:	19a4      	adds	r4, r4, r6
    73e4:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    73e6:	782b      	ldrb	r3, [r5, #0]
    73e8:	4073      	eors	r3, r6
    73ea:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    73ec:	010b      	lsls	r3, r1, #4
    73ee:	404b      	eors	r3, r1
    73f0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    73f2:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    73f4:	091b      	lsrs	r3, r3, #4
    73f6:	00d1      	lsls	r1, r2, #3
    73f8:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    73fa:	0212      	lsls	r2, r2, #8
    73fc:	0a36      	lsrs	r6, r6, #8
    73fe:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    7400:	4053      	eors	r3, r2
    7402:	b29e      	uxth	r6, r3
    7404:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    7406:	42a5      	cmp	r5, r4
    7408:	d1ed      	bne.n	73e6 <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    740a:	1b80      	subs	r0, r0, r6
    740c:	1e46      	subs	r6, r0, #1
    740e:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    7410:	b2c0      	uxtb	r0, r0
    7412:	e7ce      	b.n	73b2 <pdsNvmRead+0x32>
    7414:	00008b41 	.word	0x00008b41

00007418 <pdsNvmWrite>:
{
    7418:	b5f0      	push	{r4, r5, r6, r7, lr}
    741a:	46c6      	mov	lr, r8
    741c:	b500      	push	{lr}
    741e:	4680      	mov	r8, r0
    7420:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    7422:	2301      	movs	r3, #1
    7424:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    7426:	708a      	strb	r2, [r1, #2]
    7428:	27ff      	movs	r7, #255	; 0xff
    742a:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    742c:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    742e:	2f00      	cmp	r7, #0
    7430:	d017      	beq.n	7462 <pdsNvmWrite+0x4a>
    7432:	0030      	movs	r0, r6
    7434:	3f01      	subs	r7, #1
    7436:	b2bf      	uxth	r7, r7
    7438:	3701      	adds	r7, #1
    743a:	19f6      	adds	r6, r6, r7
    743c:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    743e:	7803      	ldrb	r3, [r0, #0]
    7440:	407b      	eors	r3, r7
    7442:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    7444:	010b      	lsls	r3, r1, #4
    7446:	404b      	eors	r3, r1
    7448:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    744a:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    744c:	091b      	lsrs	r3, r3, #4
    744e:	00cd      	lsls	r5, r1, #3
    7450:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    7452:	0209      	lsls	r1, r1, #8
    7454:	0a3f      	lsrs	r7, r7, #8
    7456:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    7458:	404b      	eors	r3, r1
    745a:	b29f      	uxth	r7, r3
    745c:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    745e:	42b0      	cmp	r0, r6
    7460:	d1ed      	bne.n	743e <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    7462:	7027      	strb	r7, [r4, #0]
    7464:	0a3f      	lsrs	r7, r7, #8
    7466:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    7468:	3204      	adds	r2, #4
    746a:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    746c:	2180      	movs	r1, #128	; 0x80
    746e:	01c9      	lsls	r1, r1, #7
    7470:	4441      	add	r1, r8
    7472:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    7474:	0033      	movs	r3, r6
    7476:	0022      	movs	r2, r4
    7478:	2000      	movs	r0, #0
    747a:	4f08      	ldr	r7, [pc, #32]	; (749c <pdsNvmWrite+0x84>)
    747c:	47b8      	blx	r7
		return PDS_ERROR;
    747e:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    7480:	2800      	cmp	r0, #0
    7482:	d003      	beq.n	748c <pdsNvmWrite+0x74>
}
    7484:	0018      	movs	r0, r3
    7486:	bc04      	pop	{r2}
    7488:	4690      	mov	r8, r2
    748a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    748c:	0032      	movs	r2, r6
    748e:	0021      	movs	r1, r4
    7490:	4640      	mov	r0, r8
    7492:	4b03      	ldr	r3, [pc, #12]	; (74a0 <pdsNvmWrite+0x88>)
    7494:	4798      	blx	r3
    7496:	0003      	movs	r3, r0
	return status;
    7498:	e7f4      	b.n	7484 <pdsNvmWrite+0x6c>
    749a:	46c0      	nop			; (mov r8, r8)
    749c:	00008b9d 	.word	0x00008b9d
    74a0:	00007381 	.word	0x00007381

000074a4 <pdsNvmErase>:
{
    74a4:	b570      	push	{r4, r5, r6, lr}
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    74a6:	2380      	movs	r3, #128	; 0x80
    74a8:	01db      	lsls	r3, r3, #7
    74aa:	18c4      	adds	r4, r0, r3
    74ac:	0224      	lsls	r4, r4, #8
		statusCode = nvm_erase_row(addr);
    74ae:	4d05      	ldr	r5, [pc, #20]	; (74c4 <pdsNvmErase+0x20>)
    74b0:	0020      	movs	r0, r4
    74b2:	47a8      	blx	r5
    74b4:	b240      	sxtb	r0, r0
	} while (statusCode == ERR_BUSY);
    74b6:	0003      	movs	r3, r0
    74b8:	330a      	adds	r3, #10
    74ba:	d0f9      	beq.n	74b0 <pdsNvmErase+0xc>
	return status;
    74bc:	1e43      	subs	r3, r0, #1
    74be:	4198      	sbcs	r0, r3
    74c0:	0040      	lsls	r0, r0, #1
}
    74c2:	bd70      	pop	{r4, r5, r6, pc}
    74c4:	00000dc1 	.word	0x00000dc1

000074c8 <pdsNvmEraseAll>:
{
    74c8:	b570      	push	{r4, r5, r6, lr}
    74ca:	2400      	movs	r4, #0
		statusCode = pdsNvmErase(row_idx);
    74cc:	4d04      	ldr	r5, [pc, #16]	; (74e0 <pdsNvmEraseAll+0x18>)
    74ce:	b2a0      	uxth	r0, r4
    74d0:	47a8      	blx	r5
		if (PDS_OK != statusCode)
    74d2:	2800      	cmp	r0, #0
    74d4:	d102      	bne.n	74dc <pdsNvmEraseAll+0x14>
    74d6:	3401      	adds	r4, #1
	for(uint8_t row_idx = 0; row_idx< EEPROM_NUM_ROWS; row_idx++)
    74d8:	2c20      	cmp	r4, #32
    74da:	d1f8      	bne.n	74ce <pdsNvmEraseAll+0x6>
}
    74dc:	bd70      	pop	{r4, r5, r6, pc}
    74de:	46c0      	nop			; (mov r8, r8)
    74e0:	000074a5 	.word	0x000074a5

000074e4 <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    74e4:	b510      	push	{r4, lr}
    74e6:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    74e8:	4b05      	ldr	r3, [pc, #20]	; (7500 <pdsPostTask+0x1c>)
    74ea:	4798      	blx	r3
    pdsTaskFlags |= id;
    74ec:	4b05      	ldr	r3, [pc, #20]	; (7504 <pdsPostTask+0x20>)
    74ee:	7818      	ldrb	r0, [r3, #0]
    74f0:	4320      	orrs	r0, r4
    74f2:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    74f4:	4b04      	ldr	r3, [pc, #16]	; (7508 <pdsPostTask+0x24>)
    74f6:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    74f8:	2008      	movs	r0, #8
    74fa:	4b04      	ldr	r3, [pc, #16]	; (750c <pdsPostTask+0x28>)
    74fc:	4798      	blx	r3
}
    74fe:	bd10      	pop	{r4, pc}
    7500:	0000419d 	.word	0x0000419d
    7504:	20000e3d 	.word	0x20000e3d
    7508:	000041a9 	.word	0x000041a9
    750c:	00008709 	.word	0x00008709

00007510 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    7510:	b5f0      	push	{r4, r5, r6, r7, lr}
    7512:	46de      	mov	lr, fp
    7514:	4657      	mov	r7, sl
    7516:	464e      	mov	r6, r9
    7518:	4645      	mov	r5, r8
    751a:	b5e0      	push	{r5, r6, r7, lr}
    751c:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    751e:	2280      	movs	r2, #128	; 0x80
    7520:	0052      	lsls	r2, r2, #1
    7522:	2100      	movs	r1, #0
    7524:	a804      	add	r0, sp, #16
    7526:	4b54      	ldr	r3, [pc, #336]	; (7678 <pdsStoreDeleteHandler+0x168>)
    7528:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    752a:	4b54      	ldr	r3, [pc, #336]	; (767c <pdsStoreDeleteHandler+0x16c>)
    752c:	781b      	ldrb	r3, [r3, #0]
    752e:	2b00      	cmp	r3, #0
    7530:	d112      	bne.n	7558 <pdsStoreDeleteHandler+0x48>
    7532:	2401      	movs	r4, #1
    7534:	4a51      	ldr	r2, [pc, #324]	; (767c <pdsStoreDeleteHandler+0x16c>)
    7536:	9400      	str	r4, [sp, #0]
    7538:	5d13      	ldrb	r3, [r2, r4]
    753a:	2b00      	cmp	r3, #0
    753c:	d10f      	bne.n	755e <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    753e:	3401      	adds	r4, #1
    7540:	b2e4      	uxtb	r4, r4
    7542:	2c0c      	cmp	r4, #12
    7544:	d9f7      	bls.n	7536 <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    7546:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    7548:	0028      	movs	r0, r5
    754a:	b045      	add	sp, #276	; 0x114
    754c:	bc3c      	pop	{r2, r3, r4, r5}
    754e:	4690      	mov	r8, r2
    7550:	4699      	mov	r9, r3
    7552:	46a2      	mov	sl, r4
    7554:	46ab      	mov	fp, r5
    7556:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    7558:	2300      	movs	r3, #0
    755a:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    755c:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    755e:	9b00      	ldr	r3, [sp, #0]
    7560:	011a      	lsls	r2, r3, #4
    7562:	4b47      	ldr	r3, [pc, #284]	; (7680 <pdsStoreDeleteHandler+0x170>)
    7564:	189b      	adds	r3, r3, r2
    7566:	7919      	ldrb	r1, [r3, #4]
    7568:	4a46      	ldr	r2, [pc, #280]	; (7684 <pdsStoreDeleteHandler+0x174>)
    756a:	4694      	mov	ip, r2
    756c:	4461      	add	r1, ip
    756e:	00c9      	lsls	r1, r1, #3
    7570:	689b      	ldr	r3, [r3, #8]
    7572:	1859      	adds	r1, r3, r1
    7574:	2208      	movs	r2, #8
    7576:	a802      	add	r0, sp, #8
    7578:	4b43      	ldr	r3, [pc, #268]	; (7688 <pdsStoreDeleteHandler+0x178>)
    757a:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    757c:	ab02      	add	r3, sp, #8
    757e:	79da      	ldrb	r2, [r3, #7]
    7580:	799b      	ldrb	r3, [r3, #6]
    7582:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    7584:	3205      	adds	r2, #5
    7586:	a904      	add	r1, sp, #16
    7588:	0020      	movs	r0, r4
    758a:	4b40      	ldr	r3, [pc, #256]	; (768c <pdsStoreDeleteHandler+0x17c>)
    758c:	4798      	blx	r3
    758e:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    7590:	d111      	bne.n	75b6 <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    7592:	9b00      	ldr	r3, [sp, #0]
    7594:	011a      	lsls	r2, r3, #4
    7596:	4b3a      	ldr	r3, [pc, #232]	; (7680 <pdsStoreDeleteHandler+0x170>)
    7598:	189b      	adds	r3, r3, r2
    759a:	791b      	ldrb	r3, [r3, #4]
    759c:	2500      	movs	r5, #0
    759e:	2b00      	cmp	r3, #0
    75a0:	d04a      	beq.n	7638 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    75a2:	4b37      	ldr	r3, [pc, #220]	; (7680 <pdsStoreDeleteHandler+0x170>)
    75a4:	4699      	mov	r9, r3
    75a6:	9b00      	ldr	r3, [sp, #0]
    75a8:	011e      	lsls	r6, r3, #4
    75aa:	46b3      	mov	fp, r6
    75ac:	44cb      	add	fp, r9
    75ae:	4b36      	ldr	r3, [pc, #216]	; (7688 <pdsStoreDeleteHandler+0x178>)
    75b0:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    75b2:	465f      	mov	r7, fp
    75b4:	e01b      	b.n	75ee <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    75b6:	2803      	cmp	r0, #3
    75b8:	d144      	bne.n	7644 <pdsStoreDeleteHandler+0x134>
    75ba:	e7ea      	b.n	7592 <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    75bc:	2100      	movs	r1, #0
    75be:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    75c0:	ab02      	add	r3, sp, #8
    75c2:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    75c4:	795b      	ldrb	r3, [r3, #5]
    75c6:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    75c8:	23a5      	movs	r3, #165	; 0xa5
    75ca:	7003      	strb	r3, [r0, #0]
    75cc:	2301      	movs	r3, #1
    75ce:	7043      	strb	r3, [r0, #1]
    75d0:	7082      	strb	r2, [r0, #2]
    75d2:	4643      	mov	r3, r8
    75d4:	70c3      	strb	r3, [r0, #3]
    75d6:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    75d8:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    75da:	9b02      	ldr	r3, [sp, #8]
    75dc:	9301      	str	r3, [sp, #4]
    75de:	0019      	movs	r1, r3
    75e0:	4b29      	ldr	r3, [pc, #164]	; (7688 <pdsStoreDeleteHandler+0x178>)
    75e2:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    75e4:	3501      	adds	r5, #1
    75e6:	b2ed      	uxtb	r5, r5
    75e8:	793b      	ldrb	r3, [r7, #4]
    75ea:	42ab      	cmp	r3, r5
    75ec:	d924      	bls.n	7638 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    75ee:	00e9      	lsls	r1, r5, #3
    75f0:	465b      	mov	r3, fp
    75f2:	689b      	ldr	r3, [r3, #8]
    75f4:	469c      	mov	ip, r3
    75f6:	4461      	add	r1, ip
    75f8:	2208      	movs	r2, #8
    75fa:	a802      	add	r0, sp, #8
    75fc:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    75fe:	ab02      	add	r3, sp, #8
    7600:	79d8      	ldrb	r0, [r3, #7]
    7602:	2315      	movs	r3, #21
    7604:	aa02      	add	r2, sp, #8
    7606:	4694      	mov	ip, r2
    7608:	4463      	add	r3, ip
    760a:	469c      	mov	ip, r3
    760c:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    760e:	464b      	mov	r3, r9
    7610:	58f3      	ldr	r3, [r6, r3]
    7612:	195b      	adds	r3, r3, r5
    7614:	781a      	ldrb	r2, [r3, #0]
    7616:	2a01      	cmp	r2, #1
    7618:	d0d0      	beq.n	75bc <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    761a:	2a02      	cmp	r2, #2
    761c:	d1e2      	bne.n	75e4 <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    761e:	2200      	movs	r2, #0
    7620:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    7622:	ab02      	add	r3, sp, #8
    7624:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    7626:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    7628:	23a5      	movs	r3, #165	; 0xa5
    762a:	7003      	strb	r3, [r0, #0]
    762c:	3ba4      	subs	r3, #164	; 0xa4
    762e:	7043      	strb	r3, [r0, #1]
    7630:	7081      	strb	r1, [r0, #2]
    7632:	70c2      	strb	r2, [r0, #3]
    7634:	7103      	strb	r3, [r0, #4]
    7636:	e7d5      	b.n	75e4 <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    7638:	22f3      	movs	r2, #243	; 0xf3
    763a:	a904      	add	r1, sp, #16
    763c:	0020      	movs	r0, r4
    763e:	4b14      	ldr	r3, [pc, #80]	; (7690 <pdsStoreDeleteHandler+0x180>)
    7640:	4798      	blx	r3
    7642:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    7644:	2200      	movs	r2, #0
    7646:	4b0d      	ldr	r3, [pc, #52]	; (767c <pdsStoreDeleteHandler+0x16c>)
    7648:	9900      	ldr	r1, [sp, #0]
    764a:	545a      	strb	r2, [r3, r1]
			fileId++;
    764c:	3401      	adds	r4, #1
    764e:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    7650:	2b0c      	cmp	r3, #12
    7652:	d900      	bls.n	7656 <pdsStoreDeleteHandler+0x146>
    7654:	e778      	b.n	7548 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    7656:	4a09      	ldr	r2, [pc, #36]	; (767c <pdsStoreDeleteHandler+0x16c>)
    7658:	5cd2      	ldrb	r2, [r2, r3]
    765a:	2a00      	cmp	r2, #0
    765c:	d108      	bne.n	7670 <pdsStoreDeleteHandler+0x160>
    765e:	4907      	ldr	r1, [pc, #28]	; (767c <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    7660:	3301      	adds	r3, #1
    7662:	b2db      	uxtb	r3, r3
    7664:	2b0c      	cmp	r3, #12
    7666:	d900      	bls.n	766a <pdsStoreDeleteHandler+0x15a>
    7668:	e76e      	b.n	7548 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    766a:	5cca      	ldrb	r2, [r1, r3]
    766c:	2a00      	cmp	r2, #0
    766e:	d0f7      	beq.n	7660 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    7670:	2001      	movs	r0, #1
    7672:	4b08      	ldr	r3, [pc, #32]	; (7694 <pdsStoreDeleteHandler+0x184>)
    7674:	4798      	blx	r3
			break;
    7676:	e767      	b.n	7548 <pdsStoreDeleteHandler+0x38>
    7678:	00013ad1 	.word	0x00013ad1
    767c:	200015d0 	.word	0x200015d0
    7680:	200015e0 	.word	0x200015e0
    7684:	1fffffff 	.word	0x1fffffff
    7688:	00013a4d 	.word	0x00013a4d
    768c:	000079a9 	.word	0x000079a9
    7690:	000078b9 	.word	0x000078b9
    7694:	000074e5 	.word	0x000074e5

00007698 <PDS_TaskHandler>:
{
    7698:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    769a:	4b0e      	ldr	r3, [pc, #56]	; (76d4 <PDS_TaskHandler+0x3c>)
    769c:	781b      	ldrb	r3, [r3, #0]
    769e:	2b00      	cmp	r3, #0
    76a0:	d003      	beq.n	76aa <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    76a2:	4b0c      	ldr	r3, [pc, #48]	; (76d4 <PDS_TaskHandler+0x3c>)
    76a4:	781b      	ldrb	r3, [r3, #0]
    76a6:	07db      	lsls	r3, r3, #31
    76a8:	d401      	bmi.n	76ae <PDS_TaskHandler+0x16>
}
    76aa:	2000      	movs	r0, #0
    76ac:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    76ae:	4b0a      	ldr	r3, [pc, #40]	; (76d8 <PDS_TaskHandler+0x40>)
    76b0:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    76b2:	4c08      	ldr	r4, [pc, #32]	; (76d4 <PDS_TaskHandler+0x3c>)
    76b4:	7823      	ldrb	r3, [r4, #0]
    76b6:	2201      	movs	r2, #1
    76b8:	4393      	bics	r3, r2
    76ba:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    76bc:	4b07      	ldr	r3, [pc, #28]	; (76dc <PDS_TaskHandler+0x44>)
    76be:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    76c0:	4b07      	ldr	r3, [pc, #28]	; (76e0 <PDS_TaskHandler+0x48>)
    76c2:	4798      	blx	r3
				if (pdsTaskFlags)
    76c4:	7823      	ldrb	r3, [r4, #0]
    76c6:	2b00      	cmp	r3, #0
    76c8:	d0ef      	beq.n	76aa <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    76ca:	2008      	movs	r0, #8
    76cc:	4b05      	ldr	r3, [pc, #20]	; (76e4 <PDS_TaskHandler+0x4c>)
    76ce:	4798      	blx	r3
    76d0:	e7eb      	b.n	76aa <PDS_TaskHandler+0x12>
    76d2:	46c0      	nop			; (mov r8, r8)
    76d4:	20000e3d 	.word	0x20000e3d
    76d8:	0000419d 	.word	0x0000419d
    76dc:	000041a9 	.word	0x000041a9
    76e0:	00007511 	.word	0x00007511
    76e4:	00008709 	.word	0x00008709

000076e8 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    76e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    76ea:	4e12      	ldr	r6, [pc, #72]	; (7734 <pdsUpdateRowMap+0x4c>)
    76ec:	0037      	movs	r7, r6
    76ee:	371a      	adds	r7, #26
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    76f0:	4d11      	ldr	r5, [pc, #68]	; (7738 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    76f2:	4b12      	ldr	r3, [pc, #72]	; (773c <pdsUpdateRowMap+0x54>)
    76f4:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    76f6:	2101      	movs	r1, #1
    76f8:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    76fa:	0018      	movs	r0, r3
    76fc:	e002      	b.n	7704 <pdsUpdateRowMap+0x1c>
    76fe:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    7700:	42be      	cmp	r6, r7
    7702:	d015      	beq.n	7730 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    7704:	8833      	ldrh	r3, [r6, #0]
    7706:	42ab      	cmp	r3, r5
    7708:	d0f9      	beq.n	76fe <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    770a:	00db      	lsls	r3, r3, #3
    770c:	4463      	add	r3, ip
    770e:	001a      	movs	r2, r3
    7710:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    7712:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    7714:	42ab      	cmp	r3, r5
    7716:	d0f2      	beq.n	76fe <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    7718:	001a      	movs	r2, r3
    771a:	00db      	lsls	r3, r3, #3
    771c:	18c3      	adds	r3, r0, r3
    771e:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    7720:	00d2      	lsls	r2, r2, #3
    7722:	1884      	adds	r4, r0, r2
    7724:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    7726:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    7728:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    772a:	42ab      	cmp	r3, r5
    772c:	d1f4      	bne.n	7718 <pdsUpdateRowMap+0x30>
    772e:	e7e6      	b.n	76fe <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    7730:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7732:	46c0      	nop			; (mov r8, r8)
    7734:	20000e40 	.word	0x20000e40
    7738:	0000ffff 	.word	0x0000ffff
    773c:	20000e5c 	.word	0x20000e5c

00007740 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    7740:	b5f0      	push	{r4, r5, r6, r7, lr}
    7742:	46c6      	mov	lr, r8
    7744:	b500      	push	{lr}
    7746:	b082      	sub	sp, #8
    7748:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    774a:	8881      	ldrh	r1, [r0, #4]
    774c:	004a      	lsls	r2, r1, #1
    774e:	4b2c      	ldr	r3, [pc, #176]	; (7800 <pdsUpdateFileMap+0xc0>)
    7750:	5ad3      	ldrh	r3, [r2, r3]
    7752:	4a2c      	ldr	r2, [pc, #176]	; (7804 <pdsUpdateFileMap+0xc4>)
    7754:	4293      	cmp	r3, r2
    7756:	d02c      	beq.n	77b2 <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    7758:	4a2b      	ldr	r2, [pc, #172]	; (7808 <pdsUpdateFileMap+0xc8>)
    775a:	00d8      	lsls	r0, r3, #3
    775c:	5880      	ldr	r0, [r0, r2]
    775e:	4664      	mov	r4, ip
    7760:	88e4      	ldrh	r4, [r4, #6]
    7762:	46a0      	mov	r8, r4
    7764:	00e4      	lsls	r4, r4, #3
    7766:	58a6      	ldr	r6, [r4, r2]
    7768:	42b0      	cmp	r0, r6
    776a:	d327      	bcc.n	77bc <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    776c:	d02f      	beq.n	77ce <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    776e:	4a26      	ldr	r2, [pc, #152]	; (7808 <pdsUpdateFileMap+0xc8>)
    7770:	00dd      	lsls	r5, r3, #3
    7772:	3506      	adds	r5, #6
    7774:	1950      	adds	r0, r2, r5
    7776:	9001      	str	r0, [sp, #4]
    7778:	00db      	lsls	r3, r3, #3
    777a:	18d3      	adds	r3, r2, r3
    777c:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    777e:	4b21      	ldr	r3, [pc, #132]	; (7804 <pdsUpdateFileMap+0xc4>)
    7780:	429a      	cmp	r2, r3
    7782:	d028      	beq.n	77d6 <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    7784:	0013      	movs	r3, r2
    7786:	00d0      	lsls	r0, r2, #3
    7788:	4c1f      	ldr	r4, [pc, #124]	; (7808 <pdsUpdateFileMap+0xc8>)
    778a:	5900      	ldr	r0, [r0, r4]
    778c:	4286      	cmp	r6, r0
    778e:	d226      	bcs.n	77de <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    7790:	4c1d      	ldr	r4, [pc, #116]	; (7808 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    7792:	4f1c      	ldr	r7, [pc, #112]	; (7804 <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    7794:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    7796:	00db      	lsls	r3, r3, #3
    7798:	1d99      	adds	r1, r3, #6
    779a:	1861      	adds	r1, r4, r1
    779c:	18e3      	adds	r3, r4, r3
    779e:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    77a0:	42ba      	cmp	r2, r7
    77a2:	d019      	beq.n	77d8 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    77a4:	0013      	movs	r3, r2
    77a6:	00d5      	lsls	r5, r2, #3
    77a8:	582d      	ldr	r5, [r5, r0]
    77aa:	42ae      	cmp	r6, r5
    77ac:	d21b      	bcs.n	77e6 <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    77ae:	9101      	str	r1, [sp, #4]
    77b0:	e7f1      	b.n	7796 <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    77b2:	88c2      	ldrh	r2, [r0, #6]
    77b4:	0049      	lsls	r1, r1, #1
    77b6:	4b12      	ldr	r3, [pc, #72]	; (7800 <pdsUpdateFileMap+0xc0>)
    77b8:	52ca      	strh	r2, [r1, r3]
    77ba:	e008      	b.n	77ce <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    77bc:	4a12      	ldr	r2, [pc, #72]	; (7808 <pdsUpdateFileMap+0xc8>)
    77be:	1912      	adds	r2, r2, r4
    77c0:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    77c2:	4663      	mov	r3, ip
    77c4:	88d9      	ldrh	r1, [r3, #6]
    77c6:	889b      	ldrh	r3, [r3, #4]
    77c8:	005b      	lsls	r3, r3, #1
    77ca:	4a0d      	ldr	r2, [pc, #52]	; (7800 <pdsUpdateFileMap+0xc0>)
    77cc:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    77ce:	b002      	add	sp, #8
    77d0:	bc04      	pop	{r2}
    77d2:	4690      	mov	r8, r2
    77d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    77d6:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    77d8:	4643      	mov	r3, r8
    77da:	800b      	strh	r3, [r1, #0]
				break;
    77dc:	e7f7      	b.n	77ce <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    77de:	0049      	lsls	r1, r1, #1
    77e0:	4d07      	ldr	r5, [pc, #28]	; (7800 <pdsUpdateFileMap+0xc0>)
    77e2:	186b      	adds	r3, r5, r1
    77e4:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    77e6:	4908      	ldr	r1, [pc, #32]	; (7808 <pdsUpdateFileMap+0xc8>)
    77e8:	9b01      	ldr	r3, [sp, #4]
    77ea:	881b      	ldrh	r3, [r3, #0]
    77ec:	00db      	lsls	r3, r3, #3
    77ee:	18cb      	adds	r3, r1, r3
    77f0:	4640      	mov	r0, r8
    77f2:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    77f4:	4663      	mov	r3, ip
    77f6:	88db      	ldrh	r3, [r3, #6]
    77f8:	00db      	lsls	r3, r3, #3
    77fa:	18c9      	adds	r1, r1, r3
    77fc:	80ca      	strh	r2, [r1, #6]
				break;
    77fe:	e7e6      	b.n	77ce <pdsUpdateFileMap+0x8e>
    7800:	20000e40 	.word	0x20000e40
    7804:	0000ffff 	.word	0x0000ffff
    7808:	20000e5c 	.word	0x20000e5c

0000780c <pdsWlInit>:
{
    780c:	b5f0      	push	{r4, r5, r6, r7, lr}
    780e:	46c6      	mov	lr, r8
    7810:	b500      	push	{lr}
    7812:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    7814:	4b21      	ldr	r3, [pc, #132]	; (789c <pdsWlInit+0x90>)
    7816:	4798      	blx	r3
    7818:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    781a:	2800      	cmp	r0, #0
    781c:	d004      	beq.n	7828 <pdsWlInit+0x1c>
}
    781e:	9801      	ldr	r0, [sp, #4]
    7820:	b044      	add	sp, #272	; 0x110
    7822:	bc04      	pop	{r2}
    7824:	4690      	mov	r8, r2
    7826:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    7828:	2680      	movs	r6, #128	; 0x80
    782a:	0076      	lsls	r6, r6, #1
    782c:	4d1c      	ldr	r5, [pc, #112]	; (78a0 <pdsWlInit+0x94>)
    782e:	0032      	movs	r2, r6
    7830:	21ff      	movs	r1, #255	; 0xff
    7832:	0028      	movs	r0, r5
    7834:	4c1b      	ldr	r4, [pc, #108]	; (78a4 <pdsWlInit+0x98>)
    7836:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    7838:	221a      	movs	r2, #26
    783a:	21ff      	movs	r1, #255	; 0xff
    783c:	481a      	ldr	r0, [pc, #104]	; (78a8 <pdsWlInit+0x9c>)
    783e:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    7840:	0032      	movs	r2, r6
    7842:	2100      	movs	r1, #0
    7844:	a804      	add	r0, sp, #16
    7846:	47a0      	blx	r4
    7848:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    784a:	4e18      	ldr	r6, [pc, #96]	; (78ac <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    784c:	4b18      	ldr	r3, [pc, #96]	; (78b0 <pdsWlInit+0xa4>)
    784e:	4698      	mov	r8, r3
    7850:	e003      	b.n	785a <pdsWlInit+0x4e>
    7852:	3401      	adds	r4, #1
    7854:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    7856:	2c20      	cmp	r4, #32
    7858:	d01d      	beq.n	7896 <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    785a:	b2a7      	uxth	r7, r4
    785c:	2280      	movs	r2, #128	; 0x80
    785e:	0052      	lsls	r2, r2, #1
    7860:	a904      	add	r1, sp, #16
    7862:	0038      	movs	r0, r7
    7864:	47b0      	blx	r6
		if (PDS_OK == status)
    7866:	2800      	cmp	r0, #0
    7868:	d1f3      	bne.n	7852 <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    786a:	a904      	add	r1, sp, #16
    786c:	9b06      	ldr	r3, [sp, #24]
    786e:	0a1b      	lsrs	r3, r3, #8
    7870:	7b0a      	ldrb	r2, [r1, #12]
    7872:	0612      	lsls	r2, r2, #24
    7874:	431a      	orrs	r2, r3
    7876:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    7878:	79c8      	ldrb	r0, [r1, #7]
    787a:	7a0b      	ldrb	r3, [r1, #8]
    787c:	021b      	lsls	r3, r3, #8
    787e:	4303      	orrs	r3, r0
    7880:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    7882:	2101      	movs	r1, #1
    7884:	4249      	negs	r1, r1
    7886:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    7888:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    788a:	aa02      	add	r2, sp, #8
    788c:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    788e:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    7890:	0010      	movs	r0, r2
    7892:	47c0      	blx	r8
    7894:	e7dd      	b.n	7852 <pdsWlInit+0x46>
    pdsUpdateRowMap();
    7896:	4b07      	ldr	r3, [pc, #28]	; (78b4 <pdsWlInit+0xa8>)
    7898:	4798      	blx	r3
	return PDS_OK;
    789a:	e7c0      	b.n	781e <pdsWlInit+0x12>
    789c:	00007341 	.word	0x00007341
    78a0:	20000e5c 	.word	0x20000e5c
    78a4:	00013ad1 	.word	0x00013ad1
    78a8:	20000e40 	.word	0x20000e40
    78ac:	00007381 	.word	0x00007381
    78b0:	00007741 	.word	0x00007741
    78b4:	000076e9 	.word	0x000076e9

000078b8 <pdsWlWrite>:
{
    78b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    78ba:	46ce      	mov	lr, r9
    78bc:	4647      	mov	r7, r8
    78be:	b580      	push	{r7, lr}
    78c0:	b083      	sub	sp, #12
    78c2:	0005      	movs	r5, r0
    78c4:	000f      	movs	r7, r1
    78c6:	4690      	mov	r8, r2
    78c8:	4e32      	ldr	r6, [pc, #200]	; (7994 <pdsWlWrite+0xdc>)
    78ca:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    78cc:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    78ce:	4832      	ldr	r0, [pc, #200]	; (7998 <pdsWlWrite+0xe0>)
    78d0:	e004      	b.n	78dc <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    78d2:	3401      	adds	r4, #1
    78d4:	b2e4      	uxtb	r4, r4
    78d6:	3308      	adds	r3, #8
    78d8:	2c20      	cmp	r4, #32
    78da:	d055      	beq.n	7988 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    78dc:	6819      	ldr	r1, [r3, #0]
    78de:	3101      	adds	r1, #1
    78e0:	d1f7      	bne.n	78d2 <pdsWlWrite+0x1a>
    78e2:	88d9      	ldrh	r1, [r3, #6]
    78e4:	4281      	cmp	r1, r0
    78e6:	d1f4      	bne.n	78d2 <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    78e8:	889a      	ldrh	r2, [r3, #4]
    78ea:	4282      	cmp	r2, r0
    78ec:	d1f1      	bne.n	78d2 <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    78ee:	b2a3      	uxth	r3, r4
    78f0:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    78f2:	7a7e      	ldrb	r6, [r7, #9]
    78f4:	7abb      	ldrb	r3, [r7, #10]
    78f6:	021b      	lsls	r3, r3, #8
    78f8:	4333      	orrs	r3, r6
    78fa:	7afe      	ldrb	r6, [r7, #11]
    78fc:	0436      	lsls	r6, r6, #16
    78fe:	4333      	orrs	r3, r6
    7900:	7b3e      	ldrb	r6, [r7, #12]
    7902:	0636      	lsls	r6, r6, #24
    7904:	431e      	orrs	r6, r3
    7906:	3601      	adds	r6, #1
    7908:	727e      	strb	r6, [r7, #9]
    790a:	0a32      	lsrs	r2, r6, #8
    790c:	72ba      	strb	r2, [r7, #10]
    790e:	0c32      	lsrs	r2, r6, #16
    7910:	72fa      	strb	r2, [r7, #11]
    7912:	0e32      	lsrs	r2, r6, #24
    7914:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    7916:	b2ad      	uxth	r5, r5
    7918:	71fd      	strb	r5, [r7, #7]
    791a:	2200      	movs	r2, #0
    791c:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    791e:	23a5      	movs	r3, #165	; 0xa5
    7920:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    7922:	3ba4      	subs	r3, #164	; 0xa4
    7924:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    7926:	4643      	mov	r3, r8
    7928:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    792a:	4642      	mov	r2, r8
    792c:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    792e:	b292      	uxth	r2, r2
    7930:	0039      	movs	r1, r7
    7932:	4648      	mov	r0, r9
    7934:	4b19      	ldr	r3, [pc, #100]	; (799c <pdsWlWrite+0xe4>)
    7936:	4798      	blx	r3
    7938:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    793a:	d014      	beq.n	7966 <pdsWlWrite+0xae>
}
    793c:	0038      	movs	r0, r7
    793e:	b003      	add	sp, #12
    7940:	bc0c      	pop	{r2, r3}
    7942:	4690      	mov	r8, r2
    7944:	4699      	mov	r9, r3
    7946:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    7948:	3401      	adds	r4, #1
    794a:	b2e4      	uxtb	r4, r4
    794c:	3608      	adds	r6, #8
    794e:	2c20      	cmp	r4, #32
    7950:	d0cd      	beq.n	78ee <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    7952:	6832      	ldr	r2, [r6, #0]
    7954:	3201      	adds	r2, #1
    7956:	d1f7      	bne.n	7948 <pdsWlWrite+0x90>
    7958:	88f2      	ldrh	r2, [r6, #6]
    795a:	428a      	cmp	r2, r1
    795c:	d1f4      	bne.n	7948 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    795e:	88b3      	ldrh	r3, [r6, #4]
    7960:	428b      	cmp	r3, r1
    7962:	d1f1      	bne.n	7948 <pdsWlWrite+0x90>
    7964:	e7c3      	b.n	78ee <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    7966:	4b0b      	ldr	r3, [pc, #44]	; (7994 <pdsWlWrite+0xdc>)
    7968:	00e4      	lsls	r4, r4, #3
    796a:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    796c:	191c      	adds	r4, r3, r4
    796e:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    7970:	2301      	movs	r3, #1
    7972:	425b      	negs	r3, r3
    7974:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    7976:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    7978:	466b      	mov	r3, sp
    797a:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    797c:	464a      	mov	r2, r9
    797e:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    7980:	4668      	mov	r0, sp
    7982:	4b07      	ldr	r3, [pc, #28]	; (79a0 <pdsWlWrite+0xe8>)
    7984:	4798      	blx	r3
	return status;
    7986:	e7d9      	b.n	793c <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    7988:	4b06      	ldr	r3, [pc, #24]	; (79a4 <pdsWlWrite+0xec>)
    798a:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    798c:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    798e:	4902      	ldr	r1, [pc, #8]	; (7998 <pdsWlWrite+0xe0>)
    7990:	e7df      	b.n	7952 <pdsWlWrite+0x9a>
    7992:	46c0      	nop			; (mov r8, r8)
    7994:	20000e5c 	.word	0x20000e5c
    7998:	0000ffff 	.word	0x0000ffff
    799c:	00007419 	.word	0x00007419
    79a0:	00007741 	.word	0x00007741
    79a4:	000076e9 	.word	0x000076e9

000079a8 <pdsWlRead>:
{
    79a8:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    79aa:	0040      	lsls	r0, r0, #1
    79ac:	4b06      	ldr	r3, [pc, #24]	; (79c8 <pdsWlRead+0x20>)
    79ae:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    79b0:	4c06      	ldr	r4, [pc, #24]	; (79cc <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    79b2:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    79b4:	42a3      	cmp	r3, r4
    79b6:	d100      	bne.n	79ba <pdsWlRead+0x12>
}
    79b8:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    79ba:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    79bc:	b292      	uxth	r2, r2
    79be:	0018      	movs	r0, r3
    79c0:	4b03      	ldr	r3, [pc, #12]	; (79d0 <pdsWlRead+0x28>)
    79c2:	4798      	blx	r3
	return status;
    79c4:	e7f8      	b.n	79b8 <pdsWlRead+0x10>
    79c6:	46c0      	nop			; (mov r8, r8)
    79c8:	20000e40 	.word	0x20000e40
    79cc:	0000ffff 	.word	0x0000ffff
    79d0:	00007381 	.word	0x00007381

000079d4 <isFileFound>:

\param[out] - return true or false
******************************************************************************/
bool isFileFound(PdsFileItemIdx_t pdsFileItemIdx)
{
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    79d4:	0040      	lsls	r0, r0, #1
	if (USHRT_MAX == rowIdx)
    79d6:	4b04      	ldr	r3, [pc, #16]	; (79e8 <isFileFound+0x14>)
    79d8:	5ac0      	ldrh	r0, [r0, r3]
    79da:	4b04      	ldr	r3, [pc, #16]	; (79ec <isFileFound+0x18>)
    79dc:	469c      	mov	ip, r3
    79de:	4460      	add	r0, ip
    79e0:	1e43      	subs	r3, r0, #1
    79e2:	4198      	sbcs	r0, r3
    79e4:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return true;
	}
}
    79e6:	4770      	bx	lr
    79e8:	20000e40 	.word	0x20000e40
    79ec:	ffff0001 	.word	0xffff0001

000079f0 <pdsWlDeleteAll>:

void pdsWlDeleteAll(void)
{
    79f0:	b510      	push	{r4, lr}
	/* Clear Filemap array */
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    79f2:	2280      	movs	r2, #128	; 0x80
    79f4:	0052      	lsls	r2, r2, #1
    79f6:	21ff      	movs	r1, #255	; 0xff
    79f8:	4804      	ldr	r0, [pc, #16]	; (7a0c <pdsWlDeleteAll+0x1c>)
    79fa:	4c05      	ldr	r4, [pc, #20]	; (7a10 <pdsWlDeleteAll+0x20>)
    79fc:	47a0      	blx	r4
	/* Clear Row Map Array */
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    79fe:	221a      	movs	r2, #26
    7a00:	21ff      	movs	r1, #255	; 0xff
    7a02:	4804      	ldr	r0, [pc, #16]	; (7a14 <pdsWlDeleteAll+0x24>)
    7a04:	47a0      	blx	r4
	/* Call NVM Erase All */
	pdsNvmEraseAll();
    7a06:	4b04      	ldr	r3, [pc, #16]	; (7a18 <pdsWlDeleteAll+0x28>)
    7a08:	4798      	blx	r3
}
    7a0a:	bd10      	pop	{r4, pc}
    7a0c:	20000e5c 	.word	0x20000e5c
    7a10:	00013ad1 	.word	0x00013ad1
    7a14:	20000e40 	.word	0x20000e40
    7a18:	000074c9 	.word	0x000074c9

00007a1c <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    7a1c:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    7a1e:	2802      	cmp	r0, #2
    7a20:	d020      	beq.n	7a64 <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    7a22:	2803      	cmp	r0, #3
    7a24:	d010      	beq.n	7a48 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    7a26:	2001      	movs	r0, #1
    7a28:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    7a2a:	4770      	bx	lr
            LED_Off(ledPin);
    7a2c:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a2e:	2301      	movs	r3, #1
    7a30:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    7a32:	4a15      	ldr	r2, [pc, #84]	; (7a88 <set_LED_data+0x6c>)
    7a34:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    7a36:	2000      	movs	r0, #0
    7a38:	e7f7      	b.n	7a2a <set_LED_data+0xe>
            LED_Off(ledPin);
    7a3a:	2213      	movs	r2, #19
    7a3c:	e7f7      	b.n	7a2e <set_LED_data+0x12>
            LED_On(ledPin);
    7a3e:	2212      	movs	r2, #18
    7a40:	e013      	b.n	7a6a <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    7a42:	2001      	movs	r0, #1
    7a44:	4240      	negs	r0, r0
    7a46:	e7f0      	b.n	7a2a <set_LED_data+0xe>
    switch(value)
    7a48:	2b01      	cmp	r3, #1
    7a4a:	d0f8      	beq.n	7a3e <set_LED_data+0x22>
    7a4c:	2b00      	cmp	r3, #0
    7a4e:	d0ed      	beq.n	7a2c <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    7a50:	2112      	movs	r1, #18
    switch(value)
    7a52:	2b02      	cmp	r3, #2
    7a54:	d1f5      	bne.n	7a42 <set_LED_data+0x26>
            LED_Toggle(ledPin);
    7a56:	b2c9      	uxtb	r1, r1
    7a58:	4b0b      	ldr	r3, [pc, #44]	; (7a88 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a5a:	2201      	movs	r2, #1
    7a5c:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7a5e:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    7a60:	2000      	movs	r0, #0
    7a62:	e7e2      	b.n	7a2a <set_LED_data+0xe>
            LED_On(ledPin);
    7a64:	2213      	movs	r2, #19
    switch(value)
    7a66:	2b01      	cmp	r3, #1
    7a68:	d105      	bne.n	7a76 <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a6a:	2301      	movs	r3, #1
    7a6c:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    7a6e:	4a06      	ldr	r2, [pc, #24]	; (7a88 <set_LED_data+0x6c>)
    7a70:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    7a72:	2000      	movs	r0, #0
    7a74:	e7d9      	b.n	7a2a <set_LED_data+0xe>
    switch(value)
    7a76:	2b00      	cmp	r3, #0
    7a78:	d0df      	beq.n	7a3a <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    7a7a:	2113      	movs	r1, #19
    switch(value)
    7a7c:	2b02      	cmp	r3, #2
    7a7e:	d0ea      	beq.n	7a56 <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    7a80:	2001      	movs	r0, #1
    7a82:	4240      	negs	r0, r0
    return status;
    7a84:	e7d1      	b.n	7a2a <set_LED_data+0xe>
    7a86:	46c0      	nop			; (mov r8, r8)
    7a88:	40002800 	.word	0x40002800

00007a8c <get_resource_data>:
 \brief      Function to get different resource data
 \param[in]  resource - Type of resource (Motor, Light, Temperature)
 \param[out] *data    - Pointer to the data from different resource
*************************************************************************/
void get_resource_data(const resourceType_t resource,uint8_t * data)
{
    7a8c:	b510      	push	{r4, lr}

    switch(resource)
    7a8e:	2801      	cmp	r0, #1
    7a90:	d002      	beq.n	7a98 <get_resource_data+0xc>
            get_temp_sensor_data(data);
            break;
        }
        default:
        {
            *data = UNSUPPORTED_RESOURCE;
    7a92:	23ff      	movs	r3, #255	; 0xff
    7a94:	700b      	strb	r3, [r1, #0]
            break;
        }
    }
}
    7a96:	bd10      	pop	{r4, pc}
            get_temp_sensor_data(data);
    7a98:	0008      	movs	r0, r1
    7a9a:	4b01      	ldr	r3, [pc, #4]	; (7aa0 <get_resource_data+0x14>)
    7a9c:	4798      	blx	r3
            break;
    7a9e:	e7fa      	b.n	7a96 <get_resource_data+0xa>
    7aa0:	00007b85 	.word	0x00007b85

00007aa4 <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    7aa4:	b510      	push	{r4, lr}
    temp_sensor_init();
    7aa6:	4b01      	ldr	r3, [pc, #4]	; (7aac <resource_init+0x8>)
    7aa8:	4798      	blx	r3
    //LED_init();
}
    7aaa:	bd10      	pop	{r4, pc}
    7aac:	00007af5 	.word	0x00007af5

00007ab0 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    7ab0:	b510      	push	{r4, lr}
	if (val < 10)
    7ab2:	2809      	cmp	r0, #9
    7ab4:	d907      	bls.n	7ac6 <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    7ab6:	2863      	cmp	r0, #99	; 0x63
    7ab8:	d90b      	bls.n	7ad2 <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    7aba:	4b09      	ldr	r3, [pc, #36]	; (7ae0 <convert_dec_to_frac+0x30>)
    7abc:	4798      	blx	r3
    7abe:	4909      	ldr	r1, [pc, #36]	; (7ae4 <convert_dec_to_frac+0x34>)
    7ac0:	4b09      	ldr	r3, [pc, #36]	; (7ae8 <convert_dec_to_frac+0x38>)
    7ac2:	4798      	blx	r3
    7ac4:	e004      	b.n	7ad0 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    7ac6:	4b06      	ldr	r3, [pc, #24]	; (7ae0 <convert_dec_to_frac+0x30>)
    7ac8:	4798      	blx	r3
    7aca:	4908      	ldr	r1, [pc, #32]	; (7aec <convert_dec_to_frac+0x3c>)
    7acc:	4b06      	ldr	r3, [pc, #24]	; (7ae8 <convert_dec_to_frac+0x38>)
    7ace:	4798      	blx	r3
	}
}
    7ad0:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    7ad2:	4b03      	ldr	r3, [pc, #12]	; (7ae0 <convert_dec_to_frac+0x30>)
    7ad4:	4798      	blx	r3
    7ad6:	4906      	ldr	r1, [pc, #24]	; (7af0 <convert_dec_to_frac+0x40>)
    7ad8:	4b03      	ldr	r3, [pc, #12]	; (7ae8 <convert_dec_to_frac+0x38>)
    7ada:	4798      	blx	r3
    7adc:	e7f8      	b.n	7ad0 <convert_dec_to_frac+0x20>
    7ade:	46c0      	nop			; (mov r8, r8)
    7ae0:	00011bdd 	.word	0x00011bdd
    7ae4:	447a0000 	.word	0x447a0000
    7ae8:	000111a5 	.word	0x000111a5
    7aec:	41200000 	.word	0x41200000
    7af0:	42c80000 	.word	0x42c80000

00007af4 <temp_sensor_init>:
{
    7af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7af6:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    7af8:	ac01      	add	r4, sp, #4
    7afa:	0020      	movs	r0, r4
    7afc:	4b1b      	ldr	r3, [pc, #108]	; (7b6c <temp_sensor_init+0x78>)
    7afe:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    7b00:	2602      	movs	r6, #2
    7b02:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    7b04:	2300      	movs	r3, #0
    7b06:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    7b08:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    7b0a:	3318      	adds	r3, #24
    7b0c:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    7b0e:	23c0      	movs	r3, #192	; 0xc0
    7b10:	015b      	lsls	r3, r3, #5
    7b12:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    7b14:	233f      	movs	r3, #63	; 0x3f
    7b16:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    7b18:	4f15      	ldr	r7, [pc, #84]	; (7b70 <temp_sensor_init+0x7c>)
    7b1a:	4d16      	ldr	r5, [pc, #88]	; (7b74 <temp_sensor_init+0x80>)
    7b1c:	0022      	movs	r2, r4
    7b1e:	0039      	movs	r1, r7
    7b20:	0028      	movs	r0, r5
    7b22:	4b15      	ldr	r3, [pc, #84]	; (7b78 <temp_sensor_init+0x84>)
    7b24:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    7b26:	2322      	movs	r3, #34	; 0x22
    7b28:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    7b2a:	4b14      	ldr	r3, [pc, #80]	; (7b7c <temp_sensor_init+0x88>)
    7b2c:	69da      	ldr	r2, [r3, #28]
    7b2e:	4332      	orrs	r2, r6
    7b30:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    7b32:	69da      	ldr	r2, [r3, #28]
    7b34:	2104      	movs	r1, #4
    7b36:	438a      	bics	r2, r1
    7b38:	61da      	str	r2, [r3, #28]
	Adc *const adc_module = module_inst->hw;
    7b3a:	682a      	ldr	r2, [r5, #0]
    7b3c:	8c13      	ldrh	r3, [r2, #32]
    7b3e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    7b40:	2b00      	cmp	r3, #0
    7b42:	d1fb      	bne.n	7b3c <temp_sensor_init+0x48>
    7b44:	2180      	movs	r1, #128	; 0x80
    7b46:	03c9      	lsls	r1, r1, #15
    7b48:	4b0d      	ldr	r3, [pc, #52]	; (7b80 <temp_sensor_init+0x8c>)
    7b4a:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    7b4c:	2307      	movs	r3, #7
    7b4e:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    7b50:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    7b52:	7813      	ldrb	r3, [r2, #0]
    7b54:	2102      	movs	r1, #2
    7b56:	430b      	orrs	r3, r1
    7b58:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    7b5a:	4b06      	ldr	r3, [pc, #24]	; (7b74 <temp_sensor_init+0x80>)
    7b5c:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    7b5e:	8c13      	ldrh	r3, [r2, #32]
    7b60:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    7b62:	2b00      	cmp	r3, #0
    7b64:	d1fb      	bne.n	7b5e <temp_sensor_init+0x6a>
}
    7b66:	b00d      	add	sp, #52	; 0x34
    7b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b6a:	46c0      	nop			; (mov r8, r8)
    7b6c:	0000028d 	.word	0x0000028d
    7b70:	43000c00 	.word	0x43000c00
    7b74:	200016b0 	.word	0x200016b0
    7b78:	000002d1 	.word	0x000002d1
    7b7c:	40001400 	.word	0x40001400
    7b80:	e000e100 	.word	0xe000e100

00007b84 <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    7b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b86:	46de      	mov	lr, fp
    7b88:	4657      	mov	r7, sl
    7b8a:	464e      	mov	r6, r9
    7b8c:	4645      	mov	r5, r8
    7b8e:	b5e0      	push	{r5, r6, r7, lr}
    7b90:	b08f      	sub	sp, #60	; 0x3c
    7b92:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    7b94:	4b7a      	ldr	r3, [pc, #488]	; (7d80 <get_temp_sensor_data+0x1fc>)
    7b96:	681b      	ldr	r3, [r3, #0]
    7b98:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    7b9a:	4b7a      	ldr	r3, [pc, #488]	; (7d84 <get_temp_sensor_data+0x200>)
    7b9c:	681b      	ldr	r3, [r3, #0]
    7b9e:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    7ba0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    7ba2:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    7ba4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7ba6:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    7ba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7baa:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    7bac:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    7bae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7bb0:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    7bb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7bb4:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    7bb6:	990c      	ldr	r1, [sp, #48]	; 0x30
    7bb8:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    7bba:	0a00      	lsrs	r0, r0, #8
    7bbc:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    7bbe:	4030      	ands	r0, r6
    7bc0:	4d71      	ldr	r5, [pc, #452]	; (7d88 <get_temp_sensor_data+0x204>)
    7bc2:	46ab      	mov	fp, r5
    7bc4:	47a8      	blx	r5
    7bc6:	9001      	str	r0, [sp, #4]
    7bc8:	25ff      	movs	r5, #255	; 0xff
    7bca:	402c      	ands	r4, r5
    7bcc:	0020      	movs	r0, r4
    7bce:	4c6f      	ldr	r4, [pc, #444]	; (7d8c <get_temp_sensor_data+0x208>)
    7bd0:	47a0      	blx	r4
    7bd2:	4a6f      	ldr	r2, [pc, #444]	; (7d90 <get_temp_sensor_data+0x20c>)
    7bd4:	4692      	mov	sl, r2
    7bd6:	9901      	ldr	r1, [sp, #4]
    7bd8:	4790      	blx	r2
    7bda:	9001      	str	r0, [sp, #4]
    7bdc:	4b6d      	ldr	r3, [pc, #436]	; (7d94 <get_temp_sensor_data+0x210>)
    7bde:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    7be0:	4648      	mov	r0, r9
    7be2:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    7be4:	4030      	ands	r0, r6
    7be6:	47d8      	blx	fp
    7be8:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    7bea:	4640      	mov	r0, r8
    7bec:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    7bee:	4028      	ands	r0, r5
    7bf0:	47a0      	blx	r4
    7bf2:	1c31      	adds	r1, r6, #0
    7bf4:	47d0      	blx	sl
    7bf6:	9006      	str	r0, [sp, #24]
    7bf8:	4b67      	ldr	r3, [pc, #412]	; (7d98 <get_temp_sensor_data+0x214>)
    7bfa:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    7bfc:	1638      	asrs	r0, r7, #24
    7bfe:	47a0      	blx	r4
    7c00:	4d66      	ldr	r5, [pc, #408]	; (7d9c <get_temp_sensor_data+0x218>)
    7c02:	46a9      	mov	r9, r5
    7c04:	47a8      	blx	r5
    7c06:	4d66      	ldr	r5, [pc, #408]	; (7da0 <get_temp_sensor_data+0x21c>)
    7c08:	2200      	movs	r2, #0
    7c0a:	4b66      	ldr	r3, [pc, #408]	; (7da4 <get_temp_sensor_data+0x220>)
    7c0c:	47a8      	blx	r5
    7c0e:	0002      	movs	r2, r0
    7c10:	000b      	movs	r3, r1
    7c12:	4f65      	ldr	r7, [pc, #404]	; (7da8 <get_temp_sensor_data+0x224>)
    7c14:	2000      	movs	r0, #0
    7c16:	4965      	ldr	r1, [pc, #404]	; (7dac <get_temp_sensor_data+0x228>)
    7c18:	47b8      	blx	r7
    7c1a:	4e65      	ldr	r6, [pc, #404]	; (7db0 <get_temp_sensor_data+0x22c>)
    7c1c:	47b0      	blx	r6
    7c1e:	4b65      	ldr	r3, [pc, #404]	; (7db4 <get_temp_sensor_data+0x230>)
    7c20:	9002      	str	r0, [sp, #8]
    7c22:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    7c24:	466b      	mov	r3, sp
    7c26:	200c      	movs	r0, #12
    7c28:	5618      	ldrsb	r0, [r3, r0]
    7c2a:	47a0      	blx	r4
    7c2c:	47c8      	blx	r9
    7c2e:	2200      	movs	r2, #0
    7c30:	4b5c      	ldr	r3, [pc, #368]	; (7da4 <get_temp_sensor_data+0x220>)
    7c32:	47a8      	blx	r5
    7c34:	0002      	movs	r2, r0
    7c36:	000b      	movs	r3, r1
    7c38:	2000      	movs	r0, #0
    7c3a:	495c      	ldr	r1, [pc, #368]	; (7dac <get_temp_sensor_data+0x228>)
    7c3c:	47b8      	blx	r7
    7c3e:	47b0      	blx	r6
    7c40:	1c05      	adds	r5, r0, #0
    7c42:	9007      	str	r0, [sp, #28]
    7c44:	4b5c      	ldr	r3, [pc, #368]	; (7db8 <get_temp_sensor_data+0x234>)
    7c46:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    7c48:	9b04      	ldr	r3, [sp, #16]
    7c4a:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7c4c:	0d00      	lsrs	r0, r0, #20
    7c4e:	4e5b      	ldr	r6, [pc, #364]	; (7dbc <get_temp_sensor_data+0x238>)
    7c50:	47b0      	blx	r6
    7c52:	4c5b      	ldr	r4, [pc, #364]	; (7dc0 <get_temp_sensor_data+0x23c>)
    7c54:	9902      	ldr	r1, [sp, #8]
    7c56:	47a0      	blx	r4
    7c58:	4f5a      	ldr	r7, [pc, #360]	; (7dc4 <get_temp_sensor_data+0x240>)
    7c5a:	495b      	ldr	r1, [pc, #364]	; (7dc8 <get_temp_sensor_data+0x244>)
    7c5c:	47b8      	blx	r7
    7c5e:	9003      	str	r0, [sp, #12]
    7c60:	4b5a      	ldr	r3, [pc, #360]	; (7dcc <get_temp_sensor_data+0x248>)
    7c62:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7c64:	9905      	ldr	r1, [sp, #20]
    7c66:	0d08      	lsrs	r0, r1, #20
    7c68:	47b0      	blx	r6
    7c6a:	1c29      	adds	r1, r5, #0
    7c6c:	47a0      	blx	r4
    7c6e:	4956      	ldr	r1, [pc, #344]	; (7dc8 <get_temp_sensor_data+0x244>)
    7c70:	47b8      	blx	r7
    7c72:	1c07      	adds	r7, r0, #0
    7c74:	4b56      	ldr	r3, [pc, #344]	; (7dd0 <get_temp_sensor_data+0x24c>)
    7c76:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    7c78:	4b56      	ldr	r3, [pc, #344]	; (7dd4 <get_temp_sensor_data+0x250>)
    7c7a:	6818      	ldr	r0, [r3, #0]
    7c7c:	8c03      	ldrh	r3, [r0, #32]
    7c7e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    7c80:	2b00      	cmp	r3, #0
    7c82:	d1fb      	bne.n	7c7c <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    7c84:	7e03      	ldrb	r3, [r0, #24]
    7c86:	2202      	movs	r2, #2
    7c88:	4313      	orrs	r3, r2
    7c8a:	7603      	strb	r3, [r0, #24]
    7c8c:	8c03      	ldrh	r3, [r0, #32]
    7c8e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    7c90:	2b00      	cmp	r3, #0
    7c92:	d1fb      	bne.n	7c8c <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7c94:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    7c96:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    7c98:	2402      	movs	r4, #2
    7c9a:	e001      	b.n	7ca0 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    7c9c:	4211      	tst	r1, r2
    7c9e:	d10a      	bne.n	7cb6 <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7ca0:	7983      	ldrb	r3, [r0, #6]
    7ca2:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7ca4:	000a      	movs	r2, r1
    7ca6:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    7ca8:	421e      	tst	r6, r3
    7caa:	d000      	beq.n	7cae <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    7cac:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7cae:	421c      	tst	r4, r3
    7cb0:	d0f4      	beq.n	7c9c <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    7cb2:	4332      	orrs	r2, r6
    7cb4:	e7f2      	b.n	7c9c <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7cb6:	7982      	ldrb	r2, [r0, #6]
    7cb8:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7cba:	2301      	movs	r3, #1
    7cbc:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    7cbe:	0751      	lsls	r1, r2, #29
    7cc0:	d501      	bpl.n	7cc6 <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    7cc2:	2102      	movs	r1, #2
    7cc4:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7cc6:	0792      	lsls	r2, r2, #30
    7cc8:	d501      	bpl.n	7cce <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    7cca:	2204      	movs	r2, #4
    7ccc:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    7cce:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    7cd0:	07db      	lsls	r3, r3, #31
    7cd2:	d441      	bmi.n	7d58 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7cd4:	0010      	movs	r0, r2
    7cd6:	4b39      	ldr	r3, [pc, #228]	; (7dbc <get_temp_sensor_data+0x238>)
    7cd8:	4798      	blx	r3
    7cda:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    7cdc:	4e3e      	ldr	r6, [pc, #248]	; (7dd8 <get_temp_sensor_data+0x254>)
    7cde:	9901      	ldr	r1, [sp, #4]
    7ce0:	9806      	ldr	r0, [sp, #24]
    7ce2:	47b0      	blx	r6
    7ce4:	9005      	str	r0, [sp, #20]
    7ce6:	9d03      	ldr	r5, [sp, #12]
    7ce8:	1c29      	adds	r1, r5, #0
    7cea:	1c38      	adds	r0, r7, #0
    7cec:	47b0      	blx	r6
    7cee:	1c01      	adds	r1, r0, #0
    7cf0:	4c34      	ldr	r4, [pc, #208]	; (7dc4 <get_temp_sensor_data+0x240>)
    7cf2:	9805      	ldr	r0, [sp, #20]
    7cf4:	47a0      	blx	r4
    7cf6:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7cf8:	4933      	ldr	r1, [pc, #204]	; (7dc8 <get_temp_sensor_data+0x244>)
    7cfa:	9804      	ldr	r0, [sp, #16]
    7cfc:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    7cfe:	9503      	str	r5, [sp, #12]
    7d00:	1c29      	adds	r1, r5, #0
    7d02:	47b0      	blx	r6
    7d04:	4f2e      	ldr	r7, [pc, #184]	; (7dc0 <get_temp_sensor_data+0x23c>)
    7d06:	9906      	ldr	r1, [sp, #24]
    7d08:	47b8      	blx	r7
    7d0a:	4d21      	ldr	r5, [pc, #132]	; (7d90 <get_temp_sensor_data+0x20c>)
    7d0c:	9901      	ldr	r1, [sp, #4]
    7d0e:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    7d10:	9901      	ldr	r1, [sp, #4]
    7d12:	47b0      	blx	r6
    7d14:	9009      	str	r0, [sp, #36]	; 0x24
    7d16:	9902      	ldr	r1, [sp, #8]
    7d18:	9807      	ldr	r0, [sp, #28]
    7d1a:	47b0      	blx	r6
    7d1c:	1c01      	adds	r1, r0, #0
    7d1e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d20:	47b8      	blx	r7
    7d22:	9905      	ldr	r1, [sp, #20]
    7d24:	47a0      	blx	r4
    7d26:	9902      	ldr	r1, [sp, #8]
    7d28:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7d2a:	9904      	ldr	r1, [sp, #16]
    7d2c:	47b8      	blx	r7
    7d2e:	4926      	ldr	r1, [pc, #152]	; (7dc8 <get_temp_sensor_data+0x244>)
    7d30:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    7d32:	9903      	ldr	r1, [sp, #12]
    7d34:	47b0      	blx	r6
    7d36:	9906      	ldr	r1, [sp, #24]
    7d38:	47b8      	blx	r7
    7d3a:	9901      	ldr	r1, [sp, #4]
    7d3c:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    7d3e:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    7d40:	2204      	movs	r2, #4
    7d42:	a90d      	add	r1, sp, #52	; 0x34
    7d44:	9808      	ldr	r0, [sp, #32]
    7d46:	4b25      	ldr	r3, [pc, #148]	; (7ddc <get_temp_sensor_data+0x258>)
    7d48:	4798      	blx	r3
}
    7d4a:	b00f      	add	sp, #60	; 0x3c
    7d4c:	bc3c      	pop	{r2, r3, r4, r5}
    7d4e:	4690      	mov	r8, r2
    7d50:	4699      	mov	r9, r3
    7d52:	46a2      	mov	sl, r4
    7d54:	46ab      	mov	fp, r5
    7d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    7d58:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    7d5a:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    7d5c:	2301      	movs	r3, #1
    7d5e:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7d60:	7981      	ldrb	r1, [r0, #6]
    7d62:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7d64:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    7d66:	074c      	lsls	r4, r1, #29
    7d68:	d501      	bpl.n	7d6e <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    7d6a:	2402      	movs	r4, #2
    7d6c:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7d6e:	0789      	lsls	r1, r1, #30
    7d70:	d501      	bpl.n	7d76 <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    7d72:	2104      	movs	r1, #4
    7d74:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    7d76:	075b      	lsls	r3, r3, #29
    7d78:	d5ac      	bpl.n	7cd4 <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    7d7a:	2302      	movs	r3, #2
    7d7c:	7183      	strb	r3, [r0, #6]
    7d7e:	e7a9      	b.n	7cd4 <get_temp_sensor_data+0x150>
    7d80:	00806030 	.word	0x00806030
    7d84:	00806034 	.word	0x00806034
    7d88:	00007ab1 	.word	0x00007ab1
    7d8c:	00011b3d 	.word	0x00011b3d
    7d90:	00010e81 	.word	0x00010e81
    7d94:	20000f70 	.word	0x20000f70
    7d98:	20000f6c 	.word	0x20000f6c
    7d9c:	000134f5 	.word	0x000134f5
    7da0:	00012289 	.word	0x00012289
    7da4:	408f4000 	.word	0x408f4000
    7da8:	00012df1 	.word	0x00012df1
    7dac:	3ff00000 	.word	0x3ff00000
    7db0:	00013599 	.word	0x00013599
    7db4:	20000f60 	.word	0x20000f60
    7db8:	20000f5c 	.word	0x20000f5c
    7dbc:	00011bdd 	.word	0x00011bdd
    7dc0:	00011585 	.word	0x00011585
    7dc4:	000111a5 	.word	0x000111a5
    7dc8:	457ff000 	.word	0x457ff000
    7dcc:	20000f68 	.word	0x20000f68
    7dd0:	20000f64 	.word	0x20000f64
    7dd4:	200016b0 	.word	0x200016b0
    7dd8:	000117c5 	.word	0x000117c5
    7ddc:	00013a4d 	.word	0x00013a4d

00007de0 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    7de0:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    7de2:	4b06      	ldr	r3, [pc, #24]	; (7dfc <hwTimerExpiryCallback+0x1c>)
    7de4:	781b      	ldrb	r3, [r3, #0]
    7de6:	2b00      	cmp	r3, #0
    7de8:	d100      	bne.n	7dec <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    7dea:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    7dec:	2201      	movs	r2, #1
    7dee:	4b04      	ldr	r3, [pc, #16]	; (7e00 <hwTimerExpiryCallback+0x20>)
    7df0:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    7df2:	2001      	movs	r0, #1
    7df4:	4b03      	ldr	r3, [pc, #12]	; (7e04 <hwTimerExpiryCallback+0x24>)
    7df6:	4798      	blx	r3
}
    7df8:	e7f7      	b.n	7dea <hwTimerExpiryCallback+0xa>
    7dfa:	46c0      	nop			; (mov r8, r8)
    7dfc:	20000f84 	.word	0x20000f84
    7e00:	20001862 	.word	0x20001862
    7e04:	00008709 	.word	0x00008709

00007e08 <hwTimerOverflowCallback>:
{
    7e08:	b510      	push	{r4, lr}
    7e0a:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    7e0c:	4924      	ldr	r1, [pc, #144]	; (7ea0 <hwTimerOverflowCallback+0x98>)
    7e0e:	880a      	ldrh	r2, [r1, #0]
    7e10:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    7e12:	880b      	ldrh	r3, [r1, #0]
    7e14:	3301      	adds	r3, #1
    7e16:	b29b      	uxth	r3, r3
    7e18:	800b      	strh	r3, [r1, #0]
    7e1a:	429a      	cmp	r2, r3
    7e1c:	d903      	bls.n	7e26 <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    7e1e:	4a21      	ldr	r2, [pc, #132]	; (7ea4 <hwTimerOverflowCallback+0x9c>)
    7e20:	6813      	ldr	r3, [r2, #0]
    7e22:	3301      	adds	r3, #1
    7e24:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    7e26:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7e2a:	425a      	negs	r2, r3
    7e2c:	4153      	adcs	r3, r2
    7e2e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7e30:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    7e32:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7e36:	2200      	movs	r2, #0
    7e38:	4b1b      	ldr	r3, [pc, #108]	; (7ea8 <hwTimerOverflowCallback+0xa0>)
    7e3a:	701a      	strb	r2, [r3, #0]
	return flags;
    7e3c:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    7e3e:	4b1b      	ldr	r3, [pc, #108]	; (7eac <hwTimerOverflowCallback+0xa4>)
    7e40:	681b      	ldr	r3, [r3, #0]
    7e42:	2bff      	cmp	r3, #255	; 0xff
    7e44:	d00d      	beq.n	7e62 <hwTimerOverflowCallback+0x5a>
    7e46:	0119      	lsls	r1, r3, #4
    7e48:	4a19      	ldr	r2, [pc, #100]	; (7eb0 <hwTimerOverflowCallback+0xa8>)
    7e4a:	1852      	adds	r2, r2, r1
    7e4c:	7b52      	ldrb	r2, [r2, #13]
    7e4e:	2a00      	cmp	r2, #0
    7e50:	d107      	bne.n	7e62 <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    7e52:	4a17      	ldr	r2, [pc, #92]	; (7eb0 <hwTimerOverflowCallback+0xa8>)
    7e54:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    7e56:	4b12      	ldr	r3, [pc, #72]	; (7ea0 <hwTimerOverflowCallback+0x98>)
    7e58:	881b      	ldrh	r3, [r3, #0]
    7e5a:	b29b      	uxth	r3, r3
    7e5c:	0c02      	lsrs	r2, r0, #16
    7e5e:	429a      	cmp	r2, r3
    7e60:	d00a      	beq.n	7e78 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7e62:	23ff      	movs	r3, #255	; 0xff
    7e64:	4223      	tst	r3, r4
    7e66:	d005      	beq.n	7e74 <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    7e68:	2201      	movs	r2, #1
    7e6a:	4b0f      	ldr	r3, [pc, #60]	; (7ea8 <hwTimerOverflowCallback+0xa0>)
    7e6c:	701a      	strb	r2, [r3, #0]
    7e6e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7e72:	b662      	cpsie	i
}
    7e74:	b002      	add	sp, #8
    7e76:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    7e78:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    7e7a:	28ff      	cmp	r0, #255	; 0xff
    7e7c:	d909      	bls.n	7e92 <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    7e7e:	4b0d      	ldr	r3, [pc, #52]	; (7eb4 <hwTimerOverflowCallback+0xac>)
    7e80:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    7e82:	4b0a      	ldr	r3, [pc, #40]	; (7eac <hwTimerOverflowCallback+0xa4>)
    7e84:	681a      	ldr	r2, [r3, #0]
    7e86:	0112      	lsls	r2, r2, #4
    7e88:	4b09      	ldr	r3, [pc, #36]	; (7eb0 <hwTimerOverflowCallback+0xa8>)
    7e8a:	189b      	adds	r3, r3, r2
    7e8c:	2201      	movs	r2, #1
    7e8e:	735a      	strb	r2, [r3, #13]
    7e90:	e7e7      	b.n	7e62 <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    7e92:	2201      	movs	r2, #1
    7e94:	4b08      	ldr	r3, [pc, #32]	; (7eb8 <hwTimerOverflowCallback+0xb0>)
    7e96:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    7e98:	2001      	movs	r0, #1
    7e9a:	4b08      	ldr	r3, [pc, #32]	; (7ebc <hwTimerOverflowCallback+0xb4>)
    7e9c:	4798      	blx	r3
    7e9e:	e7e0      	b.n	7e62 <hwTimerOverflowCallback+0x5a>
    7ea0:	20001860 	.word	0x20001860
    7ea4:	20001864 	.word	0x20001864
    7ea8:	20000008 	.word	0x20000008
    7eac:	20000f80 	.word	0x20000f80
    7eb0:	200016d0 	.word	0x200016d0
    7eb4:	0000a659 	.word	0x0000a659
    7eb8:	20001862 	.word	0x20001862
    7ebc:	00008709 	.word	0x00008709

00007ec0 <loadHwTimer>:
{
    7ec0:	b570      	push	{r4, r5, r6, lr}
    7ec2:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    7ec4:	28ff      	cmp	r0, #255	; 0xff
    7ec6:	d030      	beq.n	7f2a <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    7ec8:	4b19      	ldr	r3, [pc, #100]	; (7f30 <loadHwTimer+0x70>)
    7eca:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    7ecc:	4b19      	ldr	r3, [pc, #100]	; (7f34 <loadHwTimer+0x74>)
    7ece:	881d      	ldrh	r5, [r3, #0]
    7ed0:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    7ed2:	4b19      	ldr	r3, [pc, #100]	; (7f38 <loadHwTimer+0x78>)
    7ed4:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    7ed6:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    7ed8:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    7eda:	4a18      	ldr	r2, [pc, #96]	; (7f3c <loadHwTimer+0x7c>)
    7edc:	589b      	ldr	r3, [r3, r2]
    7ede:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    7ee0:	4b17      	ldr	r3, [pc, #92]	; (7f40 <loadHwTimer+0x80>)
    7ee2:	4298      	cmp	r0, r3
    7ee4:	d81a      	bhi.n	7f1c <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    7ee6:	0122      	lsls	r2, r4, #4
    7ee8:	4b14      	ldr	r3, [pc, #80]	; (7f3c <loadHwTimer+0x7c>)
    7eea:	189b      	adds	r3, r3, r2
    7eec:	7b5b      	ldrb	r3, [r3, #13]
    7eee:	2b00      	cmp	r3, #0
    7ef0:	d11d      	bne.n	7f2e <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    7ef2:	28ff      	cmp	r0, #255	; 0xff
    7ef4:	d90b      	bls.n	7f0e <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    7ef6:	4b13      	ldr	r3, [pc, #76]	; (7f44 <loadHwTimer+0x84>)
    7ef8:	4298      	cmp	r0, r3
    7efa:	d818      	bhi.n	7f2e <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    7efc:	b280      	uxth	r0, r0
    7efe:	4b12      	ldr	r3, [pc, #72]	; (7f48 <loadHwTimer+0x88>)
    7f00:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    7f02:	0124      	lsls	r4, r4, #4
    7f04:	4b0d      	ldr	r3, [pc, #52]	; (7f3c <loadHwTimer+0x7c>)
    7f06:	191c      	adds	r4, r3, r4
    7f08:	2301      	movs	r3, #1
    7f0a:	7363      	strb	r3, [r4, #13]
    7f0c:	e00f      	b.n	7f2e <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    7f0e:	2201      	movs	r2, #1
    7f10:	4b0e      	ldr	r3, [pc, #56]	; (7f4c <loadHwTimer+0x8c>)
    7f12:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    7f14:	2001      	movs	r0, #1
    7f16:	4b0e      	ldr	r3, [pc, #56]	; (7f50 <loadHwTimer+0x90>)
    7f18:	4798      	blx	r3
    7f1a:	e008      	b.n	7f2e <loadHwTimer+0x6e>
            isTimerTriggered = true;
    7f1c:	2201      	movs	r2, #1
    7f1e:	4b0b      	ldr	r3, [pc, #44]	; (7f4c <loadHwTimer+0x8c>)
    7f20:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    7f22:	2001      	movs	r0, #1
    7f24:	4b0a      	ldr	r3, [pc, #40]	; (7f50 <loadHwTimer+0x90>)
    7f26:	4798      	blx	r3
    7f28:	e001      	b.n	7f2e <loadHwTimer+0x6e>
        common_tc_compare_stop();
    7f2a:	4b0a      	ldr	r3, [pc, #40]	; (7f54 <loadHwTimer+0x94>)
    7f2c:	4798      	blx	r3
}
    7f2e:	bd70      	pop	{r4, r5, r6, pc}
    7f30:	20001864 	.word	0x20001864
    7f34:	20001860 	.word	0x20001860
    7f38:	0000a5b1 	.word	0x0000a5b1
    7f3c:	200016d0 	.word	0x200016d0
    7f40:	7ffffffe 	.word	0x7ffffffe
    7f44:	0000ffff 	.word	0x0000ffff
    7f48:	0000a659 	.word	0x0000a659
    7f4c:	20001862 	.word	0x20001862
    7f50:	00008709 	.word	0x00008709
    7f54:	0000a5fd 	.word	0x0000a5fd

00007f58 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    7f58:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    7f5a:	4b1d      	ldr	r3, [pc, #116]	; (7fd0 <swtimerInternalHandler+0x78>)
    7f5c:	781b      	ldrb	r3, [r3, #0]
    7f5e:	2b00      	cmp	r3, #0
    7f60:	d027      	beq.n	7fb2 <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    7f62:	2200      	movs	r2, #0
    7f64:	4b1a      	ldr	r3, [pc, #104]	; (7fd0 <swtimerInternalHandler+0x78>)
    7f66:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    7f68:	4b1a      	ldr	r3, [pc, #104]	; (7fd4 <swtimerInternalHandler+0x7c>)
    7f6a:	781b      	ldrb	r3, [r3, #0]
    7f6c:	2b00      	cmp	r3, #0
    7f6e:	d020      	beq.n	7fb2 <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    7f70:	4b19      	ldr	r3, [pc, #100]	; (7fd8 <swtimerInternalHandler+0x80>)
    7f72:	681b      	ldr	r3, [r3, #0]
    7f74:	2bff      	cmp	r3, #255	; 0xff
    7f76:	d01d      	beq.n	7fb4 <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    7f78:	4b18      	ldr	r3, [pc, #96]	; (7fdc <swtimerInternalHandler+0x84>)
    7f7a:	6818      	ldr	r0, [r3, #0]
    7f7c:	4918      	ldr	r1, [pc, #96]	; (7fe0 <swtimerInternalHandler+0x88>)
    7f7e:	680b      	ldr	r3, [r1, #0]
    7f80:	011a      	lsls	r2, r3, #4
    7f82:	4b18      	ldr	r3, [pc, #96]	; (7fe4 <swtimerInternalHandler+0x8c>)
    7f84:	189b      	adds	r3, r3, r2
    7f86:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    7f88:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    7f8a:	4a16      	ldr	r2, [pc, #88]	; (7fe4 <swtimerInternalHandler+0x8c>)
    7f8c:	4913      	ldr	r1, [pc, #76]	; (7fdc <swtimerInternalHandler+0x84>)
    7f8e:	680b      	ldr	r3, [r1, #0]
    7f90:	011b      	lsls	r3, r3, #4
    7f92:	18d3      	adds	r3, r2, r3
    7f94:	7b18      	ldrb	r0, [r3, #12]
    7f96:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    7f98:	4b11      	ldr	r3, [pc, #68]	; (7fe0 <swtimerInternalHandler+0x88>)
    7f9a:	681b      	ldr	r3, [r3, #0]
    7f9c:	011b      	lsls	r3, r3, #4
    7f9e:	18d2      	adds	r2, r2, r3
    7fa0:	23ff      	movs	r3, #255	; 0xff
    7fa2:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    7fa4:	4a0b      	ldr	r2, [pc, #44]	; (7fd4 <swtimerInternalHandler+0x7c>)
    7fa6:	7813      	ldrb	r3, [r2, #0]
    7fa8:	3b01      	subs	r3, #1
    7faa:	b2db      	uxtb	r3, r3
    7fac:	7013      	strb	r3, [r2, #0]
    7fae:	2b00      	cmp	r3, #0
    7fb0:	d10b      	bne.n	7fca <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    7fb2:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    7fb4:	4b0a      	ldr	r3, [pc, #40]	; (7fe0 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    7fb6:	681b      	ldr	r3, [r3, #0]
    7fb8:	2bff      	cmp	r3, #255	; 0xff
    7fba:	d1dd      	bne.n	7f78 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    7fbc:	4b07      	ldr	r3, [pc, #28]	; (7fdc <swtimerInternalHandler+0x84>)
    7fbe:	681b      	ldr	r3, [r3, #0]
    7fc0:	4a05      	ldr	r2, [pc, #20]	; (7fd8 <swtimerInternalHandler+0x80>)
    7fc2:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    7fc4:	4a06      	ldr	r2, [pc, #24]	; (7fe0 <swtimerInternalHandler+0x88>)
    7fc6:	6013      	str	r3, [r2, #0]
    7fc8:	e7df      	b.n	7f8a <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    7fca:	4b07      	ldr	r3, [pc, #28]	; (7fe8 <swtimerInternalHandler+0x90>)
    7fcc:	4798      	blx	r3
}
    7fce:	e7f0      	b.n	7fb2 <swtimerInternalHandler+0x5a>
    7fd0:	20001862 	.word	0x20001862
    7fd4:	20000f84 	.word	0x20000f84
    7fd8:	20000f78 	.word	0x20000f78
    7fdc:	20000f80 	.word	0x20000f80
    7fe0:	20000f7c 	.word	0x20000f7c
    7fe4:	200016d0 	.word	0x200016d0
    7fe8:	00007ec1 	.word	0x00007ec1

00007fec <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    7fec:	2300      	movs	r3, #0
    7fee:	4a0d      	ldr	r2, [pc, #52]	; (8024 <SwTimerReset+0x38>)
    7ff0:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    7ff2:	4a0d      	ldr	r2, [pc, #52]	; (8028 <SwTimerReset+0x3c>)
    7ff4:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    7ff6:	33ff      	adds	r3, #255	; 0xff
    7ff8:	4a0c      	ldr	r2, [pc, #48]	; (802c <SwTimerReset+0x40>)
    7ffa:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    7ffc:	4a0c      	ldr	r2, [pc, #48]	; (8030 <SwTimerReset+0x44>)
    7ffe:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    8000:	4a0c      	ldr	r2, [pc, #48]	; (8034 <SwTimerReset+0x48>)
    8002:	6013      	str	r3, [r2, #0]
    8004:	4b0c      	ldr	r3, [pc, #48]	; (8038 <SwTimerReset+0x4c>)
    8006:	0018      	movs	r0, r3
    8008:	3091      	adds	r0, #145	; 0x91
    800a:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    800c:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    800e:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    8010:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    8012:	601a      	str	r2, [r3, #0]
    8014:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    8016:	4283      	cmp	r3, r0
    8018:	d1fa      	bne.n	8010 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    801a:	2200      	movs	r2, #0
    801c:	4b07      	ldr	r3, [pc, #28]	; (803c <SwTimerReset+0x50>)
    801e:	701a      	strb	r2, [r3, #0]
}
    8020:	4770      	bx	lr
    8022:	46c0      	nop			; (mov r8, r8)
    8024:	20000f84 	.word	0x20000f84
    8028:	20001862 	.word	0x20001862
    802c:	20000f80 	.word	0x20000f80
    8030:	20000f78 	.word	0x20000f78
    8034:	20000f7c 	.word	0x20000f7c
    8038:	200016d4 	.word	0x200016d4
    803c:	20000f74 	.word	0x20000f74

00008040 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    8040:	b510      	push	{r4, lr}
    SwTimerReset();
    8042:	4b08      	ldr	r3, [pc, #32]	; (8064 <SystemTimerInit+0x24>)
    8044:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    8046:	2300      	movs	r3, #0
    8048:	4a07      	ldr	r2, [pc, #28]	; (8068 <SystemTimerInit+0x28>)
    804a:	8013      	strh	r3, [r2, #0]
    804c:	4a07      	ldr	r2, [pc, #28]	; (806c <SystemTimerInit+0x2c>)
    804e:	6013      	str	r3, [r2, #0]

    common_tc_init();
    8050:	4b07      	ldr	r3, [pc, #28]	; (8070 <SystemTimerInit+0x30>)
    8052:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    8054:	4807      	ldr	r0, [pc, #28]	; (8074 <SystemTimerInit+0x34>)
    8056:	4b08      	ldr	r3, [pc, #32]	; (8078 <SystemTimerInit+0x38>)
    8058:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    805a:	4808      	ldr	r0, [pc, #32]	; (807c <SystemTimerInit+0x3c>)
    805c:	4b08      	ldr	r3, [pc, #32]	; (8080 <SystemTimerInit+0x40>)
    805e:	4798      	blx	r3
}
    8060:	bd10      	pop	{r4, pc}
    8062:	46c0      	nop			; (mov r8, r8)
    8064:	00007fed 	.word	0x00007fed
    8068:	20001860 	.word	0x20001860
    806c:	20001864 	.word	0x20001864
    8070:	0000a6c5 	.word	0x0000a6c5
    8074:	00007e09 	.word	0x00007e09
    8078:	0000a749 	.word	0x0000a749
    807c:	00007de1 	.word	0x00007de1
    8080:	0000a755 	.word	0x0000a755

00008084 <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    8084:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8086:	4b05      	ldr	r3, [pc, #20]	; (809c <SwTimerGetTime+0x18>)
    8088:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    808a:	4b05      	ldr	r3, [pc, #20]	; (80a0 <SwTimerGetTime+0x1c>)
    808c:	881d      	ldrh	r5, [r3, #0]
    808e:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    8090:	4b04      	ldr	r3, [pc, #16]	; (80a4 <SwTimerGetTime+0x20>)
    8092:	4798      	blx	r3
    8094:	4328      	orrs	r0, r5
    return gettime();
}
    8096:	0021      	movs	r1, r4
    8098:	bd70      	pop	{r4, r5, r6, pc}
    809a:	46c0      	nop			; (mov r8, r8)
    809c:	20001864 	.word	0x20001864
    80a0:	20001860 	.word	0x20001860
    80a4:	0000a5b1 	.word	0x0000a5b1

000080a8 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    80a8:	b510      	push	{r4, lr}
    80aa:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    80ac:	4b08      	ldr	r3, [pc, #32]	; (80d0 <SwTimerCreate+0x28>)
    80ae:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    80b0:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    80b2:	2b18      	cmp	r3, #24
    80b4:	d900      	bls.n	80b8 <SwTimerCreate+0x10>
    }

    return retVal;
}
    80b6:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    80b8:	4b06      	ldr	r3, [pc, #24]	; (80d4 <SwTimerCreate+0x2c>)
    80ba:	4798      	blx	r3
        *timerId = allocatedTimerId;
    80bc:	4a04      	ldr	r2, [pc, #16]	; (80d0 <SwTimerCreate+0x28>)
    80be:	7813      	ldrb	r3, [r2, #0]
    80c0:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    80c2:	3301      	adds	r3, #1
    80c4:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    80c6:	4b04      	ldr	r3, [pc, #16]	; (80d8 <SwTimerCreate+0x30>)
    80c8:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    80ca:	2008      	movs	r0, #8
    80cc:	e7f3      	b.n	80b6 <SwTimerCreate+0xe>
    80ce:	46c0      	nop			; (mov r8, r8)
    80d0:	20000f74 	.word	0x20000f74
    80d4:	0000419d 	.word	0x0000419d
    80d8:	000041a9 	.word	0x000041a9

000080dc <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    80dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    80de:	46d6      	mov	lr, sl
    80e0:	464f      	mov	r7, r9
    80e2:	4646      	mov	r6, r8
    80e4:	b5c0      	push	{r6, r7, lr}
    80e6:	b084      	sub	sp, #16
    80e8:	0007      	movs	r7, r0
    80ea:	000d      	movs	r5, r1
    80ec:	0016      	movs	r6, r2
    80ee:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    80f0:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    80f2:	2f18      	cmp	r7, #24
    80f4:	d809      	bhi.n	810a <SwTimerStart+0x2e>
    80f6:	2b00      	cmp	r3, #0
    80f8:	d100      	bne.n	80fc <SwTimerStart+0x20>
    80fa:	e08c      	b.n	8216 <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    80fc:	013a      	lsls	r2, r7, #4
    80fe:	4b52      	ldr	r3, [pc, #328]	; (8248 <SwTimerStart+0x16c>)
    8100:	189b      	adds	r3, r3, r2
    8102:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    8104:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    8106:	2b00      	cmp	r3, #0
    8108:	d005      	beq.n	8116 <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    810a:	b004      	add	sp, #16
    810c:	bc1c      	pop	{r2, r3, r4}
    810e:	4690      	mov	r8, r2
    8110:	4699      	mov	r9, r3
    8112:	46a2      	mov	sl, r4
    8114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8116:	4b4d      	ldr	r3, [pc, #308]	; (824c <SwTimerStart+0x170>)
    8118:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    811a:	4b4d      	ldr	r3, [pc, #308]	; (8250 <SwTimerStart+0x174>)
    811c:	8818      	ldrh	r0, [r3, #0]
    811e:	0403      	lsls	r3, r0, #16
    8120:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    8122:	4b4c      	ldr	r3, [pc, #304]	; (8254 <SwTimerStart+0x178>)
    8124:	4798      	blx	r3
    8126:	4643      	mov	r3, r8
    8128:	4303      	orrs	r3, r0
    switch (timeoutType)
    812a:	2e00      	cmp	r6, #0
    812c:	d003      	beq.n	8136 <SwTimerStart+0x5a>
    812e:	2e01      	cmp	r6, #1
    8130:	d038      	beq.n	81a4 <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    8132:	200a      	movs	r0, #10
    8134:	e7e9      	b.n	810a <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8136:	4948      	ldr	r1, [pc, #288]	; (8258 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    8138:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    813a:	002a      	movs	r2, r5
    813c:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    813e:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8140:	428a      	cmp	r2, r1
    8142:	d8e2      	bhi.n	810a <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    8144:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8148:	425a      	negs	r2, r3
    814a:	4153      	adcs	r3, r2
    814c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    814e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8150:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8154:	2600      	movs	r6, #0
    8156:	4b41      	ldr	r3, [pc, #260]	; (825c <SwTimerStart+0x180>)
    8158:	701e      	strb	r6, [r3, #0]
	return flags;
    815a:	9b03      	ldr	r3, [sp, #12]
    815c:	4699      	mov	r9, r3
    swtimerInternalHandler();
    815e:	4b40      	ldr	r3, [pc, #256]	; (8260 <SwTimerStart+0x184>)
    8160:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    8162:	4b39      	ldr	r3, [pc, #228]	; (8248 <SwTimerStart+0x16c>)
    8164:	013a      	lsls	r2, r7, #4
    8166:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    8168:	189b      	adds	r3, r3, r2
    816a:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    816c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    816e:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    8170:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    8172:	4a3c      	ldr	r2, [pc, #240]	; (8264 <SwTimerStart+0x188>)
    8174:	7813      	ldrb	r3, [r2, #0]
    8176:	3301      	adds	r3, #1
    8178:	b2db      	uxtb	r3, r3
    817a:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    817c:	4b3a      	ldr	r3, [pc, #232]	; (8268 <SwTimerStart+0x18c>)
    817e:	681b      	ldr	r3, [r3, #0]
    8180:	469a      	mov	sl, r3
    8182:	2bff      	cmp	r3, #255	; 0xff
    8184:	d016      	beq.n	81b4 <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    8186:	466a      	mov	r2, sp
    8188:	7013      	strb	r3, [r2, #0]
    818a:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    818c:	4b35      	ldr	r3, [pc, #212]	; (8264 <SwTimerStart+0x188>)
    818e:	781b      	ldrb	r3, [r3, #0]
    8190:	2b00      	cmp	r3, #0
    8192:	d042      	beq.n	821a <SwTimerStart+0x13e>
    8194:	9200      	str	r2, [sp, #0]
    8196:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8198:	492b      	ldr	r1, [pc, #172]	; (8248 <SwTimerStart+0x16c>)
    819a:	4688      	mov	r8, r1
    819c:	4833      	ldr	r0, [pc, #204]	; (826c <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    819e:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    81a0:	4c30      	ldr	r4, [pc, #192]	; (8264 <SwTimerStart+0x188>)
    81a2:	e02a      	b.n	81fa <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    81a4:	0028      	movs	r0, r5
    81a6:	38ff      	subs	r0, #255	; 0xff
    81a8:	1ac3      	subs	r3, r0, r3
    81aa:	4a2b      	ldr	r2, [pc, #172]	; (8258 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    81ac:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    81ae:	4293      	cmp	r3, r2
    81b0:	d9c8      	bls.n	8144 <SwTimerStart+0x68>
    81b2:	e7aa      	b.n	810a <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    81b4:	4b2c      	ldr	r3, [pc, #176]	; (8268 <SwTimerStart+0x18c>)
    81b6:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    81b8:	0038      	movs	r0, r7
    81ba:	4b2d      	ldr	r3, [pc, #180]	; (8270 <SwTimerStart+0x194>)
    81bc:	4798      	blx	r3
    81be:	e036      	b.n	822e <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    81c0:	4b21      	ldr	r3, [pc, #132]	; (8248 <SwTimerStart+0x16c>)
    81c2:	013c      	lsls	r4, r7, #4
    81c4:	191c      	adds	r4, r3, r4
    81c6:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    81c8:	9901      	ldr	r1, [sp, #4]
    81ca:	0109      	lsls	r1, r1, #4
    81cc:	1859      	adds	r1, r3, r1
    81ce:	2300      	movs	r3, #0
    81d0:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    81d2:	4592      	cmp	sl, r2
    81d4:	d005      	beq.n	81e2 <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    81d6:	9b00      	ldr	r3, [sp, #0]
    81d8:	0118      	lsls	r0, r3, #4
    81da:	4b1b      	ldr	r3, [pc, #108]	; (8248 <SwTimerStart+0x16c>)
    81dc:	1818      	adds	r0, r3, r0
    81de:	7307      	strb	r7, [r0, #12]
    81e0:	e025      	b.n	822e <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    81e2:	4b21      	ldr	r3, [pc, #132]	; (8268 <SwTimerStart+0x18c>)
    81e4:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    81e6:	0038      	movs	r0, r7
    81e8:	4b21      	ldr	r3, [pc, #132]	; (8270 <SwTimerStart+0x194>)
    81ea:	4798      	blx	r3
    81ec:	e01f      	b.n	822e <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    81ee:	3301      	adds	r3, #1
    81f0:	b2db      	uxtb	r3, r3
    81f2:	7821      	ldrb	r1, [r4, #0]
    81f4:	b2c9      	uxtb	r1, r1
    81f6:	428b      	cmp	r3, r1
    81f8:	d210      	bcs.n	821c <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    81fa:	2aff      	cmp	r2, #255	; 0xff
    81fc:	d0f7      	beq.n	81ee <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    81fe:	9201      	str	r2, [sp, #4]
    8200:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    8202:	4646      	mov	r6, r8
    8204:	5989      	ldr	r1, [r1, r6]
    8206:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8208:	4281      	cmp	r1, r0
    820a:	d8d9      	bhi.n	81c0 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    820c:	0111      	lsls	r1, r2, #4
    820e:	4461      	add	r1, ip
    8210:	9200      	str	r2, [sp, #0]
    8212:	7b0a      	ldrb	r2, [r1, #12]
    8214:	e7eb      	b.n	81ee <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    8216:	200a      	movs	r0, #10
    8218:	e777      	b.n	810a <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    821a:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    821c:	4b0a      	ldr	r3, [pc, #40]	; (8248 <SwTimerStart+0x16c>)
    821e:	9a00      	ldr	r2, [sp, #0]
    8220:	0110      	lsls	r0, r2, #4
    8222:	1818      	adds	r0, r3, r0
    8224:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    8226:	013f      	lsls	r7, r7, #4
    8228:	19df      	adds	r7, r3, r7
    822a:	23ff      	movs	r3, #255	; 0xff
    822c:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    822e:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    8230:	2008      	movs	r0, #8
    8232:	464a      	mov	r2, r9
    8234:	4213      	tst	r3, r2
    8236:	d100      	bne.n	823a <SwTimerStart+0x15e>
    8238:	e767      	b.n	810a <SwTimerStart+0x2e>
		cpu_irq_enable();
    823a:	2201      	movs	r2, #1
    823c:	4b07      	ldr	r3, [pc, #28]	; (825c <SwTimerStart+0x180>)
    823e:	701a      	strb	r2, [r3, #0]
    8240:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8244:	b662      	cpsie	i
    8246:	e760      	b.n	810a <SwTimerStart+0x2e>
    8248:	200016d0 	.word	0x200016d0
    824c:	20001864 	.word	0x20001864
    8250:	20001860 	.word	0x20001860
    8254:	0000a5b1 	.word	0x0000a5b1
    8258:	7fffff00 	.word	0x7fffff00
    825c:	20000008 	.word	0x20000008
    8260:	00007f59 	.word	0x00007f59
    8264:	20000f84 	.word	0x20000f84
    8268:	20000f80 	.word	0x20000f80
    826c:	7ffffffe 	.word	0x7ffffffe
    8270:	00007ec1 	.word	0x00007ec1

00008274 <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    8274:	0103      	lsls	r3, r0, #4
    8276:	4803      	ldr	r0, [pc, #12]	; (8284 <SwTimerIsRunning+0x10>)
    8278:	18c0      	adds	r0, r0, r3
    827a:	6840      	ldr	r0, [r0, #4]
    827c:	1e43      	subs	r3, r0, #1
    827e:	4198      	sbcs	r0, r3
    8280:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    8282:	4770      	bx	lr
    8284:	200016d0 	.word	0x200016d0

00008288 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    8288:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    
    if ( NULL != swTimers[timerId].timerCb )
    828a:	0102      	lsls	r2, r0, #4
    828c:	4b0b      	ldr	r3, [pc, #44]	; (82bc <SwTimerReadValue+0x34>)
    828e:	189b      	adds	r3, r3, r2
    8290:	685b      	ldr	r3, [r3, #4]
    8292:	2b00      	cmp	r3, #0
    8294:	d010      	beq.n	82b8 <SwTimerReadValue+0x30>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    8296:	4b09      	ldr	r3, [pc, #36]	; (82bc <SwTimerReadValue+0x34>)
    8298:	58d4      	ldr	r4, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    829a:	4b09      	ldr	r3, [pc, #36]	; (82c0 <SwTimerReadValue+0x38>)
    829c:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    829e:	4b09      	ldr	r3, [pc, #36]	; (82c4 <SwTimerReadValue+0x3c>)
    82a0:	881d      	ldrh	r5, [r3, #0]
    82a2:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    82a4:	4b08      	ldr	r3, [pc, #32]	; (82c8 <SwTimerReadValue+0x40>)
    82a6:	4798      	blx	r3
    82a8:	4328      	orrs	r0, r5
	    currentSysTime = (uint32_t) gettime();

	    if ( currentSysTime <= timerExpiryTime )
    82aa:	4284      	cmp	r4, r0
    82ac:	d202      	bcs.n	82b4 <SwTimerReadValue+0x2c>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
	    }
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    82ae:	3c01      	subs	r4, #1
    82b0:	1a20      	subs	r0, r4, r0
	    }
    }
    
    return remainingTime;
}
    82b2:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = timerExpiryTime - currentSysTime;
    82b4:	1a20      	subs	r0, r4, r0
    82b6:	e7fc      	b.n	82b2 <SwTimerReadValue+0x2a>
    uint32_t remainingTime = 0u;
    82b8:	2000      	movs	r0, #0
    return remainingTime;
    82ba:	e7fa      	b.n	82b2 <SwTimerReadValue+0x2a>
    82bc:	200016d0 	.word	0x200016d0
    82c0:	20001864 	.word	0x20001864
    82c4:	20001860 	.word	0x20001860
    82c8:	0000a5b1 	.word	0x0000a5b1

000082cc <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    82cc:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    82ce:	4b05      	ldr	r3, [pc, #20]	; (82e4 <SwTimerNextExpiryDuration+0x18>)
    82d0:	6818      	ldr	r0, [r3, #0]
    82d2:	28ff      	cmp	r0, #255	; 0xff
    82d4:	d102      	bne.n	82dc <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    82d6:	2001      	movs	r0, #1
    82d8:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    82da:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    82dc:	b2c0      	uxtb	r0, r0
    82de:	4b02      	ldr	r3, [pc, #8]	; (82e8 <SwTimerNextExpiryDuration+0x1c>)
    82e0:	4798      	blx	r3
    82e2:	e7fa      	b.n	82da <SwTimerNextExpiryDuration+0xe>
    82e4:	20000f80 	.word	0x20000f80
    82e8:	00008289 	.word	0x00008289

000082ec <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    82ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    82ee:	46de      	mov	lr, fp
    82f0:	4657      	mov	r7, sl
    82f2:	464e      	mov	r6, r9
    82f4:	4645      	mov	r5, r8
    82f6:	b5e0      	push	{r5, r6, r7, lr}
    82f8:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    82fa:	4b2f      	ldr	r3, [pc, #188]	; (83b8 <SwTimersExecute+0xcc>)
    82fc:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    82fe:	4b2f      	ldr	r3, [pc, #188]	; (83bc <SwTimersExecute+0xd0>)
    8300:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    8302:	4b2f      	ldr	r3, [pc, #188]	; (83c0 <SwTimersExecute+0xd4>)
    8304:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    8306:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    830a:	4253      	negs	r3, r2
    830c:	4153      	adcs	r3, r2
    830e:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    8310:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8312:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8316:	2200      	movs	r2, #0
    8318:	4b2a      	ldr	r3, [pc, #168]	; (83c4 <SwTimersExecute+0xd8>)
    831a:	701a      	strb	r2, [r3, #0]
	return flags;
    831c:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    831e:	4b2a      	ldr	r3, [pc, #168]	; (83c8 <SwTimersExecute+0xdc>)
    8320:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    8322:	23ff      	movs	r3, #255	; 0xff
    8324:	4223      	tst	r3, r4
    8326:	d005      	beq.n	8334 <SwTimersExecute+0x48>
		cpu_irq_enable();
    8328:	2201      	movs	r2, #1
    832a:	4b26      	ldr	r3, [pc, #152]	; (83c4 <SwTimersExecute+0xd8>)
    832c:	701a      	strb	r2, [r3, #0]
    832e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8332:	b662      	cpsie	i
	cpu_irq_disable();
    8334:	4b23      	ldr	r3, [pc, #140]	; (83c4 <SwTimersExecute+0xd8>)
    8336:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    8338:	4c24      	ldr	r4, [pc, #144]	; (83cc <SwTimersExecute+0xe0>)
    833a:	4b25      	ldr	r3, [pc, #148]	; (83d0 <SwTimersExecute+0xe4>)
    833c:	4699      	mov	r9, r3
    833e:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    8340:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    8342:	4b24      	ldr	r3, [pc, #144]	; (83d4 <SwTimersExecute+0xe8>)
    8344:	4698      	mov	r8, r3
		cpu_irq_enable();
    8346:	4b1f      	ldr	r3, [pc, #124]	; (83c4 <SwTimersExecute+0xd8>)
    8348:	469c      	mov	ip, r3
    834a:	e004      	b.n	8356 <SwTimersExecute+0x6a>
    834c:	4643      	mov	r3, r8
    834e:	6018      	str	r0, [r3, #0]
    8350:	e01e      	b.n	8390 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    8352:	2e00      	cmp	r6, #0
    8354:	d125      	bne.n	83a2 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    8356:	4b1d      	ldr	r3, [pc, #116]	; (83cc <SwTimersExecute+0xe0>)
    8358:	681b      	ldr	r3, [r3, #0]
    835a:	2bff      	cmp	r3, #255	; 0xff
    835c:	d024      	beq.n	83a8 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    835e:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8362:	424b      	negs	r3, r1
    8364:	414b      	adcs	r3, r1
    8366:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    8368:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    836a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    836e:	4653      	mov	r3, sl
    8370:	701a      	strb	r2, [r3, #0]
	return flags;
    8372:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    8374:	6823      	ldr	r3, [r4, #0]
    8376:	011b      	lsls	r3, r3, #4
    8378:	444b      	add	r3, r9
    837a:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    837c:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    837e:	689d      	ldr	r5, [r3, #8]
    8380:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    8382:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    8384:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    8386:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    8388:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    838a:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    838c:	29ff      	cmp	r1, #255	; 0xff
    838e:	d0dd      	beq.n	834c <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    8390:	4238      	tst	r0, r7
    8392:	d0de      	beq.n	8352 <SwTimersExecute+0x66>
		cpu_irq_enable();
    8394:	2301      	movs	r3, #1
    8396:	4661      	mov	r1, ip
    8398:	700b      	strb	r3, [r1, #0]
    839a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    839e:	b662      	cpsie	i
    83a0:	e7d7      	b.n	8352 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    83a2:	4658      	mov	r0, fp
    83a4:	47b0      	blx	r6
    83a6:	e7ca      	b.n	833e <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    83a8:	b003      	add	sp, #12
    83aa:	bc3c      	pop	{r2, r3, r4, r5}
    83ac:	4690      	mov	r8, r2
    83ae:	4699      	mov	r9, r3
    83b0:	46a2      	mov	sl, r4
    83b2:	46ab      	mov	fp, r5
    83b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83b6:	46c0      	nop			; (mov r8, r8)
    83b8:	20001864 	.word	0x20001864
    83bc:	20001860 	.word	0x20001860
    83c0:	0000a5b1 	.word	0x0000a5b1
    83c4:	20000008 	.word	0x20000008
    83c8:	00007f59 	.word	0x00007f59
    83cc:	20000f78 	.word	0x20000f78
    83d0:	200016d0 	.word	0x200016d0
    83d4:	20000f7c 	.word	0x20000f7c

000083d8 <TIMER_TaskHandler>:
{
    83d8:	b510      	push	{r4, lr}
    SwTimersExecute();
    83da:	4b02      	ldr	r3, [pc, #8]	; (83e4 <TIMER_TaskHandler+0xc>)
    83dc:	4798      	blx	r3
}
    83de:	2000      	movs	r0, #0
    83e0:	bd10      	pop	{r4, pc}
    83e2:	46c0      	nop			; (mov r8, r8)
    83e4:	000082ed 	.word	0x000082ed

000083e8 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    83e8:	b570      	push	{r4, r5, r6, lr}
    83ea:	b082      	sub	sp, #8
    83ec:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    83ee:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    83f0:	2c18      	cmp	r4, #24
    83f2:	d901      	bls.n	83f8 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    83f4:	b002      	add	sp, #8
    83f6:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    83f8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    83fc:	425a      	negs	r2, r3
    83fe:	4153      	adcs	r3, r2
    8400:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    8402:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8404:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8408:	2200      	movs	r2, #0
    840a:	4b47      	ldr	r3, [pc, #284]	; (8528 <SwTimerStop+0x140>)
    840c:	701a      	strb	r2, [r3, #0]
	return flags;
    840e:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    8410:	4b46      	ldr	r3, [pc, #280]	; (852c <SwTimerStop+0x144>)
    8412:	4798      	blx	r3
    if (runningTimers > 0)
    8414:	4b46      	ldr	r3, [pc, #280]	; (8530 <SwTimerStop+0x148>)
    8416:	781b      	ldrb	r3, [r3, #0]
    8418:	2b00      	cmp	r3, #0
    841a:	d040      	beq.n	849e <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    841c:	4b44      	ldr	r3, [pc, #272]	; (8530 <SwTimerStop+0x148>)
    841e:	781b      	ldrb	r3, [r3, #0]
    8420:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    8422:	4a44      	ldr	r2, [pc, #272]	; (8534 <SwTimerStop+0x14c>)
    8424:	6816      	ldr	r6, [r2, #0]
    8426:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    8428:	2b00      	cmp	r3, #0
    842a:	d038      	beq.n	849e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    842c:	428c      	cmp	r4, r1
    842e:	d00b      	beq.n	8448 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    8430:	4841      	ldr	r0, [pc, #260]	; (8538 <SwTimerStop+0x150>)
    8432:	010a      	lsls	r2, r1, #4
    8434:	1882      	adds	r2, r0, r2
    8436:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    8438:	3b01      	subs	r3, #1
    843a:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    843c:	2b00      	cmp	r3, #0
    843e:	d02e      	beq.n	849e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    8440:	4294      	cmp	r4, r2
    8442:	d001      	beq.n	8448 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    8444:	0011      	movs	r1, r2
    8446:	e7f4      	b.n	8432 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    8448:	42a6      	cmp	r6, r4
    844a:	d01d      	beq.n	8488 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    844c:	4b3a      	ldr	r3, [pc, #232]	; (8538 <SwTimerStop+0x150>)
    844e:	0122      	lsls	r2, r4, #4
    8450:	189a      	adds	r2, r3, r2
    8452:	7b12      	ldrb	r2, [r2, #12]
    8454:	0109      	lsls	r1, r1, #4
    8456:	1859      	adds	r1, r3, r1
    8458:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    845a:	0122      	lsls	r2, r4, #4
    845c:	4b36      	ldr	r3, [pc, #216]	; (8538 <SwTimerStop+0x150>)
    845e:	189b      	adds	r3, r3, r2
    8460:	22ff      	movs	r2, #255	; 0xff
    8462:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    8464:	4a32      	ldr	r2, [pc, #200]	; (8530 <SwTimerStop+0x148>)
    8466:	7813      	ldrb	r3, [r2, #0]
    8468:	3b01      	subs	r3, #1
    846a:	b2db      	uxtb	r3, r3
    846c:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    846e:	0124      	lsls	r4, r4, #4
    8470:	4b31      	ldr	r3, [pc, #196]	; (8538 <SwTimerStop+0x150>)
    8472:	191c      	adds	r4, r3, r4
    8474:	2300      	movs	r3, #0
    8476:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    8478:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    847a:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    847c:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    847e:	2008      	movs	r0, #8
    8480:	422b      	tst	r3, r5
    8482:	d0b7      	beq.n	83f4 <SwTimerStop+0xc>
    8484:	2301      	movs	r3, #1
    8486:	e040      	b.n	850a <SwTimerStop+0x122>
                    common_tc_compare_stop();
    8488:	4b2c      	ldr	r3, [pc, #176]	; (853c <SwTimerStop+0x154>)
    848a:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    848c:	0122      	lsls	r2, r4, #4
    848e:	4b2a      	ldr	r3, [pc, #168]	; (8538 <SwTimerStop+0x150>)
    8490:	189b      	adds	r3, r3, r2
    8492:	7b18      	ldrb	r0, [r3, #12]
    8494:	4b27      	ldr	r3, [pc, #156]	; (8534 <SwTimerStop+0x14c>)
    8496:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    8498:	4b29      	ldr	r3, [pc, #164]	; (8540 <SwTimerStop+0x158>)
    849a:	4798      	blx	r3
    849c:	e7dd      	b.n	845a <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    849e:	4b29      	ldr	r3, [pc, #164]	; (8544 <SwTimerStop+0x15c>)
    84a0:	6818      	ldr	r0, [r3, #0]
    84a2:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    84a4:	2aff      	cmp	r2, #255	; 0xff
    84a6:	d02c      	beq.n	8502 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    84a8:	4294      	cmp	r4, r2
    84aa:	d009      	beq.n	84c0 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    84ac:	4922      	ldr	r1, [pc, #136]	; (8538 <SwTimerStop+0x150>)
    84ae:	0113      	lsls	r3, r2, #4
    84b0:	18cb      	adds	r3, r1, r3
    84b2:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    84b4:	2bff      	cmp	r3, #255	; 0xff
    84b6:	d024      	beq.n	8502 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    84b8:	429c      	cmp	r4, r3
    84ba:	d001      	beq.n	84c0 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    84bc:	001a      	movs	r2, r3
    84be:	e7f6      	b.n	84ae <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    84c0:	42a0      	cmp	r0, r4
    84c2:	d00d      	beq.n	84e0 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    84c4:	4b1c      	ldr	r3, [pc, #112]	; (8538 <SwTimerStop+0x150>)
    84c6:	0121      	lsls	r1, r4, #4
    84c8:	1859      	adds	r1, r3, r1
    84ca:	7b09      	ldrb	r1, [r1, #12]
    84cc:	0110      	lsls	r0, r2, #4
    84ce:	181b      	adds	r3, r3, r0
    84d0:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    84d2:	4b1d      	ldr	r3, [pc, #116]	; (8548 <SwTimerStop+0x160>)
    84d4:	681b      	ldr	r3, [r3, #0]
    84d6:	429c      	cmp	r4, r3
    84d8:	d1c9      	bne.n	846e <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    84da:	4b1b      	ldr	r3, [pc, #108]	; (8548 <SwTimerStop+0x160>)
    84dc:	601a      	str	r2, [r3, #0]
    84de:	e7c6      	b.n	846e <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    84e0:	4b19      	ldr	r3, [pc, #100]	; (8548 <SwTimerStop+0x160>)
    84e2:	681b      	ldr	r3, [r3, #0]
    84e4:	4298      	cmp	r0, r3
    84e6:	d006      	beq.n	84f6 <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    84e8:	0100      	lsls	r0, r0, #4
    84ea:	4b13      	ldr	r3, [pc, #76]	; (8538 <SwTimerStop+0x150>)
    84ec:	1818      	adds	r0, r3, r0
    84ee:	7b02      	ldrb	r2, [r0, #12]
    84f0:	4b14      	ldr	r3, [pc, #80]	; (8544 <SwTimerStop+0x15c>)
    84f2:	601a      	str	r2, [r3, #0]
    84f4:	e7bb      	b.n	846e <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    84f6:	23ff      	movs	r3, #255	; 0xff
    84f8:	4a13      	ldr	r2, [pc, #76]	; (8548 <SwTimerStop+0x160>)
    84fa:	6013      	str	r3, [r2, #0]
    84fc:	4a11      	ldr	r2, [pc, #68]	; (8544 <SwTimerStop+0x15c>)
    84fe:	6013      	str	r3, [r2, #0]
    8500:	e7b5      	b.n	846e <SwTimerStop+0x86>
    8502:	23ff      	movs	r3, #255	; 0xff
    8504:	422b      	tst	r3, r5
    8506:	d00a      	beq.n	851e <SwTimerStop+0x136>
    8508:	2300      	movs	r3, #0
		cpu_irq_enable();
    850a:	2101      	movs	r1, #1
    850c:	4a06      	ldr	r2, [pc, #24]	; (8528 <SwTimerStop+0x140>)
    850e:	7011      	strb	r1, [r2, #0]
    8510:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8514:	b662      	cpsie	i
    if (timerStopReqStatus)
    8516:	2b00      	cmp	r3, #0
    8518:	d103      	bne.n	8522 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    851a:	2015      	movs	r0, #21
    851c:	e76a      	b.n	83f4 <SwTimerStop+0xc>
    851e:	2015      	movs	r0, #21
    8520:	e768      	b.n	83f4 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    8522:	2008      	movs	r0, #8
    8524:	e766      	b.n	83f4 <SwTimerStop+0xc>
    8526:	46c0      	nop			; (mov r8, r8)
    8528:	20000008 	.word	0x20000008
    852c:	00007f59 	.word	0x00007f59
    8530:	20000f84 	.word	0x20000f84
    8534:	20000f80 	.word	0x20000f80
    8538:	200016d0 	.word	0x200016d0
    853c:	0000a5fd 	.word	0x0000a5fd
    8540:	00007ec1 	.word	0x00007ec1
    8544:	20000f78 	.word	0x20000f78
    8548:	20000f7c 	.word	0x20000f7c

0000854c <SwTimerRunRemainingTime>:
{
    854c:	b5f0      	push	{r4, r5, r6, r7, lr}
    854e:	b083      	sub	sp, #12
    8550:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    8552:	4b0b      	ldr	r3, [pc, #44]	; (8580 <SwTimerRunRemainingTime+0x34>)
    8554:	681c      	ldr	r4, [r3, #0]
    8556:	0122      	lsls	r2, r4, #4
    8558:	4b0a      	ldr	r3, [pc, #40]	; (8584 <SwTimerRunRemainingTime+0x38>)
    855a:	189b      	adds	r3, r3, r2
    855c:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    855e:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    8560:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    8562:	0020      	movs	r0, r4
    8564:	4b08      	ldr	r3, [pc, #32]	; (8588 <SwTimerRunRemainingTime+0x3c>)
    8566:	4798      	blx	r3
    8568:	2808      	cmp	r0, #8
    856a:	d001      	beq.n	8570 <SwTimerRunRemainingTime+0x24>
}
    856c:	b003      	add	sp, #12
    856e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    8570:	9700      	str	r7, [sp, #0]
    8572:	0033      	movs	r3, r6
    8574:	2200      	movs	r2, #0
    8576:	0029      	movs	r1, r5
    8578:	0020      	movs	r0, r4
    857a:	4c04      	ldr	r4, [pc, #16]	; (858c <SwTimerRunRemainingTime+0x40>)
    857c:	47a0      	blx	r4
}
    857e:	e7f5      	b.n	856c <SwTimerRunRemainingTime+0x20>
    8580:	20000f80 	.word	0x20000f80
    8584:	200016d0 	.word	0x200016d0
    8588:	000083e9 	.word	0x000083e9
    858c:	000080dd 	.word	0x000080dd

00008590 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    8590:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8592:	4b07      	ldr	r3, [pc, #28]	; (85b0 <SystemTimerSuspend+0x20>)
    8594:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    8596:	4b07      	ldr	r3, [pc, #28]	; (85b4 <SystemTimerSuspend+0x24>)
    8598:	881d      	ldrh	r5, [r3, #0]
    859a:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    859c:	4b06      	ldr	r3, [pc, #24]	; (85b8 <SystemTimerSuspend+0x28>)
    859e:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    85a0:	4b06      	ldr	r3, [pc, #24]	; (85bc <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    85a2:	4328      	orrs	r0, r5
    85a4:	6018      	str	r0, [r3, #0]
    85a6:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    85a8:	4b05      	ldr	r3, [pc, #20]	; (85c0 <SystemTimerSuspend+0x30>)
    85aa:	4798      	blx	r3
}
    85ac:	bd70      	pop	{r4, r5, r6, pc}
    85ae:	46c0      	nop			; (mov r8, r8)
    85b0:	20001864 	.word	0x20001864
    85b4:	20001860 	.word	0x20001860
    85b8:	0000a5b1 	.word	0x0000a5b1
    85bc:	20000f88 	.word	0x20000f88
    85c0:	0000a63d 	.word	0x0000a63d

000085c4 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    85c4:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    85c6:	4b22      	ldr	r3, [pc, #136]	; (8650 <SystemTimerSync+0x8c>)
    85c8:	681c      	ldr	r4, [r3, #0]
    85ca:	685d      	ldr	r5, [r3, #4]
    85cc:	1900      	adds	r0, r0, r4
    85ce:	4169      	adcs	r1, r5
    85d0:	6018      	str	r0, [r3, #0]
    85d2:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    85d4:	4b1f      	ldr	r3, [pc, #124]	; (8654 <SystemTimerSync+0x90>)
    85d6:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    85d8:	0c02      	lsrs	r2, r0, #16
    85da:	4b1f      	ldr	r3, [pc, #124]	; (8658 <SystemTimerSync+0x94>)
    85dc:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    85de:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    85e0:	4b1e      	ldr	r3, [pc, #120]	; (865c <SystemTimerSync+0x98>)
    85e2:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    85e4:	4a1e      	ldr	r2, [pc, #120]	; (8660 <SystemTimerSync+0x9c>)
    85e6:	7812      	ldrb	r2, [r2, #0]
    85e8:	2a00      	cmp	r2, #0
    85ea:	d012      	beq.n	8612 <SystemTimerSync+0x4e>
    85ec:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    85ee:	4c1d      	ldr	r4, [pc, #116]	; (8664 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    85f0:	4d1b      	ldr	r5, [pc, #108]	; (8660 <SystemTimerSync+0x9c>)
    85f2:	e005      	b.n	8600 <SystemTimerSync+0x3c>
    85f4:	3201      	adds	r2, #1
    85f6:	b2d2      	uxtb	r2, r2
    85f8:	7829      	ldrb	r1, [r5, #0]
    85fa:	b2c9      	uxtb	r1, r1
    85fc:	4291      	cmp	r1, r2
    85fe:	d908      	bls.n	8612 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    8600:	2bff      	cmp	r3, #255	; 0xff
    8602:	d0f7      	beq.n	85f4 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    8604:	011b      	lsls	r3, r3, #4
    8606:	5919      	ldr	r1, [r3, r4]
    8608:	1a09      	subs	r1, r1, r0
    860a:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    860c:	18e3      	adds	r3, r4, r3
    860e:	7b1b      	ldrb	r3, [r3, #12]
    8610:	e7f0      	b.n	85f4 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    8612:	4b15      	ldr	r3, [pc, #84]	; (8668 <SystemTimerSync+0xa4>)
    8614:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    8616:	4815      	ldr	r0, [pc, #84]	; (866c <SystemTimerSync+0xa8>)
    8618:	4b15      	ldr	r3, [pc, #84]	; (8670 <SystemTimerSync+0xac>)
    861a:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    861c:	4815      	ldr	r0, [pc, #84]	; (8674 <SystemTimerSync+0xb0>)
    861e:	4b16      	ldr	r3, [pc, #88]	; (8678 <SystemTimerSync+0xb4>)
    8620:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    8622:	4b0f      	ldr	r3, [pc, #60]	; (8660 <SystemTimerSync+0x9c>)
    8624:	781b      	ldrb	r3, [r3, #0]
    8626:	2b00      	cmp	r3, #0
    8628:	d009      	beq.n	863e <SystemTimerSync+0x7a>
    862a:	4b0c      	ldr	r3, [pc, #48]	; (865c <SystemTimerSync+0x98>)
    862c:	681b      	ldr	r3, [r3, #0]
    862e:	2bff      	cmp	r3, #255	; 0xff
    8630:	d005      	beq.n	863e <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    8632:	4b12      	ldr	r3, [pc, #72]	; (867c <SystemTimerSync+0xb8>)
    8634:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    8636:	28fe      	cmp	r0, #254	; 0xfe
    8638:	d902      	bls.n	8640 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    863a:	4b11      	ldr	r3, [pc, #68]	; (8680 <SystemTimerSync+0xbc>)
    863c:	4798      	blx	r3
        }
    }
}
    863e:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    8640:	2201      	movs	r2, #1
    8642:	4b10      	ldr	r3, [pc, #64]	; (8684 <SystemTimerSync+0xc0>)
    8644:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    8646:	2001      	movs	r0, #1
    8648:	4b0f      	ldr	r3, [pc, #60]	; (8688 <SystemTimerSync+0xc4>)
    864a:	4798      	blx	r3
    864c:	e7f7      	b.n	863e <SystemTimerSync+0x7a>
    864e:	46c0      	nop			; (mov r8, r8)
    8650:	20000f88 	.word	0x20000f88
    8654:	20001864 	.word	0x20001864
    8658:	20001860 	.word	0x20001860
    865c:	20000f80 	.word	0x20000f80
    8660:	20000f84 	.word	0x20000f84
    8664:	200016d0 	.word	0x200016d0
    8668:	0000a6c5 	.word	0x0000a6c5
    866c:	00007e09 	.word	0x00007e09
    8670:	0000a749 	.word	0x0000a749
    8674:	00007de1 	.word	0x00007de1
    8678:	0000a755 	.word	0x0000a755
    867c:	000082cd 	.word	0x000082cd
    8680:	0000854d 	.word	0x0000854d
    8684:	20001862 	.word	0x20001862
    8688:	00008709 	.word	0x00008709

0000868c <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    868c:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    868e:	2010      	movs	r0, #16
    8690:	4b01      	ldr	r3, [pc, #4]	; (8698 <Stack_Init+0xc>)
    8692:	4798      	blx	r3
}
    8694:	bd10      	pop	{r4, pc}
    8696:	46c0      	nop			; (mov r8, r8)
    8698:	00008709 	.word	0x00008709

0000869c <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    869c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    869e:	4b16      	ldr	r3, [pc, #88]	; (86f8 <SYSTEM_RunTasks+0x5c>)
    86a0:	881b      	ldrh	r3, [r3, #0]
    86a2:	b29b      	uxth	r3, r3
    86a4:	2b1f      	cmp	r3, #31
    86a6:	d922      	bls.n	86ee <SYSTEM_RunTasks+0x52>
    86a8:	e7fe      	b.n	86a8 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    86aa:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    86ac:	4b13      	ldr	r3, [pc, #76]	; (86fc <SYSTEM_RunTasks+0x60>)
    86ae:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    86b0:	4911      	ldr	r1, [pc, #68]	; (86f8 <SYSTEM_RunTasks+0x5c>)
    86b2:	880b      	ldrh	r3, [r1, #0]
    86b4:	2201      	movs	r2, #1
    86b6:	40aa      	lsls	r2, r5
    86b8:	4393      	bics	r3, r2
    86ba:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    86bc:	4b10      	ldr	r3, [pc, #64]	; (8700 <SYSTEM_RunTasks+0x64>)
    86be:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    86c0:	00ad      	lsls	r5, r5, #2
    86c2:	4b10      	ldr	r3, [pc, #64]	; (8704 <SYSTEM_RunTasks+0x68>)
    86c4:	58eb      	ldr	r3, [r5, r3]
    86c6:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    86c8:	2101      	movs	r1, #1
        while (sysTaskFlag)
    86ca:	883b      	ldrh	r3, [r7, #0]
    86cc:	b29b      	uxth	r3, r3
    86ce:	2b00      	cmp	r3, #0
    86d0:	d011      	beq.n	86f6 <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    86d2:	8823      	ldrh	r3, [r4, #0]
    86d4:	420b      	tst	r3, r1
    86d6:	d1e8      	bne.n	86aa <SYSTEM_RunTasks+0xe>
    86d8:	2201      	movs	r2, #1
    86da:	8833      	ldrh	r3, [r6, #0]
    86dc:	b29b      	uxth	r3, r3
    86de:	0015      	movs	r5, r2
    86e0:	4113      	asrs	r3, r2
    86e2:	4219      	tst	r1, r3
    86e4:	d1e2      	bne.n	86ac <SYSTEM_RunTasks+0x10>
    86e6:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    86e8:	2a05      	cmp	r2, #5
    86ea:	d1f6      	bne.n	86da <SYSTEM_RunTasks+0x3e>
    86ec:	e7ed      	b.n	86ca <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    86ee:	4f02      	ldr	r7, [pc, #8]	; (86f8 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    86f0:	003c      	movs	r4, r7
    86f2:	003e      	movs	r6, r7
    86f4:	e7e8      	b.n	86c8 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    86f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    86f8:	20000f90 	.word	0x20000f90
    86fc:	0000419d 	.word	0x0000419d
    8700:	000041a9 	.word	0x000041a9
    8704:	0001a504 	.word	0x0001a504

00008708 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    8708:	b510      	push	{r4, lr}
    870a:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    870c:	4b04      	ldr	r3, [pc, #16]	; (8720 <SYSTEM_PostTask+0x18>)
    870e:	4798      	blx	r3
    sysTaskFlag |= task;
    8710:	4b04      	ldr	r3, [pc, #16]	; (8724 <SYSTEM_PostTask+0x1c>)
    8712:	8818      	ldrh	r0, [r3, #0]
    8714:	4320      	orrs	r0, r4
    8716:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    8718:	4b03      	ldr	r3, [pc, #12]	; (8728 <SYSTEM_PostTask+0x20>)
    871a:	4798      	blx	r3
}
    871c:	bd10      	pop	{r4, pc}
    871e:	46c0      	nop			; (mov r8, r8)
    8720:	0000419d 	.word	0x0000419d
    8724:	20000f90 	.word	0x20000f90
    8728:	000041a9 	.word	0x000041a9

0000872c <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    872c:	4b03      	ldr	r3, [pc, #12]	; (873c <SYSTEM_ReadyToSleep+0x10>)
    872e:	8818      	ldrh	r0, [r3, #0]
    8730:	b280      	uxth	r0, r0
    8732:	4243      	negs	r3, r0
    8734:	4158      	adcs	r0, r3
    8736:	b2c0      	uxtb	r0, r0
}
    8738:	4770      	bx	lr
    873a:	46c0      	nop			; (mov r8, r8)
    873c:	20000f90 	.word	0x20000f90

00008740 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    8740:	b5f0      	push	{r4, r5, r6, r7, lr}
    8742:	46d6      	mov	lr, sl
    8744:	464f      	mov	r7, r9
    8746:	b580      	push	{r7, lr}
    8748:	b083      	sub	sp, #12
    874a:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    874c:	2900      	cmp	r1, #0
    874e:	d102      	bne.n	8756 <Radio_WriteMode+0x16>
    8750:	1f83      	subs	r3, r0, #6
    8752:	2b01      	cmp	r3, #1
    8754:	d92a      	bls.n	87ac <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    8756:	2307      	movs	r3, #7
    8758:	4699      	mov	r9, r3
    875a:	001c      	movs	r4, r3
    875c:	4004      	ands	r4, r0
    newModulation &= 0x01;
    875e:	2601      	movs	r6, #1
    8760:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    8762:	2001      	movs	r0, #1
    8764:	4b2b      	ldr	r3, [pc, #172]	; (8814 <Radio_WriteMode+0xd4>)
    8766:	4798      	blx	r3
    8768:	0005      	movs	r5, r0
    876a:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    876c:	b243      	sxtb	r3, r0
    876e:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    8770:	464b      	mov	r3, r9
    8772:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    8774:	4652      	mov	r2, sl
    8776:	0fd2      	lsrs	r2, r2, #31
    8778:	4296      	cmp	r6, r2
    877a:	d00a      	beq.n	8792 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    877c:	2b00      	cmp	r3, #0
    877e:	d11a      	bne.n	87b6 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    8780:	2e00      	cmp	r6, #0
    8782:	d11e      	bne.n	87c2 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    8784:	2778      	movs	r7, #120	; 0x78
    8786:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    8788:	0039      	movs	r1, r7
    878a:	2001      	movs	r0, #1
    878c:	4b22      	ldr	r3, [pc, #136]	; (8818 <Radio_WriteMode+0xd8>)
    878e:	4798      	blx	r3
    8790:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    8792:	42a3      	cmp	r3, r4
    8794:	d00a      	beq.n	87ac <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    8796:	2c00      	cmp	r4, #0
    8798:	d030      	beq.n	87fc <Radio_WriteMode+0xbc>
    879a:	9b01      	ldr	r3, [sp, #4]
    879c:	2b01      	cmp	r3, #1
    879e:	d016      	beq.n	87ce <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    87a0:	21f8      	movs	r1, #248	; 0xf8
    87a2:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    87a4:	4321      	orrs	r1, r4
    87a6:	2001      	movs	r0, #1
    87a8:	4b1b      	ldr	r3, [pc, #108]	; (8818 <Radio_WriteMode+0xd8>)
    87aa:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    87ac:	b003      	add	sp, #12
    87ae:	bc0c      	pop	{r2, r3}
    87b0:	4691      	mov	r9, r2
    87b2:	469a      	mov	sl, r3
    87b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    87b6:	21f8      	movs	r1, #248	; 0xf8
    87b8:	4001      	ands	r1, r0
    87ba:	2001      	movs	r0, #1
    87bc:	4b16      	ldr	r3, [pc, #88]	; (8818 <Radio_WriteMode+0xd8>)
    87be:	4798      	blx	r3
    87c0:	e7de      	b.n	8780 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    87c2:	2778      	movs	r7, #120	; 0x78
    87c4:	4653      	mov	r3, sl
    87c6:	401f      	ands	r7, r3
    87c8:	2180      	movs	r1, #128	; 0x80
    87ca:	430f      	orrs	r7, r1
    87cc:	e7dc      	b.n	8788 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    87ce:	2041      	movs	r0, #65	; 0x41
    87d0:	4b10      	ldr	r3, [pc, #64]	; (8814 <Radio_WriteMode+0xd4>)
    87d2:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    87d4:	2e00      	cmp	r6, #0
    87d6:	d10e      	bne.n	87f6 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    87d8:	2130      	movs	r1, #48	; 0x30
    87da:	4301      	orrs	r1, r0
    87dc:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    87de:	2041      	movs	r0, #65	; 0x41
    87e0:	4d0d      	ldr	r5, [pc, #52]	; (8818 <Radio_WriteMode+0xd8>)
    87e2:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    87e4:	21f8      	movs	r1, #248	; 0xf8
    87e6:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    87e8:	4321      	orrs	r1, r4
    87ea:	2001      	movs	r0, #1
    87ec:	47a8      	blx	r5
			   delay_ms(1);
    87ee:	2001      	movs	r0, #1
    87f0:	4b0a      	ldr	r3, [pc, #40]	; (881c <Radio_WriteMode+0xdc>)
    87f2:	4798      	blx	r3
    87f4:	e7da      	b.n	87ac <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    87f6:	21cf      	movs	r1, #207	; 0xcf
    87f8:	4001      	ands	r1, r0
    87fa:	e7f0      	b.n	87de <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    87fc:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    87fe:	4039      	ands	r1, r7
    8800:	2001      	movs	r0, #1
    8802:	4b05      	ldr	r3, [pc, #20]	; (8818 <Radio_WriteMode+0xd8>)
    8804:	4798      	blx	r3
        if (1 == blocking)
    8806:	9b01      	ldr	r3, [sp, #4]
    8808:	2b01      	cmp	r3, #1
    880a:	d1cf      	bne.n	87ac <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    880c:	2001      	movs	r0, #1
    880e:	4b04      	ldr	r3, [pc, #16]	; (8820 <Radio_WriteMode+0xe0>)
    8810:	4798      	blx	r3
    8812:	e7cb      	b.n	87ac <Radio_WriteMode+0x6c>
    8814:	00003f4d 	.word	0x00003f4d
    8818:	00003f25 	.word	0x00003f25
    881c:	00000181 	.word	0x00000181
    8820:	00004181 	.word	0x00004181

00008824 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    8824:	b500      	push	{lr}
    8826:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    8828:	2012      	movs	r0, #18
    882a:	4b0d      	ldr	r3, [pc, #52]	; (8860 <RADIO_FHSSChangeChannel+0x3c>)
    882c:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    882e:	4b0d      	ldr	r3, [pc, #52]	; (8864 <RADIO_FHSSChangeChannel+0x40>)
    8830:	8adb      	ldrh	r3, [r3, #22]
    8832:	2b00      	cmp	r3, #0
    8834:	d007      	beq.n	8846 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    8836:	4b0b      	ldr	r3, [pc, #44]	; (8864 <RADIO_FHSSChangeChannel+0x40>)
    8838:	691b      	ldr	r3, [r3, #16]
    883a:	2b00      	cmp	r3, #0
    883c:	d003      	beq.n	8846 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    883e:	4a0a      	ldr	r2, [pc, #40]	; (8868 <RADIO_FHSSChangeChannel+0x44>)
    8840:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    8842:	0692      	lsls	r2, r2, #26
    8844:	d405      	bmi.n	8852 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    8846:	2102      	movs	r1, #2
    8848:	2012      	movs	r0, #18
    884a:	4b08      	ldr	r3, [pc, #32]	; (886c <RADIO_FHSSChangeChannel+0x48>)
    884c:	4798      	blx	r3
}
    884e:	b003      	add	sp, #12
    8850:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    8852:	a901      	add	r1, sp, #4
    8854:	2020      	movs	r0, #32
    8856:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    8858:	9801      	ldr	r0, [sp, #4]
    885a:	4b05      	ldr	r3, [pc, #20]	; (8870 <RADIO_FHSSChangeChannel+0x4c>)
    885c:	4798      	blx	r3
    885e:	e7f2      	b.n	8846 <RADIO_FHSSChangeChannel+0x22>
    8860:	00003f4d 	.word	0x00003f4d
    8864:	20001868 	.word	0x20001868
    8868:	20001e56 	.word	0x20001e56
    886c:	00003f25 	.word	0x00003f25
    8870:	0000f0f5 	.word	0x0000f0f5

00008874 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    8874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    8876:	2000      	movs	r0, #0
    8878:	4b1a      	ldr	r3, [pc, #104]	; (88e4 <RADIO_ReadRandom+0x70>)
    887a:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    887c:	4b1a      	ldr	r3, [pc, #104]	; (88e8 <RADIO_ReadRandom+0x74>)
    887e:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    8880:	2201      	movs	r2, #1
    8882:	2101      	movs	r1, #1
    8884:	2000      	movs	r0, #0
    8886:	4c19      	ldr	r4, [pc, #100]	; (88ec <RADIO_ReadRandom+0x78>)
    8888:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    888a:	21ff      	movs	r1, #255	; 0xff
    888c:	2011      	movs	r0, #17
    888e:	4b18      	ldr	r3, [pc, #96]	; (88f0 <RADIO_ReadRandom+0x7c>)
    8890:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    8892:	2201      	movs	r2, #1
    8894:	2101      	movs	r1, #1
    8896:	2005      	movs	r0, #5
    8898:	47a0      	blx	r4
    889a:	2410      	movs	r4, #16
    retVal = 0;
    889c:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    889e:	4f15      	ldr	r7, [pc, #84]	; (88f4 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    88a0:	4e15      	ldr	r6, [pc, #84]	; (88f8 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    88a2:	2001      	movs	r0, #1
    88a4:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    88a6:	202c      	movs	r0, #44	; 0x2c
    88a8:	47b0      	blx	r6
    88aa:	2301      	movs	r3, #1
    88ac:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    88ae:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    88b0:	4305      	orrs	r5, r0
    88b2:	b2ad      	uxth	r5, r5
    88b4:	3c01      	subs	r4, #1
    88b6:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    88b8:	2c00      	cmp	r4, #0
    88ba:	d1f2      	bne.n	88a2 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    88bc:	2000      	movs	r0, #0
    88be:	4b0f      	ldr	r3, [pc, #60]	; (88fc <RADIO_ReadRandom+0x88>)
    88c0:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    88c2:	2201      	movs	r2, #1
    88c4:	2101      	movs	r1, #1
    88c6:	2000      	movs	r0, #0
    88c8:	4b08      	ldr	r3, [pc, #32]	; (88ec <RADIO_ReadRandom+0x78>)
    88ca:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    88cc:	21ff      	movs	r1, #255	; 0xff
    88ce:	2012      	movs	r0, #18
    88d0:	4c07      	ldr	r4, [pc, #28]	; (88f0 <RADIO_ReadRandom+0x7c>)
    88d2:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    88d4:	2100      	movs	r1, #0
    88d6:	2011      	movs	r0, #17
    88d8:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    88da:	4b09      	ldr	r3, [pc, #36]	; (8900 <RADIO_ReadRandom+0x8c>)
    88dc:	4798      	blx	r3
	
    return retVal;
}
    88de:	0028      	movs	r0, r5
    88e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    88e2:	46c0      	nop			; (mov r8, r8)
    88e4:	0000f9b1 	.word	0x0000f9b1
    88e8:	0000fe61 	.word	0x0000fe61
    88ec:	00008741 	.word	0x00008741
    88f0:	00003f25 	.word	0x00003f25
    88f4:	00004181 	.word	0x00004181
    88f8:	00003f4d 	.word	0x00003f4d
    88fc:	0000fad9 	.word	0x0000fad9
    8900:	0000fe95 	.word	0x0000fe95

00008904 <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    8904:	b510      	push	{r4, lr}
    8906:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    8908:	2011      	movs	r0, #17
    890a:	4b04      	ldr	r3, [pc, #16]	; (891c <Radio_ReadFSKRssi+0x18>)
    890c:	4798      	blx	r3
    890e:	0840      	lsrs	r0, r0, #1
    8910:	b2c0      	uxtb	r0, r0
    8912:	4240      	negs	r0, r0
    8914:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    8916:	2000      	movs	r0, #0
    8918:	bd10      	pop	{r4, pc}
    891a:	46c0      	nop			; (mov r8, r8)
    891c:	00003f4d 	.word	0x00003f4d

00008920 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    8920:	b510      	push	{r4, lr}
	tmr_cca_callback();
    8922:	4b01      	ldr	r3, [pc, #4]	; (8928 <tc_cca_callback+0x8>)
    8924:	4798      	blx	r3
}
    8926:	bd10      	pop	{r4, pc}
    8928:	0000a72d 	.word	0x0000a72d

0000892c <tc_ovf_callback>:
{
    892c:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    892e:	4b01      	ldr	r3, [pc, #4]	; (8934 <tc_ovf_callback+0x8>)
    8930:	4798      	blx	r3
}
    8932:	bd10      	pop	{r4, pc}
    8934:	0000a6e5 	.word	0x0000a6e5

00008938 <tmr_read_count>:
{
    8938:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    893a:	4802      	ldr	r0, [pc, #8]	; (8944 <tmr_read_count+0xc>)
    893c:	4b02      	ldr	r3, [pc, #8]	; (8948 <tmr_read_count+0x10>)
    893e:	4798      	blx	r3
    8940:	b280      	uxth	r0, r0
}
    8942:	bd10      	pop	{r4, pc}
    8944:	200018fc 	.word	0x200018fc
    8948:	00003695 	.word	0x00003695

0000894c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    894c:	4b03      	ldr	r3, [pc, #12]	; (895c <tmr_disable_cc_interrupt+0x10>)
    894e:	2110      	movs	r1, #16
    8950:	681a      	ldr	r2, [r3, #0]
    8952:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    8954:	7e5a      	ldrb	r2, [r3, #25]
    8956:	438a      	bics	r2, r1
    8958:	765a      	strb	r2, [r3, #25]
}
    895a:	4770      	bx	lr
    895c:	200018fc 	.word	0x200018fc

00008960 <tmr_enable_cc_interrupt>:
{
    8960:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    8962:	4c0b      	ldr	r4, [pc, #44]	; (8990 <tmr_enable_cc_interrupt+0x30>)
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    8964:	2510      	movs	r5, #16
    8966:	6823      	ldr	r3, [r4, #0]
    8968:	729d      	strb	r5, [r3, #10]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    896a:	0018      	movs	r0, r3
    896c:	4b09      	ldr	r3, [pc, #36]	; (8994 <tmr_enable_cc_interrupt+0x34>)
    896e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    8970:	4b09      	ldr	r3, [pc, #36]	; (8998 <tmr_enable_cc_interrupt+0x38>)
    8972:	5c1b      	ldrb	r3, [r3, r0]
    8974:	221f      	movs	r2, #31
    8976:	401a      	ands	r2, r3
    8978:	2301      	movs	r3, #1
    897a:	4093      	lsls	r3, r2
    897c:	4a07      	ldr	r2, [pc, #28]	; (899c <tmr_enable_cc_interrupt+0x3c>)
    897e:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    8980:	7e63      	ldrb	r3, [r4, #25]
    8982:	2210      	movs	r2, #16
    8984:	4313      	orrs	r3, r2
    8986:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    8988:	6823      	ldr	r3, [r4, #0]
    898a:	725d      	strb	r5, [r3, #9]
}
    898c:	bd70      	pop	{r4, r5, r6, pc}
    898e:	46c0      	nop			; (mov r8, r8)
    8990:	200018fc 	.word	0x200018fc
    8994:	00003369 	.word	0x00003369
    8998:	0001a518 	.word	0x0001a518
    899c:	e000e100 	.word	0xe000e100

000089a0 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    89a0:	4b03      	ldr	r3, [pc, #12]	; (89b0 <tmr_disable_ovf_interrupt+0x10>)
    89a2:	2101      	movs	r1, #1
    89a4:	681a      	ldr	r2, [r3, #0]
    89a6:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    89a8:	7e5a      	ldrb	r2, [r3, #25]
    89aa:	438a      	bics	r2, r1
    89ac:	765a      	strb	r2, [r3, #25]
}
    89ae:	4770      	bx	lr
    89b0:	200018fc 	.word	0x200018fc

000089b4 <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    89b4:	4b06      	ldr	r3, [pc, #24]	; (89d0 <tmr_stop+0x1c>)
    89b6:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    89b8:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    89ba:	2b00      	cmp	r3, #0
    89bc:	d1fc      	bne.n	89b8 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    89be:	3333      	adds	r3, #51	; 0x33
    89c0:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    89c2:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    89c4:	6813      	ldr	r3, [r2, #0]
    89c6:	2102      	movs	r1, #2
    89c8:	438b      	bics	r3, r1
    89ca:	6013      	str	r3, [r2, #0]
}
    89cc:	4770      	bx	lr
    89ce:	46c0      	nop			; (mov r8, r8)
    89d0:	200018fc 	.word	0x200018fc

000089d4 <tmr_write_cmpreg>:
{
    89d4:	b510      	push	{r4, lr}
    89d6:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    89d8:	2100      	movs	r1, #0
    89da:	4802      	ldr	r0, [pc, #8]	; (89e4 <tmr_write_cmpreg+0x10>)
    89dc:	4b02      	ldr	r3, [pc, #8]	; (89e8 <tmr_write_cmpreg+0x14>)
    89de:	4798      	blx	r3
}
    89e0:	bd10      	pop	{r4, pc}
    89e2:	46c0      	nop			; (mov r8, r8)
    89e4:	200018fc 	.word	0x200018fc
    89e8:	000036d5 	.word	0x000036d5

000089ec <save_cpu_interrupt>:
{
    89ec:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    89ee:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    89f2:	425a      	negs	r2, r3
    89f4:	4153      	adcs	r3, r2
    89f6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    89f8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    89fa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    89fe:	2200      	movs	r2, #0
    8a00:	4b02      	ldr	r3, [pc, #8]	; (8a0c <save_cpu_interrupt+0x20>)
    8a02:	701a      	strb	r2, [r3, #0]
	return flags;
    8a04:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    8a06:	b2c0      	uxtb	r0, r0
}
    8a08:	b002      	add	sp, #8
    8a0a:	4770      	bx	lr
    8a0c:	20000008 	.word	0x20000008

00008a10 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    8a10:	2800      	cmp	r0, #0
    8a12:	d005      	beq.n	8a20 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    8a14:	2201      	movs	r2, #1
    8a16:	4b03      	ldr	r3, [pc, #12]	; (8a24 <restore_cpu_interrupt+0x14>)
    8a18:	701a      	strb	r2, [r3, #0]
    8a1a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8a1e:	b662      	cpsie	i
}
    8a20:	4770      	bx	lr
    8a22:	46c0      	nop			; (mov r8, r8)
    8a24:	20000008 	.word	0x20000008

00008a28 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    8a28:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    8a2a:	4a33      	ldr	r2, [pc, #204]	; (8af8 <tmr_init+0xd0>)
    8a2c:	2100      	movs	r1, #0
    8a2e:	2300      	movs	r3, #0
    8a30:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    8a32:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    8a34:	2000      	movs	r0, #0
    8a36:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    8a38:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    8a3a:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    8a3c:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    8a3e:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    8a40:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    8a42:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    8a44:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    8a46:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    8a48:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    8a4a:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    8a4c:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    8a4e:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    8a50:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    8a52:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    8a54:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    8a56:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    8a58:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    8a5a:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    8a5c:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    8a5e:	2334      	movs	r3, #52	; 0x34
    8a60:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    8a62:	3b35      	subs	r3, #53	; 0x35
    8a64:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    8a66:	4c25      	ldr	r4, [pc, #148]	; (8afc <tmr_init+0xd4>)
    8a68:	4925      	ldr	r1, [pc, #148]	; (8b00 <tmr_init+0xd8>)
    8a6a:	0020      	movs	r0, r4
    8a6c:	4b25      	ldr	r3, [pc, #148]	; (8b04 <tmr_init+0xdc>)
    8a6e:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    8a70:	2200      	movs	r2, #0
    8a72:	4925      	ldr	r1, [pc, #148]	; (8b08 <tmr_init+0xe0>)
    8a74:	0020      	movs	r0, r4
    8a76:	4d25      	ldr	r5, [pc, #148]	; (8b0c <tmr_init+0xe4>)
    8a78:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    8a7a:	2202      	movs	r2, #2
    8a7c:	4924      	ldr	r1, [pc, #144]	; (8b10 <tmr_init+0xe8>)
    8a7e:	0020      	movs	r0, r4
    8a80:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    8a82:	6820      	ldr	r0, [r4, #0]
    8a84:	4b23      	ldr	r3, [pc, #140]	; (8b14 <tmr_init+0xec>)
    8a86:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    8a88:	4b23      	ldr	r3, [pc, #140]	; (8b18 <tmr_init+0xf0>)
    8a8a:	5c1a      	ldrb	r2, [r3, r0]
    8a8c:	231f      	movs	r3, #31
    8a8e:	4013      	ands	r3, r2
    8a90:	2101      	movs	r1, #1
    8a92:	000a      	movs	r2, r1
    8a94:	409a      	lsls	r2, r3
    8a96:	4b21      	ldr	r3, [pc, #132]	; (8b1c <tmr_init+0xf4>)
    8a98:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    8a9a:	7e63      	ldrb	r3, [r4, #25]
    8a9c:	2201      	movs	r2, #1
    8a9e:	4313      	orrs	r3, r2
    8aa0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    8aa2:	6822      	ldr	r2, [r4, #0]
    8aa4:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    8aa6:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    8aa8:	2b00      	cmp	r3, #0
    8aaa:	d1fc      	bne.n	8aa6 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    8aac:	6813      	ldr	r3, [r2, #0]
    8aae:	2102      	movs	r1, #2
    8ab0:	430b      	orrs	r3, r1
    8ab2:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    8ab4:	2000      	movs	r0, #0
    8ab6:	4b1a      	ldr	r3, [pc, #104]	; (8b20 <tmr_init+0xf8>)
    8ab8:	4798      	blx	r3
    8aba:	4d1a      	ldr	r5, [pc, #104]	; (8b24 <tmr_init+0xfc>)
    8abc:	47a8      	blx	r5
    8abe:	491a      	ldr	r1, [pc, #104]	; (8b28 <tmr_init+0x100>)
    8ac0:	4b1a      	ldr	r3, [pc, #104]	; (8b2c <tmr_init+0x104>)
    8ac2:	4798      	blx	r3
    8ac4:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    8ac6:	4b1a      	ldr	r3, [pc, #104]	; (8b30 <tmr_init+0x108>)
    8ac8:	4798      	blx	r3
    8aca:	47a8      	blx	r5
    8acc:	1c01      	adds	r1, r0, #0
    8ace:	1c20      	adds	r0, r4, #0
    8ad0:	4b18      	ldr	r3, [pc, #96]	; (8b34 <tmr_init+0x10c>)
    8ad2:	4798      	blx	r3
    8ad4:	21fc      	movs	r1, #252	; 0xfc
    8ad6:	0589      	lsls	r1, r1, #22
    8ad8:	4b17      	ldr	r3, [pc, #92]	; (8b38 <tmr_init+0x110>)
    8ada:	4798      	blx	r3
    8adc:	2800      	cmp	r0, #0
    8ade:	d005      	beq.n	8aec <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    8ae0:	21fe      	movs	r1, #254	; 0xfe
    8ae2:	0589      	lsls	r1, r1, #22
    8ae4:	1c20      	adds	r0, r4, #0
    8ae6:	4b15      	ldr	r3, [pc, #84]	; (8b3c <tmr_init+0x114>)
    8ae8:	4798      	blx	r3
    8aea:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    8aec:	1c20      	adds	r0, r4, #0
    8aee:	4b10      	ldr	r3, [pc, #64]	; (8b30 <tmr_init+0x108>)
    8af0:	4798      	blx	r3
    8af2:	b2c0      	uxtb	r0, r0
}
    8af4:	bd70      	pop	{r4, r5, r6, pc}
    8af6:	46c0      	nop			; (mov r8, r8)
    8af8:	200018c4 	.word	0x200018c4
    8afc:	200018fc 	.word	0x200018fc
    8b00:	42002000 	.word	0x42002000
    8b04:	000033a5 	.word	0x000033a5
    8b08:	0000892d 	.word	0x0000892d
    8b0c:	00003281 	.word	0x00003281
    8b10:	00008921 	.word	0x00008921
    8b14:	00003369 	.word	0x00003369
    8b18:	0001a518 	.word	0x0001a518
    8b1c:	e000e100 	.word	0xe000e100
    8b20:	00003049 	.word	0x00003049
    8b24:	00011bdd 	.word	0x00011bdd
    8b28:	49742400 	.word	0x49742400
    8b2c:	000111a5 	.word	0x000111a5
    8b30:	00010c91 	.word	0x00010c91
    8b34:	000117c5 	.word	0x000117c5
    8b38:	00010be9 	.word	0x00010be9
    8b3c:	00010e81 	.word	0x00010e81

00008b40 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8b40:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    8b42:	2800      	cmp	r0, #0
    8b44:	d122      	bne.n	8b8c <nvm_read+0x4c>
    8b46:	4814      	ldr	r0, [pc, #80]	; (8b98 <nvm_read+0x58>)
    8b48:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    8b4a:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    8b4c:	07e4      	lsls	r4, r4, #31
    8b4e:	d400      	bmi.n	8b52 <nvm_read+0x12>
}
    8b50:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8b52:	2420      	movs	r4, #32
    8b54:	34ff      	adds	r4, #255	; 0xff
    8b56:	4810      	ldr	r0, [pc, #64]	; (8b98 <nvm_read+0x58>)
    8b58:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    8b5a:	2b00      	cmp	r3, #0
    8b5c:	d019      	beq.n	8b92 <nvm_read+0x52>
    8b5e:	2001      	movs	r0, #1
    8b60:	4381      	bics	r1, r0
    8b62:	2000      	movs	r0, #0
    8b64:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    8b66:	1e5e      	subs	r6, r3, #1
    8b68:	e005      	b.n	8b76 <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    8b6a:	3002      	adds	r0, #2
    8b6c:	b280      	uxth	r0, r0
    8b6e:	0005      	movs	r5, r0
    8b70:	3102      	adds	r1, #2
    8b72:	4283      	cmp	r3, r0
    8b74:	d908      	bls.n	8b88 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    8b76:	880c      	ldrh	r4, [r1, #0]
    8b78:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    8b7a:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    8b7c:	42ae      	cmp	r6, r5
    8b7e:	d9f4      	bls.n	8b6a <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    8b80:	1955      	adds	r5, r2, r5
    8b82:	0a24      	lsrs	r4, r4, #8
    8b84:	706c      	strb	r4, [r5, #1]
    8b86:	e7f0      	b.n	8b6a <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8b88:	2000      	movs	r0, #0
    8b8a:	e7e1      	b.n	8b50 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    8b8c:	2008      	movs	r0, #8
    8b8e:	4240      	negs	r0, r0
    8b90:	e7de      	b.n	8b50 <nvm_read+0x10>
	return STATUS_OK;
    8b92:	2000      	movs	r0, #0
    8b94:	e7dc      	b.n	8b50 <nvm_read+0x10>
    8b96:	46c0      	nop			; (mov r8, r8)
    8b98:	41004000 	.word	0x41004000

00008b9c <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b9e:	46de      	mov	lr, fp
    8ba0:	4657      	mov	r7, sl
    8ba2:	464e      	mov	r6, r9
    8ba4:	4645      	mov	r5, r8
    8ba6:	b5e0      	push	{r5, r6, r7, lr}
    8ba8:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    8baa:	2800      	cmp	r0, #0
    8bac:	d168      	bne.n	8c80 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    8bae:	b29b      	uxth	r3, r3
    8bb0:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    8bb2:	4688      	mov	r8, r1
	uint32_t row_start_address
    8bb4:	23ff      	movs	r3, #255	; 0xff
    8bb6:	4399      	bics	r1, r3
    8bb8:	9100      	str	r1, [sp, #0]
	while (length) {
    8bba:	4653      	mov	r3, sl
    8bbc:	2b00      	cmp	r3, #0
    8bbe:	d06b      	beq.n	8c98 <nvm_write+0xfc>
    8bc0:	ab04      	add	r3, sp, #16
    8bc2:	1a5b      	subs	r3, r3, r1
    8bc4:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    8bc6:	4e35      	ldr	r6, [pc, #212]	; (8c9c <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    8bc8:	4b35      	ldr	r3, [pc, #212]	; (8ca0 <nvm_write+0x104>)
    8bca:	469b      	mov	fp, r3
    8bcc:	9203      	str	r2, [sp, #12]
    8bce:	e03a      	b.n	8c46 <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    8bd0:	3301      	adds	r3, #1
		for (i = row_start_address;
    8bd2:	42bb      	cmp	r3, r7
    8bd4:	d20e      	bcs.n	8bf4 <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    8bd6:	2a00      	cmp	r2, #0
    8bd8:	d0fa      	beq.n	8bd0 <nvm_write+0x34>
    8bda:	4299      	cmp	r1, r3
    8bdc:	d1f8      	bne.n	8bd0 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    8bde:	9d03      	ldr	r5, [sp, #12]
    8be0:	7828      	ldrb	r0, [r5, #0]
    8be2:	9c02      	ldr	r4, [sp, #8]
    8be4:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    8be6:	3101      	adds	r1, #1
				length--;
    8be8:	3a01      	subs	r2, #1
    8bea:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    8bec:	0028      	movs	r0, r5
    8bee:	3001      	adds	r0, #1
    8bf0:	9003      	str	r0, [sp, #12]
    8bf2:	e7ed      	b.n	8bd0 <nvm_write+0x34>
    8bf4:	4692      	mov	sl, r2
    8bf6:	4688      	mov	r8, r1
    8bf8:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    8bfa:	4b2a      	ldr	r3, [pc, #168]	; (8ca4 <nvm_write+0x108>)
    8bfc:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    8bfe:	9800      	ldr	r0, [sp, #0]
    8c00:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    8c02:	2805      	cmp	r0, #5
    8c04:	d0fb      	beq.n	8bfe <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    8c06:	2800      	cmp	r0, #0
    8c08:	d13d      	bne.n	8c86 <nvm_write+0xea>
    8c0a:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    8c0c:	4f26      	ldr	r7, [pc, #152]	; (8ca8 <nvm_write+0x10c>)
    8c0e:	9401      	str	r4, [sp, #4]
    8c10:	9b00      	ldr	r3, [sp, #0]
    8c12:	1aec      	subs	r4, r5, r3
    8c14:	ab04      	add	r3, sp, #16
    8c16:	469c      	mov	ip, r3
    8c18:	4464      	add	r4, ip
    8c1a:	2240      	movs	r2, #64	; 0x40
    8c1c:	0021      	movs	r1, r4
    8c1e:	0028      	movs	r0, r5
    8c20:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    8c22:	2805      	cmp	r0, #5
    8c24:	d0f9      	beq.n	8c1a <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    8c26:	2800      	cmp	r0, #0
    8c28:	d12d      	bne.n	8c86 <nvm_write+0xea>
    8c2a:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    8c2c:	9b01      	ldr	r3, [sp, #4]
    8c2e:	42ab      	cmp	r3, r5
    8c30:	d1ee      	bne.n	8c10 <nvm_write+0x74>
	cpu_irq_leave_critical();
    8c32:	4b1e      	ldr	r3, [pc, #120]	; (8cac <nvm_write+0x110>)
    8c34:	4798      	blx	r3
    8c36:	9b02      	ldr	r3, [sp, #8]
    8c38:	3b01      	subs	r3, #1
    8c3a:	3bff      	subs	r3, #255	; 0xff
    8c3c:	9302      	str	r3, [sp, #8]
    8c3e:	9500      	str	r5, [sp, #0]
	while (length) {
    8c40:	4653      	mov	r3, sl
    8c42:	2b00      	cmp	r3, #0
    8c44:	d028      	beq.n	8c98 <nvm_write+0xfc>
    8c46:	9b00      	ldr	r3, [sp, #0]
    8c48:	1c5f      	adds	r7, r3, #1
    8c4a:	37ff      	adds	r7, #255	; 0xff
{
    8c4c:	001c      	movs	r4, r3
    8c4e:	46b9      	mov	r9, r7
    8c50:	001f      	movs	r7, r3
    8c52:	1be5      	subs	r5, r4, r7
    8c54:	ab04      	add	r3, sp, #16
    8c56:	469c      	mov	ip, r3
    8c58:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    8c5a:	2240      	movs	r2, #64	; 0x40
    8c5c:	0029      	movs	r1, r5
    8c5e:	0020      	movs	r0, r4
    8c60:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    8c62:	2805      	cmp	r0, #5
    8c64:	d0f9      	beq.n	8c5a <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    8c66:	2800      	cmp	r0, #0
    8c68:	d10d      	bne.n	8c86 <nvm_write+0xea>
    8c6a:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    8c6c:	454c      	cmp	r4, r9
    8c6e:	d1f0      	bne.n	8c52 <nvm_write+0xb6>
    8c70:	464f      	mov	r7, r9
		for (i = row_start_address;
    8c72:	9b00      	ldr	r3, [sp, #0]
    8c74:	429f      	cmp	r7, r3
    8c76:	d9c0      	bls.n	8bfa <nvm_write+0x5e>
    8c78:	4652      	mov	r2, sl
    8c7a:	4641      	mov	r1, r8
    8c7c:	9401      	str	r4, [sp, #4]
    8c7e:	e7aa      	b.n	8bd6 <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    8c80:	2008      	movs	r0, #8
    8c82:	4240      	negs	r0, r0
    8c84:	e001      	b.n	8c8a <nvm_write+0xee>
			return ERR_INVALID_ARG;
    8c86:	2008      	movs	r0, #8
    8c88:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    8c8a:	b045      	add	sp, #276	; 0x114
    8c8c:	bc3c      	pop	{r2, r3, r4, r5}
    8c8e:	4690      	mov	r8, r2
    8c90:	4699      	mov	r9, r3
    8c92:	46a2      	mov	sl, r4
    8c94:	46ab      	mov	fp, r5
    8c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    8c98:	2000      	movs	r0, #0
    8c9a:	e7f6      	b.n	8c8a <nvm_write+0xee>
    8c9c:	00000d41 	.word	0x00000d41
    8ca0:	00000dc1 	.word	0x00000dc1
    8ca4:	000001ad 	.word	0x000001ad
    8ca8:	00000c69 	.word	0x00000c69
    8cac:	000001ed 	.word	0x000001ed

00008cb0 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    8cb0:	b500      	push	{lr}
    8cb2:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    8cb4:	2800      	cmp	r0, #0
    8cb6:	d110      	bne.n	8cda <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    8cb8:	2300      	movs	r3, #0
    8cba:	466a      	mov	r2, sp
    8cbc:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    8cbe:	4a08      	ldr	r2, [pc, #32]	; (8ce0 <nvm_init+0x30>)
    8cc0:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    8cc2:	466a      	mov	r2, sp
    8cc4:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    8cc6:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    8cc8:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    8cca:	3302      	adds	r3, #2
    8ccc:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    8cce:	4668      	mov	r0, sp
    8cd0:	4b04      	ldr	r3, [pc, #16]	; (8ce4 <nvm_init+0x34>)
    8cd2:	4798      	blx	r3

		return STATUS_OK;
    8cd4:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    8cd6:	b003      	add	sp, #12
    8cd8:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    8cda:	2008      	movs	r0, #8
    8cdc:	4240      	negs	r0, r0
    8cde:	e7fa      	b.n	8cd6 <nvm_init+0x26>
    8ce0:	41004000 	.word	0x41004000
    8ce4:	00000b01 	.word	0x00000b01

00008ce8 <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
static void print_stack_status(StackRetStatus_t status)
{
    8ce8:	b510      	push	{r4, lr}
    switch(status)
    8cea:	0003      	movs	r3, r0
    8cec:	3b08      	subs	r3, #8
    8cee:	b2da      	uxtb	r2, r3
    8cf0:	2a0d      	cmp	r2, #13
    8cf2:	d833      	bhi.n	8d5c <print_stack_status+0x74>
    8cf4:	0093      	lsls	r3, r2, #2
    8cf6:	4a1c      	ldr	r2, [pc, #112]	; (8d68 <print_stack_status+0x80>)
    8cf8:	58d3      	ldr	r3, [r2, r3]
    8cfa:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    8cfc:	481b      	ldr	r0, [pc, #108]	; (8d6c <print_stack_status+0x84>)
    8cfe:	4b1c      	ldr	r3, [pc, #112]	; (8d70 <print_stack_status+0x88>)
    8d00:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    8d02:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    8d04:	481b      	ldr	r0, [pc, #108]	; (8d74 <print_stack_status+0x8c>)
    8d06:	4b1a      	ldr	r3, [pc, #104]	; (8d70 <print_stack_status+0x88>)
    8d08:	4798      	blx	r3
        break;
    8d0a:	e7fa      	b.n	8d02 <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    8d0c:	481a      	ldr	r0, [pc, #104]	; (8d78 <print_stack_status+0x90>)
    8d0e:	4b18      	ldr	r3, [pc, #96]	; (8d70 <print_stack_status+0x88>)
    8d10:	4798      	blx	r3
        break;
    8d12:	e7f6      	b.n	8d02 <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    8d14:	4819      	ldr	r0, [pc, #100]	; (8d7c <print_stack_status+0x94>)
    8d16:	4b16      	ldr	r3, [pc, #88]	; (8d70 <print_stack_status+0x88>)
    8d18:	4798      	blx	r3
        break;
    8d1a:	e7f2      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    8d1c:	4818      	ldr	r0, [pc, #96]	; (8d80 <print_stack_status+0x98>)
    8d1e:	4b14      	ldr	r3, [pc, #80]	; (8d70 <print_stack_status+0x88>)
    8d20:	4798      	blx	r3
        break;
    8d22:	e7ee      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    8d24:	4817      	ldr	r0, [pc, #92]	; (8d84 <print_stack_status+0x9c>)
    8d26:	4b12      	ldr	r3, [pc, #72]	; (8d70 <print_stack_status+0x88>)
    8d28:	4798      	blx	r3
        break;
    8d2a:	e7ea      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    8d2c:	4816      	ldr	r0, [pc, #88]	; (8d88 <print_stack_status+0xa0>)
    8d2e:	4b10      	ldr	r3, [pc, #64]	; (8d70 <print_stack_status+0x88>)
    8d30:	4798      	blx	r3
        break;
    8d32:	e7e6      	b.n	8d02 <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    8d34:	4815      	ldr	r0, [pc, #84]	; (8d8c <print_stack_status+0xa4>)
    8d36:	4b0e      	ldr	r3, [pc, #56]	; (8d70 <print_stack_status+0x88>)
    8d38:	4798      	blx	r3
        break;
    8d3a:	e7e2      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    8d3c:	4814      	ldr	r0, [pc, #80]	; (8d90 <print_stack_status+0xa8>)
    8d3e:	4b0c      	ldr	r3, [pc, #48]	; (8d70 <print_stack_status+0x88>)
    8d40:	4798      	blx	r3
        break;
    8d42:	e7de      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    8d44:	4813      	ldr	r0, [pc, #76]	; (8d94 <print_stack_status+0xac>)
    8d46:	4b0a      	ldr	r3, [pc, #40]	; (8d70 <print_stack_status+0x88>)
    8d48:	4798      	blx	r3
        break;
    8d4a:	e7da      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    8d4c:	4812      	ldr	r0, [pc, #72]	; (8d98 <print_stack_status+0xb0>)
    8d4e:	4b08      	ldr	r3, [pc, #32]	; (8d70 <print_stack_status+0x88>)
    8d50:	4798      	blx	r3
        break;
    8d52:	e7d6      	b.n	8d02 <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    8d54:	4811      	ldr	r0, [pc, #68]	; (8d9c <print_stack_status+0xb4>)
    8d56:	4b06      	ldr	r3, [pc, #24]	; (8d70 <print_stack_status+0x88>)
    8d58:	4798      	blx	r3
        break;
    8d5a:	e7d2      	b.n	8d02 <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    8d5c:	0001      	movs	r1, r0
    8d5e:	4810      	ldr	r0, [pc, #64]	; (8da0 <print_stack_status+0xb8>)
    8d60:	4b03      	ldr	r3, [pc, #12]	; (8d70 <print_stack_status+0x88>)
    8d62:	4798      	blx	r3
}
    8d64:	e7cd      	b.n	8d02 <print_stack_status+0x1a>
    8d66:	46c0      	nop			; (mov r8, r8)
    8d68:	0001a520 	.word	0x0001a520
    8d6c:	0001a7e4 	.word	0x0001a7e4
    8d70:	00013b65 	.word	0x00013b65
    8d74:	0001a7f8 	.word	0x0001a7f8
    8d78:	0001a818 	.word	0x0001a818
    8d7c:	0001a838 	.word	0x0001a838
    8d80:	0001a850 	.word	0x0001a850
    8d84:	0001a868 	.word	0x0001a868
    8d88:	0001a888 	.word	0x0001a888
    8d8c:	0001a8ac 	.word	0x0001a8ac
    8d90:	0001a8c8 	.word	0x0001a8c8
    8d94:	0001a8d8 	.word	0x0001a8d8
    8d98:	0001a8f4 	.word	0x0001a8f4
    8d9c:	0001a908 	.word	0x0001a908
    8da0:	0001a92c 	.word	0x0001a92c

00008da4 <cert_joindata_callback>:

/*********************************************************************//*
\brief Callback function for the ending of Activation procedure
 ************************************************************************/
static void cert_joindata_callback(StackRetStatus_t status)
{
    8da4:	b510      	push	{r4, lr}
    8da6:	b082      	sub	sp, #8
    StackRetStatus_t stackRetStatus;
    /* This is called every time the join process is finished */
    if(LORAWAN_SUCCESS == status)
    8da8:	2808      	cmp	r0, #8
    8daa:	d00b      	beq.n	8dc4 <cert_joindata_callback+0x20>
            printf("ERROR : Unable to start Certification Timer\r\n");
        }
    }
    else
    {
        stackRetStatus = LORAWAN_Join(LORAWAN_OTAA);
    8dac:	2000      	movs	r0, #0
    8dae:	4b10      	ldr	r3, [pc, #64]	; (8df0 <cert_joindata_callback+0x4c>)
    8db0:	4798      	blx	r3
        if (stackRetStatus == LORAWAN_SUCCESS)
    8db2:	2808      	cmp	r0, #8
    8db4:	d018      	beq.n	8de8 <cert_joindata_callback+0x44>
        {
            printf("\nOTAA Join Request Sent\n\r");
        }
        else
        {
            print_stack_status(stackRetStatus);
    8db6:	4b0f      	ldr	r3, [pc, #60]	; (8df4 <cert_joindata_callback+0x50>)
    8db8:	4798      	blx	r3
        }
    }
    printf("\n\r*******************************************************\n\r");
    8dba:	480f      	ldr	r0, [pc, #60]	; (8df8 <cert_joindata_callback+0x54>)
    8dbc:	4b0f      	ldr	r3, [pc, #60]	; (8dfc <cert_joindata_callback+0x58>)
    8dbe:	4798      	blx	r3
}
    8dc0:	b002      	add	sp, #8
    8dc2:	bd10      	pop	{r4, pc}
        printf("\nJoining Successful\n\r");
    8dc4:	480e      	ldr	r0, [pc, #56]	; (8e00 <cert_joindata_callback+0x5c>)
    8dc6:	4b0d      	ldr	r3, [pc, #52]	; (8dfc <cert_joindata_callback+0x58>)
    8dc8:	4798      	blx	r3
        stackRetStatus = SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)cert_app_timer_callback, NULL);
    8dca:	4b0e      	ldr	r3, [pc, #56]	; (8e04 <cert_joindata_callback+0x60>)
    8dcc:	7818      	ldrb	r0, [r3, #0]
    8dce:	2300      	movs	r3, #0
    8dd0:	9300      	str	r3, [sp, #0]
    8dd2:	4b0d      	ldr	r3, [pc, #52]	; (8e08 <cert_joindata_callback+0x64>)
    8dd4:	2200      	movs	r2, #0
    8dd6:	490d      	ldr	r1, [pc, #52]	; (8e0c <cert_joindata_callback+0x68>)
    8dd8:	4c0d      	ldr	r4, [pc, #52]	; (8e10 <cert_joindata_callback+0x6c>)
    8dda:	47a0      	blx	r4
        if(stackRetStatus != LORAWAN_SUCCESS)
    8ddc:	2808      	cmp	r0, #8
    8dde:	d0ec      	beq.n	8dba <cert_joindata_callback+0x16>
            printf("ERROR : Unable to start Certification Timer\r\n");
    8de0:	480c      	ldr	r0, [pc, #48]	; (8e14 <cert_joindata_callback+0x70>)
    8de2:	4b0d      	ldr	r3, [pc, #52]	; (8e18 <cert_joindata_callback+0x74>)
    8de4:	4798      	blx	r3
    8de6:	e7e8      	b.n	8dba <cert_joindata_callback+0x16>
            printf("\nOTAA Join Request Sent\n\r");
    8de8:	480c      	ldr	r0, [pc, #48]	; (8e1c <cert_joindata_callback+0x78>)
    8dea:	4b04      	ldr	r3, [pc, #16]	; (8dfc <cert_joindata_callback+0x58>)
    8dec:	4798      	blx	r3
    8dee:	e7e4      	b.n	8dba <cert_joindata_callback+0x16>
    8df0:	0000babd 	.word	0x0000babd
    8df4:	00008ce9 	.word	0x00008ce9
    8df8:	0001a7a8 	.word	0x0001a7a8
    8dfc:	00013b65 	.word	0x00013b65
    8e00:	0001a744 	.word	0x0001a744
    8e04:	20000f93 	.word	0x20000f93
    8e08:	00008e21 	.word	0x00008e21
    8e0c:	004c4b40 	.word	0x004c4b40
    8e10:	000080dd 	.word	0x000080dd
    8e14:	0001a75c 	.word	0x0001a75c
    8e18:	00013c29 	.word	0x00013c29
    8e1c:	0001a78c 	.word	0x0001a78c

00008e20 <cert_app_timer_callback>:

/*********************************************************************//*
 \brief    Certification Timer Callback
 ************************************************************************/
static void cert_app_timer_callback(uint8_t param)
{
    8e20:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e22:	b083      	sub	sp, #12
    StackRetStatus_t status;
    SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void *)cert_app_timer_callback, NULL);
    8e24:	4b24      	ldr	r3, [pc, #144]	; (8eb8 <cert_app_timer_callback+0x98>)
    8e26:	7818      	ldrb	r0, [r3, #0]
    8e28:	2300      	movs	r3, #0
    8e2a:	9300      	str	r3, [sp, #0]
    8e2c:	4b23      	ldr	r3, [pc, #140]	; (8ebc <cert_app_timer_callback+0x9c>)
    8e2e:	2200      	movs	r2, #0
    8e30:	4923      	ldr	r1, [pc, #140]	; (8ec0 <cert_app_timer_callback+0xa0>)
    8e32:	4c24      	ldr	r4, [pc, #144]	; (8ec4 <cert_app_timer_callback+0xa4>)
    8e34:	47a0      	blx	r4

    if(testMode == OFF)
    8e36:	4b24      	ldr	r3, [pc, #144]	; (8ec8 <cert_app_timer_callback+0xa8>)
    8e38:	781b      	ldrb	r3, [r3, #0]
    8e3a:	2b00      	cmp	r3, #0
    8e3c:	d111      	bne.n	8e62 <cert_app_timer_callback+0x42>
    {
        lorawanSendReq.buffer = sendData;
    8e3e:	4823      	ldr	r0, [pc, #140]	; (8ecc <cert_app_timer_callback+0xac>)
    8e40:	4b23      	ldr	r3, [pc, #140]	; (8ed0 <cert_app_timer_callback+0xb0>)
    8e42:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    8e44:	4b23      	ldr	r3, [pc, #140]	; (8ed4 <cert_app_timer_callback+0xb4>)
    8e46:	881b      	ldrh	r3, [r3, #0]
    8e48:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = CERT_APP_TRANSMISSION_TYPE;
    8e4a:	2300      	movs	r3, #0
    8e4c:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = CERT_APP_FPORT;
    8e4e:	3301      	adds	r3, #1
    8e50:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    8e52:	4b21      	ldr	r3, [pc, #132]	; (8ed8 <cert_app_timer_callback+0xb8>)
    8e54:	4798      	blx	r3
        lorawanSendReq.confirmed = bTxCnf;
        lorawanSendReq.port = TEST_PORT_NB;
        status = LORAWAN_Send(&lorawanSendReq);
    }

    if (LORAWAN_SUCCESS == status)
    8e56:	2808      	cmp	r0, #8
    8e58:	d011      	beq.n	8e7e <cert_app_timer_callback+0x5e>
        printf("\nFrame Sent:");
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    }
    else
    {
        print_stack_status(status);
    8e5a:	4b20      	ldr	r3, [pc, #128]	; (8edc <cert_app_timer_callback+0xbc>)
    8e5c:	4798      	blx	r3
    }
}
    8e5e:	b003      	add	sp, #12
    8e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
        lorawanSendReq.buffer = sendData;
    8e62:	481a      	ldr	r0, [pc, #104]	; (8ecc <cert_app_timer_callback+0xac>)
    8e64:	4b1a      	ldr	r3, [pc, #104]	; (8ed0 <cert_app_timer_callback+0xb0>)
    8e66:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    8e68:	4b1a      	ldr	r3, [pc, #104]	; (8ed4 <cert_app_timer_callback+0xb4>)
    8e6a:	881b      	ldrh	r3, [r3, #0]
    8e6c:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = bTxCnf;
    8e6e:	4b1c      	ldr	r3, [pc, #112]	; (8ee0 <cert_app_timer_callback+0xc0>)
    8e70:	781b      	ldrb	r3, [r3, #0]
    8e72:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = TEST_PORT_NB;
    8e74:	23e0      	movs	r3, #224	; 0xe0
    8e76:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    8e78:	4b17      	ldr	r3, [pc, #92]	; (8ed8 <cert_app_timer_callback+0xb8>)
    8e7a:	4798      	blx	r3
    8e7c:	e7eb      	b.n	8e56 <cert_app_timer_callback+0x36>
        pktRxd = false;
    8e7e:	2200      	movs	r2, #0
    8e80:	4b18      	ldr	r3, [pc, #96]	; (8ee4 <cert_app_timer_callback+0xc4>)
    8e82:	701a      	strb	r2, [r3, #0]
        printf("\nFrame Sent:");
    8e84:	4818      	ldr	r0, [pc, #96]	; (8ee8 <cert_app_timer_callback+0xc8>)
    8e86:	4e19      	ldr	r6, [pc, #100]	; (8eec <cert_app_timer_callback+0xcc>)
    8e88:	47b0      	blx	r6
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    8e8a:	4b10      	ldr	r3, [pc, #64]	; (8ecc <cert_app_timer_callback+0xac>)
    8e8c:	685c      	ldr	r4, [r3, #4]
    8e8e:	7a1d      	ldrb	r5, [r3, #8]
    printf("0x");
    8e90:	4817      	ldr	r0, [pc, #92]	; (8ef0 <cert_app_timer_callback+0xd0>)
    8e92:	47b0      	blx	r6
    for (uint8_t i =0; i < length; i++)
    8e94:	2d00      	cmp	r5, #0
    8e96:	d00b      	beq.n	8eb0 <cert_app_timer_callback+0x90>
    8e98:	3d01      	subs	r5, #1
    8e9a:	b2ed      	uxtb	r5, r5
    8e9c:	3501      	adds	r5, #1
    8e9e:	1965      	adds	r5, r4, r5
        printf("%02x", *array);
    8ea0:	4e14      	ldr	r6, [pc, #80]	; (8ef4 <cert_app_timer_callback+0xd4>)
    8ea2:	4f12      	ldr	r7, [pc, #72]	; (8eec <cert_app_timer_callback+0xcc>)
    8ea4:	7821      	ldrb	r1, [r4, #0]
    8ea6:	0030      	movs	r0, r6
    8ea8:	47b8      	blx	r7
        array++;
    8eaa:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    8eac:	42ac      	cmp	r4, r5
    8eae:	d1f9      	bne.n	8ea4 <cert_app_timer_callback+0x84>
    printf("\n\r");
    8eb0:	4811      	ldr	r0, [pc, #68]	; (8ef8 <cert_app_timer_callback+0xd8>)
    8eb2:	4b0e      	ldr	r3, [pc, #56]	; (8eec <cert_app_timer_callback+0xcc>)
    8eb4:	4798      	blx	r3
    8eb6:	e7d2      	b.n	8e5e <cert_app_timer_callback+0x3e>
    8eb8:	20000f93 	.word	0x20000f93
    8ebc:	00008e21 	.word	0x00008e21
    8ec0:	004c4b40 	.word	0x004c4b40
    8ec4:	000080dd 	.word	0x000080dd
    8ec8:	2000100e 	.word	0x2000100e
    8ecc:	20000f98 	.word	0x20000f98
    8ed0:	20000fa8 	.word	0x20000fa8
    8ed4:	2000100c 	.word	0x2000100c
    8ed8:	0000ae75 	.word	0x0000ae75
    8edc:	00008ce9 	.word	0x00008ce9
    8ee0:	20000f92 	.word	0x20000f92
    8ee4:	20000fa4 	.word	0x20000fa4
    8ee8:	0001a5f4 	.word	0x0001a5f4
    8eec:	00013b65 	.word	0x00013b65
    8ef0:	0001a604 	.word	0x0001a604
    8ef4:	0001a608 	.word	0x0001a608
    8ef8:	0001aad8 	.word	0x0001aad8

00008efc <cert_appdata_callback>:
{
    8efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8efe:	46c6      	mov	lr, r8
    8f00:	b500      	push	{lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    8f02:	780b      	ldrb	r3, [r1, #0]
    8f04:	2b02      	cmp	r3, #2
    8f06:	d005      	beq.n	8f14 <cert_appdata_callback+0x18>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    8f08:	2b04      	cmp	r3, #4
    8f0a:	d100      	bne.n	8f0e <cert_appdata_callback+0x12>
    8f0c:	e0b8      	b.n	9080 <cert_appdata_callback+0x184>
}
    8f0e:	bc04      	pop	{r2}
    8f10:	4690      	mov	r8, r2
    8f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
        StackRetStatus_t status = appdata->param.rxData.status;
    8f14:	7b4b      	ldrb	r3, [r1, #13]
        switch(status)
    8f16:	2b08      	cmp	r3, #8
    8f18:	d000      	beq.n	8f1c <cert_appdata_callback+0x20>
    8f1a:	e0ac      	b.n	9076 <cert_appdata_callback+0x17a>
        uint8_t *pData = appdata->param.rxData.pData;
    8f1c:	688e      	ldr	r6, [r1, #8]
        uint8_t dataLength = appdata->param.rxData.dataLength;
    8f1e:	7b0b      	ldrb	r3, [r1, #12]
    8f20:	4698      	mov	r8, r3
        uint32_t devAddress = appdata->param.rxData.devAddr;
    8f22:	684d      	ldr	r5, [r1, #4]
                 pktRxd = true;
    8f24:	2201      	movs	r2, #1
    8f26:	4b66      	ldr	r3, [pc, #408]	; (90c0 <cert_appdata_callback+0x1c4>)
    8f28:	701a      	strb	r2, [r3, #0]
                 if((dataLength > 0U) && (NULL != pData))
    8f2a:	4643      	mov	r3, r8
    8f2c:	2b00      	cmp	r3, #0
    8f2e:	d100      	bne.n	8f32 <cert_appdata_callback+0x36>
    8f30:	e096      	b.n	9060 <cert_appdata_callback+0x164>
    8f32:	2e00      	cmp	r6, #0
    8f34:	d100      	bne.n	8f38 <cert_appdata_callback+0x3c>
    8f36:	e093      	b.n	9060 <cert_appdata_callback+0x164>
                     printf("*** Received DL Data ***\n\r");
    8f38:	4862      	ldr	r0, [pc, #392]	; (90c4 <cert_appdata_callback+0x1c8>)
    8f3a:	4c63      	ldr	r4, [pc, #396]	; (90c8 <cert_appdata_callback+0x1cc>)
    8f3c:	47a0      	blx	r4
                     printf("\nFrame Received at port %d\n\r",pData[0]);
    8f3e:	7831      	ldrb	r1, [r6, #0]
    8f40:	4862      	ldr	r0, [pc, #392]	; (90cc <cert_appdata_callback+0x1d0>)
    8f42:	47a0      	blx	r4
                     printf("\nFrame Length - %d\n\r",dataLength);
    8f44:	4641      	mov	r1, r8
    8f46:	4862      	ldr	r0, [pc, #392]	; (90d0 <cert_appdata_callback+0x1d4>)
    8f48:	47a0      	blx	r4
                     printf("\nAddress - 0x%lx\n\r", devAddress);
    8f4a:	0029      	movs	r1, r5
    8f4c:	4861      	ldr	r0, [pc, #388]	; (90d4 <cert_appdata_callback+0x1d8>)
    8f4e:	47a0      	blx	r4
                     printf ("\nPayload: ");
    8f50:	4861      	ldr	r0, [pc, #388]	; (90d8 <cert_appdata_callback+0x1dc>)
    8f52:	47a0      	blx	r4
                     for (uint8_t i =0; i<dataLength - 1; i++)
    8f54:	4643      	mov	r3, r8
    8f56:	1e5f      	subs	r7, r3, #1
    8f58:	2f00      	cmp	r7, #0
    8f5a:	dd09      	ble.n	8f70 <cert_appdata_callback+0x74>
    8f5c:	2400      	movs	r4, #0
                         printf("%x",pData[i+1]);
    8f5e:	4d5a      	ldr	r5, [pc, #360]	; (90c8 <cert_appdata_callback+0x1cc>)
    8f60:	1933      	adds	r3, r6, r4
    8f62:	7859      	ldrb	r1, [r3, #1]
    8f64:	485d      	ldr	r0, [pc, #372]	; (90dc <cert_appdata_callback+0x1e0>)
    8f66:	47a8      	blx	r5
                     for (uint8_t i =0; i<dataLength - 1; i++)
    8f68:	3401      	adds	r4, #1
    8f6a:	b2e4      	uxtb	r4, r4
    8f6c:	42bc      	cmp	r4, r7
    8f6e:	dbf7      	blt.n	8f60 <cert_appdata_callback+0x64>
                     printf("\r\n*************************\r\n");
    8f70:	485b      	ldr	r0, [pc, #364]	; (90e0 <cert_appdata_callback+0x1e4>)
    8f72:	4b5c      	ldr	r3, [pc, #368]	; (90e4 <cert_appdata_callback+0x1e8>)
    8f74:	4798      	blx	r3
                     if(pData[0] == TEST_PORT_NB)
    8f76:	7833      	ldrb	r3, [r6, #0]
    8f78:	2be0      	cmp	r3, #224	; 0xe0
    8f7a:	d178      	bne.n	906e <cert_appdata_callback+0x172>
                       cert_handle_cert_rx_data(pData+1,dataLength-1);
    8f7c:	4643      	mov	r3, r8
    8f7e:	1e58      	subs	r0, r3, #1
    8f80:	b2c0      	uxtb	r0, r0
 ************************************************************************/
static void cert_handle_cert_rx_data(uint8_t* data,uint8_t dataLen)
{
    StackRetStatus_t status;

    if (dataLen > 0)
    8f82:	2800      	cmp	r0, #0
    8f84:	d073      	beq.n	906e <cert_appdata_callback+0x172>
    {
        downlinkCtr++;
    8f86:	4a58      	ldr	r2, [pc, #352]	; (90e8 <cert_appdata_callback+0x1ec>)
    8f88:	8813      	ldrh	r3, [r2, #0]
    8f8a:	3301      	adds	r3, #1
    8f8c:	b29b      	uxth	r3, r3
    8f8e:	8013      	strh	r3, [r2, #0]
        uplinkTestNoResp = 0;
    8f90:	2100      	movs	r1, #0
    8f92:	4a56      	ldr	r2, [pc, #344]	; (90ec <cert_appdata_callback+0x1f0>)
    8f94:	7011      	strb	r1, [r2, #0]

        //prepare the next data
        sendData[0] = (uint8_t) (downlinkCtr >> 8);
    8f96:	4a56      	ldr	r2, [pc, #344]	; (90f0 <cert_appdata_callback+0x1f4>)
    8f98:	0a19      	lsrs	r1, r3, #8
    8f9a:	7011      	strb	r1, [r2, #0]
        sendData[1] = (uint8_t) (downlinkCtr);
    8f9c:	7053      	strb	r3, [r2, #1]
        sendDataLen = 2;
    8f9e:	2202      	movs	r2, #2
    8fa0:	4b54      	ldr	r3, [pc, #336]	; (90f4 <cert_appdata_callback+0x1f8>)
    8fa2:	801a      	strh	r2, [r3, #0]

        switch (data[0])
    8fa4:	7873      	ldrb	r3, [r6, #1]
    8fa6:	2b06      	cmp	r3, #6
    8fa8:	d861      	bhi.n	906e <cert_appdata_callback+0x172>
    8faa:	009b      	lsls	r3, r3, #2
    8fac:	4a52      	ldr	r2, [pc, #328]	; (90f8 <cert_appdata_callback+0x1fc>)
    8fae:	58d3      	ldr	r3, [r2, r3]
    8fb0:	469f      	mov	pc, r3
        {
            case DEACTIVATE_MODE:
            {
                if (dataLen == 1) {
    8fb2:	2801      	cmp	r0, #1
    8fb4:	d15b      	bne.n	906e <cert_appdata_callback+0x172>
                    //Deactivated test mode
                    testMode = OFF;
    8fb6:	2200      	movs	r2, #0
    8fb8:	4b50      	ldr	r3, [pc, #320]	; (90fc <cert_appdata_callback+0x200>)
    8fba:	701a      	strb	r2, [r3, #0]
    8fbc:	e057      	b.n	906e <cert_appdata_callback+0x172>
            break;

            case ACTIVATE_MODE:
            {
                bool bPayloadValid = false;
                if (dataLen == 4)
    8fbe:	2804      	cmp	r0, #4
    8fc0:	d155      	bne.n	906e <cert_appdata_callback+0x172>
    8fc2:	1cb3      	adds	r3, r6, #2
    8fc4:	3605      	adds	r6, #5
                {
                    for (uint8_t i = 0; i < 4; i++)
                    {
                        if (data[i] == 1)
    8fc6:	781a      	ldrb	r2, [r3, #0]
    8fc8:	2a01      	cmp	r2, #1
    8fca:	d150      	bne.n	906e <cert_appdata_callback+0x172>
    8fcc:	3301      	adds	r3, #1
                    for (uint8_t i = 0; i < 4; i++)
    8fce:	42b3      	cmp	r3, r6
    8fd0:	d1f9      	bne.n	8fc6 <cert_appdata_callback+0xca>
    testMode = ON;
    8fd2:	2201      	movs	r2, #1
    8fd4:	4b49      	ldr	r3, [pc, #292]	; (90fc <cert_appdata_callback+0x200>)
    8fd6:	701a      	strb	r2, [r3, #0]
    downlinkCtr = 0;
    8fd8:	2300      	movs	r3, #0
    8fda:	4a43      	ldr	r2, [pc, #268]	; (90e8 <cert_appdata_callback+0x1ec>)
    8fdc:	8013      	strh	r3, [r2, #0]
    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    8fde:	4a44      	ldr	r2, [pc, #272]	; (90f0 <cert_appdata_callback+0x1f4>)
    8fe0:	7013      	strb	r3, [r2, #0]
    sendData[1] = (uint8_t) (downlinkCtr);
    8fe2:	7053      	strb	r3, [r2, #1]
    printf("\r\nTest Mode Activated\r\n");
    8fe4:	4846      	ldr	r0, [pc, #280]	; (9100 <cert_appdata_callback+0x204>)
    8fe6:	4b3f      	ldr	r3, [pc, #252]	; (90e4 <cert_appdata_callback+0x1e8>)
    8fe8:	4798      	blx	r3
    8fea:	e040      	b.n	906e <cert_appdata_callback+0x172>
            }
            break;

            case CNF_MODE:
            {
                if (dataLen == 1)
    8fec:	2801      	cmp	r0, #1
    8fee:	d13e      	bne.n	906e <cert_appdata_callback+0x172>
                {
                    //Confirmed frames
                    bTxCnf = true;
    8ff0:	2201      	movs	r2, #1
    8ff2:	4b44      	ldr	r3, [pc, #272]	; (9104 <cert_appdata_callback+0x208>)
    8ff4:	701a      	strb	r2, [r3, #0]
    8ff6:	e03a      	b.n	906e <cert_appdata_callback+0x172>
            }
            break;

            case UNCNF_MODE:
            {
                if (dataLen == 1)
    8ff8:	2801      	cmp	r0, #1
    8ffa:	d138      	bne.n	906e <cert_appdata_callback+0x172>
                {
                    //Unconfirmed frames
                    bTxCnf = false;
    8ffc:	2200      	movs	r2, #0
    8ffe:	4b41      	ldr	r3, [pc, #260]	; (9104 <cert_appdata_callback+0x208>)
    9000:	701a      	strb	r2, [r3, #0]
    9002:	e034      	b.n	906e <cert_appdata_callback+0x172>
            }
            break;

            case CRYPTO_MODE:
            {
                if (dataLen <= 33) {
    9004:	2821      	cmp	r0, #33	; 0x21
    9006:	d832      	bhi.n	906e <cert_appdata_callback+0x172>
                    //Cryptography tests
                    sendData[0] = 0x04;
    9008:	2204      	movs	r2, #4
    900a:	4b39      	ldr	r3, [pc, #228]	; (90f0 <cert_appdata_callback+0x1f4>)
    900c:	701a      	strb	r2, [r3, #0]

                    for (uint8_t i = 1; i < dataLen; i++)
    900e:	2801      	cmp	r0, #1
    9010:	d910      	bls.n	9034 <cert_appdata_callback+0x138>
    9012:	1cb2      	adds	r2, r6, #2
    9014:	0019      	movs	r1, r3
    9016:	3101      	adds	r1, #1
    9018:	4643      	mov	r3, r8
    901a:	3b03      	subs	r3, #3
    901c:	b2db      	uxtb	r3, r3
    901e:	3303      	adds	r3, #3
    9020:	18f6      	adds	r6, r6, r3
                    {
                        sendData[i] = (((uint16_t) data[i]) + 1) % 256;
    9022:	24ff      	movs	r4, #255	; 0xff
    9024:	7813      	ldrb	r3, [r2, #0]
    9026:	3301      	adds	r3, #1
    9028:	4023      	ands	r3, r4
    902a:	700b      	strb	r3, [r1, #0]
    902c:	3201      	adds	r2, #1
    902e:	3101      	adds	r1, #1
                    for (uint8_t i = 1; i < dataLen; i++)
    9030:	42b2      	cmp	r2, r6
    9032:	d1f7      	bne.n	9024 <cert_appdata_callback+0x128>
                    }
                    sendDataLen = dataLen;
    9034:	4b2f      	ldr	r3, [pc, #188]	; (90f4 <cert_appdata_callback+0x1f8>)
    9036:	8018      	strh	r0, [r3, #0]
    9038:	e019      	b.n	906e <cert_appdata_callback+0x172>
            }
            break;

            case OTAA_TRIGGER_MODE:
            {
                status = LORAWAN_Join(LORAWAN_OTAA);
    903a:	2000      	movs	r0, #0
    903c:	4b32      	ldr	r3, [pc, #200]	; (9108 <cert_appdata_callback+0x20c>)
    903e:	4798      	blx	r3
                if (status == LORAWAN_SUCCESS)
    9040:	2808      	cmp	r0, #8
    9042:	d002      	beq.n	904a <cert_appdata_callback+0x14e>
                    SwTimerStop(certAppTimerId);
                    printf("\nOTAA Join Request Sent\n\r");
                }
                else
                {
                    print_stack_status(status);
    9044:	4b31      	ldr	r3, [pc, #196]	; (910c <cert_appdata_callback+0x210>)
    9046:	4798      	blx	r3
    9048:	e011      	b.n	906e <cert_appdata_callback+0x172>
                    testMode = OFF;
    904a:	2200      	movs	r2, #0
    904c:	4b2b      	ldr	r3, [pc, #172]	; (90fc <cert_appdata_callback+0x200>)
    904e:	701a      	strb	r2, [r3, #0]
                    SwTimerStop(certAppTimerId);
    9050:	4b2f      	ldr	r3, [pc, #188]	; (9110 <cert_appdata_callback+0x214>)
    9052:	7818      	ldrb	r0, [r3, #0]
    9054:	4b2f      	ldr	r3, [pc, #188]	; (9114 <cert_appdata_callback+0x218>)
    9056:	4798      	blx	r3
                    printf("\nOTAA Join Request Sent\n\r");
    9058:	482f      	ldr	r0, [pc, #188]	; (9118 <cert_appdata_callback+0x21c>)
    905a:	4b1b      	ldr	r3, [pc, #108]	; (90c8 <cert_appdata_callback+0x1cc>)
    905c:	4798      	blx	r3
    905e:	e006      	b.n	906e <cert_appdata_callback+0x172>
                     uplinkTestNoResp++;
    9060:	4a22      	ldr	r2, [pc, #136]	; (90ec <cert_appdata_callback+0x1f0>)
    9062:	7813      	ldrb	r3, [r2, #0]
    9064:	3301      	adds	r3, #1
    9066:	7013      	strb	r3, [r2, #0]
                     printf("Received ACK for Confirmed data\r\n");
    9068:	482c      	ldr	r0, [pc, #176]	; (911c <cert_appdata_callback+0x220>)
    906a:	4b1e      	ldr	r3, [pc, #120]	; (90e4 <cert_appdata_callback+0x1e8>)
    906c:	4798      	blx	r3
                 uplinkTestNoResp = 0;
    906e:	2200      	movs	r2, #0
    9070:	4b1e      	ldr	r3, [pc, #120]	; (90ec <cert_appdata_callback+0x1f0>)
    9072:	701a      	strb	r2, [r3, #0]
            break;
    9074:	e74b      	b.n	8f0e <cert_appdata_callback+0x12>
                printf("\r\nMAC NOK! - %d", status);
    9076:	0019      	movs	r1, r3
    9078:	4829      	ldr	r0, [pc, #164]	; (9120 <cert_appdata_callback+0x224>)
    907a:	4b13      	ldr	r3, [pc, #76]	; (90c8 <cert_appdata_callback+0x1cc>)
    907c:	4798      	blx	r3
            break;
    907e:	e746      	b.n	8f0e <cert_appdata_callback+0x12>
        switch(appdata->param.transCmpl.status)
    9080:	7909      	ldrb	r1, [r1, #4]
    9082:	2908      	cmp	r1, #8
    9084:	d118      	bne.n	90b8 <cert_appdata_callback+0x1bc>
                if(pktRxd == false)
    9086:	4b0e      	ldr	r3, [pc, #56]	; (90c0 <cert_appdata_callback+0x1c4>)
    9088:	781b      	ldrb	r3, [r3, #0]
    908a:	2b00      	cmp	r3, #0
    908c:	d003      	beq.n	9096 <cert_appdata_callback+0x19a>
        printf("\n\r*************************************************\n\r");
    908e:	4825      	ldr	r0, [pc, #148]	; (9124 <cert_appdata_callback+0x228>)
    9090:	4b0d      	ldr	r3, [pc, #52]	; (90c8 <cert_appdata_callback+0x1cc>)
    9092:	4798      	blx	r3
}
    9094:	e73b      	b.n	8f0e <cert_appdata_callback+0x12>
                    printf("Transmission Success\r\n");
    9096:	4824      	ldr	r0, [pc, #144]	; (9128 <cert_appdata_callback+0x22c>)
    9098:	4b12      	ldr	r3, [pc, #72]	; (90e4 <cert_appdata_callback+0x1e8>)
    909a:	4798      	blx	r3
                    uplinkTestNoResp++;
    909c:	4a13      	ldr	r2, [pc, #76]	; (90ec <cert_appdata_callback+0x1f0>)
    909e:	7813      	ldrb	r3, [r2, #0]
    90a0:	3301      	adds	r3, #1
    90a2:	7013      	strb	r3, [r2, #0]
                    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    90a4:	4b10      	ldr	r3, [pc, #64]	; (90e8 <cert_appdata_callback+0x1ec>)
    90a6:	881a      	ldrh	r2, [r3, #0]
    90a8:	4b11      	ldr	r3, [pc, #68]	; (90f0 <cert_appdata_callback+0x1f4>)
    90aa:	0a11      	lsrs	r1, r2, #8
    90ac:	7019      	strb	r1, [r3, #0]
                    sendData[1] = (uint8_t) (downlinkCtr);
    90ae:	705a      	strb	r2, [r3, #1]
                    sendDataLen = 2;
    90b0:	2202      	movs	r2, #2
    90b2:	4b10      	ldr	r3, [pc, #64]	; (90f4 <cert_appdata_callback+0x1f8>)
    90b4:	801a      	strh	r2, [r3, #0]
    90b6:	e7ea      	b.n	908e <cert_appdata_callback+0x192>
                printf("\r\nMAC NOK! - %d", appdata->param.transCmpl.status );
    90b8:	4819      	ldr	r0, [pc, #100]	; (9120 <cert_appdata_callback+0x224>)
    90ba:	4b03      	ldr	r3, [pc, #12]	; (90c8 <cert_appdata_callback+0x1cc>)
    90bc:	4798      	blx	r3
            break;
    90be:	e7e6      	b.n	908e <cert_appdata_callback+0x192>
    90c0:	20000fa4 	.word	0x20000fa4
    90c4:	0001a610 	.word	0x0001a610
    90c8:	00013b65 	.word	0x00013b65
    90cc:	0001a62c 	.word	0x0001a62c
    90d0:	0001a64c 	.word	0x0001a64c
    90d4:	0001a664 	.word	0x0001a664
    90d8:	0001a678 	.word	0x0001a678
    90dc:	0001a684 	.word	0x0001a684
    90e0:	0001a688 	.word	0x0001a688
    90e4:	00013c29 	.word	0x00013c29
    90e8:	20000f94 	.word	0x20000f94
    90ec:	2000100f 	.word	0x2000100f
    90f0:	20000fa8 	.word	0x20000fa8
    90f4:	2000100c 	.word	0x2000100c
    90f8:	0001a558 	.word	0x0001a558
    90fc:	2000100e 	.word	0x2000100e
    9100:	0001a72c 	.word	0x0001a72c
    9104:	20000f92 	.word	0x20000f92
    9108:	0000babd 	.word	0x0000babd
    910c:	00008ce9 	.word	0x00008ce9
    9110:	20000f93 	.word	0x20000f93
    9114:	000083e9 	.word	0x000083e9
    9118:	0001a78c 	.word	0x0001a78c
    911c:	0001a6a8 	.word	0x0001a6a8
    9120:	0001a6cc 	.word	0x0001a6cc
    9124:	0001a6f4 	.word	0x0001a6f4
    9128:	0001a6dc 	.word	0x0001a6dc

0000912c <cert_app_init>:
{
    912c:	b510      	push	{r4, lr}
    PDS_DeleteAll();
    912e:	4b0a      	ldr	r3, [pc, #40]	; (9158 <cert_app_init+0x2c>)
    9130:	4798      	blx	r3
    PDS_UnInit();
    9132:	4b0a      	ldr	r3, [pc, #40]	; (915c <cert_app_init+0x30>)
    9134:	4798      	blx	r3
    status = SwTimerCreate(&certAppTimerId);
    9136:	480a      	ldr	r0, [pc, #40]	; (9160 <cert_app_init+0x34>)
    9138:	4b0a      	ldr	r3, [pc, #40]	; (9164 <cert_app_init+0x38>)
    913a:	4798      	blx	r3
    if(status!=LORAWAN_SUCCESS)
    913c:	2808      	cmp	r0, #8
    913e:	d003      	beq.n	9148 <cert_app_init+0x1c>
        printf("\r\nUnable to start certification timer. Pls check");
    9140:	4809      	ldr	r0, [pc, #36]	; (9168 <cert_app_init+0x3c>)
    9142:	4b0a      	ldr	r3, [pc, #40]	; (916c <cert_app_init+0x40>)
    9144:	4798      	blx	r3
    9146:	e7fe      	b.n	9146 <cert_app_init+0x1a>
    LORAWAN_Init(cert_appdata_callback, cert_joindata_callback);
    9148:	4909      	ldr	r1, [pc, #36]	; (9170 <cert_app_init+0x44>)
    914a:	480a      	ldr	r0, [pc, #40]	; (9174 <cert_app_init+0x48>)
    914c:	4b0a      	ldr	r3, [pc, #40]	; (9178 <cert_app_init+0x4c>)
    914e:	4798      	blx	r3
        printf("\nCertification cannot be run for the current regional band configuration\n\r");
    9150:	480a      	ldr	r0, [pc, #40]	; (917c <cert_app_init+0x50>)
    9152:	4b06      	ldr	r3, [pc, #24]	; (916c <cert_app_init+0x40>)
    9154:	4798      	blx	r3
    9156:	e7fe      	b.n	9156 <cert_app_init+0x2a>
    9158:	00007161 	.word	0x00007161
    915c:	000070a5 	.word	0x000070a5
    9160:	20000f93 	.word	0x20000f93
    9164:	000080a9 	.word	0x000080a9
    9168:	0001a574 	.word	0x0001a574
    916c:	00013b65 	.word	0x00013b65
    9170:	00008da5 	.word	0x00008da5
    9174:	00008efd 	.word	0x00008efd
    9178:	0000acfd 	.word	0x0000acfd
    917c:	0001a5a8 	.word	0x0001a5a8

00009180 <appPostTask>:
 \brief      App Post Task
 \param[in]  Id of the application to be posted
 ************************************************************************/

void appPostTask(AppTaskIds_t id)
{
    9180:	b510      	push	{r4, lr}
    9182:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    9184:	4b07      	ldr	r3, [pc, #28]	; (91a4 <appPostTask+0x24>)
    9186:	4798      	blx	r3
    appTaskFlags |= (1 << id);
    9188:	4907      	ldr	r1, [pc, #28]	; (91a8 <appPostTask+0x28>)
    918a:	780b      	ldrb	r3, [r1, #0]
    918c:	2201      	movs	r2, #1
    918e:	40a2      	lsls	r2, r4
    9190:	4313      	orrs	r3, r2
    9192:	b2db      	uxtb	r3, r3
    9194:	700b      	strb	r3, [r1, #0]
    ATOMIC_SECTION_EXIT
    9196:	4b05      	ldr	r3, [pc, #20]	; (91ac <appPostTask+0x2c>)
    9198:	4798      	blx	r3

    /* Also post a APP task to the system */
    SYSTEM_PostTask(APP_TASK_ID);
    919a:	2010      	movs	r0, #16
    919c:	4b04      	ldr	r3, [pc, #16]	; (91b0 <appPostTask+0x30>)
    919e:	4798      	blx	r3
}
    91a0:	bd10      	pop	{r4, pc}
    91a2:	46c0      	nop			; (mov r8, r8)
    91a4:	0000419d 	.word	0x0000419d
    91a8:	20001010 	.word	0x20001010
    91ac:	000041a9 	.word	0x000041a9
    91b0:	00008709 	.word	0x00008709

000091b4 <demoTimerCb>:
{
    91b4:	b510      	push	{r4, lr}
    91b6:	b082      	sub	sp, #8
    printf("%d..",count);
    91b8:	4c2b      	ldr	r4, [pc, #172]	; (9268 <demoTimerCb+0xb4>)
    91ba:	7821      	ldrb	r1, [r4, #0]
    91bc:	b2c9      	uxtb	r1, r1
    91be:	482b      	ldr	r0, [pc, #172]	; (926c <demoTimerCb+0xb8>)
    91c0:	4b2b      	ldr	r3, [pc, #172]	; (9270 <demoTimerCb+0xbc>)
    91c2:	4798      	blx	r3
    count--;
    91c4:	7823      	ldrb	r3, [r4, #0]
    91c6:	3b01      	subs	r3, #1
    91c8:	b2db      	uxtb	r3, r3
    91ca:	7023      	strb	r3, [r4, #0]
	startReceiving = false;
    91cc:	2200      	movs	r2, #0
    91ce:	4b29      	ldr	r3, [pc, #164]	; (9274 <demoTimerCb+0xc0>)
    91d0:	701a      	strb	r2, [r3, #0]
    sio2host_rx(rxchar,10);
    91d2:	4c29      	ldr	r4, [pc, #164]	; (9278 <demoTimerCb+0xc4>)
    91d4:	210a      	movs	r1, #10
    91d6:	0020      	movs	r0, r4
    91d8:	4b28      	ldr	r3, [pc, #160]	; (927c <demoTimerCb+0xc8>)
    91da:	4798      	blx	r3
    91dc:	0023      	movs	r3, r4
    91de:	0020      	movs	r0, r4
    91e0:	300b      	adds	r0, #11
    91e2:	e002      	b.n	91ea <demoTimerCb+0x36>
    91e4:	3301      	adds	r3, #1
    for(i = 0;i<=10;i++)
    91e6:	4283      	cmp	r3, r0
    91e8:	d006      	beq.n	91f8 <demoTimerCb+0x44>
        if(rxchar[i] != 13 && rxchar[i] != 10)
    91ea:	781c      	ldrb	r4, [r3, #0]
    91ec:	2c0d      	cmp	r4, #13
    91ee:	d0f9      	beq.n	91e4 <demoTimerCb+0x30>
    91f0:	2c0a      	cmp	r4, #10
    91f2:	d0f7      	beq.n	91e4 <demoTimerCb+0x30>
            rxdata = rxchar[i];
    91f4:	b264      	sxtb	r4, r4
            break;
    91f6:	e000      	b.n	91fa <demoTimerCb+0x46>
    int8_t rxdata = 0;
    91f8:	2400      	movs	r4, #0
    if(!count)
    91fa:	4b1b      	ldr	r3, [pc, #108]	; (9268 <demoTimerCb+0xb4>)
    91fc:	781b      	ldrb	r3, [r3, #0]
    91fe:	2b00      	cmp	r3, #0
    9200:	d00d      	beq.n	921e <demoTimerCb+0x6a>
    if(count > 0 && (!rxdata))
    9202:	4b19      	ldr	r3, [pc, #100]	; (9268 <demoTimerCb+0xb4>)
    9204:	781b      	ldrb	r3, [r3, #0]
    9206:	2b00      	cmp	r3, #0
    9208:	d017      	beq.n	923a <demoTimerCb+0x86>
    920a:	2c00      	cmp	r4, #0
    920c:	d00b      	beq.n	9226 <demoTimerCb+0x72>
    else if(count == 0 && (!rxdata))
    920e:	4b16      	ldr	r3, [pc, #88]	; (9268 <demoTimerCb+0xb4>)
    9210:	781b      	ldrb	r3, [r3, #0]
    9212:	2b00      	cmp	r3, #0
    9214:	d017      	beq.n	9246 <demoTimerCb+0x92>
    else if(rxdata)
    9216:	2c00      	cmp	r4, #0
    9218:	d115      	bne.n	9246 <demoTimerCb+0x92>
}
    921a:	b002      	add	sp, #8
    921c:	bd10      	pop	{r4, pc}
        printf("\r\n");
    921e:	4818      	ldr	r0, [pc, #96]	; (9280 <demoTimerCb+0xcc>)
    9220:	4b18      	ldr	r3, [pc, #96]	; (9284 <demoTimerCb+0xd0>)
    9222:	4798      	blx	r3
    9224:	e7ed      	b.n	9202 <demoTimerCb+0x4e>
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    9226:	4b18      	ldr	r3, [pc, #96]	; (9288 <demoTimerCb+0xd4>)
    9228:	7818      	ldrb	r0, [r3, #0]
    922a:	2300      	movs	r3, #0
    922c:	9300      	str	r3, [sp, #0]
    922e:	4b17      	ldr	r3, [pc, #92]	; (928c <demoTimerCb+0xd8>)
    9230:	2200      	movs	r2, #0
    9232:	4917      	ldr	r1, [pc, #92]	; (9290 <demoTimerCb+0xdc>)
    9234:	4c17      	ldr	r4, [pc, #92]	; (9294 <demoTimerCb+0xe0>)
    9236:	47a0      	blx	r4
    9238:	e7ef      	b.n	921a <demoTimerCb+0x66>
    else if(count == 0 && (!rxdata))
    923a:	4b0b      	ldr	r3, [pc, #44]	; (9268 <demoTimerCb+0xb4>)
    923c:	781b      	ldrb	r3, [r3, #0]
    923e:	2b00      	cmp	r3, #0
    9240:	d1e9      	bne.n	9216 <demoTimerCb+0x62>
    9242:	2c00      	cmp	r4, #0
    9244:	d009      	beq.n	925a <demoTimerCb+0xa6>
        printf("\r\n");
    9246:	480e      	ldr	r0, [pc, #56]	; (9280 <demoTimerCb+0xcc>)
    9248:	4b0e      	ldr	r3, [pc, #56]	; (9284 <demoTimerCb+0xd0>)
    924a:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    924c:	2201      	movs	r2, #1
    924e:	4b12      	ldr	r3, [pc, #72]	; (9298 <demoTimerCb+0xe4>)
    9250:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    9252:	2000      	movs	r0, #0
    9254:	4b11      	ldr	r3, [pc, #68]	; (929c <demoTimerCb+0xe8>)
    9256:	4798      	blx	r3
}
    9258:	e7df      	b.n	921a <demoTimerCb+0x66>
		appTaskState = RESTORE_BAND_STATE;
    925a:	2200      	movs	r2, #0
    925c:	4b0e      	ldr	r3, [pc, #56]	; (9298 <demoTimerCb+0xe4>)
    925e:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    9260:	2000      	movs	r0, #0
    9262:	4b0e      	ldr	r3, [pc, #56]	; (929c <demoTimerCb+0xe8>)
    9264:	4798      	blx	r3
    9266:	e7d8      	b.n	921a <demoTimerCb+0x66>
    9268:	20000014 	.word	0x20000014
    926c:	0001aac0 	.word	0x0001aac0
    9270:	00013b65 	.word	0x00013b65
    9274:	20001040 	.word	0x20001040
    9278:	20001034 	.word	0x20001034
    927c:	00003b25 	.word	0x00003b25
    9280:	0001abac 	.word	0x0001abac
    9284:	00013c29 	.word	0x00013c29
    9288:	2000005f 	.word	0x2000005f
    928c:	000091b5 	.word	0x000091b5
    9290:	000f4240 	.word	0x000f4240
    9294:	000080dd 	.word	0x000080dd
    9298:	20001011 	.word	0x20001011
    929c:	00009181 	.word	0x00009181

000092a0 <demo_appdata_callback>:
{
    92a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    92a2:	780b      	ldrb	r3, [r1, #0]
    92a4:	2b02      	cmp	r3, #2
    92a6:	d015      	beq.n	92d4 <demo_appdata_callback+0x34>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    92a8:	2b04      	cmp	r3, #4
    92aa:	d100      	bne.n	92ae <demo_appdata_callback+0xe>
    92ac:	e0b4      	b.n	9418 <demo_appdata_callback+0x178>
    SwTimerStop(lTimerId);
    92ae:	4b9f      	ldr	r3, [pc, #636]	; (952c <demo_appdata_callback+0x28c>)
    92b0:	7818      	ldrb	r0, [r3, #0]
    92b2:	4b9f      	ldr	r3, [pc, #636]	; (9530 <demo_appdata_callback+0x290>)
    92b4:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    92b6:	499f      	ldr	r1, [pc, #636]	; (9534 <demo_appdata_callback+0x294>)
    92b8:	2003      	movs	r0, #3
    92ba:	4b9f      	ldr	r3, [pc, #636]	; (9538 <demo_appdata_callback+0x298>)
    92bc:	4798      	blx	r3
        set_LED_data(LED_AMBER,&on);
    92be:	499f      	ldr	r1, [pc, #636]	; (953c <demo_appdata_callback+0x29c>)
    92c0:	2002      	movs	r0, #2
    92c2:	4b9d      	ldr	r3, [pc, #628]	; (9538 <demo_appdata_callback+0x298>)
    92c4:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    92c6:	2203      	movs	r2, #3
    92c8:	4b9d      	ldr	r3, [pc, #628]	; (9540 <demo_appdata_callback+0x2a0>)
    92ca:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    92cc:	2000      	movs	r0, #0
    92ce:	4b9d      	ldr	r3, [pc, #628]	; (9544 <demo_appdata_callback+0x2a4>)
    92d0:	4798      	blx	r3
}
    92d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = appdata->param.rxData.status;
    92d4:	7b4c      	ldrb	r4, [r1, #13]
        switch(status)
    92d6:	2c1e      	cmp	r4, #30
    92d8:	d900      	bls.n	92dc <demo_appdata_callback+0x3c>
    92da:	e099      	b.n	9410 <demo_appdata_callback+0x170>
    92dc:	00a3      	lsls	r3, r4, #2
    92de:	4a9a      	ldr	r2, [pc, #616]	; (9548 <demo_appdata_callback+0x2a8>)
    92e0:	58d3      	ldr	r3, [r2, r3]
    92e2:	469f      	mov	pc, r3
    uint8_t dataLength = appdata->param.rxData.dataLength;
    92e4:	7b0e      	ldrb	r6, [r1, #12]
    if((dataLength > 0U) && (NULL != pData))
    92e6:	2e00      	cmp	r6, #0
    92e8:	d022      	beq.n	9330 <demo_appdata_callback+0x90>
    uint8_t *pData = appdata->param.rxData.pData;
    92ea:	688f      	ldr	r7, [r1, #8]
    if((dataLength > 0U) && (NULL != pData))
    92ec:	2f00      	cmp	r7, #0
    92ee:	d01f      	beq.n	9330 <demo_appdata_callback+0x90>
    uint32_t devAddress = appdata->param.rxData.devAddr;
    92f0:	684d      	ldr	r5, [r1, #4]
        printf("*** Received DL Data ***\n\r");
    92f2:	4896      	ldr	r0, [pc, #600]	; (954c <demo_appdata_callback+0x2ac>)
    92f4:	4c96      	ldr	r4, [pc, #600]	; (9550 <demo_appdata_callback+0x2b0>)
    92f6:	47a0      	blx	r4
        printf("\nFrame Received at port %d\n\r",pData[0]);
    92f8:	7839      	ldrb	r1, [r7, #0]
    92fa:	4896      	ldr	r0, [pc, #600]	; (9554 <demo_appdata_callback+0x2b4>)
    92fc:	47a0      	blx	r4
        printf("\nFrame Length - %d\n\r",dataLength);
    92fe:	0031      	movs	r1, r6
    9300:	4895      	ldr	r0, [pc, #596]	; (9558 <demo_appdata_callback+0x2b8>)
    9302:	47a0      	blx	r4
        printf("\nAddress - 0x%lx\n\r", devAddress);
    9304:	0029      	movs	r1, r5
    9306:	4895      	ldr	r0, [pc, #596]	; (955c <demo_appdata_callback+0x2bc>)
    9308:	47a0      	blx	r4
        printf ("\nPayload: ");
    930a:	4895      	ldr	r0, [pc, #596]	; (9560 <demo_appdata_callback+0x2c0>)
    930c:	47a0      	blx	r4
        for (uint8_t i =0; i<dataLength - 1; i++)
    930e:	3e01      	subs	r6, #1
    9310:	2e00      	cmp	r6, #0
    9312:	dd09      	ble.n	9328 <demo_appdata_callback+0x88>
    9314:	2400      	movs	r4, #0
            printf("%x",pData[i+1]);
    9316:	4d8e      	ldr	r5, [pc, #568]	; (9550 <demo_appdata_callback+0x2b0>)
    9318:	193b      	adds	r3, r7, r4
    931a:	7859      	ldrb	r1, [r3, #1]
    931c:	4891      	ldr	r0, [pc, #580]	; (9564 <demo_appdata_callback+0x2c4>)
    931e:	47a8      	blx	r5
        for (uint8_t i =0; i<dataLength - 1; i++)
    9320:	3401      	adds	r4, #1
    9322:	b2e4      	uxtb	r4, r4
    9324:	42b4      	cmp	r4, r6
    9326:	dbf7      	blt.n	9318 <demo_appdata_callback+0x78>
        printf("\r\n*************************\r\n");
    9328:	488f      	ldr	r0, [pc, #572]	; (9568 <demo_appdata_callback+0x2c8>)
    932a:	4b90      	ldr	r3, [pc, #576]	; (956c <demo_appdata_callback+0x2cc>)
    932c:	4798      	blx	r3
    932e:	e002      	b.n	9336 <demo_appdata_callback+0x96>
        printf("Received ACK for Confirmed data\r\n");
    9330:	488f      	ldr	r0, [pc, #572]	; (9570 <demo_appdata_callback+0x2d0>)
    9332:	4b8e      	ldr	r3, [pc, #568]	; (956c <demo_appdata_callback+0x2cc>)
    9334:	4798      	blx	r3
    SwTimerStop(lTimerId);
    9336:	4b7d      	ldr	r3, [pc, #500]	; (952c <demo_appdata_callback+0x28c>)
    9338:	7818      	ldrb	r0, [r3, #0]
    933a:	4b7d      	ldr	r3, [pc, #500]	; (9530 <demo_appdata_callback+0x290>)
    933c:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    933e:	497d      	ldr	r1, [pc, #500]	; (9534 <demo_appdata_callback+0x294>)
    9340:	2003      	movs	r0, #3
    9342:	4b7d      	ldr	r3, [pc, #500]	; (9538 <demo_appdata_callback+0x298>)
    9344:	4798      	blx	r3
    9346:	e7be      	b.n	92c6 <demo_appdata_callback+0x26>
                printf("\n\rRADIO_NO_DATA \n\r");
    9348:	488a      	ldr	r0, [pc, #552]	; (9574 <demo_appdata_callback+0x2d4>)
    934a:	4b81      	ldr	r3, [pc, #516]	; (9550 <demo_appdata_callback+0x2b0>)
    934c:	4798      	blx	r3
            break;
    934e:	e7ae      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    9350:	4889      	ldr	r0, [pc, #548]	; (9578 <demo_appdata_callback+0x2d8>)
    9352:	4b7f      	ldr	r3, [pc, #508]	; (9550 <demo_appdata_callback+0x2b0>)
    9354:	4798      	blx	r3
            break;
    9356:	e7aa      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    9358:	4888      	ldr	r0, [pc, #544]	; (957c <demo_appdata_callback+0x2dc>)
    935a:	4b7d      	ldr	r3, [pc, #500]	; (9550 <demo_appdata_callback+0x2b0>)
    935c:	4798      	blx	r3
            break;
    935e:	e7a6      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_BUSY \n\r");
    9360:	4887      	ldr	r0, [pc, #540]	; (9580 <demo_appdata_callback+0x2e0>)
    9362:	4b7b      	ldr	r3, [pc, #492]	; (9550 <demo_appdata_callback+0x2b0>)
    9364:	4798      	blx	r3
            break;
    9366:	e7a2      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    9368:	4886      	ldr	r0, [pc, #536]	; (9584 <demo_appdata_callback+0x2e4>)
    936a:	4b79      	ldr	r3, [pc, #484]	; (9550 <demo_appdata_callback+0x2b0>)
    936c:	4798      	blx	r3
            break;
    936e:	e79e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    9370:	4885      	ldr	r0, [pc, #532]	; (9588 <demo_appdata_callback+0x2e8>)
    9372:	4b77      	ldr	r3, [pc, #476]	; (9550 <demo_appdata_callback+0x2b0>)
    9374:	4798      	blx	r3
            break;
    9376:	e79a      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    9378:	4884      	ldr	r0, [pc, #528]	; (958c <demo_appdata_callback+0x2ec>)
    937a:	4b75      	ldr	r3, [pc, #468]	; (9550 <demo_appdata_callback+0x2b0>)
    937c:	4798      	blx	r3
            break;
    937e:	e796      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rNWK_NOT_JOINED \n\r");
    9380:	4883      	ldr	r0, [pc, #524]	; (9590 <demo_appdata_callback+0x2f0>)
    9382:	4b73      	ldr	r3, [pc, #460]	; (9550 <demo_appdata_callback+0x2b0>)
    9384:	4798      	blx	r3
            break;
    9386:	e792      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rINVALID_PARAMETER \n\r");
    9388:	4882      	ldr	r0, [pc, #520]	; (9594 <demo_appdata_callback+0x2f4>)
    938a:	4b71      	ldr	r3, [pc, #452]	; (9550 <demo_appdata_callback+0x2b0>)
    938c:	4798      	blx	r3
            break;
    938e:	e78e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    9390:	4881      	ldr	r0, [pc, #516]	; (9598 <demo_appdata_callback+0x2f8>)
    9392:	4b6f      	ldr	r3, [pc, #444]	; (9550 <demo_appdata_callback+0x2b0>)
    9394:	4798      	blx	r3
            break;
    9396:	e78a      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    9398:	4880      	ldr	r0, [pc, #512]	; (959c <demo_appdata_callback+0x2fc>)
    939a:	4b6d      	ldr	r3, [pc, #436]	; (9550 <demo_appdata_callback+0x2b0>)
    939c:	4798      	blx	r3
            break;
    939e:	e786      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    93a0:	487f      	ldr	r0, [pc, #508]	; (95a0 <demo_appdata_callback+0x300>)
    93a2:	4b6b      	ldr	r3, [pc, #428]	; (9550 <demo_appdata_callback+0x2b0>)
    93a4:	4798      	blx	r3
            break;
    93a6:	e782      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    93a8:	487e      	ldr	r0, [pc, #504]	; (95a4 <demo_appdata_callback+0x304>)
    93aa:	4b69      	ldr	r3, [pc, #420]	; (9550 <demo_appdata_callback+0x2b0>)
    93ac:	4798      	blx	r3
            break;
    93ae:	e77e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rMAC_PAUSED  \n\r");
    93b0:	487d      	ldr	r0, [pc, #500]	; (95a8 <demo_appdata_callback+0x308>)
    93b2:	4b67      	ldr	r3, [pc, #412]	; (9550 <demo_appdata_callback+0x2b0>)
    93b4:	4798      	blx	r3
            break;
    93b6:	e77a      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    93b8:	487c      	ldr	r0, [pc, #496]	; (95ac <demo_appdata_callback+0x30c>)
    93ba:	4b65      	ldr	r3, [pc, #404]	; (9550 <demo_appdata_callback+0x2b0>)
    93bc:	4798      	blx	r3
            break;
    93be:	e776      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rBUSY\n\r");
    93c0:	487b      	ldr	r0, [pc, #492]	; (95b0 <demo_appdata_callback+0x310>)
    93c2:	4b63      	ldr	r3, [pc, #396]	; (9550 <demo_appdata_callback+0x2b0>)
    93c4:	4798      	blx	r3
            break;
    93c6:	e772      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rNO_ACK \n\r");
    93c8:	487a      	ldr	r0, [pc, #488]	; (95b4 <demo_appdata_callback+0x314>)
    93ca:	4b61      	ldr	r3, [pc, #388]	; (9550 <demo_appdata_callback+0x2b0>)
    93cc:	4798      	blx	r3
            break;
    93ce:	e76e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    93d0:	4879      	ldr	r0, [pc, #484]	; (95b8 <demo_appdata_callback+0x318>)
    93d2:	4b5f      	ldr	r3, [pc, #380]	; (9550 <demo_appdata_callback+0x2b0>)
    93d4:	4798      	blx	r3
            break;
    93d6:	e76a      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    93d8:	4878      	ldr	r0, [pc, #480]	; (95bc <demo_appdata_callback+0x31c>)
    93da:	4b5d      	ldr	r3, [pc, #372]	; (9550 <demo_appdata_callback+0x2b0>)
    93dc:	4798      	blx	r3
            break;
    93de:	e766      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rINVALID_REQUEST \n\r");
    93e0:	4877      	ldr	r0, [pc, #476]	; (95c0 <demo_appdata_callback+0x320>)
    93e2:	4b5b      	ldr	r3, [pc, #364]	; (9550 <demo_appdata_callback+0x2b0>)
    93e4:	4798      	blx	r3
            break;
    93e6:	e762      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR \n\r");
    93e8:	4876      	ldr	r0, [pc, #472]	; (95c4 <demo_appdata_callback+0x324>)
    93ea:	4b59      	ldr	r3, [pc, #356]	; (9550 <demo_appdata_callback+0x2b0>)
    93ec:	4798      	blx	r3
            break;
    93ee:	e75e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rMIC_ERROR \n\r");
    93f0:	4875      	ldr	r0, [pc, #468]	; (95c8 <demo_appdata_callback+0x328>)
    93f2:	4b57      	ldr	r3, [pc, #348]	; (9550 <demo_appdata_callback+0x2b0>)
    93f4:	4798      	blx	r3
            break;
    93f6:	e75a      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rINVALID_MTYPE \n\r");
    93f8:	4874      	ldr	r0, [pc, #464]	; (95cc <demo_appdata_callback+0x32c>)
    93fa:	4b55      	ldr	r3, [pc, #340]	; (9550 <demo_appdata_callback+0x2b0>)
    93fc:	4798      	blx	r3
            break;
    93fe:	e756      	b.n	92ae <demo_appdata_callback+0xe>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    9400:	4873      	ldr	r0, [pc, #460]	; (95d0 <demo_appdata_callback+0x330>)
    9402:	4b53      	ldr	r3, [pc, #332]	; (9550 <demo_appdata_callback+0x2b0>)
    9404:	4798      	blx	r3
            break;
    9406:	e752      	b.n	92ae <demo_appdata_callback+0xe>
				printf("\n\rINVALID_PACKET \n\r");
    9408:	4872      	ldr	r0, [pc, #456]	; (95d4 <demo_appdata_callback+0x334>)
    940a:	4b51      	ldr	r3, [pc, #324]	; (9550 <demo_appdata_callback+0x2b0>)
    940c:	4798      	blx	r3
			break;
    940e:	e74e      	b.n	92ae <demo_appdata_callback+0xe>
                printf("UNKNOWN ERROR\n\r");
    9410:	4871      	ldr	r0, [pc, #452]	; (95d8 <demo_appdata_callback+0x338>)
    9412:	4b4f      	ldr	r3, [pc, #316]	; (9550 <demo_appdata_callback+0x2b0>)
    9414:	4798      	blx	r3
            break;
    9416:	e00d      	b.n	9434 <demo_appdata_callback+0x194>
        switch(status = appdata->param.transCmpl.status)
    9418:	790c      	ldrb	r4, [r1, #4]
    941a:	2c1e      	cmp	r4, #30
    941c:	d900      	bls.n	9420 <demo_appdata_callback+0x180>
    941e:	e081      	b.n	9524 <demo_appdata_callback+0x284>
    9420:	00a3      	lsls	r3, r4, #2
    9422:	4a6e      	ldr	r2, [pc, #440]	; (95dc <demo_appdata_callback+0x33c>)
    9424:	58d3      	ldr	r3, [r2, r3]
    9426:	469f      	mov	pc, r3
                printf("Transmission Success\r\n");
    9428:	486d      	ldr	r0, [pc, #436]	; (95e0 <demo_appdata_callback+0x340>)
    942a:	4b50      	ldr	r3, [pc, #320]	; (956c <demo_appdata_callback+0x2cc>)
    942c:	4798      	blx	r3
        printf("\n\r*************************************************\n\r");
    942e:	486d      	ldr	r0, [pc, #436]	; (95e4 <demo_appdata_callback+0x344>)
    9430:	4b47      	ldr	r3, [pc, #284]	; (9550 <demo_appdata_callback+0x2b0>)
    9432:	4798      	blx	r3
    SwTimerStop(lTimerId);
    9434:	4b3d      	ldr	r3, [pc, #244]	; (952c <demo_appdata_callback+0x28c>)
    9436:	7818      	ldrb	r0, [r3, #0]
    9438:	4b3d      	ldr	r3, [pc, #244]	; (9530 <demo_appdata_callback+0x290>)
    943a:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    943c:	493d      	ldr	r1, [pc, #244]	; (9534 <demo_appdata_callback+0x294>)
    943e:	2003      	movs	r0, #3
    9440:	4b3d      	ldr	r3, [pc, #244]	; (9538 <demo_appdata_callback+0x298>)
    9442:	4798      	blx	r3
    if(status != LORAWAN_SUCCESS)
    9444:	2c08      	cmp	r4, #8
    9446:	d100      	bne.n	944a <demo_appdata_callback+0x1aa>
    9448:	e73d      	b.n	92c6 <demo_appdata_callback+0x26>
    944a:	e738      	b.n	92be <demo_appdata_callback+0x1e>
                printf("Transmission Success\r\n");
    944c:	4864      	ldr	r0, [pc, #400]	; (95e0 <demo_appdata_callback+0x340>)
    944e:	4b47      	ldr	r3, [pc, #284]	; (956c <demo_appdata_callback+0x2cc>)
    9450:	4798      	blx	r3
            break;
    9452:	e7ec      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_NO_DATA \n\r");
    9454:	4847      	ldr	r0, [pc, #284]	; (9574 <demo_appdata_callback+0x2d4>)
    9456:	4b3e      	ldr	r3, [pc, #248]	; (9550 <demo_appdata_callback+0x2b0>)
    9458:	4798      	blx	r3
            break;
    945a:	e7e8      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    945c:	4846      	ldr	r0, [pc, #280]	; (9578 <demo_appdata_callback+0x2d8>)
    945e:	4b3c      	ldr	r3, [pc, #240]	; (9550 <demo_appdata_callback+0x2b0>)
    9460:	4798      	blx	r3
            break;
    9462:	e7e4      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    9464:	4845      	ldr	r0, [pc, #276]	; (957c <demo_appdata_callback+0x2dc>)
    9466:	4b3a      	ldr	r3, [pc, #232]	; (9550 <demo_appdata_callback+0x2b0>)
    9468:	4798      	blx	r3
            break;
    946a:	e7e0      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_BUSY \n\r");
    946c:	4844      	ldr	r0, [pc, #272]	; (9580 <demo_appdata_callback+0x2e0>)
    946e:	4b38      	ldr	r3, [pc, #224]	; (9550 <demo_appdata_callback+0x2b0>)
    9470:	4798      	blx	r3
            break;
    9472:	e7dc      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\nTx Timeout\n\r");
    9474:	485c      	ldr	r0, [pc, #368]	; (95e8 <demo_appdata_callback+0x348>)
    9476:	4b36      	ldr	r3, [pc, #216]	; (9550 <demo_appdata_callback+0x2b0>)
    9478:	4798      	blx	r3
            break;
    947a:	e7d8      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    947c:	4841      	ldr	r0, [pc, #260]	; (9584 <demo_appdata_callback+0x2e4>)
    947e:	4b34      	ldr	r3, [pc, #208]	; (9550 <demo_appdata_callback+0x2b0>)
    9480:	4798      	blx	r3
            break;
    9482:	e7d4      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    9484:	4840      	ldr	r0, [pc, #256]	; (9588 <demo_appdata_callback+0x2e8>)
    9486:	4b32      	ldr	r3, [pc, #200]	; (9550 <demo_appdata_callback+0x2b0>)
    9488:	4798      	blx	r3
            break;
    948a:	e7d0      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    948c:	483f      	ldr	r0, [pc, #252]	; (958c <demo_appdata_callback+0x2ec>)
    948e:	4b30      	ldr	r3, [pc, #192]	; (9550 <demo_appdata_callback+0x2b0>)
    9490:	4798      	blx	r3
            break;
    9492:	e7cc      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rNWK_NOT_JOINED \n\r");
    9494:	483e      	ldr	r0, [pc, #248]	; (9590 <demo_appdata_callback+0x2f0>)
    9496:	4b2e      	ldr	r3, [pc, #184]	; (9550 <demo_appdata_callback+0x2b0>)
    9498:	4798      	blx	r3
            break;
    949a:	e7c8      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_PARAMETER \n\r");
    949c:	483d      	ldr	r0, [pc, #244]	; (9594 <demo_appdata_callback+0x2f4>)
    949e:	4b2c      	ldr	r3, [pc, #176]	; (9550 <demo_appdata_callback+0x2b0>)
    94a0:	4798      	blx	r3
            break;
    94a2:	e7c4      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    94a4:	483c      	ldr	r0, [pc, #240]	; (9598 <demo_appdata_callback+0x2f8>)
    94a6:	4b2a      	ldr	r3, [pc, #168]	; (9550 <demo_appdata_callback+0x2b0>)
    94a8:	4798      	blx	r3
            break;
    94aa:	e7c0      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    94ac:	483b      	ldr	r0, [pc, #236]	; (959c <demo_appdata_callback+0x2fc>)
    94ae:	4b28      	ldr	r3, [pc, #160]	; (9550 <demo_appdata_callback+0x2b0>)
    94b0:	4798      	blx	r3
            break;
    94b2:	e7bc      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    94b4:	483a      	ldr	r0, [pc, #232]	; (95a0 <demo_appdata_callback+0x300>)
    94b6:	4b26      	ldr	r3, [pc, #152]	; (9550 <demo_appdata_callback+0x2b0>)
    94b8:	4798      	blx	r3
            break;
    94ba:	e7b8      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    94bc:	4839      	ldr	r0, [pc, #228]	; (95a4 <demo_appdata_callback+0x304>)
    94be:	4b24      	ldr	r3, [pc, #144]	; (9550 <demo_appdata_callback+0x2b0>)
    94c0:	4798      	blx	r3
            break;
    94c2:	e7b4      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rMAC_PAUSED  \n\r");
    94c4:	4838      	ldr	r0, [pc, #224]	; (95a8 <demo_appdata_callback+0x308>)
    94c6:	4b22      	ldr	r3, [pc, #136]	; (9550 <demo_appdata_callback+0x2b0>)
    94c8:	4798      	blx	r3
            break;
    94ca:	e7b0      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    94cc:	4837      	ldr	r0, [pc, #220]	; (95ac <demo_appdata_callback+0x30c>)
    94ce:	4b20      	ldr	r3, [pc, #128]	; (9550 <demo_appdata_callback+0x2b0>)
    94d0:	4798      	blx	r3
            break;
    94d2:	e7ac      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rBUSY\n\r");
    94d4:	4836      	ldr	r0, [pc, #216]	; (95b0 <demo_appdata_callback+0x310>)
    94d6:	4b1e      	ldr	r3, [pc, #120]	; (9550 <demo_appdata_callback+0x2b0>)
    94d8:	4798      	blx	r3
            break;
    94da:	e7a8      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rNO_ACK \n\r");
    94dc:	4835      	ldr	r0, [pc, #212]	; (95b4 <demo_appdata_callback+0x314>)
    94de:	4b1c      	ldr	r3, [pc, #112]	; (9550 <demo_appdata_callback+0x2b0>)
    94e0:	4798      	blx	r3
            break;
    94e2:	e7a4      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    94e4:	4834      	ldr	r0, [pc, #208]	; (95b8 <demo_appdata_callback+0x318>)
    94e6:	4b1a      	ldr	r3, [pc, #104]	; (9550 <demo_appdata_callback+0x2b0>)
    94e8:	4798      	blx	r3
            break;
    94ea:	e7a0      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    94ec:	4833      	ldr	r0, [pc, #204]	; (95bc <demo_appdata_callback+0x31c>)
    94ee:	4b18      	ldr	r3, [pc, #96]	; (9550 <demo_appdata_callback+0x2b0>)
    94f0:	4798      	blx	r3
            break;
    94f2:	e79c      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_REQUEST \n\r");
    94f4:	4832      	ldr	r0, [pc, #200]	; (95c0 <demo_appdata_callback+0x320>)
    94f6:	4b16      	ldr	r3, [pc, #88]	; (9550 <demo_appdata_callback+0x2b0>)
    94f8:	4798      	blx	r3
            break;
    94fa:	e798      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rFCNTR_ERROR \n\r");
    94fc:	4831      	ldr	r0, [pc, #196]	; (95c4 <demo_appdata_callback+0x324>)
    94fe:	4b14      	ldr	r3, [pc, #80]	; (9550 <demo_appdata_callback+0x2b0>)
    9500:	4798      	blx	r3
            break;
    9502:	e794      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rMIC_ERROR \n\r");
    9504:	4830      	ldr	r0, [pc, #192]	; (95c8 <demo_appdata_callback+0x328>)
    9506:	4b12      	ldr	r3, [pc, #72]	; (9550 <demo_appdata_callback+0x2b0>)
    9508:	4798      	blx	r3
            break;
    950a:	e790      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_MTYPE \n\r");
    950c:	482f      	ldr	r0, [pc, #188]	; (95cc <demo_appdata_callback+0x32c>)
    950e:	4b10      	ldr	r3, [pc, #64]	; (9550 <demo_appdata_callback+0x2b0>)
    9510:	4798      	blx	r3
            break;
    9512:	e78c      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    9514:	482e      	ldr	r0, [pc, #184]	; (95d0 <demo_appdata_callback+0x330>)
    9516:	4b0e      	ldr	r3, [pc, #56]	; (9550 <demo_appdata_callback+0x2b0>)
    9518:	4798      	blx	r3
            break;
    951a:	e788      	b.n	942e <demo_appdata_callback+0x18e>
				printf("\n\rINVALID_PACKET \n\r");
    951c:	482d      	ldr	r0, [pc, #180]	; (95d4 <demo_appdata_callback+0x334>)
    951e:	4b0c      	ldr	r3, [pc, #48]	; (9550 <demo_appdata_callback+0x2b0>)
    9520:	4798      	blx	r3
			break;
    9522:	e784      	b.n	942e <demo_appdata_callback+0x18e>
                printf("\n\rUNKNOWN ERROR\n\r");
    9524:	4831      	ldr	r0, [pc, #196]	; (95ec <demo_appdata_callback+0x34c>)
    9526:	4b0a      	ldr	r3, [pc, #40]	; (9550 <demo_appdata_callback+0x2b0>)
    9528:	4798      	blx	r3
            break;
    952a:	e780      	b.n	942e <demo_appdata_callback+0x18e>
    952c:	20000060 	.word	0x20000060
    9530:	000083e9 	.word	0x000083e9
    9534:	20001030 	.word	0x20001030
    9538:	00007a1d 	.word	0x00007a1d
    953c:	2000005c 	.word	0x2000005c
    9540:	20001011 	.word	0x20001011
    9544:	00009181 	.word	0x00009181
    9548:	0001a944 	.word	0x0001a944
    954c:	0001a610 	.word	0x0001a610
    9550:	00013b65 	.word	0x00013b65
    9554:	0001a62c 	.word	0x0001a62c
    9558:	0001a64c 	.word	0x0001a64c
    955c:	0001a664 	.word	0x0001a664
    9560:	0001a678 	.word	0x0001a678
    9564:	0001a684 	.word	0x0001a684
    9568:	0001a688 	.word	0x0001a688
    956c:	00013c29 	.word	0x00013c29
    9570:	0001a6a8 	.word	0x0001a6a8
    9574:	0001aac8 	.word	0x0001aac8
    9578:	0001aadc 	.word	0x0001aadc
    957c:	0001aaf4 	.word	0x0001aaf4
    9580:	0001ab0c 	.word	0x0001ab0c
    9584:	0001ab1c 	.word	0x0001ab1c
    9588:	0001ab34 	.word	0x0001ab34
    958c:	0001ab50 	.word	0x0001ab50
    9590:	0001ab68 	.word	0x0001ab68
    9594:	0001ab7c 	.word	0x0001ab7c
    9598:	0001ab94 	.word	0x0001ab94
    959c:	0001abb0 	.word	0x0001abb0
    95a0:	0001abd0 	.word	0x0001abd0
    95a4:	0001abf0 	.word	0x0001abf0
    95a8:	0001ac0c 	.word	0x0001ac0c
    95ac:	0001ac20 	.word	0x0001ac20
    95b0:	0001ac38 	.word	0x0001ac38
    95b4:	0001ac44 	.word	0x0001ac44
    95b8:	0001ac50 	.word	0x0001ac50
    95bc:	0001ac74 	.word	0x0001ac74
    95c0:	0001ac90 	.word	0x0001ac90
    95c4:	0001aca8 	.word	0x0001aca8
    95c8:	0001acbc 	.word	0x0001acbc
    95cc:	0001accc 	.word	0x0001accc
    95d0:	0001ace0 	.word	0x0001ace0
    95d4:	0001acf8 	.word	0x0001acf8
    95d8:	0001ad0c 	.word	0x0001ad0c
    95dc:	0001a9c0 	.word	0x0001a9c0
    95e0:	0001a6dc 	.word	0x0001a6dc
    95e4:	0001a6f4 	.word	0x0001a6f4
    95e8:	0001ad1c 	.word	0x0001ad1c
    95ec:	0001ad2c 	.word	0x0001ad2c

000095f0 <lTimerCb>:
{
    95f0:	b510      	push	{r4, lr}
    95f2:	b082      	sub	sp, #8
    SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    95f4:	4b07      	ldr	r3, [pc, #28]	; (9614 <lTimerCb+0x24>)
    95f6:	7818      	ldrb	r0, [r3, #0]
    95f8:	2300      	movs	r3, #0
    95fa:	9300      	str	r3, [sp, #0]
    95fc:	4b06      	ldr	r3, [pc, #24]	; (9618 <lTimerCb+0x28>)
    95fe:	2200      	movs	r2, #0
    9600:	4906      	ldr	r1, [pc, #24]	; (961c <lTimerCb+0x2c>)
    9602:	4c07      	ldr	r4, [pc, #28]	; (9620 <lTimerCb+0x30>)
    9604:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&toggle);
    9606:	4907      	ldr	r1, [pc, #28]	; (9624 <lTimerCb+0x34>)
    9608:	2003      	movs	r0, #3
    960a:	4b07      	ldr	r3, [pc, #28]	; (9628 <lTimerCb+0x38>)
    960c:	4798      	blx	r3
}
    960e:	b002      	add	sp, #8
    9610:	bd10      	pop	{r4, pc}
    9612:	46c0      	nop			; (mov r8, r8)
    9614:	20000060 	.word	0x20000060
    9618:	000095f1 	.word	0x000095f1
    961c:	000186a0 	.word	0x000186a0
    9620:	000080dd 	.word	0x000080dd
    9624:	2000005e 	.word	0x2000005e
    9628:	00007a1d 	.word	0x00007a1d

0000962c <displayTask>:
{
    962c:	b570      	push	{r4, r5, r6, lr}
	switch(appTaskState)
    962e:	4b33      	ldr	r3, [pc, #204]	; (96fc <displayTask+0xd0>)
    9630:	781b      	ldrb	r3, [r3, #0]
    9632:	2b01      	cmp	r3, #1
    9634:	d016      	beq.n	9664 <displayTask+0x38>
    9636:	2b00      	cmp	r3, #0
    9638:	d007      	beq.n	964a <displayTask+0x1e>
    963a:	2b02      	cmp	r3, #2
    963c:	d026      	beq.n	968c <displayTask+0x60>
    963e:	2b03      	cmp	r3, #3
    9640:	d043      	beq.n	96ca <displayTask+0x9e>
			printf("Error STATE Entered\r\n");
    9642:	482f      	ldr	r0, [pc, #188]	; (9700 <displayTask+0xd4>)
    9644:	4b2f      	ldr	r3, [pc, #188]	; (9704 <displayTask+0xd8>)
    9646:	4798      	blx	r3
			break;
    9648:	e00a      	b.n	9660 <displayTask+0x34>
	set_LED_data(LED_AMBER,&off);
    964a:	4d2f      	ldr	r5, [pc, #188]	; (9708 <displayTask+0xdc>)
    964c:	0029      	movs	r1, r5
    964e:	2002      	movs	r0, #2
    9650:	4c2e      	ldr	r4, [pc, #184]	; (970c <displayTask+0xe0>)
    9652:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    9654:	0029      	movs	r1, r5
    9656:	2003      	movs	r0, #3
    9658:	47a0      	blx	r4
	appPostTask(PROCESS_TASK_HANDLER);
    965a:	2001      	movs	r0, #1
    965c:	4b2c      	ldr	r3, [pc, #176]	; (9710 <displayTask+0xe4>)
    965e:	4798      	blx	r3
}
    9660:	2000      	movs	r0, #0
    9662:	bd70      	pop	{r4, r5, r6, pc}
	set_LED_data(LED_AMBER,&off);
    9664:	4d28      	ldr	r5, [pc, #160]	; (9708 <displayTask+0xdc>)
    9666:	0029      	movs	r1, r5
    9668:	2002      	movs	r0, #2
    966a:	4c28      	ldr	r4, [pc, #160]	; (970c <displayTask+0xe0>)
    966c:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    966e:	0029      	movs	r1, r5
    9670:	2003      	movs	r0, #3
    9672:	47a0      	blx	r4
	printf("1. Demo application\r\n");
    9674:	4827      	ldr	r0, [pc, #156]	; (9714 <displayTask+0xe8>)
    9676:	4c23      	ldr	r4, [pc, #140]	; (9704 <displayTask+0xd8>)
    9678:	47a0      	blx	r4
	printf("2. Certification application\r\n");
    967a:	4827      	ldr	r0, [pc, #156]	; (9718 <displayTask+0xec>)
    967c:	47a0      	blx	r4
	printf("\r\n Select Application : ");
    967e:	4827      	ldr	r0, [pc, #156]	; (971c <displayTask+0xf0>)
    9680:	4b27      	ldr	r3, [pc, #156]	; (9720 <displayTask+0xf4>)
    9682:	4798      	blx	r3
	startReceiving = true;
    9684:	2201      	movs	r2, #1
    9686:	4b27      	ldr	r3, [pc, #156]	; (9724 <displayTask+0xf8>)
    9688:	701a      	strb	r2, [r3, #0]
    968a:	e7e9      	b.n	9660 <displayTask+0x34>
    set_LED_data(LED_AMBER,&off);
    968c:	4d1e      	ldr	r5, [pc, #120]	; (9708 <displayTask+0xdc>)
    968e:	0029      	movs	r1, r5
    9690:	2002      	movs	r0, #2
    9692:	4c1e      	ldr	r4, [pc, #120]	; (970c <displayTask+0xe0>)
    9694:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    9696:	0029      	movs	r1, r5
    9698:	2003      	movs	r0, #3
    969a:	47a0      	blx	r4
    printf("\r\nPlease select one of the band given below\r\n");
    969c:	4822      	ldr	r0, [pc, #136]	; (9728 <displayTask+0xfc>)
    969e:	4b19      	ldr	r3, [pc, #100]	; (9704 <displayTask+0xd8>)
    96a0:	4798      	blx	r3
	    printf("%d. %s\r\n",i,bandStrings[i]);
    96a2:	4d22      	ldr	r5, [pc, #136]	; (972c <displayTask+0x100>)
    96a4:	4a22      	ldr	r2, [pc, #136]	; (9730 <displayTask+0x104>)
    96a6:	2101      	movs	r1, #1
    96a8:	0028      	movs	r0, r5
    96aa:	4c1d      	ldr	r4, [pc, #116]	; (9720 <displayTask+0xf4>)
    96ac:	47a0      	blx	r4
    96ae:	4a21      	ldr	r2, [pc, #132]	; (9734 <displayTask+0x108>)
    96b0:	2102      	movs	r1, #2
    96b2:	0028      	movs	r0, r5
    96b4:	47a0      	blx	r4
    96b6:	4a20      	ldr	r2, [pc, #128]	; (9738 <displayTask+0x10c>)
    96b8:	2103      	movs	r1, #3
    96ba:	0028      	movs	r0, r5
    96bc:	47a0      	blx	r4
    printf("Select Regional Band : ");
    96be:	481f      	ldr	r0, [pc, #124]	; (973c <displayTask+0x110>)
    96c0:	47a0      	blx	r4
	startReceiving = true;
    96c2:	2201      	movs	r2, #1
    96c4:	4b17      	ldr	r3, [pc, #92]	; (9724 <displayTask+0xf8>)
    96c6:	701a      	strb	r2, [r3, #0]
    96c8:	e7ca      	b.n	9660 <displayTask+0x34>
    printf("\r\n1. Send Join Request\r\n");
    96ca:	481d      	ldr	r0, [pc, #116]	; (9740 <displayTask+0x114>)
    96cc:	4c0d      	ldr	r4, [pc, #52]	; (9704 <displayTask+0xd8>)
    96ce:	47a0      	blx	r4
    printf("2. Send Data\r\n");
    96d0:	481c      	ldr	r0, [pc, #112]	; (9744 <displayTask+0x118>)
    96d2:	47a0      	blx	r4
    printf("3. Sleep\r\n");
    96d4:	481c      	ldr	r0, [pc, #112]	; (9748 <displayTask+0x11c>)
    96d6:	47a0      	blx	r4
    printf("4. Main Menu\r\n");
    96d8:	481c      	ldr	r0, [pc, #112]	; (974c <displayTask+0x120>)
    96da:	47a0      	blx	r4
    printf("\r\nEnter your choice: ");
    96dc:	481c      	ldr	r0, [pc, #112]	; (9750 <displayTask+0x124>)
    96de:	4b10      	ldr	r3, [pc, #64]	; (9720 <displayTask+0xf4>)
    96e0:	4798      	blx	r3
    set_LED_data(LED_AMBER,&off);
    96e2:	4d09      	ldr	r5, [pc, #36]	; (9708 <displayTask+0xdc>)
    96e4:	0029      	movs	r1, r5
    96e6:	2002      	movs	r0, #2
    96e8:	4c08      	ldr	r4, [pc, #32]	; (970c <displayTask+0xe0>)
    96ea:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);	
    96ec:	0029      	movs	r1, r5
    96ee:	2003      	movs	r0, #3
    96f0:	47a0      	blx	r4
	startReceiving = true;
    96f2:	2201      	movs	r2, #1
    96f4:	4b0b      	ldr	r3, [pc, #44]	; (9724 <displayTask+0xf8>)
    96f6:	701a      	strb	r2, [r3, #0]
    96f8:	e7b2      	b.n	9660 <displayTask+0x34>
    96fa:	46c0      	nop			; (mov r8, r8)
    96fc:	20001011 	.word	0x20001011
    9700:	0001af10 	.word	0x0001af10
    9704:	00013c29 	.word	0x00013c29
    9708:	20001030 	.word	0x20001030
    970c:	00007a1d 	.word	0x00007a1d
    9710:	00009181 	.word	0x00009181
    9714:	0001adec 	.word	0x0001adec
    9718:	0001ae04 	.word	0x0001ae04
    971c:	0001ae24 	.word	0x0001ae24
    9720:	00013b65 	.word	0x00013b65
    9724:	20001040 	.word	0x20001040
    9728:	0001ae40 	.word	0x0001ae40
    972c:	0001ae78 	.word	0x0001ae78
    9730:	0001ae70 	.word	0x0001ae70
    9734:	0001ae84 	.word	0x0001ae84
    9738:	0001ae90 	.word	0x0001ae90
    973c:	0001ae9c 	.word	0x0001ae9c
    9740:	0001aeb4 	.word	0x0001aeb4
    9744:	0001aecc 	.word	0x0001aecc
    9748:	0001aedc 	.word	0x0001aedc
    974c:	0001aee8 	.word	0x0001aee8
    9750:	0001aef8 	.word	0x0001aef8

00009754 <appWakeup>:
{
    9754:	b510      	push	{r4, lr}
    9756:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    9758:	4b07      	ldr	r3, [pc, #28]	; (9778 <appWakeup+0x24>)
    975a:	4798      	blx	r3
    sio2host_init();
    975c:	4b07      	ldr	r3, [pc, #28]	; (977c <appWakeup+0x28>)
    975e:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    9760:	2203      	movs	r2, #3
    9762:	4b07      	ldr	r3, [pc, #28]	; (9780 <appWakeup+0x2c>)
    9764:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    9766:	2000      	movs	r0, #0
    9768:	4b06      	ldr	r3, [pc, #24]	; (9784 <appWakeup+0x30>)
    976a:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    976c:	0021      	movs	r1, r4
    976e:	4806      	ldr	r0, [pc, #24]	; (9788 <appWakeup+0x34>)
    9770:	4b06      	ldr	r3, [pc, #24]	; (978c <appWakeup+0x38>)
    9772:	4798      	blx	r3
}
    9774:	bd10      	pop	{r4, pc}
    9776:	46c0      	nop			; (mov r8, r8)
    9778:	00003ea1 	.word	0x00003ea1
    977c:	0000396d 	.word	0x0000396d
    9780:	20001011 	.word	0x20001011
    9784:	00009181 	.word	0x00009181
    9788:	0001aa7c 	.word	0x0001aa7c
    978c:	00013b65 	.word	0x00013b65

00009790 <serial_data_handler>:
{
    9790:	b510      	push	{r4, lr}
	if (startReceiving == true)
    9792:	4b0e      	ldr	r3, [pc, #56]	; (97cc <serial_data_handler+0x3c>)
    9794:	781b      	ldrb	r3, [r3, #0]
    9796:	2b00      	cmp	r3, #0
    9798:	d100      	bne.n	979c <serial_data_handler+0xc>
}
    979a:	bd10      	pop	{r4, pc}
		if((-1) != (rxChar = sio2host_getchar_nowait()))
    979c:	4b0c      	ldr	r3, [pc, #48]	; (97d0 <serial_data_handler+0x40>)
    979e:	4798      	blx	r3
    97a0:	1c43      	adds	r3, r0, #1
    97a2:	d0fa      	beq.n	979a <serial_data_handler+0xa>
			serialData = (char)rxChar;
    97a4:	b2c0      	uxtb	r0, r0
			if((serialData != '\r') && (serialData != '\n') && (serialData != '\b'))
    97a6:	280d      	cmp	r0, #13
    97a8:	d0f7      	beq.n	979a <serial_data_handler+0xa>
    97aa:	2302      	movs	r3, #2
    97ac:	0002      	movs	r2, r0
    97ae:	439a      	bics	r2, r3
    97b0:	2a08      	cmp	r2, #8
    97b2:	d0f2      	beq.n	979a <serial_data_handler+0xa>
				startReceiving = false;
    97b4:	2200      	movs	r2, #0
    97b6:	4b05      	ldr	r3, [pc, #20]	; (97cc <serial_data_handler+0x3c>)
    97b8:	701a      	strb	r2, [r3, #0]
  			    serialBuffer = rxChar;
    97ba:	4b06      	ldr	r3, [pc, #24]	; (97d4 <serial_data_handler+0x44>)
    97bc:	7018      	strb	r0, [r3, #0]
			    appPostTask(PROCESS_TASK_HANDLER);
    97be:	2001      	movs	r0, #1
    97c0:	4b05      	ldr	r3, [pc, #20]	; (97d8 <serial_data_handler+0x48>)
    97c2:	4798      	blx	r3
				printf("\r\n");			
    97c4:	4805      	ldr	r0, [pc, #20]	; (97dc <serial_data_handler+0x4c>)
    97c6:	4b06      	ldr	r3, [pc, #24]	; (97e0 <serial_data_handler+0x50>)
    97c8:	4798      	blx	r3
}
    97ca:	e7e6      	b.n	979a <serial_data_handler+0xa>
    97cc:	20001040 	.word	0x20001040
    97d0:	00003bb9 	.word	0x00003bb9
    97d4:	2000103f 	.word	0x2000103f
    97d8:	00009181 	.word	0x00009181
    97dc:	0001abac 	.word	0x0001abac
    97e0:	00013c29 	.word	0x00013c29

000097e4 <mote_demo_init>:
{
    97e4:	b530      	push	{r4, r5, lr}
    97e6:	b083      	sub	sp, #12
    resource_init();
    97e8:	4b2c      	ldr	r3, [pc, #176]	; (989c <mote_demo_init+0xb8>)
    97ea:	4798      	blx	r3
	startReceiving = false;
    97ec:	2200      	movs	r2, #0
    97ee:	4b2c      	ldr	r3, [pc, #176]	; (98a0 <mote_demo_init+0xbc>)
    97f0:	701a      	strb	r2, [r3, #0]
    LORAWAN_Init(demo_appdata_callback, demo_joindata_callback);
    97f2:	492c      	ldr	r1, [pc, #176]	; (98a4 <mote_demo_init+0xc0>)
    97f4:	482c      	ldr	r0, [pc, #176]	; (98a8 <mote_demo_init+0xc4>)
    97f6:	4b2d      	ldr	r3, [pc, #180]	; (98ac <mote_demo_init+0xc8>)
    97f8:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    97fa:	482d      	ldr	r0, [pc, #180]	; (98b0 <mote_demo_init+0xcc>)
    97fc:	4c2d      	ldr	r4, [pc, #180]	; (98b4 <mote_demo_init+0xd0>)
    97fe:	47a0      	blx	r4
    printf("\n\rMicrochip LoRaWAN Stack %s\r\n",STACK_VER);
    9800:	492d      	ldr	r1, [pc, #180]	; (98b8 <mote_demo_init+0xd4>)
    9802:	482e      	ldr	r0, [pc, #184]	; (98bc <mote_demo_init+0xd8>)
    9804:	47a0      	blx	r4
    printf("\r\nInit - Successful\r\n");
    9806:	482e      	ldr	r0, [pc, #184]	; (98c0 <mote_demo_init+0xdc>)
    9808:	4b2e      	ldr	r3, [pc, #184]	; (98c4 <mote_demo_init+0xe0>)
    980a:	4798      	blx	r3
    status = PDS_IsRestorable();
    980c:	4b2e      	ldr	r3, [pc, #184]	; (98c8 <mote_demo_init+0xe4>)
    980e:	4798      	blx	r3
    if(status)
    9810:	2800      	cmp	r0, #0
    9812:	d03b      	beq.n	988c <mote_demo_init+0xa8>
        PDS_RestoreAll();
    9814:	4b2d      	ldr	r3, [pc, #180]	; (98cc <mote_demo_init+0xe8>)
    9816:	4798      	blx	r3
        LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    9818:	4c2d      	ldr	r4, [pc, #180]	; (98d0 <mote_demo_init+0xec>)
    981a:	0022      	movs	r2, r4
    981c:	2100      	movs	r1, #0
    981e:	2023      	movs	r0, #35	; 0x23
    9820:	4b2c      	ldr	r3, [pc, #176]	; (98d4 <mote_demo_init+0xf0>)
    9822:	4798      	blx	r3
            if(bandTable[i] == prevBand)
    9824:	7823      	ldrb	r3, [r4, #0]
    9826:	4a2c      	ldr	r2, [pc, #176]	; (98d8 <mote_demo_init+0xf4>)
    9828:	7812      	ldrb	r2, [r2, #0]
    982a:	429a      	cmp	r2, r3
    982c:	d02b      	beq.n	9886 <mote_demo_init+0xa2>
    982e:	4a2a      	ldr	r2, [pc, #168]	; (98d8 <mote_demo_init+0xf4>)
    9830:	7852      	ldrb	r2, [r2, #1]
    9832:	429a      	cmp	r2, r3
    9834:	d025      	beq.n	9882 <mote_demo_init+0x9e>
    9836:	4a28      	ldr	r2, [pc, #160]	; (98d8 <mote_demo_init+0xf4>)
    9838:	7892      	ldrb	r2, [r2, #2]
        uint8_t prevChoice = 0xFF;
    983a:	24ff      	movs	r4, #255	; 0xff
            if(bandTable[i] == prevBand)
    983c:	429a      	cmp	r2, r3
    983e:	d01e      	beq.n	987e <mote_demo_init+0x9a>
        memset(rxchar,0,sizeof(rxchar));
    9840:	4d26      	ldr	r5, [pc, #152]	; (98dc <mote_demo_init+0xf8>)
    9842:	220b      	movs	r2, #11
    9844:	2100      	movs	r1, #0
    9846:	0028      	movs	r0, r5
    9848:	4b25      	ldr	r3, [pc, #148]	; (98e0 <mote_demo_init+0xfc>)
    984a:	4798      	blx	r3
        sio2host_rx(rxchar,10);
    984c:	210a      	movs	r1, #10
    984e:	0028      	movs	r0, r5
    9850:	4b24      	ldr	r3, [pc, #144]	; (98e4 <mote_demo_init+0x100>)
    9852:	4798      	blx	r3
        printf ("Last configured Regional band %s\r\n",bandStrings[prevChoice]);
    9854:	00a4      	lsls	r4, r4, #2
    9856:	4a24      	ldr	r2, [pc, #144]	; (98e8 <mote_demo_init+0x104>)
    9858:	58a5      	ldr	r5, [r4, r2]
    985a:	0029      	movs	r1, r5
    985c:	4823      	ldr	r0, [pc, #140]	; (98ec <mote_demo_init+0x108>)
    985e:	4c15      	ldr	r4, [pc, #84]	; (98b4 <mote_demo_init+0xd0>)
    9860:	47a0      	blx	r4
        printf("Press any key to change band\r\n Continuing in %s in ", bandStrings[prevChoice]);
    9862:	0029      	movs	r1, r5
    9864:	4822      	ldr	r0, [pc, #136]	; (98f0 <mote_demo_init+0x10c>)
    9866:	47a0      	blx	r4
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    9868:	4b22      	ldr	r3, [pc, #136]	; (98f4 <mote_demo_init+0x110>)
    986a:	7818      	ldrb	r0, [r3, #0]
    986c:	2300      	movs	r3, #0
    986e:	9300      	str	r3, [sp, #0]
    9870:	4b21      	ldr	r3, [pc, #132]	; (98f8 <mote_demo_init+0x114>)
    9872:	2200      	movs	r2, #0
    9874:	4921      	ldr	r1, [pc, #132]	; (98fc <mote_demo_init+0x118>)
    9876:	4c22      	ldr	r4, [pc, #136]	; (9900 <mote_demo_init+0x11c>)
    9878:	47a0      	blx	r4
}
    987a:	b003      	add	sp, #12
    987c:	bd30      	pop	{r4, r5, pc}
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    987e:	2302      	movs	r3, #2
    9880:	e002      	b.n	9888 <mote_demo_init+0xa4>
    9882:	2301      	movs	r3, #1
    9884:	e000      	b.n	9888 <mote_demo_init+0xa4>
    9886:	2300      	movs	r3, #0
                prevChoice = i;
    9888:	b2dc      	uxtb	r4, r3
                break;
    988a:	e7d9      	b.n	9840 <mote_demo_init+0x5c>
		appTaskState = DEMO_CERT_APP_STATE;
    988c:	2201      	movs	r2, #1
    988e:	4b1d      	ldr	r3, [pc, #116]	; (9904 <mote_demo_init+0x120>)
    9890:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    9892:	2000      	movs	r0, #0
    9894:	4b1c      	ldr	r3, [pc, #112]	; (9908 <mote_demo_init+0x124>)
    9896:	4798      	blx	r3
}
    9898:	e7ef      	b.n	987a <mote_demo_init+0x96>
    989a:	46c0      	nop			; (mov r8, r8)
    989c:	00007aa5 	.word	0x00007aa5
    98a0:	20001040 	.word	0x20001040
    98a4:	00009c45 	.word	0x00009c45
    98a8:	000092a1 	.word	0x000092a1
    98ac:	0000acfd 	.word	0x0000acfd
    98b0:	0001af28 	.word	0x0001af28
    98b4:	00013b65 	.word	0x00013b65
    98b8:	0001af68 	.word	0x0001af68
    98bc:	0001af78 	.word	0x0001af78
    98c0:	0001af98 	.word	0x0001af98
    98c4:	00013c29 	.word	0x00013c29
    98c8:	00007119 	.word	0x00007119
    98cc:	0000717d 	.word	0x0000717d
    98d0:	2000005d 	.word	0x2000005d
    98d4:	0000c185 	.word	0x0000c185
    98d8:	20000010 	.word	0x20000010
    98dc:	20001034 	.word	0x20001034
    98e0:	00013ad1 	.word	0x00013ad1
    98e4:	00003b25 	.word	0x00003b25
    98e8:	0001aa90 	.word	0x0001aa90
    98ec:	0001afb0 	.word	0x0001afb0
    98f0:	0001afd4 	.word	0x0001afd4
    98f4:	2000005f 	.word	0x2000005f
    98f8:	000091b5 	.word	0x000091b5
    98fc:	000f4240 	.word	0x000f4240
    9900:	000080dd 	.word	0x000080dd
    9904:	20001011 	.word	0x20001011
    9908:	00009181 	.word	0x00009181

0000990c <APP_TaskHandler>:
/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/

SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    990c:	b570      	push	{r4, r5, r6, lr}

    if (appTaskFlags)
    990e:	4b12      	ldr	r3, [pc, #72]	; (9958 <APP_TaskHandler+0x4c>)
    9910:	781b      	ldrb	r3, [r3, #0]
    9912:	2b00      	cmp	r3, #0
    9914:	d008      	beq.n	9928 <APP_TaskHandler+0x1c>
    {
        for (uint16_t taskId = 0; taskId < APP_TASKS_COUNT; taskId++)
        {
            if ((1 << taskId) & (appTaskFlags))
    9916:	4b10      	ldr	r3, [pc, #64]	; (9958 <APP_TaskHandler+0x4c>)
    9918:	781b      	ldrb	r3, [r3, #0]
    991a:	07db      	lsls	r3, r3, #31
    991c:	d406      	bmi.n	992c <APP_TaskHandler+0x20>
    991e:	4b0e      	ldr	r3, [pc, #56]	; (9958 <APP_TaskHandler+0x4c>)
    9920:	781c      	ldrb	r4, [r3, #0]
    9922:	07a4      	lsls	r4, r4, #30
    9924:	0fe4      	lsrs	r4, r4, #31
    9926:	d102      	bne.n	992e <APP_TaskHandler+0x22>
            }
        }
    }

    return SYSTEM_TASK_SUCCESS;
}
    9928:	2000      	movs	r0, #0
    992a:	bd70      	pop	{r4, r5, r6, pc}
            if ((1 << taskId) & (appTaskFlags))
    992c:	2400      	movs	r4, #0
                ATOMIC_SECTION_ENTER
    992e:	4b0b      	ldr	r3, [pc, #44]	; (995c <APP_TaskHandler+0x50>)
    9930:	4798      	blx	r3
                appTaskFlags &= ~(1 << taskId);
    9932:	4d09      	ldr	r5, [pc, #36]	; (9958 <APP_TaskHandler+0x4c>)
    9934:	782b      	ldrb	r3, [r5, #0]
    9936:	2201      	movs	r2, #1
    9938:	40a2      	lsls	r2, r4
    993a:	4393      	bics	r3, r2
    993c:	702b      	strb	r3, [r5, #0]
                ATOMIC_SECTION_EXIT
    993e:	4b08      	ldr	r3, [pc, #32]	; (9960 <APP_TaskHandler+0x54>)
    9940:	4798      	blx	r3
                appTaskHandlers[taskId]();
    9942:	00a4      	lsls	r4, r4, #2
    9944:	4b07      	ldr	r3, [pc, #28]	; (9964 <APP_TaskHandler+0x58>)
    9946:	58e3      	ldr	r3, [r4, r3]
    9948:	4798      	blx	r3
                if (appTaskFlags)
    994a:	782b      	ldrb	r3, [r5, #0]
    994c:	2b00      	cmp	r3, #0
    994e:	d0eb      	beq.n	9928 <APP_TaskHandler+0x1c>
                    SYSTEM_PostTask(APP_TASK_ID);
    9950:	2010      	movs	r0, #16
    9952:	4b05      	ldr	r3, [pc, #20]	; (9968 <APP_TaskHandler+0x5c>)
    9954:	4798      	blx	r3
    9956:	e7e7      	b.n	9928 <APP_TaskHandler+0x1c>
    9958:	20001010 	.word	0x20001010
    995c:	0000419d 	.word	0x0000419d
    9960:	000041a9 	.word	0x000041a9
    9964:	0001aa74 	.word	0x0001aa74
    9968:	00008709 	.word	0x00008709

0000996c <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    996c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    996e:	0004      	movs	r4, r0
    9970:	000d      	movs	r5, r1
    printf("0x");
    9972:	480a      	ldr	r0, [pc, #40]	; (999c <print_array+0x30>)
    9974:	4b0a      	ldr	r3, [pc, #40]	; (99a0 <print_array+0x34>)
    9976:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    9978:	2d00      	cmp	r5, #0
    997a:	d00b      	beq.n	9994 <print_array+0x28>
    997c:	3d01      	subs	r5, #1
    997e:	b2ed      	uxtb	r5, r5
    9980:	3501      	adds	r5, #1
    9982:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    9984:	4e07      	ldr	r6, [pc, #28]	; (99a4 <print_array+0x38>)
    9986:	4f06      	ldr	r7, [pc, #24]	; (99a0 <print_array+0x34>)
    9988:	7821      	ldrb	r1, [r4, #0]
    998a:	0030      	movs	r0, r6
    998c:	47b8      	blx	r7
        array++;
    998e:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    9990:	42ac      	cmp	r4, r5
    9992:	d1f9      	bne.n	9988 <print_array+0x1c>
    }
    printf("\n\r");
    9994:	4804      	ldr	r0, [pc, #16]	; (99a8 <print_array+0x3c>)
    9996:	4b02      	ldr	r3, [pc, #8]	; (99a0 <print_array+0x34>)
    9998:	4798      	blx	r3
}
    999a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    999c:	0001a604 	.word	0x0001a604
    99a0:	00013b65 	.word	0x00013b65
    99a4:	0001a608 	.word	0x0001a608
    99a8:	0001aad8 	.word	0x0001aad8

000099ac <set_join_parameters>:
{
    99ac:	b510      	push	{r4, lr}
    99ae:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    99b0:	482a      	ldr	r0, [pc, #168]	; (9a5c <set_join_parameters+0xb0>)
    99b2:	4b2b      	ldr	r3, [pc, #172]	; (9a60 <set_join_parameters+0xb4>)
    99b4:	4798      	blx	r3
    if(ACTIVATION_BY_PERSONALIZATION == activation_type)
    99b6:	2c01      	cmp	r4, #1
    99b8:	d008      	beq.n	99cc <set_join_parameters+0x20>
        status = LORAWAN_SetAttr (DEV_EUI, demoDevEui);
    99ba:	492a      	ldr	r1, [pc, #168]	; (9a64 <set_join_parameters+0xb8>)
    99bc:	2000      	movs	r0, #0
    99be:	4b2a      	ldr	r3, [pc, #168]	; (9a68 <set_join_parameters+0xbc>)
    99c0:	4798      	blx	r3
    99c2:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    99c4:	2808      	cmp	r0, #8
    99c6:	d025      	beq.n	9a14 <set_join_parameters+0x68>
}
    99c8:	0020      	movs	r0, r4
    99ca:	bd10      	pop	{r4, pc}
        status = LORAWAN_SetAttr (DEV_ADDR, &demoDevAddr);
    99cc:	4927      	ldr	r1, [pc, #156]	; (9a6c <set_join_parameters+0xc0>)
    99ce:	2002      	movs	r0, #2
    99d0:	4b25      	ldr	r3, [pc, #148]	; (9a68 <set_join_parameters+0xbc>)
    99d2:	4798      	blx	r3
    99d4:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    99d6:	2808      	cmp	r0, #8
    99d8:	d1f6      	bne.n	99c8 <set_join_parameters+0x1c>
            status = LORAWAN_SetAttr (APPS_KEY, demoAppsKey);
    99da:	4925      	ldr	r1, [pc, #148]	; (9a70 <set_join_parameters+0xc4>)
    99dc:	2005      	movs	r0, #5
    99de:	4b22      	ldr	r3, [pc, #136]	; (9a68 <set_join_parameters+0xbc>)
    99e0:	4798      	blx	r3
    99e2:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    99e4:	2808      	cmp	r0, #8
    99e6:	d1ef      	bne.n	99c8 <set_join_parameters+0x1c>
            printf("\nAppSessionKey : ");
    99e8:	4822      	ldr	r0, [pc, #136]	; (9a74 <set_join_parameters+0xc8>)
    99ea:	4b1d      	ldr	r3, [pc, #116]	; (9a60 <set_join_parameters+0xb4>)
    99ec:	4798      	blx	r3
            print_array((uint8_t *)&demoAppsKey, sizeof(demoAppsKey));
    99ee:	2110      	movs	r1, #16
    99f0:	481f      	ldr	r0, [pc, #124]	; (9a70 <set_join_parameters+0xc4>)
    99f2:	4b21      	ldr	r3, [pc, #132]	; (9a78 <set_join_parameters+0xcc>)
    99f4:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, demoNwksKey);
    99f6:	4921      	ldr	r1, [pc, #132]	; (9a7c <set_join_parameters+0xd0>)
    99f8:	2004      	movs	r0, #4
    99fa:	4b1b      	ldr	r3, [pc, #108]	; (9a68 <set_join_parameters+0xbc>)
    99fc:	4798      	blx	r3
    99fe:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9a00:	2808      	cmp	r0, #8
    9a02:	d1e1      	bne.n	99c8 <set_join_parameters+0x1c>
            printf("\nNwkSessionKey : ");
    9a04:	481e      	ldr	r0, [pc, #120]	; (9a80 <set_join_parameters+0xd4>)
    9a06:	4b16      	ldr	r3, [pc, #88]	; (9a60 <set_join_parameters+0xb4>)
    9a08:	4798      	blx	r3
            print_array((uint8_t *)&demoNwksKey, sizeof(demoNwksKey));
    9a0a:	2110      	movs	r1, #16
    9a0c:	481b      	ldr	r0, [pc, #108]	; (9a7c <set_join_parameters+0xd0>)
    9a0e:	4b1a      	ldr	r3, [pc, #104]	; (9a78 <set_join_parameters+0xcc>)
    9a10:	4798      	blx	r3
    9a12:	e7d9      	b.n	99c8 <set_join_parameters+0x1c>
            printf("\nDevEUI : ");
    9a14:	481b      	ldr	r0, [pc, #108]	; (9a84 <set_join_parameters+0xd8>)
    9a16:	4b12      	ldr	r3, [pc, #72]	; (9a60 <set_join_parameters+0xb4>)
    9a18:	4798      	blx	r3
            print_array((uint8_t *)&demoDevEui, sizeof(demoDevEui));
    9a1a:	2108      	movs	r1, #8
    9a1c:	4811      	ldr	r0, [pc, #68]	; (9a64 <set_join_parameters+0xb8>)
    9a1e:	4b16      	ldr	r3, [pc, #88]	; (9a78 <set_join_parameters+0xcc>)
    9a20:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, demoAppEui);
    9a22:	4919      	ldr	r1, [pc, #100]	; (9a88 <set_join_parameters+0xdc>)
    9a24:	2001      	movs	r0, #1
    9a26:	4b10      	ldr	r3, [pc, #64]	; (9a68 <set_join_parameters+0xbc>)
    9a28:	4798      	blx	r3
    9a2a:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9a2c:	2808      	cmp	r0, #8
    9a2e:	d1cb      	bne.n	99c8 <set_join_parameters+0x1c>
            printf("\nAppEUI : ");
    9a30:	4816      	ldr	r0, [pc, #88]	; (9a8c <set_join_parameters+0xe0>)
    9a32:	4b0b      	ldr	r3, [pc, #44]	; (9a60 <set_join_parameters+0xb4>)
    9a34:	4798      	blx	r3
            print_array((uint8_t *)&demoAppEui, sizeof(demoAppEui));
    9a36:	2108      	movs	r1, #8
    9a38:	4813      	ldr	r0, [pc, #76]	; (9a88 <set_join_parameters+0xdc>)
    9a3a:	4b0f      	ldr	r3, [pc, #60]	; (9a78 <set_join_parameters+0xcc>)
    9a3c:	4798      	blx	r3
			status = LORAWAN_SetAttr (APP_KEY, demoAppKey);          
    9a3e:	4914      	ldr	r1, [pc, #80]	; (9a90 <set_join_parameters+0xe4>)
    9a40:	2003      	movs	r0, #3
    9a42:	4b09      	ldr	r3, [pc, #36]	; (9a68 <set_join_parameters+0xbc>)
    9a44:	4798      	blx	r3
    9a46:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9a48:	2808      	cmp	r0, #8
    9a4a:	d1bd      	bne.n	99c8 <set_join_parameters+0x1c>
            printf("\nAppKey : ");
    9a4c:	4811      	ldr	r0, [pc, #68]	; (9a94 <set_join_parameters+0xe8>)
    9a4e:	4b04      	ldr	r3, [pc, #16]	; (9a60 <set_join_parameters+0xb4>)
    9a50:	4798      	blx	r3
            print_array((uint8_t *)&demoAppKey, sizeof(demoAppKey));
    9a52:	2110      	movs	r1, #16
    9a54:	480e      	ldr	r0, [pc, #56]	; (9a90 <set_join_parameters+0xe4>)
    9a56:	4b08      	ldr	r3, [pc, #32]	; (9a78 <set_join_parameters+0xcc>)
    9a58:	4798      	blx	r3
    9a5a:	e7b5      	b.n	99c8 <set_join_parameters+0x1c>
    9a5c:	0001b2b8 	.word	0x0001b2b8
    9a60:	00013b65 	.word	0x00013b65
    9a64:	20000044 	.word	0x20000044
    9a68:	0000dded 	.word	0x0000dded
    9a6c:	20000040 	.word	0x20000040
    9a70:	20000030 	.word	0x20000030
    9a74:	0001b2f4 	.word	0x0001b2f4
    9a78:	0000996d 	.word	0x0000996d
    9a7c:	2000004c 	.word	0x2000004c
    9a80:	0001b308 	.word	0x0001b308
    9a84:	0001b31c 	.word	0x0001b31c
    9a88:	20000018 	.word	0x20000018
    9a8c:	0001b328 	.word	0x0001b328
    9a90:	20000020 	.word	0x20000020
    9a94:	0001b334 	.word	0x0001b334

00009a98 <set_multicast_params>:
{
    9a98:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a9a:	b08f      	sub	sp, #60	; 0x3c
    printf("\n***************Multicast Parameters********************\n\r");
    9a9c:	482a      	ldr	r0, [pc, #168]	; (9b48 <set_multicast_params+0xb0>)
    9a9e:	4b2b      	ldr	r3, [pc, #172]	; (9b4c <set_multicast_params+0xb4>)
    9aa0:	4798      	blx	r3
    dMcastDevAddr.groupId = demoMcastGroupId;
    9aa2:	af0c      	add	r7, sp, #48	; 0x30
    9aa4:	2300      	movs	r3, #0
    9aa6:	703b      	strb	r3, [r7, #0]
    mcastAppSKey.groupId  = demoMcastGroupId;
    9aa8:	ac07      	add	r4, sp, #28
    9aaa:	7023      	strb	r3, [r4, #0]
    mcastNwkSKey.groupId  = demoMcastGroupId;
    9aac:	aa02      	add	r2, sp, #8
    9aae:	7013      	strb	r3, [r2, #0]
    mcastStatus.groupId   = demoMcastGroupId;
    9ab0:	ad01      	add	r5, sp, #4
    9ab2:	702b      	strb	r3, [r5, #0]
    memcpy(&(mcastAppSKey.mcastAppSKey), &demoMcastAppsKey,LORAWAN_SESSIONKEY_LENGTH);
    9ab4:	2210      	movs	r2, #16
    9ab6:	4926      	ldr	r1, [pc, #152]	; (9b50 <set_multicast_params+0xb8>)
    9ab8:	201d      	movs	r0, #29
    9aba:	4468      	add	r0, sp
    9abc:	4e25      	ldr	r6, [pc, #148]	; (9b54 <set_multicast_params+0xbc>)
    9abe:	47b0      	blx	r6
    dMcastDevAddr.mcast_dev_addr = demoMcastDevAddr;
    9ac0:	4b25      	ldr	r3, [pc, #148]	; (9b58 <set_multicast_params+0xc0>)
    9ac2:	607b      	str	r3, [r7, #4]
    memcpy(&(mcastNwkSKey.mcastNwkSKey), &demoMcastNwksKey,LORAWAN_SESSIONKEY_LENGTH);
    9ac4:	2210      	movs	r2, #16
    9ac6:	4925      	ldr	r1, [pc, #148]	; (9b5c <set_multicast_params+0xc4>)
    9ac8:	2009      	movs	r0, #9
    9aca:	4468      	add	r0, sp
    9acc:	47b0      	blx	r6
    memcpy(&(mcastStatus.status),&demoMcastEnable,sizeof(demoMcastEnable));
    9ace:	2301      	movs	r3, #1
    9ad0:	706b      	strb	r3, [r5, #1]
    status = LORAWAN_SetAttr(MCAST_APPS_KEY, &mcastAppSKey);
    9ad2:	0021      	movs	r1, r4
    9ad4:	202b      	movs	r0, #43	; 0x2b
    9ad6:	4b22      	ldr	r3, [pc, #136]	; (9b60 <set_multicast_params+0xc8>)
    9ad8:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    9ada:	2808      	cmp	r0, #8
    9adc:	d00a      	beq.n	9af4 <set_multicast_params+0x5c>
	    printf("\nMcastGroupAddrStatus : Failed\n\r");
    9ade:	4821      	ldr	r0, [pc, #132]	; (9b64 <set_multicast_params+0xcc>)
    9ae0:	4b1a      	ldr	r3, [pc, #104]	; (9b4c <set_multicast_params+0xb4>)
    9ae2:	4798      	blx	r3
	    printf("\nMulticastStatus : Failed\n\r");
    9ae4:	4820      	ldr	r0, [pc, #128]	; (9b68 <set_multicast_params+0xd0>)
    9ae6:	4b19      	ldr	r3, [pc, #100]	; (9b4c <set_multicast_params+0xb4>)
    9ae8:	4798      	blx	r3
	 printf("\n********************************************************\n\r");
    9aea:	4820      	ldr	r0, [pc, #128]	; (9b6c <set_multicast_params+0xd4>)
    9aec:	4b17      	ldr	r3, [pc, #92]	; (9b4c <set_multicast_params+0xb4>)
    9aee:	4798      	blx	r3
}
    9af0:	b00f      	add	sp, #60	; 0x3c
    9af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    printf("\nMcastAppSessionKey : ");
    9af4:	481e      	ldr	r0, [pc, #120]	; (9b70 <set_multicast_params+0xd8>)
    9af6:	4b15      	ldr	r3, [pc, #84]	; (9b4c <set_multicast_params+0xb4>)
    9af8:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastAppSKey.mcastAppSKey), LORAWAN_SESSIONKEY_LENGTH);
    9afa:	2110      	movs	r1, #16
    9afc:	201d      	movs	r0, #29
    9afe:	4468      	add	r0, sp
    9b00:	4b1c      	ldr	r3, [pc, #112]	; (9b74 <set_multicast_params+0xdc>)
    9b02:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_NWKS_KEY, &mcastNwkSKey);
    9b04:	a902      	add	r1, sp, #8
    9b06:	202a      	movs	r0, #42	; 0x2a
    9b08:	4b15      	ldr	r3, [pc, #84]	; (9b60 <set_multicast_params+0xc8>)
    9b0a:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    9b0c:	2808      	cmp	r0, #8
    9b0e:	d1e6      	bne.n	9ade <set_multicast_params+0x46>
	    printf("\nMcastNwkSessionKey : ");
    9b10:	4819      	ldr	r0, [pc, #100]	; (9b78 <set_multicast_params+0xe0>)
    9b12:	4b0e      	ldr	r3, [pc, #56]	; (9b4c <set_multicast_params+0xb4>)
    9b14:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastNwkSKey.mcastNwkSKey), LORAWAN_SESSIONKEY_LENGTH);
    9b16:	2110      	movs	r1, #16
    9b18:	2009      	movs	r0, #9
    9b1a:	4468      	add	r0, sp
    9b1c:	4b15      	ldr	r3, [pc, #84]	; (9b74 <set_multicast_params+0xdc>)
    9b1e:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_GROUP_ADDR, &dMcastDevAddr);
    9b20:	a90c      	add	r1, sp, #48	; 0x30
    9b22:	2029      	movs	r0, #41	; 0x29
    9b24:	4b0e      	ldr	r3, [pc, #56]	; (9b60 <set_multicast_params+0xc8>)
    9b26:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    9b28:	2808      	cmp	r0, #8
    9b2a:	d1d8      	bne.n	9ade <set_multicast_params+0x46>
	    printf("\nMcastGroupAddr : 0x%lx\n\r", dMcastDevAddr.mcast_dev_addr);
    9b2c:	990d      	ldr	r1, [sp, #52]	; 0x34
    9b2e:	4813      	ldr	r0, [pc, #76]	; (9b7c <set_multicast_params+0xe4>)
    9b30:	4b06      	ldr	r3, [pc, #24]	; (9b4c <set_multicast_params+0xb4>)
    9b32:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_ENABLE, &mcastStatus);
    9b34:	a901      	add	r1, sp, #4
    9b36:	2028      	movs	r0, #40	; 0x28
    9b38:	4b09      	ldr	r3, [pc, #36]	; (9b60 <set_multicast_params+0xc8>)
    9b3a:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    9b3c:	2808      	cmp	r0, #8
    9b3e:	d1d1      	bne.n	9ae4 <set_multicast_params+0x4c>
	    printf("\nMulticastStatus : Enabled\n\r");
    9b40:	480f      	ldr	r0, [pc, #60]	; (9b80 <set_multicast_params+0xe8>)
    9b42:	4b02      	ldr	r3, [pc, #8]	; (9b4c <set_multicast_params+0xb4>)
    9b44:	4798      	blx	r3
    9b46:	e7d0      	b.n	9aea <set_multicast_params+0x52>
    9b48:	0001b340 	.word	0x0001b340
    9b4c:	00013b65 	.word	0x00013b65
    9b50:	0001aaa0 	.word	0x0001aaa0
    9b54:	00013a4d 	.word	0x00013a4d
    9b58:	0037cc56 	.word	0x0037cc56
    9b5c:	0001aab0 	.word	0x0001aab0
    9b60:	0000dded 	.word	0x0000dded
    9b64:	0001b3c8 	.word	0x0001b3c8
    9b68:	0001b40c 	.word	0x0001b40c
    9b6c:	0001b428 	.word	0x0001b428
    9b70:	0001b37c 	.word	0x0001b37c
    9b74:	0000996d 	.word	0x0000996d
    9b78:	0001b394 	.word	0x0001b394
    9b7c:	0001b3ac 	.word	0x0001b3ac
    9b80:	0001b3ec 	.word	0x0001b3ec

00009b84 <set_device_type>:
{
    9b84:	b510      	push	{r4, lr}
    9b86:	b082      	sub	sp, #8
    9b88:	466b      	mov	r3, sp
    9b8a:	1dd9      	adds	r1, r3, #7
    9b8c:	7008      	strb	r0, [r1, #0]
    status = LORAWAN_SetAttr(EDCLASS, &ed_class);
    9b8e:	2019      	movs	r0, #25
    9b90:	4b08      	ldr	r3, [pc, #32]	; (9bb4 <set_device_type+0x30>)
    9b92:	4798      	blx	r3
    9b94:	0004      	movs	r4, r0
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    9b96:	2808      	cmp	r0, #8
    9b98:	d002      	beq.n	9ba0 <set_device_type+0x1c>
}
    9b9a:	0020      	movs	r0, r4
    9b9c:	b002      	add	sp, #8
    9b9e:	bd10      	pop	{r4, pc}
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    9ba0:	466b      	mov	r3, sp
    9ba2:	3307      	adds	r3, #7
    9ba4:	781b      	ldrb	r3, [r3, #0]
    9ba6:	2206      	movs	r2, #6
    9ba8:	421a      	tst	r2, r3
    9baa:	d0f6      	beq.n	9b9a <set_device_type+0x16>
        set_multicast_params();
    9bac:	4b02      	ldr	r3, [pc, #8]	; (9bb8 <set_device_type+0x34>)
    9bae:	4798      	blx	r3
    9bb0:	e7f3      	b.n	9b9a <set_device_type+0x16>
    9bb2:	46c0      	nop			; (mov r8, r8)
    9bb4:	0000dded 	.word	0x0000dded
    9bb8:	00009a99 	.word	0x00009a99

00009bbc <print_application_config>:

/*********************************************************************//*
 \brief      Function to Print application configuration
 ************************************************************************/
void  print_application_config (void)
{
    9bbc:	b530      	push	{r4, r5, lr}
    9bbe:	b083      	sub	sp, #12
    EdClass_t edClass;
    printf("\n***************Application Configuration***************\n\r");
    9bc0:	4814      	ldr	r0, [pc, #80]	; (9c14 <print_application_config+0x58>)
    9bc2:	4d15      	ldr	r5, [pc, #84]	; (9c18 <print_application_config+0x5c>)
    9bc4:	47a8      	blx	r5
    LORAWAN_GetAttr(EDCLASS, NULL, &edClass);
    9bc6:	466b      	mov	r3, sp
    9bc8:	1ddc      	adds	r4, r3, #7
    9bca:	0022      	movs	r2, r4
    9bcc:	2100      	movs	r1, #0
    9bce:	2019      	movs	r0, #25
    9bd0:	4b12      	ldr	r3, [pc, #72]	; (9c1c <print_application_config+0x60>)
    9bd2:	4798      	blx	r3
    printf("\nDevType : ");
    9bd4:	4812      	ldr	r0, [pc, #72]	; (9c20 <print_application_config+0x64>)
    9bd6:	47a8      	blx	r5

    if(edClass == CLASS_A)
    9bd8:	7823      	ldrb	r3, [r4, #0]
    9bda:	2b01      	cmp	r3, #1
    9bdc:	d011      	beq.n	9c02 <print_application_config+0x46>
    {
        printf("CLASS A\n\r");
    }
    else if(edClass == CLASS_C)
    9bde:	2b04      	cmp	r3, #4
    9be0:	d013      	beq.n	9c0a <print_application_config+0x4e>
    {
        printf("CLASS C\n\r");
    }

    printf("\nActivationType : ");
    9be2:	4810      	ldr	r0, [pc, #64]	; (9c24 <print_application_config+0x68>)
    9be4:	4c0c      	ldr	r4, [pc, #48]	; (9c18 <print_application_config+0x5c>)
    9be6:	47a0      	blx	r4

    if(DEMO_APP_ACTIVATION_TYPE == OVER_THE_AIR_ACTIVATION)
    {
        printf("OTAA\n\r");
    9be8:	480f      	ldr	r0, [pc, #60]	; (9c28 <print_application_config+0x6c>)
    9bea:	47a0      	blx	r4
    else if(DEMO_APP_ACTIVATION_TYPE == ACTIVATION_BY_PERSONALIZATION)
    {
        printf("ABP\n\r");
    }

    printf("\nTransmission Type - ");
    9bec:	480f      	ldr	r0, [pc, #60]	; (9c2c <print_application_config+0x70>)
    9bee:	47a0      	blx	r4
    {
        printf("CONFIRMED\n\r");
    }
    else if(DEMO_APP_TRANSMISSION_TYPE == UNCONFIRMED)
    {
        printf("UNCONFIRMED\n\r");
    9bf0:	480f      	ldr	r0, [pc, #60]	; (9c30 <print_application_config+0x74>)
    9bf2:	47a0      	blx	r4
    }

    printf("\nFPort - %d\n\r", DEMO_APP_FPORT);
    9bf4:	2101      	movs	r1, #1
    9bf6:	480f      	ldr	r0, [pc, #60]	; (9c34 <print_application_config+0x78>)
    9bf8:	47a0      	blx	r4

    printf("\n*******************************************************\n\r");
    9bfa:	480f      	ldr	r0, [pc, #60]	; (9c38 <print_application_config+0x7c>)
    9bfc:	47a0      	blx	r4
}
    9bfe:	b003      	add	sp, #12
    9c00:	bd30      	pop	{r4, r5, pc}
        printf("CLASS A\n\r");
    9c02:	480e      	ldr	r0, [pc, #56]	; (9c3c <print_application_config+0x80>)
    9c04:	4b04      	ldr	r3, [pc, #16]	; (9c18 <print_application_config+0x5c>)
    9c06:	4798      	blx	r3
    9c08:	e7eb      	b.n	9be2 <print_application_config+0x26>
        printf("CLASS C\n\r");
    9c0a:	480d      	ldr	r0, [pc, #52]	; (9c40 <print_application_config+0x84>)
    9c0c:	4b02      	ldr	r3, [pc, #8]	; (9c18 <print_application_config+0x5c>)
    9c0e:	4798      	blx	r3
    9c10:	e7e7      	b.n	9be2 <print_application_config+0x26>
    9c12:	46c0      	nop			; (mov r8, r8)
    9c14:	0001b06c 	.word	0x0001b06c
    9c18:	00013b65 	.word	0x00013b65
    9c1c:	0000c185 	.word	0x0000c185
    9c20:	0001b0a8 	.word	0x0001b0a8
    9c24:	0001b0cc 	.word	0x0001b0cc
    9c28:	0001b0e0 	.word	0x0001b0e0
    9c2c:	0001b0e8 	.word	0x0001b0e8
    9c30:	0001b100 	.word	0x0001b100
    9c34:	0001b110 	.word	0x0001b110
    9c38:	0001b120 	.word	0x0001b120
    9c3c:	0001b0b4 	.word	0x0001b0b4
    9c40:	0001b0c0 	.word	0x0001b0c0

00009c44 <demo_joindata_callback>:
{
    9c44:	b510      	push	{r4, lr}
    9c46:	b082      	sub	sp, #8
    9c48:	0004      	movs	r4, r0
    set_LED_data(LED_GREEN,&off);
    9c4a:	4935      	ldr	r1, [pc, #212]	; (9d20 <demo_joindata_callback+0xdc>)
    9c4c:	2003      	movs	r0, #3
    9c4e:	4b35      	ldr	r3, [pc, #212]	; (9d24 <demo_joindata_callback+0xe0>)
    9c50:	4798      	blx	r3
    if(LORAWAN_SUCCESS == status)
    9c52:	2c08      	cmp	r4, #8
    9c54:	d01c      	beq.n	9c90 <demo_joindata_callback+0x4c>
	else if(LORAWAN_NO_CHANNELS_FOUND == status)
    9c56:	2c10      	cmp	r4, #16
    9c58:	d041      	beq.n	9cde <demo_joindata_callback+0x9a>
	else if (LORAWAN_MIC_ERROR == status)
    9c5a:	2c18      	cmp	r4, #24
    9c5c:	d04a      	beq.n	9cf4 <demo_joindata_callback+0xb0>
	else if (LORAWAN_TX_TIMEOUT == status)
    9c5e:	2c1b      	cmp	r4, #27
    9c60:	d053      	beq.n	9d0a <demo_joindata_callback+0xc6>
        joined = false;
    9c62:	2200      	movs	r2, #0
    9c64:	4b30      	ldr	r3, [pc, #192]	; (9d28 <demo_joindata_callback+0xe4>)
    9c66:	701a      	strb	r2, [r3, #0]
        set_LED_data(LED_AMBER,&on);
    9c68:	4930      	ldr	r1, [pc, #192]	; (9d2c <demo_joindata_callback+0xe8>)
    9c6a:	2002      	movs	r0, #2
    9c6c:	4b2d      	ldr	r3, [pc, #180]	; (9d24 <demo_joindata_callback+0xe0>)
    9c6e:	4798      	blx	r3
        printf("\nJoining Denied\n\r");
    9c70:	482f      	ldr	r0, [pc, #188]	; (9d30 <demo_joindata_callback+0xec>)
    9c72:	4b30      	ldr	r3, [pc, #192]	; (9d34 <demo_joindata_callback+0xf0>)
    9c74:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    9c76:	4830      	ldr	r0, [pc, #192]	; (9d38 <demo_joindata_callback+0xf4>)
    9c78:	4b2e      	ldr	r3, [pc, #184]	; (9d34 <demo_joindata_callback+0xf0>)
    9c7a:	4798      	blx	r3
    PDS_StoreAll();
    9c7c:	4b2f      	ldr	r3, [pc, #188]	; (9d3c <demo_joindata_callback+0xf8>)
    9c7e:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    9c80:	2203      	movs	r2, #3
    9c82:	4b2f      	ldr	r3, [pc, #188]	; (9d40 <demo_joindata_callback+0xfc>)
    9c84:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    9c86:	2000      	movs	r0, #0
    9c88:	4b2e      	ldr	r3, [pc, #184]	; (9d44 <demo_joindata_callback+0x100>)
    9c8a:	4798      	blx	r3
}
    9c8c:	b002      	add	sp, #8
    9c8e:	bd10      	pop	{r4, pc}
        joined = true;
    9c90:	2201      	movs	r2, #1
    9c92:	4b25      	ldr	r3, [pc, #148]	; (9d28 <demo_joindata_callback+0xe4>)
    9c94:	701a      	strb	r2, [r3, #0]
        printf("\nJoining Successful\n\r");
    9c96:	482c      	ldr	r0, [pc, #176]	; (9d48 <demo_joindata_callback+0x104>)
    9c98:	4b26      	ldr	r3, [pc, #152]	; (9d34 <demo_joindata_callback+0xf0>)
    9c9a:	4798      	blx	r3
        LORAWAN_GetAttr(DEV_ADDR, NULL, &devAddress);
    9c9c:	aa01      	add	r2, sp, #4
    9c9e:	2100      	movs	r1, #0
    9ca0:	2002      	movs	r0, #2
    9ca2:	4c2a      	ldr	r4, [pc, #168]	; (9d4c <demo_joindata_callback+0x108>)
    9ca4:	47a0      	blx	r4
        LORAWAN_GetAttr(MCAST_ENABLE, NULL, &mcastEnabled);
    9ca6:	466b      	mov	r3, sp
    9ca8:	1cda      	adds	r2, r3, #3
    9caa:	2100      	movs	r1, #0
    9cac:	2028      	movs	r0, #40	; 0x28
    9cae:	47a0      	blx	r4
        if (devAddress != DEMO_APP_MCAST_GROUP_ADDRESS)
    9cb0:	9901      	ldr	r1, [sp, #4]
    9cb2:	4b27      	ldr	r3, [pc, #156]	; (9d50 <demo_joindata_callback+0x10c>)
    9cb4:	4299      	cmp	r1, r3
    9cb6:	d009      	beq.n	9ccc <demo_joindata_callback+0x88>
            printf("\nDevAddr: 0x%lx\n\r", devAddress);
    9cb8:	4826      	ldr	r0, [pc, #152]	; (9d54 <demo_joindata_callback+0x110>)
    9cba:	4b1e      	ldr	r3, [pc, #120]	; (9d34 <demo_joindata_callback+0xf0>)
    9cbc:	4798      	blx	r3
        print_application_config();
    9cbe:	4b26      	ldr	r3, [pc, #152]	; (9d58 <demo_joindata_callback+0x114>)
    9cc0:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    9cc2:	491a      	ldr	r1, [pc, #104]	; (9d2c <demo_joindata_callback+0xe8>)
    9cc4:	2003      	movs	r0, #3
    9cc6:	4b17      	ldr	r3, [pc, #92]	; (9d24 <demo_joindata_callback+0xe0>)
    9cc8:	4798      	blx	r3
    9cca:	e7d4      	b.n	9c76 <demo_joindata_callback+0x32>
        else if ((devAddress == DEMO_APP_MCAST_GROUP_ADDRESS) && (true == mcastEnabled))
    9ccc:	466b      	mov	r3, sp
    9cce:	3303      	adds	r3, #3
    9cd0:	781b      	ldrb	r3, [r3, #0]
    9cd2:	2b00      	cmp	r3, #0
    9cd4:	d0f3      	beq.n	9cbe <demo_joindata_callback+0x7a>
            printf("\nAddress conflict between Device Address and Multicast group address\n\r");
    9cd6:	4821      	ldr	r0, [pc, #132]	; (9d5c <demo_joindata_callback+0x118>)
    9cd8:	4b16      	ldr	r3, [pc, #88]	; (9d34 <demo_joindata_callback+0xf0>)
    9cda:	4798      	blx	r3
    9cdc:	e7ef      	b.n	9cbe <demo_joindata_callback+0x7a>
		joined = false;
    9cde:	2200      	movs	r2, #0
    9ce0:	4b11      	ldr	r3, [pc, #68]	; (9d28 <demo_joindata_callback+0xe4>)
    9ce2:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    9ce4:	4911      	ldr	r1, [pc, #68]	; (9d2c <demo_joindata_callback+0xe8>)
    9ce6:	2002      	movs	r0, #2
    9ce8:	4b0e      	ldr	r3, [pc, #56]	; (9d24 <demo_joindata_callback+0xe0>)
    9cea:	4798      	blx	r3
		printf("\n No Free Channel found");
    9cec:	481c      	ldr	r0, [pc, #112]	; (9d60 <demo_joindata_callback+0x11c>)
    9cee:	4b11      	ldr	r3, [pc, #68]	; (9d34 <demo_joindata_callback+0xf0>)
    9cf0:	4798      	blx	r3
    9cf2:	e7c0      	b.n	9c76 <demo_joindata_callback+0x32>
		joined = false;
    9cf4:	2200      	movs	r2, #0
    9cf6:	4b0c      	ldr	r3, [pc, #48]	; (9d28 <demo_joindata_callback+0xe4>)
    9cf8:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    9cfa:	490c      	ldr	r1, [pc, #48]	; (9d2c <demo_joindata_callback+0xe8>)
    9cfc:	2002      	movs	r0, #2
    9cfe:	4b09      	ldr	r3, [pc, #36]	; (9d24 <demo_joindata_callback+0xe0>)
    9d00:	4798      	blx	r3
		printf("\n MIC Error");
    9d02:	4818      	ldr	r0, [pc, #96]	; (9d64 <demo_joindata_callback+0x120>)
    9d04:	4b0b      	ldr	r3, [pc, #44]	; (9d34 <demo_joindata_callback+0xf0>)
    9d06:	4798      	blx	r3
    9d08:	e7b5      	b.n	9c76 <demo_joindata_callback+0x32>
		joined = false;
    9d0a:	2200      	movs	r2, #0
    9d0c:	4b06      	ldr	r3, [pc, #24]	; (9d28 <demo_joindata_callback+0xe4>)
    9d0e:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    9d10:	4906      	ldr	r1, [pc, #24]	; (9d2c <demo_joindata_callback+0xe8>)
    9d12:	2002      	movs	r0, #2
    9d14:	4b03      	ldr	r3, [pc, #12]	; (9d24 <demo_joindata_callback+0xe0>)
    9d16:	4798      	blx	r3
		printf("\n Transmission Timeout");
    9d18:	4813      	ldr	r0, [pc, #76]	; (9d68 <demo_joindata_callback+0x124>)
    9d1a:	4b06      	ldr	r3, [pc, #24]	; (9d34 <demo_joindata_callback+0xf0>)
    9d1c:	4798      	blx	r3
    9d1e:	e7aa      	b.n	9c76 <demo_joindata_callback+0x32>
    9d20:	20001030 	.word	0x20001030
    9d24:	00007a1d 	.word	0x00007a1d
    9d28:	20001020 	.word	0x20001020
    9d2c:	2000005c 	.word	0x2000005c
    9d30:	0001add8 	.word	0x0001add8
    9d34:	00013b65 	.word	0x00013b65
    9d38:	0001a7a8 	.word	0x0001a7a8
    9d3c:	00007269 	.word	0x00007269
    9d40:	20001011 	.word	0x20001011
    9d44:	00009181 	.word	0x00009181
    9d48:	0001a744 	.word	0x0001a744
    9d4c:	0000c185 	.word	0x0000c185
    9d50:	0037cc56 	.word	0x0037cc56
    9d54:	0001ad40 	.word	0x0001ad40
    9d58:	00009bbd 	.word	0x00009bbd
    9d5c:	0001ad54 	.word	0x0001ad54
    9d60:	0001ad9c 	.word	0x0001ad9c
    9d64:	0001adb4 	.word	0x0001adb4
    9d68:	0001adc0 	.word	0x0001adc0

00009d6c <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
void print_stack_status(StackRetStatus_t status)
{
    9d6c:	b510      	push	{r4, lr}
    switch(status)
    9d6e:	0003      	movs	r3, r0
    9d70:	3b08      	subs	r3, #8
    9d72:	b2da      	uxtb	r2, r3
    9d74:	2a0d      	cmp	r2, #13
    9d76:	d833      	bhi.n	9de0 <print_stack_status+0x74>
    9d78:	0093      	lsls	r3, r2, #2
    9d7a:	4a1c      	ldr	r2, [pc, #112]	; (9dec <print_stack_status+0x80>)
    9d7c:	58d3      	ldr	r3, [r2, r3]
    9d7e:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    9d80:	481b      	ldr	r0, [pc, #108]	; (9df0 <print_stack_status+0x84>)
    9d82:	4b1c      	ldr	r3, [pc, #112]	; (9df4 <print_stack_status+0x88>)
    9d84:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    9d86:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    9d88:	481b      	ldr	r0, [pc, #108]	; (9df8 <print_stack_status+0x8c>)
    9d8a:	4b1a      	ldr	r3, [pc, #104]	; (9df4 <print_stack_status+0x88>)
    9d8c:	4798      	blx	r3
        break;
    9d8e:	e7fa      	b.n	9d86 <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    9d90:	481a      	ldr	r0, [pc, #104]	; (9dfc <print_stack_status+0x90>)
    9d92:	4b18      	ldr	r3, [pc, #96]	; (9df4 <print_stack_status+0x88>)
    9d94:	4798      	blx	r3
        break;
    9d96:	e7f6      	b.n	9d86 <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    9d98:	4819      	ldr	r0, [pc, #100]	; (9e00 <print_stack_status+0x94>)
    9d9a:	4b16      	ldr	r3, [pc, #88]	; (9df4 <print_stack_status+0x88>)
    9d9c:	4798      	blx	r3
        break;
    9d9e:	e7f2      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    9da0:	4818      	ldr	r0, [pc, #96]	; (9e04 <print_stack_status+0x98>)
    9da2:	4b14      	ldr	r3, [pc, #80]	; (9df4 <print_stack_status+0x88>)
    9da4:	4798      	blx	r3
        break;
    9da6:	e7ee      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    9da8:	4817      	ldr	r0, [pc, #92]	; (9e08 <print_stack_status+0x9c>)
    9daa:	4b12      	ldr	r3, [pc, #72]	; (9df4 <print_stack_status+0x88>)
    9dac:	4798      	blx	r3
        break;
    9dae:	e7ea      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    9db0:	4816      	ldr	r0, [pc, #88]	; (9e0c <print_stack_status+0xa0>)
    9db2:	4b10      	ldr	r3, [pc, #64]	; (9df4 <print_stack_status+0x88>)
    9db4:	4798      	blx	r3
        break;
    9db6:	e7e6      	b.n	9d86 <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    9db8:	4815      	ldr	r0, [pc, #84]	; (9e10 <print_stack_status+0xa4>)
    9dba:	4b0e      	ldr	r3, [pc, #56]	; (9df4 <print_stack_status+0x88>)
    9dbc:	4798      	blx	r3
        break;
    9dbe:	e7e2      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    9dc0:	4814      	ldr	r0, [pc, #80]	; (9e14 <print_stack_status+0xa8>)
    9dc2:	4b0c      	ldr	r3, [pc, #48]	; (9df4 <print_stack_status+0x88>)
    9dc4:	4798      	blx	r3
        break;
    9dc6:	e7de      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    9dc8:	4813      	ldr	r0, [pc, #76]	; (9e18 <print_stack_status+0xac>)
    9dca:	4b0a      	ldr	r3, [pc, #40]	; (9df4 <print_stack_status+0x88>)
    9dcc:	4798      	blx	r3
        break;
    9dce:	e7da      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    9dd0:	4812      	ldr	r0, [pc, #72]	; (9e1c <print_stack_status+0xb0>)
    9dd2:	4b08      	ldr	r3, [pc, #32]	; (9df4 <print_stack_status+0x88>)
    9dd4:	4798      	blx	r3
        break;
    9dd6:	e7d6      	b.n	9d86 <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    9dd8:	4811      	ldr	r0, [pc, #68]	; (9e20 <print_stack_status+0xb4>)
    9dda:	4b06      	ldr	r3, [pc, #24]	; (9df4 <print_stack_status+0x88>)
    9ddc:	4798      	blx	r3
        break;
    9dde:	e7d2      	b.n	9d86 <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    9de0:	0001      	movs	r1, r0
    9de2:	4810      	ldr	r0, [pc, #64]	; (9e24 <print_stack_status+0xb8>)
    9de4:	4b03      	ldr	r3, [pc, #12]	; (9df4 <print_stack_status+0x88>)
    9de6:	4798      	blx	r3
}
    9de8:	e7cd      	b.n	9d86 <print_stack_status+0x1a>
    9dea:	46c0      	nop			; (mov r8, r8)
    9dec:	0001aa3c 	.word	0x0001aa3c
    9df0:	0001a7e4 	.word	0x0001a7e4
    9df4:	00013b65 	.word	0x00013b65
    9df8:	0001a7f8 	.word	0x0001a7f8
    9dfc:	0001a818 	.word	0x0001a818
    9e00:	0001a838 	.word	0x0001a838
    9e04:	0001a850 	.word	0x0001a850
    9e08:	0001a868 	.word	0x0001a868
    9e0c:	0001a888 	.word	0x0001a888
    9e10:	0001a8ac 	.word	0x0001a8ac
    9e14:	0001a8c8 	.word	0x0001a8c8
    9e18:	0001a8d8 	.word	0x0001a8d8
    9e1c:	0001a8f4 	.word	0x0001a8f4
    9e20:	0001a908 	.word	0x0001a908
    9e24:	0001a92c 	.word	0x0001a92c

00009e28 <mote_set_parameters>:
{
    9e28:	b530      	push	{r4, r5, lr}
    9e2a:	b083      	sub	sp, #12
    9e2c:	000d      	movs	r5, r1
    bool joinBackoffEnable = false;
    9e2e:	466b      	mov	r3, sp
    9e30:	1ddc      	adds	r4, r3, #7
    9e32:	2300      	movs	r3, #0
    9e34:	7023      	strb	r3, [r4, #0]
    LORAWAN_Reset(ismBand);
    9e36:	4b1a      	ldr	r3, [pc, #104]	; (9ea0 <mote_set_parameters+0x78>)
    9e38:	4798      	blx	r3
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    9e3a:	0021      	movs	r1, r4
    9e3c:	202e      	movs	r0, #46	; 0x2e
    9e3e:	4b19      	ldr	r3, [pc, #100]	; (9ea4 <mote_set_parameters+0x7c>)
    9e40:	4798      	blx	r3
    status = set_join_parameters(DEMO_APP_ACTIVATION_TYPE);
    9e42:	2000      	movs	r0, #0
    9e44:	4b18      	ldr	r3, [pc, #96]	; (9ea8 <mote_set_parameters+0x80>)
    9e46:	4798      	blx	r3
    9e48:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    9e4a:	2808      	cmp	r0, #8
    9e4c:	d005      	beq.n	9e5a <mote_set_parameters+0x32>
        printf("\nJoin parameters initialization failed\n\r");
    9e4e:	4817      	ldr	r0, [pc, #92]	; (9eac <mote_set_parameters+0x84>)
    9e50:	4b17      	ldr	r3, [pc, #92]	; (9eb0 <mote_set_parameters+0x88>)
    9e52:	4798      	blx	r3
}
    9e54:	0020      	movs	r0, r4
    9e56:	b003      	add	sp, #12
    9e58:	bd30      	pop	{r4, r5, pc}
    status = set_device_type(DEMO_APP_ENDDEVICE_CLASS);
    9e5a:	2001      	movs	r0, #1
    9e5c:	4b15      	ldr	r3, [pc, #84]	; (9eb4 <mote_set_parameters+0x8c>)
    9e5e:	4798      	blx	r3
    9e60:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    9e62:	2808      	cmp	r0, #8
    9e64:	d003      	beq.n	9e6e <mote_set_parameters+0x46>
        printf("\nUnsupported Device Type\n\r");
    9e66:	4814      	ldr	r0, [pc, #80]	; (9eb8 <mote_set_parameters+0x90>)
    9e68:	4b11      	ldr	r3, [pc, #68]	; (9eb0 <mote_set_parameters+0x88>)
    9e6a:	4798      	blx	r3
        return status;
    9e6c:	e7f2      	b.n	9e54 <mote_set_parameters+0x2c>
    status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    9e6e:	2000      	movs	r0, #0
    9e70:	4b12      	ldr	r3, [pc, #72]	; (9ebc <mote_set_parameters+0x94>)
    9e72:	4798      	blx	r3
    9e74:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    9e76:	2808      	cmp	r0, #8
    9e78:	d008      	beq.n	9e8c <mote_set_parameters+0x64>
        print_stack_status(status);
    9e7a:	4b11      	ldr	r3, [pc, #68]	; (9ec0 <mote_set_parameters+0x98>)
    9e7c:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9e7e:	2203      	movs	r2, #3
    9e80:	4b10      	ldr	r3, [pc, #64]	; (9ec4 <mote_set_parameters+0x9c>)
    9e82:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9e84:	2000      	movs	r0, #0
    9e86:	4b10      	ldr	r3, [pc, #64]	; (9ec8 <mote_set_parameters+0xa0>)
    9e88:	4798      	blx	r3
    9e8a:	e7e3      	b.n	9e54 <mote_set_parameters+0x2c>
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    9e8c:	2d03      	cmp	r5, #3
    9e8e:	d8f4      	bhi.n	9e7a <mote_set_parameters+0x52>
        printf("\nJoin Request Sent for %s\n\r",bandStrings[index]);
    9e90:	00ad      	lsls	r5, r5, #2
    9e92:	4b0e      	ldr	r3, [pc, #56]	; (9ecc <mote_set_parameters+0xa4>)
    9e94:	58e9      	ldr	r1, [r5, r3]
    9e96:	480e      	ldr	r0, [pc, #56]	; (9ed0 <mote_set_parameters+0xa8>)
    9e98:	4b05      	ldr	r3, [pc, #20]	; (9eb0 <mote_set_parameters+0x88>)
    9e9a:	4798      	blx	r3
    9e9c:	e7da      	b.n	9e54 <mote_set_parameters+0x2c>
    9e9e:	46c0      	nop			; (mov r8, r8)
    9ea0:	0000e2cd 	.word	0x0000e2cd
    9ea4:	0000dded 	.word	0x0000dded
    9ea8:	000099ad 	.word	0x000099ad
    9eac:	0001b008 	.word	0x0001b008
    9eb0:	00013b65 	.word	0x00013b65
    9eb4:	00009b85 	.word	0x00009b85
    9eb8:	0001b034 	.word	0x0001b034
    9ebc:	0000babd 	.word	0x0000babd
    9ec0:	00009d6d 	.word	0x00009d6d
    9ec4:	20001011 	.word	0x20001011
    9ec8:	00009181 	.word	0x00009181
    9ecc:	0001aa90 	.word	0x0001aa90
    9ed0:	0001b050 	.word	0x0001b050

00009ed4 <processTask>:
{
    9ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ed6:	46ce      	mov	lr, r9
    9ed8:	b500      	push	{lr}
    9eda:	b08c      	sub	sp, #48	; 0x30
	switch(appTaskState)
    9edc:	4bd4      	ldr	r3, [pc, #848]	; (a230 <processTask+0x35c>)
    9ede:	781b      	ldrb	r3, [r3, #0]
    9ee0:	2b01      	cmp	r3, #1
    9ee2:	d100      	bne.n	9ee6 <processTask+0x12>
    9ee4:	e072      	b.n	9fcc <processTask+0xf8>
    9ee6:	2b00      	cmp	r3, #0
    9ee8:	d00d      	beq.n	9f06 <processTask+0x32>
    9eea:	2b02      	cmp	r3, #2
    9eec:	d100      	bne.n	9ef0 <processTask+0x1c>
    9eee:	e08a      	b.n	a006 <processTask+0x132>
    9ef0:	2b03      	cmp	r3, #3
    9ef2:	d100      	bne.n	9ef6 <processTask+0x22>
    9ef4:	e0ba      	b.n	a06c <processTask+0x198>
			printf("Error STATE Entered\r\n");
    9ef6:	48cf      	ldr	r0, [pc, #828]	; (a234 <processTask+0x360>)
    9ef8:	4bcf      	ldr	r3, [pc, #828]	; (a238 <processTask+0x364>)
    9efa:	4798      	blx	r3
}
    9efc:	2000      	movs	r0, #0
    9efe:	b00c      	add	sp, #48	; 0x30
    9f00:	bc04      	pop	{r2}
    9f02:	4691      	mov	r9, r2
    9f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t prevBand = 0xff;
    9f06:	2417      	movs	r4, #23
    9f08:	ab02      	add	r3, sp, #8
    9f0a:	469c      	mov	ip, r3
    9f0c:	4464      	add	r4, ip
    9f0e:	23ff      	movs	r3, #255	; 0xff
    9f10:	7023      	strb	r3, [r4, #0]
	bool joinBackoffEnable = false;
    9f12:	2200      	movs	r2, #0
    9f14:	ab08      	add	r3, sp, #32
    9f16:	701a      	strb	r2, [r3, #0]
	PDS_RestoreAll();
    9f18:	4bc8      	ldr	r3, [pc, #800]	; (a23c <processTask+0x368>)
    9f1a:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    9f1c:	0022      	movs	r2, r4
    9f1e:	2100      	movs	r1, #0
    9f20:	2023      	movs	r0, #35	; 0x23
    9f22:	4bc7      	ldr	r3, [pc, #796]	; (a240 <processTask+0x36c>)
    9f24:	4798      	blx	r3
		if(bandTable[i] == prevBand)
    9f26:	7823      	ldrb	r3, [r4, #0]
    9f28:	4ac6      	ldr	r2, [pc, #792]	; (a244 <processTask+0x370>)
    9f2a:	7812      	ldrb	r2, [r2, #0]
    9f2c:	429a      	cmp	r2, r3
    9f2e:	d100      	bne.n	9f32 <processTask+0x5e>
    9f30:	e21a      	b.n	a368 <processTask+0x494>
    9f32:	4ac4      	ldr	r2, [pc, #784]	; (a244 <processTask+0x370>)
    9f34:	7852      	ldrb	r2, [r2, #1]
    9f36:	429a      	cmp	r2, r3
    9f38:	d100      	bne.n	9f3c <processTask+0x68>
    9f3a:	e204      	b.n	a346 <processTask+0x472>
    9f3c:	4ac1      	ldr	r2, [pc, #772]	; (a244 <processTask+0x370>)
    9f3e:	7892      	ldrb	r2, [r2, #2]
    9f40:	429a      	cmp	r2, r3
    9f42:	d100      	bne.n	9f46 <processTask+0x72>
    9f44:	e20e      	b.n	a364 <processTask+0x490>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    9f46:	a908      	add	r1, sp, #32
    9f48:	202e      	movs	r0, #46	; 0x2e
    9f4a:	4bbf      	ldr	r3, [pc, #764]	; (a248 <processTask+0x374>)
    9f4c:	4798      	blx	r3
	uint8_t choice = 0xff;
    9f4e:	24ff      	movs	r4, #255	; 0xff
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    9f50:	2c02      	cmp	r4, #2
    9f52:	d909      	bls.n	9f68 <processTask+0x94>
		printf("Restoration failed\r\n");
    9f54:	48bd      	ldr	r0, [pc, #756]	; (a24c <processTask+0x378>)
    9f56:	4bb8      	ldr	r3, [pc, #736]	; (a238 <processTask+0x364>)
    9f58:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    9f5a:	2202      	movs	r2, #2
    9f5c:	4bb4      	ldr	r3, [pc, #720]	; (a230 <processTask+0x35c>)
    9f5e:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9f60:	2000      	movs	r0, #0
    9f62:	4bbb      	ldr	r3, [pc, #748]	; (a250 <processTask+0x37c>)
    9f64:	4798      	blx	r3
    9f66:	e7c9      	b.n	9efc <processTask+0x28>
		uint32_t joinStatus = 0;
    9f68:	2300      	movs	r3, #0
    9f6a:	9309      	str	r3, [sp, #36]	; 0x24
		PDS_RestoreAll();
    9f6c:	4bb3      	ldr	r3, [pc, #716]	; (a23c <processTask+0x368>)
    9f6e:	4798      	blx	r3
		LORAWAN_GetAttr(LORAWAN_STATUS,NULL, &joinStatus);
    9f70:	aa09      	add	r2, sp, #36	; 0x24
    9f72:	2100      	movs	r1, #0
    9f74:	2020      	movs	r0, #32
    9f76:	4bb2      	ldr	r3, [pc, #712]	; (a240 <processTask+0x36c>)
    9f78:	4798      	blx	r3
		printf("\r\nPDS_RestorationStatus: Success\r\n" );
    9f7a:	48b6      	ldr	r0, [pc, #728]	; (a254 <processTask+0x380>)
    9f7c:	4bae      	ldr	r3, [pc, #696]	; (a238 <processTask+0x364>)
    9f7e:	4798      	blx	r3
		if(joinStatus & LORAWAN_NW_JOINED)
    9f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9f82:	07db      	lsls	r3, r3, #31
    9f84:	d514      	bpl.n	9fb0 <processTask+0xdc>
			joined = true;
    9f86:	2201      	movs	r2, #1
    9f88:	4bb3      	ldr	r3, [pc, #716]	; (a258 <processTask+0x384>)
    9f8a:	701a      	strb	r2, [r3, #0]
			printf("joinStatus: Joined\r\n");
    9f8c:	48b3      	ldr	r0, [pc, #716]	; (a25c <processTask+0x388>)
    9f8e:	4baa      	ldr	r3, [pc, #680]	; (a238 <processTask+0x364>)
    9f90:	4798      	blx	r3
		printf("Band: %s\r\n",bandStrings[choice]);
    9f92:	00a4      	lsls	r4, r4, #2
    9f94:	4bb2      	ldr	r3, [pc, #712]	; (a260 <processTask+0x38c>)
    9f96:	58e1      	ldr	r1, [r4, r3]
    9f98:	48b2      	ldr	r0, [pc, #712]	; (a264 <processTask+0x390>)
    9f9a:	4bb3      	ldr	r3, [pc, #716]	; (a268 <processTask+0x394>)
    9f9c:	4798      	blx	r3
		print_application_config();
    9f9e:	4bb3      	ldr	r3, [pc, #716]	; (a26c <processTask+0x398>)
    9fa0:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9fa2:	2203      	movs	r2, #3
    9fa4:	4ba2      	ldr	r3, [pc, #648]	; (a230 <processTask+0x35c>)
    9fa6:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9fa8:	2000      	movs	r0, #0
    9faa:	4ba9      	ldr	r3, [pc, #676]	; (a250 <processTask+0x37c>)
    9fac:	4798      	blx	r3
    9fae:	e7a5      	b.n	9efc <processTask+0x28>
			joined = false;
    9fb0:	2200      	movs	r2, #0
    9fb2:	4ba9      	ldr	r3, [pc, #676]	; (a258 <processTask+0x384>)
    9fb4:	701a      	strb	r2, [r3, #0]
			printf("JoinStatus : Denied\r\n");
    9fb6:	48ae      	ldr	r0, [pc, #696]	; (a270 <processTask+0x39c>)
    9fb8:	4b9f      	ldr	r3, [pc, #636]	; (a238 <processTask+0x364>)
    9fba:	4798      	blx	r3
			set_LED_data(LED_AMBER,&on);
    9fbc:	49ad      	ldr	r1, [pc, #692]	; (a274 <processTask+0x3a0>)
    9fbe:	2002      	movs	r0, #2
    9fc0:	4bad      	ldr	r3, [pc, #692]	; (a278 <processTask+0x3a4>)
    9fc2:	4798      	blx	r3
			SYSTEM_PostTask(APP_TASK_ID);
    9fc4:	2010      	movs	r0, #16
    9fc6:	4bad      	ldr	r3, [pc, #692]	; (a27c <processTask+0x3a8>)
    9fc8:	4798      	blx	r3
    9fca:	e7e2      	b.n	9f92 <processTask+0xbe>
	if(serialBuffer == '1')
    9fcc:	4bac      	ldr	r3, [pc, #688]	; (a280 <processTask+0x3ac>)
    9fce:	781b      	ldrb	r3, [r3, #0]
    9fd0:	2b31      	cmp	r3, #49	; 0x31
    9fd2:	d00b      	beq.n	9fec <processTask+0x118>
	else if(serialBuffer == '2')
    9fd4:	2b32      	cmp	r3, #50	; 0x32
    9fd6:	d010      	beq.n	9ffa <processTask+0x126>
		printf("Please enter a valid choice\r\n");
    9fd8:	48aa      	ldr	r0, [pc, #680]	; (a284 <processTask+0x3b0>)
    9fda:	4b97      	ldr	r3, [pc, #604]	; (a238 <processTask+0x364>)
    9fdc:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    9fde:	2201      	movs	r2, #1
    9fe0:	4b93      	ldr	r3, [pc, #588]	; (a230 <processTask+0x35c>)
    9fe2:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9fe4:	2000      	movs	r0, #0
    9fe6:	4b9a      	ldr	r3, [pc, #616]	; (a250 <processTask+0x37c>)
    9fe8:	4798      	blx	r3
    9fea:	e787      	b.n	9efc <processTask+0x28>
		appTaskState = DEMO_APP_STATE;
    9fec:	2202      	movs	r2, #2
    9fee:	4b90      	ldr	r3, [pc, #576]	; (a230 <processTask+0x35c>)
    9ff0:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9ff2:	2000      	movs	r0, #0
    9ff4:	4b96      	ldr	r3, [pc, #600]	; (a250 <processTask+0x37c>)
    9ff6:	4798      	blx	r3
    9ff8:	e780      	b.n	9efc <processTask+0x28>
    certAppEnabled = true;
    9ffa:	2201      	movs	r2, #1
    9ffc:	4ba2      	ldr	r3, [pc, #648]	; (a288 <processTask+0x3b4>)
    9ffe:	701a      	strb	r2, [r3, #0]
    cert_app_init();
    a000:	4ba2      	ldr	r3, [pc, #648]	; (a28c <processTask+0x3b8>)
    a002:	4798      	blx	r3
    a004:	e77a      	b.n	9efc <processTask+0x28>
	uint8_t num = serialBuffer - '0';
    a006:	4b9e      	ldr	r3, [pc, #632]	; (a280 <processTask+0x3ac>)
    a008:	781b      	ldrb	r3, [r3, #0]
    a00a:	3b30      	subs	r3, #48	; 0x30
    a00c:	b2db      	uxtb	r3, r3
	if(num == sizeof(bandTable)-1)
    a00e:	2b03      	cmp	r3, #3
    a010:	d00d      	beq.n	a02e <processTask+0x15a>
	else if(num == sizeof(bandTable)-2)
    a012:	2b02      	cmp	r3, #2
    a014:	d014      	beq.n	a040 <processTask+0x16c>
	else if(num >0 && num < sizeof(bandTable) -2)
    a016:	2b01      	cmp	r3, #1
    a018:	d01b      	beq.n	a052 <processTask+0x17e>
		printf("Not a valid regional band choice\r\n");
    a01a:	489d      	ldr	r0, [pc, #628]	; (a290 <processTask+0x3bc>)
    a01c:	4b86      	ldr	r3, [pc, #536]	; (a238 <processTask+0x364>)
    a01e:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    a020:	2202      	movs	r2, #2
    a022:	4b83      	ldr	r3, [pc, #524]	; (a230 <processTask+0x35c>)
    a024:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a026:	2000      	movs	r0, #0
    a028:	4b89      	ldr	r3, [pc, #548]	; (a250 <processTask+0x37c>)
    a02a:	4798      	blx	r3
    a02c:	e766      	b.n	9efc <processTask+0x28>
  __ASM volatile ("dsb 0xF":::"memory");
    a02e:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    a032:	4a98      	ldr	r2, [pc, #608]	; (a294 <processTask+0x3c0>)
    a034:	4b98      	ldr	r3, [pc, #608]	; (a298 <processTask+0x3c4>)
    a036:	60da      	str	r2, [r3, #12]
    a038:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    a03c:	46c0      	nop			; (mov r8, r8)
    a03e:	e7fd      	b.n	a03c <processTask+0x168>
		PDS_DeleteAll();
    a040:	4b96      	ldr	r3, [pc, #600]	; (a29c <processTask+0x3c8>)
    a042:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    a044:	2202      	movs	r2, #2
    a046:	4b7a      	ldr	r3, [pc, #488]	; (a230 <processTask+0x35c>)
    a048:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a04a:	2000      	movs	r0, #0
    a04c:	4b80      	ldr	r3, [pc, #512]	; (a250 <processTask+0x37c>)
    a04e:	4798      	blx	r3
    a050:	e754      	b.n	9efc <processTask+0x28>
		LORAWAN_Reset(bandTable[num]);
    a052:	4c7c      	ldr	r4, [pc, #496]	; (a244 <processTask+0x370>)
    a054:	7860      	ldrb	r0, [r4, #1]
    a056:	4b92      	ldr	r3, [pc, #584]	; (a2a0 <processTask+0x3cc>)
    a058:	4798      	blx	r3
		mote_set_parameters(bandTable[num],num);
    a05a:	7860      	ldrb	r0, [r4, #1]
    a05c:	2101      	movs	r1, #1
    a05e:	4b91      	ldr	r3, [pc, #580]	; (a2a4 <processTask+0x3d0>)
    a060:	4798      	blx	r3
		set_LED_data(LED_GREEN,&on);
    a062:	4984      	ldr	r1, [pc, #528]	; (a274 <processTask+0x3a0>)
    a064:	2003      	movs	r0, #3
    a066:	4b84      	ldr	r3, [pc, #528]	; (a278 <processTask+0x3a4>)
    a068:	4798      	blx	r3
    a06a:	e747      	b.n	9efc <processTask+0x28>
	if(serialBuffer == '1')
    a06c:	4b84      	ldr	r3, [pc, #528]	; (a280 <processTask+0x3ac>)
    a06e:	781b      	ldrb	r3, [r3, #0]
    a070:	2b31      	cmp	r3, #49	; 0x31
    a072:	d015      	beq.n	a0a0 <processTask+0x1cc>
	else if(serialBuffer == '2' && joined == true)
    a074:	2b32      	cmp	r3, #50	; 0x32
    a076:	d02f      	beq.n	a0d8 <processTask+0x204>
	else if(serialBuffer == '3')
    a078:	2b33      	cmp	r3, #51	; 0x33
    a07a:	d100      	bne.n	a07e <processTask+0x1aa>
    a07c:	e09c      	b.n	a1b8 <processTask+0x2e4>
	else if(serialBuffer == '4')
    a07e:	2b34      	cmp	r3, #52	; 0x34
    a080:	d100      	bne.n	a084 <processTask+0x1b0>
    a082:	e159      	b.n	a338 <processTask+0x464>
		set_LED_data(LED_AMBER,&on);
    a084:	497b      	ldr	r1, [pc, #492]	; (a274 <processTask+0x3a0>)
    a086:	2002      	movs	r0, #2
    a088:	4b7b      	ldr	r3, [pc, #492]	; (a278 <processTask+0x3a4>)
    a08a:	4798      	blx	r3
		printf("Invalid choice entered\r\n");
    a08c:	4886      	ldr	r0, [pc, #536]	; (a2a8 <processTask+0x3d4>)
    a08e:	4b6a      	ldr	r3, [pc, #424]	; (a238 <processTask+0x364>)
    a090:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a092:	2203      	movs	r2, #3
    a094:	4b66      	ldr	r3, [pc, #408]	; (a230 <processTask+0x35c>)
    a096:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a098:	2000      	movs	r0, #0
    a09a:	4b6d      	ldr	r3, [pc, #436]	; (a250 <processTask+0x37c>)
    a09c:	4798      	blx	r3
    a09e:	e72d      	b.n	9efc <processTask+0x28>
		status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    a0a0:	2000      	movs	r0, #0
    a0a2:	4b82      	ldr	r3, [pc, #520]	; (a2ac <processTask+0x3d8>)
    a0a4:	4798      	blx	r3
    a0a6:	0004      	movs	r4, r0
		if (LORAWAN_SUCCESS == (StackRetStatus_t)status)
    a0a8:	2808      	cmp	r0, #8
    a0aa:	d00d      	beq.n	a0c8 <processTask+0x1f4>
			set_LED_data(LED_AMBER,&on);
    a0ac:	4971      	ldr	r1, [pc, #452]	; (a274 <processTask+0x3a0>)
    a0ae:	2002      	movs	r0, #2
    a0b0:	4b71      	ldr	r3, [pc, #452]	; (a278 <processTask+0x3a4>)
    a0b2:	4798      	blx	r3
			print_stack_status(status);
    a0b4:	0020      	movs	r0, r4
    a0b6:	4b7e      	ldr	r3, [pc, #504]	; (a2b0 <processTask+0x3dc>)
    a0b8:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    a0ba:	2203      	movs	r2, #3
    a0bc:	4b5c      	ldr	r3, [pc, #368]	; (a230 <processTask+0x35c>)
    a0be:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    a0c0:	2000      	movs	r0, #0
    a0c2:	4b63      	ldr	r3, [pc, #396]	; (a250 <processTask+0x37c>)
    a0c4:	4798      	blx	r3
    a0c6:	e719      	b.n	9efc <processTask+0x28>
			set_LED_data(LED_GREEN,&on);
    a0c8:	496a      	ldr	r1, [pc, #424]	; (a274 <processTask+0x3a0>)
    a0ca:	2003      	movs	r0, #3
    a0cc:	4b6a      	ldr	r3, [pc, #424]	; (a278 <processTask+0x3a4>)
    a0ce:	4798      	blx	r3
			printf("\nJoin Request Sent\n\r");
    a0d0:	4878      	ldr	r0, [pc, #480]	; (a2b4 <processTask+0x3e0>)
    a0d2:	4b65      	ldr	r3, [pc, #404]	; (a268 <processTask+0x394>)
    a0d4:	4798      	blx	r3
    a0d6:	e711      	b.n	9efc <processTask+0x28>
	else if(serialBuffer == '2' && joined == true)
    a0d8:	4b5f      	ldr	r3, [pc, #380]	; (a258 <processTask+0x384>)
    a0da:	781b      	ldrb	r3, [r3, #0]
    a0dc:	2b00      	cmp	r3, #0
    a0de:	d10d      	bne.n	a0fc <processTask+0x228>
		set_LED_data(LED_AMBER,&on);
    a0e0:	4964      	ldr	r1, [pc, #400]	; (a274 <processTask+0x3a0>)
    a0e2:	2002      	movs	r0, #2
    a0e4:	4b64      	ldr	r3, [pc, #400]	; (a278 <processTask+0x3a4>)
    a0e6:	4798      	blx	r3
		printf("Device not joined to the network\r\n");
    a0e8:	4873      	ldr	r0, [pc, #460]	; (a2b8 <processTask+0x3e4>)
    a0ea:	4b53      	ldr	r3, [pc, #332]	; (a238 <processTask+0x364>)
    a0ec:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a0ee:	2203      	movs	r2, #3
    a0f0:	4b4f      	ldr	r3, [pc, #316]	; (a230 <processTask+0x35c>)
    a0f2:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a0f4:	2000      	movs	r0, #0
    a0f6:	4b56      	ldr	r3, [pc, #344]	; (a250 <processTask+0x37c>)
    a0f8:	4798      	blx	r3
    a0fa:	e6ff      	b.n	9efc <processTask+0x28>
    get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    a0fc:	4d6f      	ldr	r5, [pc, #444]	; (a2bc <processTask+0x3e8>)
    a0fe:	0029      	movs	r1, r5
    a100:	2001      	movs	r0, #1
    a102:	4b6f      	ldr	r3, [pc, #444]	; (a2c0 <processTask+0x3ec>)
    a104:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    a106:	4b6f      	ldr	r3, [pc, #444]	; (a2c4 <processTask+0x3f0>)
    a108:	4699      	mov	r9, r3
 ************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fauren_val;
    /* T(F) = T(C)  9/5 + 32 */
    fauren_val = (((celsius_val * 9)/5) + 32);
    a10a:	496f      	ldr	r1, [pc, #444]	; (a2c8 <processTask+0x3f4>)
    a10c:	6828      	ldr	r0, [r5, #0]
    a10e:	4b6f      	ldr	r3, [pc, #444]	; (a2cc <processTask+0x3f8>)
    a110:	4798      	blx	r3
    a112:	496f      	ldr	r1, [pc, #444]	; (a2d0 <processTask+0x3fc>)
    a114:	4b6f      	ldr	r3, [pc, #444]	; (a2d4 <processTask+0x400>)
    a116:	4798      	blx	r3
    a118:	2184      	movs	r1, #132	; 0x84
    a11a:	05c9      	lsls	r1, r1, #23
    a11c:	4b6e      	ldr	r3, [pc, #440]	; (a2d8 <processTask+0x404>)
    a11e:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    a120:	464b      	mov	r3, r9
    a122:	6018      	str	r0, [r3, #0]
    printf("\nTemperature:");
    a124:	486d      	ldr	r0, [pc, #436]	; (a2dc <processTask+0x408>)
    a126:	4f50      	ldr	r7, [pc, #320]	; (a268 <processTask+0x394>)
    a128:	47b8      	blx	r7
    snprintf(temp_sen_str,sizeof(temp_sen_str),"%.1fC/%.1fF\n", cel_val, fahren_val);
    a12a:	4e6d      	ldr	r6, [pc, #436]	; (a2e0 <processTask+0x40c>)
    a12c:	4c6d      	ldr	r4, [pc, #436]	; (a2e4 <processTask+0x410>)
    a12e:	464b      	mov	r3, r9
    a130:	6818      	ldr	r0, [r3, #0]
    a132:	47a0      	blx	r4
    a134:	9002      	str	r0, [sp, #8]
    a136:	9103      	str	r1, [sp, #12]
    a138:	6828      	ldr	r0, [r5, #0]
    a13a:	47a0      	blx	r4
    a13c:	9000      	str	r0, [sp, #0]
    a13e:	9101      	str	r1, [sp, #4]
    a140:	4a69      	ldr	r2, [pc, #420]	; (a2e8 <processTask+0x414>)
    a142:	2119      	movs	r1, #25
    a144:	0030      	movs	r0, r6
    a146:	4b69      	ldr	r3, [pc, #420]	; (a2ec <processTask+0x418>)
    a148:	4798      	blx	r3
    printf("%.1f\xf8 C/%.1f\xf8 F\n\r", cel_val, fahren_val);
    a14a:	6828      	ldr	r0, [r5, #0]
    a14c:	47a0      	blx	r4
    a14e:	9004      	str	r0, [sp, #16]
    a150:	9105      	str	r1, [sp, #20]
    a152:	464b      	mov	r3, r9
    a154:	6818      	ldr	r0, [r3, #0]
    a156:	47a0      	blx	r4
    a158:	9000      	str	r0, [sp, #0]
    a15a:	9101      	str	r1, [sp, #4]
    a15c:	9a04      	ldr	r2, [sp, #16]
    a15e:	9b05      	ldr	r3, [sp, #20]
    a160:	4863      	ldr	r0, [pc, #396]	; (a2f0 <processTask+0x41c>)
    a162:	47b8      	blx	r7
    data_len = strlen(temp_sen_str);
    a164:	0030      	movs	r0, r6
    a166:	4b63      	ldr	r3, [pc, #396]	; (a2f4 <processTask+0x420>)
    a168:	4798      	blx	r3
    lorawanSendReq.buffer = &temp_sen_str;
    a16a:	4b63      	ldr	r3, [pc, #396]	; (a2f8 <processTask+0x424>)
    a16c:	605e      	str	r6, [r3, #4]
    lorawanSendReq.bufferLength = data_len - 1;
    a16e:	3801      	subs	r0, #1
    a170:	7218      	strb	r0, [r3, #8]
    lorawanSendReq.confirmed = DEMO_APP_TRANSMISSION_TYPE;
    a172:	2200      	movs	r2, #0
    a174:	701a      	strb	r2, [r3, #0]
    lorawanSendReq.port = DEMO_APP_FPORT;
    a176:	3201      	adds	r2, #1
    a178:	705a      	strb	r2, [r3, #1]
    status = LORAWAN_Send(&lorawanSendReq);
    a17a:	0018      	movs	r0, r3
    a17c:	4b5f      	ldr	r3, [pc, #380]	; (a2fc <processTask+0x428>)
    a17e:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    a180:	2808      	cmp	r0, #8
    a182:	d008      	beq.n	a196 <processTask+0x2c2>
        print_stack_status(status);
    a184:	4b4a      	ldr	r3, [pc, #296]	; (a2b0 <processTask+0x3dc>)
    a186:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a188:	2203      	movs	r2, #3
    a18a:	4b29      	ldr	r3, [pc, #164]	; (a230 <processTask+0x35c>)
    a18c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a18e:	2000      	movs	r0, #0
    a190:	4b2f      	ldr	r3, [pc, #188]	; (a250 <processTask+0x37c>)
    a192:	4798      	blx	r3
    a194:	e6b2      	b.n	9efc <processTask+0x28>
        printf("\nTx Data Sent \r\n");
    a196:	485a      	ldr	r0, [pc, #360]	; (a300 <processTask+0x42c>)
    a198:	4b27      	ldr	r3, [pc, #156]	; (a238 <processTask+0x364>)
    a19a:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    a19c:	4935      	ldr	r1, [pc, #212]	; (a274 <processTask+0x3a0>)
    a19e:	2003      	movs	r0, #3
    a1a0:	4b35      	ldr	r3, [pc, #212]	; (a278 <processTask+0x3a4>)
    a1a2:	4798      	blx	r3
        SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    a1a4:	4b57      	ldr	r3, [pc, #348]	; (a304 <processTask+0x430>)
    a1a6:	7818      	ldrb	r0, [r3, #0]
    a1a8:	2300      	movs	r3, #0
    a1aa:	9300      	str	r3, [sp, #0]
    a1ac:	4b56      	ldr	r3, [pc, #344]	; (a308 <processTask+0x434>)
    a1ae:	2200      	movs	r2, #0
    a1b0:	4956      	ldr	r1, [pc, #344]	; (a30c <processTask+0x438>)
    a1b2:	4c57      	ldr	r4, [pc, #348]	; (a310 <processTask+0x43c>)
    a1b4:	47a0      	blx	r4
    a1b6:	e6a1      	b.n	9efc <processTask+0x28>
		sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    a1b8:	ab09      	add	r3, sp, #36	; 0x24
    a1ba:	22fa      	movs	r2, #250	; 0xfa
    a1bc:	0092      	lsls	r2, r2, #2
    a1be:	9209      	str	r2, [sp, #36]	; 0x24
		sleepReq.pmmWakeupCallback = appWakeup;
    a1c0:	4a54      	ldr	r2, [pc, #336]	; (a314 <processTask+0x440>)
    a1c2:	920b      	str	r2, [sp, #44]	; 0x2c
		sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    a1c4:	2201      	movs	r2, #1
    a1c6:	711a      	strb	r2, [r3, #4]
		if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    a1c8:	2000      	movs	r0, #0
    a1ca:	4b53      	ldr	r3, [pc, #332]	; (a318 <processTask+0x444>)
    a1cc:	4798      	blx	r3
    a1ce:	2800      	cmp	r0, #0
    a1d0:	d024      	beq.n	a21c <processTask+0x348>
	config->direction  = PORT_PIN_DIR_INPUT;
    a1d2:	ac08      	add	r4, sp, #32
    a1d4:	2300      	movs	r3, #0
    a1d6:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    a1d8:	3301      	adds	r3, #1
    a1da:	7063      	strb	r3, [r4, #1]
    pin_conf.powersave  = true;
    a1dc:	70a3      	strb	r3, [r4, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    a1de:	0021      	movs	r1, r4
    a1e0:	2004      	movs	r0, #4
    a1e2:	4d4e      	ldr	r5, [pc, #312]	; (a31c <processTask+0x448>)
    a1e4:	47a8      	blx	r5
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    a1e6:	0021      	movs	r1, r4
    a1e8:	2005      	movs	r0, #5
    a1ea:	47a8      	blx	r5
    sio2host_deinit();
    a1ec:	4b4c      	ldr	r3, [pc, #304]	; (a320 <processTask+0x44c>)
    a1ee:	4798      	blx	r3
    HAL_RadioDeInit();
    a1f0:	4b4c      	ldr	r3, [pc, #304]	; (a324 <processTask+0x450>)
    a1f2:	4798      	blx	r3
			if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    a1f4:	a809      	add	r0, sp, #36	; 0x24
    a1f6:	4b4c      	ldr	r3, [pc, #304]	; (a328 <processTask+0x454>)
    a1f8:	4798      	blx	r3
    a1fa:	2800      	cmp	r0, #0
    a1fc:	d000      	beq.n	a200 <processTask+0x32c>
    a1fe:	e67d      	b.n	9efc <processTask+0x28>
				HAL_Radio_resources_init();
    a200:	4b4a      	ldr	r3, [pc, #296]	; (a32c <processTask+0x458>)
    a202:	4798      	blx	r3
				sio2host_init();
    a204:	4b4a      	ldr	r3, [pc, #296]	; (a330 <processTask+0x45c>)
    a206:	4798      	blx	r3
				appTaskState = JOIN_SEND_STATE;
    a208:	2203      	movs	r2, #3
    a20a:	4b09      	ldr	r3, [pc, #36]	; (a230 <processTask+0x35c>)
    a20c:	701a      	strb	r2, [r3, #0]
				appPostTask(DISPLAY_TASK_HANDLER);
    a20e:	2000      	movs	r0, #0
    a210:	4b0f      	ldr	r3, [pc, #60]	; (a250 <processTask+0x37c>)
    a212:	4798      	blx	r3
				printf("\r\nsleep_not_ok\r\n");	
    a214:	4847      	ldr	r0, [pc, #284]	; (a334 <processTask+0x460>)
    a216:	4b08      	ldr	r3, [pc, #32]	; (a238 <processTask+0x364>)
    a218:	4798      	blx	r3
    a21a:	e66f      	b.n	9efc <processTask+0x28>
			printf("\r\nsleep_not_ok\r\n");
    a21c:	4845      	ldr	r0, [pc, #276]	; (a334 <processTask+0x460>)
    a21e:	4b06      	ldr	r3, [pc, #24]	; (a238 <processTask+0x364>)
    a220:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    a222:	2203      	movs	r2, #3
    a224:	4b02      	ldr	r3, [pc, #8]	; (a230 <processTask+0x35c>)
    a226:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    a228:	2000      	movs	r0, #0
    a22a:	4b09      	ldr	r3, [pc, #36]	; (a250 <processTask+0x37c>)
    a22c:	4798      	blx	r3
    a22e:	e665      	b.n	9efc <processTask+0x28>
    a230:	20001011 	.word	0x20001011
    a234:	0001af10 	.word	0x0001af10
    a238:	00013c29 	.word	0x00013c29
    a23c:	0000717d 	.word	0x0000717d
    a240:	0000c185 	.word	0x0000c185
    a244:	20000010 	.word	0x20000010
    a248:	0000dded 	.word	0x0000dded
    a24c:	0001b1b8 	.word	0x0001b1b8
    a250:	00009181 	.word	0x00009181
    a254:	0001b15c 	.word	0x0001b15c
    a258:	20001020 	.word	0x20001020
    a25c:	0001b180 	.word	0x0001b180
    a260:	0001aa90 	.word	0x0001aa90
    a264:	0001b1ac 	.word	0x0001b1ac
    a268:	00013b65 	.word	0x00013b65
    a26c:	00009bbd 	.word	0x00009bbd
    a270:	0001b194 	.word	0x0001b194
    a274:	2000005c 	.word	0x2000005c
    a278:	00007a1d 	.word	0x00007a1d
    a27c:	00008709 	.word	0x00008709
    a280:	2000103f 	.word	0x2000103f
    a284:	0001b1cc 	.word	0x0001b1cc
    a288:	20001018 	.word	0x20001018
    a28c:	0000912d 	.word	0x0000912d
    a290:	0001b1ec 	.word	0x0001b1ec
    a294:	05fa0004 	.word	0x05fa0004
    a298:	e000ed00 	.word	0xe000ed00
    a29c:	00007161 	.word	0x00007161
    a2a0:	0000e2cd 	.word	0x0000e2cd
    a2a4:	00009e29 	.word	0x00009e29
    a2a8:	0001b2a0 	.word	0x0001b2a0
    a2ac:	0000babd 	.word	0x0000babd
    a2b0:	00009d6d 	.word	0x00009d6d
    a2b4:	0001b210 	.word	0x0001b210
    a2b8:	0001b26c 	.word	0x0001b26c
    a2bc:	20001014 	.word	0x20001014
    a2c0:	00007a8d 	.word	0x00007a8d
    a2c4:	2000101c 	.word	0x2000101c
    a2c8:	41100000 	.word	0x41100000
    a2cc:	00011585 	.word	0x00011585
    a2d0:	40a00000 	.word	0x40a00000
    a2d4:	000111a5 	.word	0x000111a5
    a2d8:	00010e81 	.word	0x00010e81
    a2dc:	0001b228 	.word	0x0001b228
    a2e0:	20001044 	.word	0x20001044
    a2e4:	000134f5 	.word	0x000134f5
    a2e8:	0001b238 	.word	0x0001b238
    a2ec:	00013e39 	.word	0x00013e39
    a2f0:	0001b248 	.word	0x0001b248
    a2f4:	00013ebd 	.word	0x00013ebd
    a2f8:	20001024 	.word	0x20001024
    a2fc:	0000ae75 	.word	0x0000ae75
    a300:	0001b25c 	.word	0x0001b25c
    a304:	20000060 	.word	0x20000060
    a308:	000095f1 	.word	0x000095f1
    a30c:	000186a0 	.word	0x000186a0
    a310:	000080dd 	.word	0x000080dd
    a314:	00009755 	.word	0x00009755
    a318:	0000e541 	.word	0x0000e541
    a31c:	00000ec9 	.word	0x00000ec9
    a320:	00003ab9 	.word	0x00003ab9
    a324:	00003ec5 	.word	0x00003ec5
    a328:	00004239 	.word	0x00004239
    a32c:	00003ea1 	.word	0x00003ea1
    a330:	0000396d 	.word	0x0000396d
    a334:	0001b290 	.word	0x0001b290
		appTaskState = DEMO_APP_STATE;
    a338:	2202      	movs	r2, #2
    a33a:	4b0e      	ldr	r3, [pc, #56]	; (a374 <processTask+0x4a0>)
    a33c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a33e:	2000      	movs	r0, #0
    a340:	4b0d      	ldr	r3, [pc, #52]	; (a378 <processTask+0x4a4>)
    a342:	4798      	blx	r3
    a344:	e5da      	b.n	9efc <processTask+0x28>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    a346:	2301      	movs	r3, #1
			choice = i;
    a348:	b2dc      	uxtb	r4, r3
		status = LORAWAN_Reset(bandTable[choice]);
    a34a:	4a0c      	ldr	r2, [pc, #48]	; (a37c <processTask+0x4a8>)
    a34c:	5cd0      	ldrb	r0, [r2, r3]
    a34e:	4b0c      	ldr	r3, [pc, #48]	; (a380 <processTask+0x4ac>)
    a350:	4798      	blx	r3
    a352:	0005      	movs	r5, r0
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    a354:	a908      	add	r1, sp, #32
    a356:	202e      	movs	r0, #46	; 0x2e
    a358:	4b0a      	ldr	r3, [pc, #40]	; (a384 <processTask+0x4b0>)
    a35a:	4798      	blx	r3
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    a35c:	2d08      	cmp	r5, #8
    a35e:	d000      	beq.n	a362 <processTask+0x48e>
    a360:	e5f8      	b.n	9f54 <processTask+0x80>
    a362:	e5f5      	b.n	9f50 <processTask+0x7c>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    a364:	2302      	movs	r3, #2
    a366:	e7ef      	b.n	a348 <processTask+0x474>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    a368:	a908      	add	r1, sp, #32
    a36a:	202e      	movs	r0, #46	; 0x2e
    a36c:	4b05      	ldr	r3, [pc, #20]	; (a384 <processTask+0x4b0>)
    a36e:	4798      	blx	r3
			choice = i;
    a370:	2400      	movs	r4, #0
    a372:	e5ed      	b.n	9f50 <processTask+0x7c>
    a374:	20001011 	.word	0x20001011
    a378:	00009181 	.word	0x00009181
    a37c:	20000010 	.word	0x20000010
    a380:	0000e2cd 	.word	0x0000e2cd
    a384:	0000dded 	.word	0x0000dded

0000a388 <dev_eui_read>:

/*********************************************************************//*
 \brief      Reads the DEV EUI if it is flashed in EDBG MCU
 ************************************************************************/
void dev_eui_read(void)
{
    a388:	b500      	push	{lr}
    a38a:	b085      	sub	sp, #20
#ifndef CRYPTO_DEV_ENABLED
#if (EDBG_EUI_READ == 1)
	uint8_t invalidEDBGDevEui[8];
	uint8_t EDBGDevEUI[8];
	edbg_eui_read_eui64((uint8_t *)&EDBGDevEUI);
    a38c:	4668      	mov	r0, sp
    a38e:	4b0a      	ldr	r3, [pc, #40]	; (a3b8 <dev_eui_read+0x30>)
    a390:	4798      	blx	r3
	memset(&invalidEDBGDevEui, 0xFF, sizeof(invalidEDBGDevEui));
    a392:	2208      	movs	r2, #8
    a394:	21ff      	movs	r1, #255	; 0xff
    a396:	a802      	add	r0, sp, #8
    a398:	4b08      	ldr	r3, [pc, #32]	; (a3bc <dev_eui_read+0x34>)
    a39a:	4798      	blx	r3
	/* If EDBG doesnot have DEV EUI, the read value will be of all 0xFF, 
	   Set devEUI in conf_app.h in that case */
	if(0 != memcmp(&EDBGDevEUI, &invalidEDBGDevEui, sizeof(demoDevEui)))
    a39c:	2208      	movs	r2, #8
    a39e:	a902      	add	r1, sp, #8
    a3a0:	4668      	mov	r0, sp
    a3a2:	4b07      	ldr	r3, [pc, #28]	; (a3c0 <dev_eui_read+0x38>)
    a3a4:	4798      	blx	r3
    a3a6:	2800      	cmp	r0, #0
    a3a8:	d003      	beq.n	a3b2 <dev_eui_read+0x2a>
	{
		/* Set EUI addr in EDBG if there */
		memcpy(demoDevEui, EDBGDevEUI, sizeof(demoDevEui));
    a3aa:	4a06      	ldr	r2, [pc, #24]	; (a3c4 <dev_eui_read+0x3c>)
    a3ac:	466b      	mov	r3, sp
    a3ae:	cb03      	ldmia	r3!, {r0, r1}
    a3b0:	c203      	stmia	r2!, {r0, r1}
	}
#endif
#endif
}
    a3b2:	b005      	add	sp, #20
    a3b4:	bd00      	pop	{pc}
    a3b6:	46c0      	nop			; (mov r8, r8)
    a3b8:	00006f5d 	.word	0x00006f5d
    a3bc:	00013ad1 	.word	0x00013ad1
    a3c0:	00013a01 	.word	0x00013a01
    a3c4:	20000044 	.word	0x20000044

0000a3c8 <appWakeup>:
    }
}

#ifdef CONF_PMM_ENABLE
static void appWakeup(uint32_t sleptDuration)
{
    a3c8:	b510      	push	{r4, lr}
    a3ca:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    a3cc:	4b04      	ldr	r3, [pc, #16]	; (a3e0 <appWakeup+0x18>)
    a3ce:	4798      	blx	r3
    sio2host_init();
    a3d0:	4b04      	ldr	r3, [pc, #16]	; (a3e4 <appWakeup+0x1c>)
    a3d2:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    a3d4:	0021      	movs	r1, r4
    a3d6:	4804      	ldr	r0, [pc, #16]	; (a3e8 <appWakeup+0x20>)
    a3d8:	4b04      	ldr	r3, [pc, #16]	; (a3ec <appWakeup+0x24>)
    a3da:	4798      	blx	r3

}
    a3dc:	bd10      	pop	{r4, pc}
    a3de:	46c0      	nop			; (mov r8, r8)
    a3e0:	00003ea1 	.word	0x00003ea1
    a3e4:	0000396d 	.word	0x0000396d
    a3e8:	0001aa7c 	.word	0x0001aa7c
    a3ec:	00013b65 	.word	0x00013b65

0000a3f0 <main>:
 * \mainpage
 * \section preface Preface
 * This is the reference manual for the LORAWAN Demo Application of EU Band
 */
int main(void)
{
    a3f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3f2:	b085      	sub	sp, #20
	
    /* System Initialization */
    system_init();
    a3f4:	4b46      	ldr	r3, [pc, #280]	; (a510 <main+0x120>)
    a3f6:	4798      	blx	r3
    /* Initialize the delay driver */
    delay_init();
    a3f8:	4b46      	ldr	r3, [pc, #280]	; (a514 <main+0x124>)
    a3fa:	4798      	blx	r3
    /* Initialize the board target resources */
    board_init();
    a3fc:	4b46      	ldr	r3, [pc, #280]	; (a518 <main+0x128>)
    a3fe:	4798      	blx	r3

    INTERRUPT_GlobalInterruptEnable();
    a400:	2201      	movs	r2, #1
    a402:	4b46      	ldr	r3, [pc, #280]	; (a51c <main+0x12c>)
    a404:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    a406:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    a40a:	b662      	cpsie	i
	/* Initialize the Serial Interface */
	sio2host_init();
    a40c:	4b44      	ldr	r3, [pc, #272]	; (a520 <main+0x130>)
    a40e:	4798      	blx	r3
#ifndef CRYPTO_DEV_ENABLED
 	/* Read DEV EUI from EDBG */
    dev_eui_read();
    a410:	4b44      	ldr	r3, [pc, #272]	; (a524 <main+0x134>)
    a412:	4798      	blx	r3
/* Initializes all the hardware and software modules used for Stack operation */
static void driver_init(void)
{
	SalStatus_t sal_status = SAL_SUCCESS;
    /* Initialize the Radio Hardware */
    HAL_RadioInit();
    a414:	4b44      	ldr	r3, [pc, #272]	; (a528 <main+0x138>)
    a416:	4798      	blx	r3
    /* Initialize the Software Timer Module */
    SystemTimerInit();
    a418:	4b44      	ldr	r3, [pc, #272]	; (a52c <main+0x13c>)
    a41a:	4798      	blx	r3
#ifdef CONF_PMM_ENABLE
    /* Initialize the Sleep Timer Module */
    SleepTimerInit();
    a41c:	4b44      	ldr	r3, [pc, #272]	; (a530 <main+0x140>)
    a41e:	4798      	blx	r3
#endif
#if (ENABLE_PDS == 1)
    /* PDS Module Init */
    PDS_Init();
    a420:	4b44      	ldr	r3, [pc, #272]	; (a534 <main+0x144>)
    a422:	4798      	blx	r3
#endif
	/* Initializes the Security modules */
	sal_status = SAL_Init();
    a424:	4b44      	ldr	r3, [pc, #272]	; (a538 <main+0x148>)
    a426:	4798      	blx	r3
	
	if (SAL_SUCCESS != sal_status)
    a428:	2800      	cmp	r0, #0
    a42a:	d003      	beq.n	a434 <main+0x44>
	{
		printf("Initialization of Security module is failed\r\n");
    a42c:	4843      	ldr	r0, [pc, #268]	; (a53c <main+0x14c>)
    a42e:	4b44      	ldr	r3, [pc, #272]	; (a540 <main+0x150>)
    a430:	4798      	blx	r3
    a432:	e7fe      	b.n	a432 <main+0x42>
    delay_ms(5);
    a434:	2005      	movs	r0, #5
    a436:	4b43      	ldr	r3, [pc, #268]	; (a544 <main+0x154>)
    a438:	4798      	blx	r3
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
	return (enum system_reset_cause)RSTC->RCAUSE.reg;
    a43a:	4b43      	ldr	r3, [pc, #268]	; (a548 <main+0x158>)
    a43c:	781c      	ldrb	r4, [r3, #0]
    a43e:	b2e4      	uxtb	r4, r4
    printf("Last reset cause: ");
    a440:	4842      	ldr	r0, [pc, #264]	; (a54c <main+0x15c>)
    a442:	4b43      	ldr	r3, [pc, #268]	; (a550 <main+0x160>)
    a444:	4798      	blx	r3
    if(rcause & (1 << 6)) {
    a446:	0663      	lsls	r3, r4, #25
    a448:	d449      	bmi.n	a4de <main+0xee>
    if(rcause & (1 << 5)) {
    a44a:	06a3      	lsls	r3, r4, #26
    a44c:	d44b      	bmi.n	a4e6 <main+0xf6>
    if(rcause & (1 << 4)) {
    a44e:	06e3      	lsls	r3, r4, #27
    a450:	d44d      	bmi.n	a4ee <main+0xfe>
    if(rcause & (1 << 2)) {
    a452:	0763      	lsls	r3, r4, #29
    a454:	d44f      	bmi.n	a4f6 <main+0x106>
    if(rcause & (1 << 1)) {
    a456:	07a3      	lsls	r3, r4, #30
    a458:	d451      	bmi.n	a4fe <main+0x10e>
    if(rcause & (1 << 0)) {
    a45a:	07e3      	lsls	r3, r4, #31
    a45c:	d453      	bmi.n	a506 <main+0x116>
    Stack_Init();
    a45e:	4b3d      	ldr	r3, [pc, #244]	; (a554 <main+0x164>)
    a460:	4798      	blx	r3
    SwTimerCreate(&demoTimerId);
    a462:	483d      	ldr	r0, [pc, #244]	; (a558 <main+0x168>)
    a464:	4c3d      	ldr	r4, [pc, #244]	; (a55c <main+0x16c>)
    a466:	47a0      	blx	r4
    SwTimerCreate(&lTimerId);
    a468:	483d      	ldr	r0, [pc, #244]	; (a560 <main+0x170>)
    a46a:	47a0      	blx	r4
    mote_demo_init();
    a46c:	4b3d      	ldr	r3, [pc, #244]	; (a564 <main+0x174>)
    a46e:	4798      	blx	r3
		serial_data_handler();
    a470:	4e3d      	ldr	r6, [pc, #244]	; (a568 <main+0x178>)
        SYSTEM_RunTasks();
    a472:	4d3e      	ldr	r5, [pc, #248]	; (a56c <main+0x17c>)
        if (false == certAppEnabled)
    a474:	4c3e      	ldr	r4, [pc, #248]	; (a570 <main+0x180>)
		serial_data_handler();
    a476:	47b0      	blx	r6
        SYSTEM_RunTasks();
    a478:	47a8      	blx	r5
        if (false == certAppEnabled)
    a47a:	7823      	ldrb	r3, [r4, #0]
    a47c:	2b00      	cmp	r3, #0
    a47e:	d1fa      	bne.n	a476 <main+0x86>
            if(bandSelected == true)
    a480:	4b3c      	ldr	r3, [pc, #240]	; (a574 <main+0x184>)
    a482:	781b      	ldrb	r3, [r3, #0]
    a484:	2b00      	cmp	r3, #0
    a486:	d0f6      	beq.n	a476 <main+0x86>
                sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    a488:	ab01      	add	r3, sp, #4
    a48a:	22fa      	movs	r2, #250	; 0xfa
    a48c:	0092      	lsls	r2, r2, #2
    a48e:	9201      	str	r2, [sp, #4]
                sleepReq.pmmWakeupCallback = appWakeup;
    a490:	4a39      	ldr	r2, [pc, #228]	; (a578 <main+0x188>)
    a492:	9203      	str	r2, [sp, #12]
                sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    a494:	2201      	movs	r2, #1
    a496:	711a      	strb	r2, [r3, #4]
                    deviceResetsForWakeup = false;
    a498:	2200      	movs	r2, #0
    a49a:	4b38      	ldr	r3, [pc, #224]	; (a57c <main+0x18c>)
    a49c:	701a      	strb	r2, [r3, #0]
                if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    a49e:	2000      	movs	r0, #0
    a4a0:	4b37      	ldr	r3, [pc, #220]	; (a580 <main+0x190>)
    a4a2:	4798      	blx	r3
    a4a4:	2800      	cmp	r0, #0
    a4a6:	d0e6      	beq.n	a476 <main+0x86>
	config->direction  = PORT_PIN_DIR_INPUT;
    a4a8:	2300      	movs	r3, #0
    a4aa:	466a      	mov	r2, sp
    a4ac:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    a4ae:	3301      	adds	r3, #1
    a4b0:	7053      	strb	r3, [r2, #1]
static void app_resources_uninit(void)
{
    /* Disable USART TX and RX Pins */
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    pin_conf.powersave  = true;
    a4b2:	7093      	strb	r3, [r2, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    a4b4:	4669      	mov	r1, sp
    a4b6:	2004      	movs	r0, #4
    a4b8:	4f32      	ldr	r7, [pc, #200]	; (a584 <main+0x194>)
    a4ba:	47b8      	blx	r7
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    a4bc:	4669      	mov	r1, sp
    a4be:	2005      	movs	r0, #5
    a4c0:	47b8      	blx	r7
    /* Disable UART module */
    sio2host_deinit();
    a4c2:	4b31      	ldr	r3, [pc, #196]	; (a588 <main+0x198>)
    a4c4:	4798      	blx	r3
    /* Disable Transceiver SPI Module */
    HAL_RadioDeInit();
    a4c6:	4b31      	ldr	r3, [pc, #196]	; (a58c <main+0x19c>)
    a4c8:	4798      	blx	r3
                    if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    a4ca:	a801      	add	r0, sp, #4
    a4cc:	4b30      	ldr	r3, [pc, #192]	; (a590 <main+0x1a0>)
    a4ce:	4798      	blx	r3
    a4d0:	2800      	cmp	r0, #0
    a4d2:	d1d0      	bne.n	a476 <main+0x86>
                        HAL_Radio_resources_init();
    a4d4:	4b2f      	ldr	r3, [pc, #188]	; (a594 <main+0x1a4>)
    a4d6:	4798      	blx	r3
                        sio2host_init();
    a4d8:	4b11      	ldr	r3, [pc, #68]	; (a520 <main+0x130>)
    a4da:	4798      	blx	r3
    a4dc:	e7cb      	b.n	a476 <main+0x86>
        printf("System Reset Request\r\n");
    a4de:	482e      	ldr	r0, [pc, #184]	; (a598 <main+0x1a8>)
    a4e0:	4b17      	ldr	r3, [pc, #92]	; (a540 <main+0x150>)
    a4e2:	4798      	blx	r3
    a4e4:	e7b1      	b.n	a44a <main+0x5a>
        printf("Watchdog Reset\r\n");
    a4e6:	482d      	ldr	r0, [pc, #180]	; (a59c <main+0x1ac>)
    a4e8:	4b15      	ldr	r3, [pc, #84]	; (a540 <main+0x150>)
    a4ea:	4798      	blx	r3
    a4ec:	e7af      	b.n	a44e <main+0x5e>
        printf("External Reset\r\n");
    a4ee:	482c      	ldr	r0, [pc, #176]	; (a5a0 <main+0x1b0>)
    a4f0:	4b13      	ldr	r3, [pc, #76]	; (a540 <main+0x150>)
    a4f2:	4798      	blx	r3
    a4f4:	e7ad      	b.n	a452 <main+0x62>
        printf("Brown Out 33 Detector Reset\r\n");
    a4f6:	482b      	ldr	r0, [pc, #172]	; (a5a4 <main+0x1b4>)
    a4f8:	4b11      	ldr	r3, [pc, #68]	; (a540 <main+0x150>)
    a4fa:	4798      	blx	r3
    a4fc:	e7ab      	b.n	a456 <main+0x66>
        printf("Brown Out 12 Detector Reset\r\n");
    a4fe:	482a      	ldr	r0, [pc, #168]	; (a5a8 <main+0x1b8>)
    a500:	4b0f      	ldr	r3, [pc, #60]	; (a540 <main+0x150>)
    a502:	4798      	blx	r3
    a504:	e7a9      	b.n	a45a <main+0x6a>
        printf("Power-On Reset\r\n");
    a506:	4829      	ldr	r0, [pc, #164]	; (a5ac <main+0x1bc>)
    a508:	4b0d      	ldr	r3, [pc, #52]	; (a540 <main+0x150>)
    a50a:	4798      	blx	r3
    a50c:	e7a7      	b.n	a45e <main+0x6e>
    a50e:	46c0      	nop			; (mov r8, r8)
    a510:	00003255 	.word	0x00003255
    a514:	00000115 	.word	0x00000115
    a518:	0000021d 	.word	0x0000021d
    a51c:	20000008 	.word	0x20000008
    a520:	0000396d 	.word	0x0000396d
    a524:	0000a389 	.word	0x0000a389
    a528:	00003ce9 	.word	0x00003ce9
    a52c:	00008041 	.word	0x00008041
    a530:	000040d5 	.word	0x000040d5
    a534:	0000708d 	.word	0x0000708d
    a538:	00006c39 	.word	0x00006c39
    a53c:	0001b478 	.word	0x0001b478
    a540:	00013c29 	.word	0x00013c29
    a544:	00000181 	.word	0x00000181
    a548:	40000800 	.word	0x40000800
    a54c:	0001b4a8 	.word	0x0001b4a8
    a550:	00013b65 	.word	0x00013b65
    a554:	0000868d 	.word	0x0000868d
    a558:	2000005f 	.word	0x2000005f
    a55c:	000080a9 	.word	0x000080a9
    a560:	20000060 	.word	0x20000060
    a564:	000097e5 	.word	0x000097e5
    a568:	00009791 	.word	0x00009791
    a56c:	0000869d 	.word	0x0000869d
    a570:	20001018 	.word	0x20001018
    a574:	2000105d 	.word	0x2000105d
    a578:	0000a3c9 	.word	0x0000a3c9
    a57c:	2000105e 	.word	0x2000105e
    a580:	0000e541 	.word	0x0000e541
    a584:	00000ec9 	.word	0x00000ec9
    a588:	00003ab9 	.word	0x00003ab9
    a58c:	00003ec5 	.word	0x00003ec5
    a590:	00004239 	.word	0x00004239
    a594:	00003ea1 	.word	0x00003ea1
    a598:	0001b4bc 	.word	0x0001b4bc
    a59c:	0001b4d4 	.word	0x0001b4d4
    a5a0:	0001b4e4 	.word	0x0001b4e4
    a5a4:	0001b4f4 	.word	0x0001b4f4
    a5a8:	0001b514 	.word	0x0001b514
    a5ac:	0001b534 	.word	0x0001b534

0000a5b0 <common_tc_read_count>:
    a5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a5b2:	4b0d      	ldr	r3, [pc, #52]	; (a5e8 <common_tc_read_count+0x38>)
    a5b4:	4798      	blx	r3
    a5b6:	4b0d      	ldr	r3, [pc, #52]	; (a5ec <common_tc_read_count+0x3c>)
    a5b8:	781b      	ldrb	r3, [r3, #0]
    a5ba:	2b00      	cmp	r3, #0
    a5bc:	d00e      	beq.n	a5dc <common_tc_read_count+0x2c>
    a5be:	4b0c      	ldr	r3, [pc, #48]	; (a5f0 <common_tc_read_count+0x40>)
    a5c0:	781d      	ldrb	r5, [r3, #0]
    a5c2:	4b0a      	ldr	r3, [pc, #40]	; (a5ec <common_tc_read_count+0x3c>)
    a5c4:	781f      	ldrb	r7, [r3, #0]
    a5c6:	4c0b      	ldr	r4, [pc, #44]	; (a5f4 <common_tc_read_count+0x44>)
    a5c8:	1c29      	adds	r1, r5, #0
    a5ca:	47a0      	blx	r4
    a5cc:	1c06      	adds	r6, r0, #0
    a5ce:	480a      	ldr	r0, [pc, #40]	; (a5f8 <common_tc_read_count+0x48>)
    a5d0:	1c29      	adds	r1, r5, #0
    a5d2:	47a0      	blx	r4
    a5d4:	4378      	muls	r0, r7
    a5d6:	1830      	adds	r0, r6, r0
    a5d8:	b280      	uxth	r0, r0
    a5da:	e004      	b.n	a5e6 <common_tc_read_count+0x36>
    a5dc:	4b04      	ldr	r3, [pc, #16]	; (a5f0 <common_tc_read_count+0x40>)
    a5de:	7819      	ldrb	r1, [r3, #0]
    a5e0:	4b04      	ldr	r3, [pc, #16]	; (a5f4 <common_tc_read_count+0x44>)
    a5e2:	4798      	blx	r3
    a5e4:	b280      	uxth	r0, r0
    a5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a5e8:	00008939 	.word	0x00008939
    a5ec:	20001060 	.word	0x20001060
    a5f0:	20001918 	.word	0x20001918
    a5f4:	000109b1 	.word	0x000109b1
    a5f8:	0000ffff 	.word	0x0000ffff

0000a5fc <common_tc_compare_stop>:
    a5fc:	b508      	push	{r3, lr}
    a5fe:	4b05      	ldr	r3, [pc, #20]	; (a614 <common_tc_compare_stop+0x18>)
    a600:	4798      	blx	r3
    a602:	4b05      	ldr	r3, [pc, #20]	; (a618 <common_tc_compare_stop+0x1c>)
    a604:	4798      	blx	r3
    a606:	4b05      	ldr	r3, [pc, #20]	; (a61c <common_tc_compare_stop+0x20>)
    a608:	2200      	movs	r2, #0
    a60a:	605a      	str	r2, [r3, #4]
    a60c:	811a      	strh	r2, [r3, #8]
    a60e:	4b04      	ldr	r3, [pc, #16]	; (a620 <common_tc_compare_stop+0x24>)
    a610:	4798      	blx	r3
    a612:	bd08      	pop	{r3, pc}
    a614:	0000894d 	.word	0x0000894d
    a618:	000089ed 	.word	0x000089ed
    a61c:	20001060 	.word	0x20001060
    a620:	00008a11 	.word	0x00008a11

0000a624 <common_tc_overflow_stop>:
    a624:	b508      	push	{r3, lr}
    a626:	4b03      	ldr	r3, [pc, #12]	; (a634 <common_tc_overflow_stop+0x10>)
    a628:	4798      	blx	r3
    a62a:	2200      	movs	r2, #0
    a62c:	4b02      	ldr	r3, [pc, #8]	; (a638 <common_tc_overflow_stop+0x14>)
    a62e:	701a      	strb	r2, [r3, #0]
    a630:	bd08      	pop	{r3, pc}
    a632:	46c0      	nop			; (mov r8, r8)
    a634:	000089a1 	.word	0x000089a1
    a638:	20001060 	.word	0x20001060

0000a63c <common_tc_stop>:
    a63c:	b508      	push	{r3, lr}
    a63e:	4b03      	ldr	r3, [pc, #12]	; (a64c <common_tc_stop+0x10>)
    a640:	4798      	blx	r3
    a642:	4b03      	ldr	r3, [pc, #12]	; (a650 <common_tc_stop+0x14>)
    a644:	4798      	blx	r3
    a646:	4b03      	ldr	r3, [pc, #12]	; (a654 <common_tc_stop+0x18>)
    a648:	4798      	blx	r3
    a64a:	bd08      	pop	{r3, pc}
    a64c:	0000a5fd 	.word	0x0000a5fd
    a650:	0000a625 	.word	0x0000a625
    a654:	000089b5 	.word	0x000089b5

0000a658 <common_tc_delay>:
    a658:	b510      	push	{r4, lr}
    a65a:	1c04      	adds	r4, r0, #0
    a65c:	4b13      	ldr	r3, [pc, #76]	; (a6ac <common_tc_delay+0x54>)
    a65e:	4798      	blx	r3
    a660:	4b13      	ldr	r3, [pc, #76]	; (a6b0 <common_tc_delay+0x58>)
    a662:	781a      	ldrb	r2, [r3, #0]
    a664:	4362      	muls	r2, r4
    a666:	1881      	adds	r1, r0, r2
    a668:	4b12      	ldr	r3, [pc, #72]	; (a6b4 <common_tc_delay+0x5c>)
    a66a:	6059      	str	r1, [r3, #4]
    a66c:	6859      	ldr	r1, [r3, #4]
    a66e:	0c09      	lsrs	r1, r1, #16
    a670:	6059      	str	r1, [r3, #4]
    a672:	685b      	ldr	r3, [r3, #4]
    a674:	2b00      	cmp	r3, #0
    a676:	d007      	beq.n	a688 <common_tc_delay+0x30>
    a678:	4b0e      	ldr	r3, [pc, #56]	; (a6b4 <common_tc_delay+0x5c>)
    a67a:	6859      	ldr	r1, [r3, #4]
    a67c:	3201      	adds	r2, #1
    a67e:	1880      	adds	r0, r0, r2
    a680:	8118      	strh	r0, [r3, #8]
    a682:	4b0d      	ldr	r3, [pc, #52]	; (a6b8 <common_tc_delay+0x60>)
    a684:	4798      	blx	r3
    a686:	e004      	b.n	a692 <common_tc_delay+0x3a>
    a688:	1882      	adds	r2, r0, r2
    a68a:	4b0a      	ldr	r3, [pc, #40]	; (a6b4 <common_tc_delay+0x5c>)
    a68c:	811a      	strh	r2, [r3, #8]
    a68e:	4b0b      	ldr	r3, [pc, #44]	; (a6bc <common_tc_delay+0x64>)
    a690:	4798      	blx	r3
    a692:	4b08      	ldr	r3, [pc, #32]	; (a6b4 <common_tc_delay+0x5c>)
    a694:	891b      	ldrh	r3, [r3, #8]
    a696:	2b63      	cmp	r3, #99	; 0x63
    a698:	d802      	bhi.n	a6a0 <common_tc_delay+0x48>
    a69a:	3364      	adds	r3, #100	; 0x64
    a69c:	4a05      	ldr	r2, [pc, #20]	; (a6b4 <common_tc_delay+0x5c>)
    a69e:	8113      	strh	r3, [r2, #8]
    a6a0:	4b04      	ldr	r3, [pc, #16]	; (a6b4 <common_tc_delay+0x5c>)
    a6a2:	8918      	ldrh	r0, [r3, #8]
    a6a4:	4b06      	ldr	r3, [pc, #24]	; (a6c0 <common_tc_delay+0x68>)
    a6a6:	4798      	blx	r3
    a6a8:	bd10      	pop	{r4, pc}
    a6aa:	46c0      	nop			; (mov r8, r8)
    a6ac:	00008939 	.word	0x00008939
    a6b0:	20001918 	.word	0x20001918
    a6b4:	20001060 	.word	0x20001060
    a6b8:	0000894d 	.word	0x0000894d
    a6bc:	00008961 	.word	0x00008961
    a6c0:	000089d5 	.word	0x000089d5

0000a6c4 <common_tc_init>:
    a6c4:	b508      	push	{r3, lr}
    a6c6:	2200      	movs	r2, #0
    a6c8:	4b03      	ldr	r3, [pc, #12]	; (a6d8 <common_tc_init+0x14>)
    a6ca:	701a      	strb	r2, [r3, #0]
    a6cc:	4b03      	ldr	r3, [pc, #12]	; (a6dc <common_tc_init+0x18>)
    a6ce:	4798      	blx	r3
    a6d0:	4b03      	ldr	r3, [pc, #12]	; (a6e0 <common_tc_init+0x1c>)
    a6d2:	7018      	strb	r0, [r3, #0]
    a6d4:	bd08      	pop	{r3, pc}
    a6d6:	46c0      	nop			; (mov r8, r8)
    a6d8:	20001060 	.word	0x20001060
    a6dc:	00008a29 	.word	0x00008a29
    a6e0:	20001918 	.word	0x20001918

0000a6e4 <tmr_ovf_callback>:
    a6e4:	b508      	push	{r3, lr}
    a6e6:	4b0e      	ldr	r3, [pc, #56]	; (a720 <tmr_ovf_callback+0x3c>)
    a6e8:	685b      	ldr	r3, [r3, #4]
    a6ea:	2b00      	cmp	r3, #0
    a6ec:	d007      	beq.n	a6fe <tmr_ovf_callback+0x1a>
    a6ee:	4a0c      	ldr	r2, [pc, #48]	; (a720 <tmr_ovf_callback+0x3c>)
    a6f0:	6853      	ldr	r3, [r2, #4]
    a6f2:	3b01      	subs	r3, #1
    a6f4:	6053      	str	r3, [r2, #4]
    a6f6:	2b00      	cmp	r3, #0
    a6f8:	d101      	bne.n	a6fe <tmr_ovf_callback+0x1a>
    a6fa:	4b0a      	ldr	r3, [pc, #40]	; (a724 <tmr_ovf_callback+0x40>)
    a6fc:	4798      	blx	r3
    a6fe:	4a08      	ldr	r2, [pc, #32]	; (a720 <tmr_ovf_callback+0x3c>)
    a700:	7813      	ldrb	r3, [r2, #0]
    a702:	3301      	adds	r3, #1
    a704:	b2db      	uxtb	r3, r3
    a706:	7013      	strb	r3, [r2, #0]
    a708:	4a07      	ldr	r2, [pc, #28]	; (a728 <tmr_ovf_callback+0x44>)
    a70a:	7812      	ldrb	r2, [r2, #0]
    a70c:	429a      	cmp	r2, r3
    a70e:	d806      	bhi.n	a71e <tmr_ovf_callback+0x3a>
    a710:	4b03      	ldr	r3, [pc, #12]	; (a720 <tmr_ovf_callback+0x3c>)
    a712:	2200      	movs	r2, #0
    a714:	701a      	strb	r2, [r3, #0]
    a716:	68db      	ldr	r3, [r3, #12]
    a718:	2b00      	cmp	r3, #0
    a71a:	d000      	beq.n	a71e <tmr_ovf_callback+0x3a>
    a71c:	4798      	blx	r3
    a71e:	bd08      	pop	{r3, pc}
    a720:	20001060 	.word	0x20001060
    a724:	00008961 	.word	0x00008961
    a728:	20001918 	.word	0x20001918

0000a72c <tmr_cca_callback>:
    a72c:	b508      	push	{r3, lr}
    a72e:	4b04      	ldr	r3, [pc, #16]	; (a740 <tmr_cca_callback+0x14>)
    a730:	4798      	blx	r3
    a732:	4b04      	ldr	r3, [pc, #16]	; (a744 <tmr_cca_callback+0x18>)
    a734:	691b      	ldr	r3, [r3, #16]
    a736:	2b00      	cmp	r3, #0
    a738:	d000      	beq.n	a73c <tmr_cca_callback+0x10>
    a73a:	4798      	blx	r3
    a73c:	bd08      	pop	{r3, pc}
    a73e:	46c0      	nop			; (mov r8, r8)
    a740:	0000894d 	.word	0x0000894d
    a744:	20001060 	.word	0x20001060

0000a748 <set_common_tc_overflow_callback>:
    a748:	4b01      	ldr	r3, [pc, #4]	; (a750 <set_common_tc_overflow_callback+0x8>)
    a74a:	60d8      	str	r0, [r3, #12]
    a74c:	4770      	bx	lr
    a74e:	46c0      	nop			; (mov r8, r8)
    a750:	20001060 	.word	0x20001060

0000a754 <set_common_tc_expiry_callback>:
    a754:	4b01      	ldr	r3, [pc, #4]	; (a75c <set_common_tc_expiry_callback+0x8>)
    a756:	6118      	str	r0, [r3, #16]
    a758:	4770      	bx	lr
    a75a:	46c0      	nop			; (mov r8, r8)
    a75c:	20001060 	.word	0x20001060

0000a760 <MacClearCommands>:
    a760:	490e      	ldr	r1, [pc, #56]	; (a79c <MacClearCommands+0x3c>)
    a762:	b570      	push	{r4, r5, r6, lr}
    a764:	000b      	movs	r3, r1
    a766:	33d8      	adds	r3, #216	; 0xd8
    a768:	7818      	ldrb	r0, [r3, #0]
    a76a:	2303      	movs	r3, #3
    a76c:	25a4      	movs	r5, #164	; 0xa4
    a76e:	4343      	muls	r3, r0
    a770:	2401      	movs	r4, #1
    a772:	20ff      	movs	r0, #255	; 0xff
    a774:	3391      	adds	r3, #145	; 0x91
    a776:	4a0a      	ldr	r2, [pc, #40]	; (a7a0 <MacClearCommands+0x40>)
    a778:	185b      	adds	r3, r3, r1
    a77a:	00ed      	lsls	r5, r5, #3
    a77c:	429a      	cmp	r2, r3
    a77e:	d100      	bne.n	a782 <MacClearCommands+0x22>
    a780:	bd70      	pop	{r4, r5, r6, pc}
    a782:	7811      	ldrb	r1, [r2, #0]
    a784:	29ff      	cmp	r1, #255	; 0xff
    a786:	d006      	beq.n	a796 <MacClearCommands+0x36>
    a788:	290a      	cmp	r1, #10
    a78a:	d803      	bhi.n	a794 <MacClearCommands+0x34>
    a78c:	0026      	movs	r6, r4
    a78e:	408e      	lsls	r6, r1
    a790:	422e      	tst	r6, r5
    a792:	d100      	bne.n	a796 <MacClearCommands+0x36>
    a794:	7010      	strb	r0, [r2, #0]
    a796:	3203      	adds	r2, #3
    a798:	e7f0      	b.n	a77c <MacClearCommands+0x1c>
    a79a:	46c0      	nop			; (mov r8, r8)
    a79c:	20001a44 	.word	0x20001a44
    a7a0:	20001ad5 	.word	0x20001ad5

0000a7a4 <CountfOptsLength>:
    a7a4:	2200      	movs	r2, #0
    a7a6:	490d      	ldr	r1, [pc, #52]	; (a7dc <CountfOptsLength+0x38>)
    a7a8:	b570      	push	{r4, r5, r6, lr}
    a7aa:	000b      	movs	r3, r1
    a7ac:	0010      	movs	r0, r2
    a7ae:	2503      	movs	r5, #3
    a7b0:	33d8      	adds	r3, #216	; 0xd8
    a7b2:	781c      	ldrb	r4, [r3, #0]
    a7b4:	4e0a      	ldr	r6, [pc, #40]	; (a7e0 <CountfOptsLength+0x3c>)
    a7b6:	b2d3      	uxtb	r3, r2
    a7b8:	429c      	cmp	r4, r3
    a7ba:	d800      	bhi.n	a7be <CountfOptsLength+0x1a>
    a7bc:	bd70      	pop	{r4, r5, r6, pc}
    a7be:	002b      	movs	r3, r5
    a7c0:	4353      	muls	r3, r2
    a7c2:	3391      	adds	r3, #145	; 0x91
    a7c4:	5ccb      	ldrb	r3, [r1, r3]
    a7c6:	2bff      	cmp	r3, #255	; 0xff
    a7c8:	d006      	beq.n	a7d8 <CountfOptsLength+0x34>
    a7ca:	18f3      	adds	r3, r6, r3
    a7cc:	3b02      	subs	r3, #2
    a7ce:	781b      	ldrb	r3, [r3, #0]
    a7d0:	18c3      	adds	r3, r0, r3
    a7d2:	2b0f      	cmp	r3, #15
    a7d4:	dcf2      	bgt.n	a7bc <CountfOptsLength+0x18>
    a7d6:	b2d8      	uxtb	r0, r3
    a7d8:	3201      	adds	r2, #1
    a7da:	e7ec      	b.n	a7b6 <CountfOptsLength+0x12>
    a7dc:	20001a44 	.word	0x20001a44
    a7e0:	0001b548 	.word	0x0001b548

0000a7e4 <StopAllSoftwareTimers>:
    a7e4:	b570      	push	{r4, r5, r6, lr}
    a7e6:	4c17      	ldr	r4, [pc, #92]	; (a844 <StopAllSoftwareTimers+0x60>)
    a7e8:	4d17      	ldr	r5, [pc, #92]	; (a848 <StopAllSoftwareTimers+0x64>)
    a7ea:	0023      	movs	r3, r4
    a7ec:	33e2      	adds	r3, #226	; 0xe2
    a7ee:	7818      	ldrb	r0, [r3, #0]
    a7f0:	47a8      	blx	r5
    a7f2:	0023      	movs	r3, r4
    a7f4:	33e3      	adds	r3, #227	; 0xe3
    a7f6:	7818      	ldrb	r0, [r3, #0]
    a7f8:	47a8      	blx	r5
    a7fa:	0023      	movs	r3, r4
    a7fc:	33e7      	adds	r3, #231	; 0xe7
    a7fe:	7818      	ldrb	r0, [r3, #0]
    a800:	47a8      	blx	r5
    a802:	0023      	movs	r3, r4
    a804:	33e4      	adds	r3, #228	; 0xe4
    a806:	7818      	ldrb	r0, [r3, #0]
    a808:	47a8      	blx	r5
    a80a:	0023      	movs	r3, r4
    a80c:	33e5      	adds	r3, #229	; 0xe5
    a80e:	7818      	ldrb	r0, [r3, #0]
    a810:	47a8      	blx	r5
    a812:	0023      	movs	r3, r4
    a814:	33e8      	adds	r3, #232	; 0xe8
    a816:	7818      	ldrb	r0, [r3, #0]
    a818:	47a8      	blx	r5
    a81a:	0023      	movs	r3, r4
    a81c:	33e6      	adds	r3, #230	; 0xe6
    a81e:	7818      	ldrb	r0, [r3, #0]
    a820:	47a8      	blx	r5
    a822:	0023      	movs	r3, r4
    a824:	33e9      	adds	r3, #233	; 0xe9
    a826:	7818      	ldrb	r0, [r3, #0]
    a828:	47a8      	blx	r5
    a82a:	0023      	movs	r3, r4
    a82c:	33f2      	adds	r3, #242	; 0xf2
    a82e:	7818      	ldrb	r0, [r3, #0]
    a830:	47a8      	blx	r5
    a832:	0023      	movs	r3, r4
    a834:	33f3      	adds	r3, #243	; 0xf3
    a836:	7818      	ldrb	r0, [r3, #0]
    a838:	34ff      	adds	r4, #255	; 0xff
    a83a:	47a8      	blx	r5
    a83c:	7f60      	ldrb	r0, [r4, #29]
    a83e:	47a8      	blx	r5
    a840:	bd70      	pop	{r4, r5, r6, pc}
    a842:	46c0      	nop			; (mov r8, r8)
    a844:	20001a44 	.word	0x20001a44
    a848:	000083e9 	.word	0x000083e9

0000a84c <LorawanGetMaxPayloadSize>:
    a84c:	b513      	push	{r0, r1, r4, lr}
    a84e:	466b      	mov	r3, sp
    a850:	1ddc      	adds	r4, r3, #7
    a852:	2300      	movs	r3, #0
    a854:	0022      	movs	r2, r4
    a856:	7023      	strb	r3, [r4, #0]
    a858:	4902      	ldr	r1, [pc, #8]	; (a864 <LorawanGetMaxPayloadSize+0x18>)
    a85a:	4b03      	ldr	r3, [pc, #12]	; (a868 <LorawanGetMaxPayloadSize+0x1c>)
    a85c:	2005      	movs	r0, #5
    a85e:	4798      	blx	r3
    a860:	7820      	ldrb	r0, [r4, #0]
    a862:	bd16      	pop	{r1, r2, r4, pc}
    a864:	20001b23 	.word	0x20001b23
    a868:	00006971 	.word	0x00006971

0000a86c <UpdateReceiveDelays>:
    a86c:	23fa      	movs	r3, #250	; 0xfa
    a86e:	b570      	push	{r4, r5, r6, lr}
    a870:	009b      	lsls	r3, r3, #2
    a872:	4c0b      	ldr	r4, [pc, #44]	; (a8a0 <UpdateReceiveDelays+0x34>)
    a874:	2800      	cmp	r0, #0
    a876:	d000      	beq.n	a87a <UpdateReceiveDelays+0xe>
    a878:	4343      	muls	r3, r0
    a87a:	0022      	movs	r2, r4
    a87c:	4d09      	ldr	r5, [pc, #36]	; (a8a4 <UpdateReceiveDelays+0x38>)
    a87e:	32c8      	adds	r2, #200	; 0xc8
    a880:	210c      	movs	r1, #12
    a882:	2000      	movs	r0, #0
    a884:	8013      	strh	r3, [r2, #0]
    a886:	47a8      	blx	r5
    a888:	0023      	movs	r3, r4
    a88a:	22fa      	movs	r2, #250	; 0xfa
    a88c:	33c8      	adds	r3, #200	; 0xc8
    a88e:	881b      	ldrh	r3, [r3, #0]
    a890:	0092      	lsls	r2, r2, #2
    a892:	189b      	adds	r3, r3, r2
    a894:	34ca      	adds	r4, #202	; 0xca
    a896:	210d      	movs	r1, #13
    a898:	2000      	movs	r0, #0
    a89a:	8023      	strh	r3, [r4, #0]
    a89c:	47a8      	blx	r5
    a89e:	bd70      	pop	{r4, r5, r6, pc}
    a8a0:	20001a44 	.word	0x20001a44
    a8a4:	000070b5 	.word	0x000070b5

0000a8a8 <IncludeMacCommandsResponse>:
    a8a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8aa:	0005      	movs	r5, r0
    a8ac:	2600      	movs	r6, #0
    a8ae:	b087      	sub	sp, #28
    a8b0:	880c      	ldrh	r4, [r1, #0]
    a8b2:	9101      	str	r1, [sp, #4]
    a8b4:	9203      	str	r2, [sp, #12]
    a8b6:	4a67      	ldr	r2, [pc, #412]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    a8b8:	0013      	movs	r3, r2
    a8ba:	33d8      	adds	r3, #216	; 0xd8
    a8bc:	781b      	ldrb	r3, [r3, #0]
    a8be:	42b3      	cmp	r3, r6
    a8c0:	d913      	bls.n	a8ea <IncludeMacCommandsResponse+0x42>
    a8c2:	9b03      	ldr	r3, [sp, #12]
    a8c4:	2b00      	cmp	r3, #0
    a8c6:	d019      	beq.n	a8fc <IncludeMacCommandsResponse+0x54>
    a8c8:	2303      	movs	r3, #3
    a8ca:	4373      	muls	r3, r6
    a8cc:	18d3      	adds	r3, r2, r3
    a8ce:	3391      	adds	r3, #145	; 0x91
    a8d0:	7818      	ldrb	r0, [r3, #0]
    a8d2:	28ff      	cmp	r0, #255	; 0xff
    a8d4:	d012      	beq.n	a8fc <IncludeMacCommandsResponse+0x54>
    a8d6:	9b01      	ldr	r3, [sp, #4]
    a8d8:	8819      	ldrh	r1, [r3, #0]
    a8da:	4b5f      	ldr	r3, [pc, #380]	; (aa58 <IncludeMacCommandsResponse+0x1b0>)
    a8dc:	1a61      	subs	r1, r4, r1
    a8de:	181b      	adds	r3, r3, r0
    a8e0:	3b02      	subs	r3, #2
    a8e2:	781b      	ldrb	r3, [r3, #0]
    a8e4:	18cb      	adds	r3, r1, r3
    a8e6:	2b0f      	cmp	r3, #15
    a8e8:	dd08      	ble.n	a8fc <IncludeMacCommandsResponse+0x54>
    a8ea:	2207      	movs	r2, #7
    a8ec:	2100      	movs	r1, #0
    a8ee:	4b5b      	ldr	r3, [pc, #364]	; (aa5c <IncludeMacCommandsResponse+0x1b4>)
    a8f0:	485b      	ldr	r0, [pc, #364]	; (aa60 <IncludeMacCommandsResponse+0x1b8>)
    a8f2:	4798      	blx	r3
    a8f4:	9b01      	ldr	r3, [sp, #4]
    a8f6:	801c      	strh	r4, [r3, #0]
    a8f8:	b007      	add	sp, #28
    a8fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a8fc:	2303      	movs	r3, #3
    a8fe:	4373      	muls	r3, r6
    a900:	18d3      	adds	r3, r2, r3
    a902:	3391      	adds	r3, #145	; 0x91
    a904:	7819      	ldrb	r1, [r3, #0]
    a906:	1e88      	subs	r0, r1, #2
    a908:	2808      	cmp	r0, #8
    a90a:	d862      	bhi.n	a9d2 <IncludeMacCommandsResponse+0x12a>
    a90c:	1c63      	adds	r3, r4, #1
    a90e:	f005 ffb1 	bl	10874 <__gnu_thumb1_case_uqi>
    a912:	0594      	.short	0x0594
    a914:	6646269e 	.word	0x6646269e
    a918:	7b9e      	.short	0x7b9e
    a91a:	7f          	.byte	0x7f
    a91b:	00          	.byte	0x00
    a91c:	2203      	movs	r2, #3
    a91e:	20d8      	movs	r0, #216	; 0xd8
    a920:	552a      	strb	r2, [r5, r4]
    a922:	2200      	movs	r2, #0
    a924:	b29b      	uxth	r3, r3
    a926:	18eb      	adds	r3, r5, r3
    a928:	4f4a      	ldr	r7, [pc, #296]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    a92a:	701a      	strb	r2, [r3, #0]
    a92c:	30ff      	adds	r0, #255	; 0xff
    a92e:	5c39      	ldrb	r1, [r7, r0]
    a930:	3201      	adds	r2, #1
    a932:	4011      	ands	r1, r2
    a934:	466a      	mov	r2, sp
    a936:	9102      	str	r1, [sp, #8]
    a938:	7a12      	ldrb	r2, [r2, #8]
    a93a:	701a      	strb	r2, [r3, #0]
    a93c:	5c3a      	ldrb	r2, [r7, r0]
    a93e:	4694      	mov	ip, r2
    a940:	2202      	movs	r2, #2
    a942:	4661      	mov	r1, ip
    a944:	4211      	tst	r1, r2
    a946:	d002      	beq.n	a94e <IncludeMacCommandsResponse+0xa6>
    a948:	9902      	ldr	r1, [sp, #8]
    a94a:	430a      	orrs	r2, r1
    a94c:	701a      	strb	r2, [r3, #0]
    a94e:	2204      	movs	r2, #4
    a950:	5c39      	ldrb	r1, [r7, r0]
    a952:	4211      	tst	r1, r2
    a954:	d06e      	beq.n	aa34 <IncludeMacCommandsResponse+0x18c>
    a956:	7819      	ldrb	r1, [r3, #0]
    a958:	430a      	orrs	r2, r1
    a95a:	701a      	strb	r2, [r3, #0]
    a95c:	e06a      	b.n	aa34 <IncludeMacCommandsResponse+0x18c>
    a95e:	2205      	movs	r2, #5
    a960:	2103      	movs	r1, #3
    a962:	552a      	strb	r2, [r5, r4]
    a964:	2200      	movs	r2, #0
    a966:	b29b      	uxth	r3, r3
    a968:	4371      	muls	r1, r6
    a96a:	18eb      	adds	r3, r5, r3
    a96c:	701a      	strb	r2, [r3, #0]
    a96e:	4a39      	ldr	r2, [pc, #228]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    a970:	1851      	adds	r1, r2, r1
    a972:	3190      	adds	r1, #144	; 0x90
    a974:	7888      	ldrb	r0, [r1, #2]
    a976:	0700      	lsls	r0, r0, #28
    a978:	0fc0      	lsrs	r0, r0, #31
    a97a:	7018      	strb	r0, [r3, #0]
    a97c:	7889      	ldrb	r1, [r1, #2]
    a97e:	b2c7      	uxtb	r7, r0
    a980:	06c9      	lsls	r1, r1, #27
    a982:	d502      	bpl.n	a98a <IncludeMacCommandsResponse+0xe2>
    a984:	2102      	movs	r1, #2
    a986:	4339      	orrs	r1, r7
    a988:	7019      	strb	r1, [r3, #0]
    a98a:	2103      	movs	r1, #3
    a98c:	4371      	muls	r1, r6
    a98e:	1852      	adds	r2, r2, r1
    a990:	3290      	adds	r2, #144	; 0x90
    a992:	7892      	ldrb	r2, [r2, #2]
    a994:	0692      	lsls	r2, r2, #26
    a996:	d54d      	bpl.n	aa34 <IncludeMacCommandsResponse+0x18c>
    a998:	7819      	ldrb	r1, [r3, #0]
    a99a:	2204      	movs	r2, #4
    a99c:	e7dc      	b.n	a958 <IncludeMacCommandsResponse+0xb0>
    a99e:	ab04      	add	r3, sp, #16
    a9a0:	1ddf      	adds	r7, r3, #7
    a9a2:	0039      	movs	r1, r7
    a9a4:	4b2f      	ldr	r3, [pc, #188]	; (aa64 <IncludeMacCommandsResponse+0x1bc>)
    a9a6:	200e      	movs	r0, #14
    a9a8:	4798      	blx	r3
    a9aa:	2306      	movs	r3, #6
    a9ac:	4a29      	ldr	r2, [pc, #164]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    a9ae:	552b      	strb	r3, [r5, r4]
    a9b0:	32e0      	adds	r2, #224	; 0xe0
    a9b2:	7811      	ldrb	r1, [r2, #0]
    a9b4:	1c62      	adds	r2, r4, #1
    a9b6:	b292      	uxth	r2, r2
    a9b8:	54a9      	strb	r1, [r5, r2]
    a9ba:	783a      	ldrb	r2, [r7, #0]
    a9bc:	1ca3      	adds	r3, r4, #2
    a9be:	0011      	movs	r1, r2
    a9c0:	3120      	adds	r1, #32
    a9c2:	3403      	adds	r4, #3
    a9c4:	b2c9      	uxtb	r1, r1
    a9c6:	b29b      	uxth	r3, r3
    a9c8:	b2a4      	uxth	r4, r4
    a9ca:	293f      	cmp	r1, #63	; 0x3f
    a9cc:	d904      	bls.n	a9d8 <IncludeMacCommandsResponse+0x130>
    a9ce:	2220      	movs	r2, #32
    a9d0:	54ea      	strb	r2, [r5, r3]
    a9d2:	3601      	adds	r6, #1
    a9d4:	b2f6      	uxtb	r6, r6
    a9d6:	e76e      	b.n	a8b6 <IncludeMacCommandsResponse+0xe>
    a9d8:	213f      	movs	r1, #63	; 0x3f
    a9da:	400a      	ands	r2, r1
    a9dc:	e7f8      	b.n	a9d0 <IncludeMacCommandsResponse+0x128>
    a9de:	2207      	movs	r2, #7
    a9e0:	2103      	movs	r1, #3
    a9e2:	552a      	strb	r2, [r5, r4]
    a9e4:	2200      	movs	r2, #0
    a9e6:	4371      	muls	r1, r6
    a9e8:	b29b      	uxth	r3, r3
    a9ea:	18eb      	adds	r3, r5, r3
    a9ec:	701a      	strb	r2, [r3, #0]
    a9ee:	4a19      	ldr	r2, [pc, #100]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    a9f0:	1852      	adds	r2, r2, r1
    a9f2:	3290      	adds	r2, #144	; 0x90
    a9f4:	7891      	ldrb	r1, [r2, #2]
    a9f6:	09c9      	lsrs	r1, r1, #7
    a9f8:	7019      	strb	r1, [r3, #0]
    a9fa:	7892      	ldrb	r2, [r2, #2]
    a9fc:	b2c8      	uxtb	r0, r1
    a9fe:	0652      	lsls	r2, r2, #25
    aa00:	d518      	bpl.n	aa34 <IncludeMacCommandsResponse+0x18c>
    aa02:	2202      	movs	r2, #2
    aa04:	4302      	orrs	r2, r0
    aa06:	e7a8      	b.n	a95a <IncludeMacCommandsResponse+0xb2>
    aa08:	2209      	movs	r2, #9
    aa0a:	552a      	strb	r2, [r5, r4]
    aa0c:	b29c      	uxth	r4, r3
    aa0e:	e7e0      	b.n	a9d2 <IncludeMacCommandsResponse+0x12a>
    aa10:	220a      	movs	r2, #10
    aa12:	2103      	movs	r1, #3
    aa14:	552a      	strb	r2, [r5, r4]
    aa16:	2200      	movs	r2, #0
    aa18:	4371      	muls	r1, r6
    aa1a:	b29b      	uxth	r3, r3
    aa1c:	18eb      	adds	r3, r5, r3
    aa1e:	701a      	strb	r2, [r3, #0]
    aa20:	4a0c      	ldr	r2, [pc, #48]	; (aa54 <IncludeMacCommandsResponse+0x1ac>)
    aa22:	1852      	adds	r2, r2, r1
    aa24:	3290      	adds	r2, #144	; 0x90
    aa26:	7891      	ldrb	r1, [r2, #2]
    aa28:	09c9      	lsrs	r1, r1, #7
    aa2a:	7019      	strb	r1, [r3, #0]
    aa2c:	78d2      	ldrb	r2, [r2, #3]
    aa2e:	b2c8      	uxtb	r0, r1
    aa30:	07d2      	lsls	r2, r2, #31
    aa32:	d4e6      	bmi.n	aa02 <IncludeMacCommandsResponse+0x15a>
    aa34:	3402      	adds	r4, #2
    aa36:	b2a4      	uxth	r4, r4
    aa38:	e7cb      	b.n	a9d2 <IncludeMacCommandsResponse+0x12a>
    aa3a:	0013      	movs	r3, r2
    aa3c:	21ff      	movs	r1, #255	; 0xff
    aa3e:	33dd      	adds	r3, #221	; 0xdd
    aa40:	7019      	strb	r1, [r3, #0]
    aa42:	2300      	movs	r3, #0
    aa44:	32de      	adds	r2, #222	; 0xde
    aa46:	7013      	strb	r3, [r2, #0]
    aa48:	1c63      	adds	r3, r4, #1
    aa4a:	2202      	movs	r2, #2
    aa4c:	e7dd      	b.n	aa0a <IncludeMacCommandsResponse+0x162>
    aa4e:	5529      	strb	r1, [r5, r4]
    aa50:	e7dc      	b.n	aa0c <IncludeMacCommandsResponse+0x164>
    aa52:	46c0      	nop			; (mov r8, r8)
    aa54:	20001a44 	.word	0x20001a44
    aa58:	0001b548 	.word	0x0001b548
    aa5c:	00013ad1 	.word	0x00013ad1
    aa60:	20001c1b 	.word	0x20001c1b
    aa64:	0000ed91 	.word	0x0000ed91

0000aa68 <UpdateJoinSuccessState>:
    aa68:	b5f0      	push	{r4, r5, r6, r7, lr}
    aa6a:	4c35      	ldr	r4, [pc, #212]	; (ab40 <UpdateJoinSuccessState+0xd8>)
    aa6c:	2104      	movs	r1, #4
    aa6e:	0022      	movs	r2, r4
    aa70:	328c      	adds	r2, #140	; 0x8c
    aa72:	7813      	ldrb	r3, [r2, #0]
    aa74:	2001      	movs	r0, #1
    aa76:	438b      	bics	r3, r1
    aa78:	7013      	strb	r3, [r2, #0]
    aa7a:	0022      	movs	r2, r4
    aa7c:	2500      	movs	r5, #0
    aa7e:	327c      	adds	r2, #124	; 0x7c
    aa80:	7813      	ldrb	r3, [r2, #0]
    aa82:	b087      	sub	sp, #28
    aa84:	4303      	orrs	r3, r0
    aa86:	3107      	adds	r1, #7
    aa88:	4f2e      	ldr	r7, [pc, #184]	; (ab44 <UpdateJoinSuccessState+0xdc>)
    aa8a:	7013      	strb	r3, [r2, #0]
    aa8c:	47b8      	blx	r7
    aa8e:	1d23      	adds	r3, r4, #4
    aa90:	2116      	movs	r1, #22
    aa92:	0028      	movs	r0, r5
    aa94:	67dd      	str	r5, [r3, #124]	; 0x7c
    aa96:	47b8      	blx	r7
    aa98:	0023      	movs	r3, r4
    aa9a:	2020      	movs	r0, #32
    aa9c:	33ff      	adds	r3, #255	; 0xff
    aa9e:	7c5b      	ldrb	r3, [r3, #17]
    aaa0:	4e29      	ldr	r6, [pc, #164]	; (ab48 <UpdateJoinSuccessState+0xe0>)
    aaa2:	4203      	tst	r3, r0
    aaa4:	d014      	beq.n	aad0 <UpdateJoinSuccessState+0x68>
    aaa6:	0023      	movs	r3, r4
    aaa8:	337b      	adds	r3, #123	; 0x7b
    aaaa:	701d      	strb	r5, [r3, #0]
    aaac:	0023      	movs	r3, r4
    aaae:	a904      	add	r1, sp, #16
    aab0:	336f      	adds	r3, #111	; 0x6f
    aab2:	710d      	strb	r5, [r1, #4]
    aab4:	701d      	strb	r5, [r3, #0]
    aab6:	705d      	strb	r5, [r3, #1]
    aab8:	709d      	strb	r5, [r3, #2]
    aaba:	70dd      	strb	r5, [r3, #3]
    aabc:	711d      	strb	r5, [r3, #4]
    aabe:	715d      	strb	r5, [r3, #5]
    aac0:	719d      	strb	r5, [r3, #6]
    aac2:	71dd      	strb	r5, [r3, #7]
    aac4:	47b0      	blx	r6
    aac6:	210f      	movs	r1, #15
    aac8:	2021      	movs	r0, #33	; 0x21
    aaca:	4469      	add	r1, sp
    aacc:	700d      	strb	r5, [r1, #0]
    aace:	47b0      	blx	r6
    aad0:	0023      	movs	r3, r4
    aad2:	2500      	movs	r5, #0
    aad4:	3308      	adds	r3, #8
    aad6:	210a      	movs	r1, #10
    aad8:	2001      	movs	r0, #1
    aada:	67dd      	str	r5, [r3, #124]	; 0x7c
    aadc:	47b8      	blx	r7
    aade:	0023      	movs	r3, r4
    aae0:	33c2      	adds	r3, #194	; 0xc2
    aae2:	801d      	strh	r5, [r3, #0]
    aae4:	0022      	movs	r2, r4
    aae6:	0023      	movs	r3, r4
    aae8:	210e      	movs	r1, #14
    aaea:	327c      	adds	r2, #124	; 0x7c
    aaec:	33ed      	adds	r3, #237	; 0xed
    aaee:	701d      	strb	r5, [r3, #0]
    aaf0:	7813      	ldrb	r3, [r2, #0]
    aaf2:	203a      	movs	r0, #58	; 0x3a
    aaf4:	438b      	bics	r3, r1
    aaf6:	0029      	movs	r1, r5
    aaf8:	7013      	strb	r3, [r2, #0]
    aafa:	47b0      	blx	r6
    aafc:	0023      	movs	r3, r4
    aafe:	337d      	adds	r3, #125	; 0x7d
    ab00:	781b      	ldrb	r3, [r3, #0]
    ab02:	079b      	lsls	r3, r3, #30
    ab04:	d50c      	bpl.n	ab20 <UpdateJoinSuccessState+0xb8>
    ab06:	0023      	movs	r3, r4
    ab08:	21fa      	movs	r1, #250	; 0xfa
    ab0a:	3388      	adds	r3, #136	; 0x88
    ab0c:	681b      	ldr	r3, [r3, #0]
    ab0e:	34e7      	adds	r4, #231	; 0xe7
    ab10:	0089      	lsls	r1, r1, #2
    ab12:	7820      	ldrb	r0, [r4, #0]
    ab14:	4359      	muls	r1, r3
    ab16:	9500      	str	r5, [sp, #0]
    ab18:	4b0c      	ldr	r3, [pc, #48]	; (ab4c <UpdateJoinSuccessState+0xe4>)
    ab1a:	002a      	movs	r2, r5
    ab1c:	4c0c      	ldr	r4, [pc, #48]	; (ab50 <UpdateJoinSuccessState+0xe8>)
    ab1e:	47a0      	blx	r4
    ab20:	490c      	ldr	r1, [pc, #48]	; (ab54 <UpdateJoinSuccessState+0xec>)
    ab22:	794a      	ldrb	r2, [r1, #5]
    ab24:	790b      	ldrb	r3, [r1, #4]
    ab26:	0212      	lsls	r2, r2, #8
    ab28:	431a      	orrs	r2, r3
    ab2a:	798b      	ldrb	r3, [r1, #6]
    ab2c:	041b      	lsls	r3, r3, #16
    ab2e:	431a      	orrs	r2, r3
    ab30:	79cb      	ldrb	r3, [r1, #7]
    ab32:	061b      	lsls	r3, r3, #24
    ab34:	4313      	orrs	r3, r2
    ab36:	d001      	beq.n	ab3c <UpdateJoinSuccessState+0xd4>
    ab38:	2008      	movs	r0, #8
    ab3a:	4798      	blx	r3
    ab3c:	b007      	add	sp, #28
    ab3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ab40:	20001a44 	.word	0x20001a44
    ab44:	000070b5 	.word	0x000070b5
    ab48:	00006a7d 	.word	0x00006a7d
    ab4c:	0000ac95 	.word	0x0000ac95
    ab50:	000080dd 	.word	0x000080dd
    ab54:	20001d3c 	.word	0x20001d3c

0000ab58 <PrepareSessionKeys>:
    ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab5a:	0004      	movs	r4, r0
    ab5c:	2603      	movs	r6, #3
    ab5e:	000d      	movs	r5, r1
    ab60:	0017      	movs	r7, r2
    ab62:	4b09      	ldr	r3, [pc, #36]	; (ab88 <PrepareSessionKeys+0x30>)
    ab64:	2210      	movs	r2, #16
    ab66:	2100      	movs	r1, #0
    ab68:	4798      	blx	r3
    ab6a:	0032      	movs	r2, r6
    ab6c:	0029      	movs	r1, r5
    ab6e:	1c60      	adds	r0, r4, #1
    ab70:	4d06      	ldr	r5, [pc, #24]	; (ab8c <PrepareSessionKeys+0x34>)
    ab72:	47a8      	blx	r5
    ab74:	0032      	movs	r2, r6
    ab76:	0039      	movs	r1, r7
    ab78:	1d20      	adds	r0, r4, #4
    ab7a:	47a8      	blx	r5
    ab7c:	1de0      	adds	r0, r4, #7
    ab7e:	2202      	movs	r2, #2
    ab80:	4903      	ldr	r1, [pc, #12]	; (ab90 <PrepareSessionKeys+0x38>)
    ab82:	47a8      	blx	r5
    ab84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ab86:	46c0      	nop			; (mov r8, r8)
    ab88:	00013ad1 	.word	0x00013ad1
    ab8c:	00013a4d 	.word	0x00013a4d
    ab90:	20001b08 	.word	0x20001b08

0000ab94 <AssembleEncryptionBlock>:
    ab94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ab96:	001e      	movs	r6, r3
    ab98:	4c0b      	ldr	r4, [pc, #44]	; (abc8 <AssembleEncryptionBlock+0x34>)
    ab9a:	0017      	movs	r7, r2
    ab9c:	4b0b      	ldr	r3, [pc, #44]	; (abcc <AssembleEncryptionBlock+0x38>)
    ab9e:	0005      	movs	r5, r0
    aba0:	9101      	str	r1, [sp, #4]
    aba2:	2210      	movs	r2, #16
    aba4:	2100      	movs	r1, #0
    aba6:	0020      	movs	r0, r4
    aba8:	4798      	blx	r3
    abaa:	7026      	strb	r6, [r4, #0]
    abac:	2604      	movs	r6, #4
    abae:	7165      	strb	r5, [r4, #5]
    abb0:	0032      	movs	r2, r6
    abb2:	4d07      	ldr	r5, [pc, #28]	; (abd0 <AssembleEncryptionBlock+0x3c>)
    abb4:	a908      	add	r1, sp, #32
    abb6:	1da0      	adds	r0, r4, #6
    abb8:	47a8      	blx	r5
    abba:	0020      	movs	r0, r4
    abbc:	0032      	movs	r2, r6
    abbe:	a901      	add	r1, sp, #4
    abc0:	300a      	adds	r0, #10
    abc2:	47a8      	blx	r5
    abc4:	73e7      	strb	r7, [r4, #15]
    abc6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    abc8:	20001074 	.word	0x20001074
    abcc:	00013ad1 	.word	0x00013ad1
    abd0:	00013a4d 	.word	0x00013a4d

0000abd4 <ConfigureRadio>:
    abd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    abd6:	0001      	movs	r1, r0
    abd8:	0005      	movs	r5, r0
    abda:	4c11      	ldr	r4, [pc, #68]	; (ac20 <ConfigureRadio+0x4c>)
    abdc:	3109      	adds	r1, #9
    abde:	2009      	movs	r0, #9
    abe0:	47a0      	blx	r4
    abe2:	0029      	movs	r1, r5
    abe4:	2001      	movs	r0, #1
    abe6:	47a0      	blx	r4
    abe8:	1d29      	adds	r1, r5, #4
    abea:	200a      	movs	r0, #10
    abec:	47a0      	blx	r4
    abee:	7a6b      	ldrb	r3, [r5, #9]
    abf0:	2b01      	cmp	r3, #1
    abf2:	d10b      	bne.n	ac0c <ConfigureRadio+0x38>
    abf4:	0029      	movs	r1, r5
    abf6:	2016      	movs	r0, #22
    abf8:	310b      	adds	r1, #11
    abfa:	47a0      	blx	r4
    abfc:	0029      	movs	r1, r5
    abfe:	2007      	movs	r0, #7
    ac00:	310a      	adds	r1, #10
    ac02:	47a0      	blx	r4
    ac04:	2000      	movs	r0, #0
    ac06:	4907      	ldr	r1, [pc, #28]	; (ac24 <ConfigureRadio+0x50>)
    ac08:	47a0      	blx	r4
    ac0a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ac0c:	466b      	mov	r3, sp
    ac0e:	1dd9      	adds	r1, r3, #7
    ac10:	2303      	movs	r3, #3
    ac12:	2013      	movs	r0, #19
    ac14:	700b      	strb	r3, [r1, #0]
    ac16:	47a0      	blx	r4
    ac18:	4903      	ldr	r1, [pc, #12]	; (ac28 <ConfigureRadio+0x54>)
    ac1a:	2012      	movs	r0, #18
    ac1c:	e7f4      	b.n	ac08 <ConfigureRadio+0x34>
    ac1e:	46c0      	nop			; (mov r8, r8)
    ac20:	0000ee81 	.word	0x0000ee81
    ac24:	20001b3b 	.word	0x20001b3b
    ac28:	0001b545 	.word	0x0001b545

0000ac2c <StopReceiveWindow2Timer>:
    ac2c:	b510      	push	{r4, lr}
    ac2e:	4c0b      	ldr	r4, [pc, #44]	; (ac5c <StopReceiveWindow2Timer+0x30>)
    ac30:	0022      	movs	r2, r4
    ac32:	32f4      	adds	r2, #244	; 0xf4
    ac34:	7812      	ldrb	r2, [r2, #0]
    ac36:	2a01      	cmp	r2, #1
    ac38:	d10e      	bne.n	ac58 <StopReceiveWindow2Timer+0x2c>
    ac3a:	0021      	movs	r1, r4
    ac3c:	200e      	movs	r0, #14
    ac3e:	317c      	adds	r1, #124	; 0x7c
    ac40:	780a      	ldrb	r2, [r1, #0]
    ac42:	34e5      	adds	r4, #229	; 0xe5
    ac44:	4382      	bics	r2, r0
    ac46:	700a      	strb	r2, [r1, #0]
    ac48:	7820      	ldrb	r0, [r4, #0]
    ac4a:	4b05      	ldr	r3, [pc, #20]	; (ac60 <StopReceiveWindow2Timer+0x34>)
    ac4c:	4798      	blx	r3
    ac4e:	2800      	cmp	r0, #0
    ac50:	d002      	beq.n	ac58 <StopReceiveWindow2Timer+0x2c>
    ac52:	7820      	ldrb	r0, [r4, #0]
    ac54:	4b03      	ldr	r3, [pc, #12]	; (ac64 <StopReceiveWindow2Timer+0x38>)
    ac56:	4798      	blx	r3
    ac58:	bd10      	pop	{r4, pc}
    ac5a:	46c0      	nop			; (mov r8, r8)
    ac5c:	20001a44 	.word	0x20001a44
    ac60:	00008275 	.word	0x00008275
    ac64:	000083e9 	.word	0x000083e9

0000ac68 <LorawanLinkCheckCallback.part.1>:
    ac68:	4b07      	ldr	r3, [pc, #28]	; (ac88 <LorawanLinkCheckCallback.part.1+0x20>)
    ac6a:	b513      	push	{r0, r1, r4, lr}
    ac6c:	001a      	movs	r2, r3
    ac6e:	21fa      	movs	r1, #250	; 0xfa
    ac70:	3288      	adds	r2, #136	; 0x88
    ac72:	6812      	ldr	r2, [r2, #0]
    ac74:	0089      	lsls	r1, r1, #2
    ac76:	4351      	muls	r1, r2
    ac78:	2200      	movs	r2, #0
    ac7a:	33e7      	adds	r3, #231	; 0xe7
    ac7c:	7818      	ldrb	r0, [r3, #0]
    ac7e:	4c03      	ldr	r4, [pc, #12]	; (ac8c <LorawanLinkCheckCallback.part.1+0x24>)
    ac80:	9200      	str	r2, [sp, #0]
    ac82:	4b03      	ldr	r3, [pc, #12]	; (ac90 <LorawanLinkCheckCallback.part.1+0x28>)
    ac84:	47a0      	blx	r4
    ac86:	bd13      	pop	{r0, r1, r4, pc}
    ac88:	20001a44 	.word	0x20001a44
    ac8c:	000080dd 	.word	0x000080dd
    ac90:	0000ac95 	.word	0x0000ac95

0000ac94 <LorawanLinkCheckCallback>:
    ac94:	4b17      	ldr	r3, [pc, #92]	; (acf4 <LorawanLinkCheckCallback+0x60>)
    ac96:	20a0      	movs	r0, #160	; 0xa0
    ac98:	001a      	movs	r2, r3
    ac9a:	2180      	movs	r1, #128	; 0x80
    ac9c:	b510      	push	{r4, lr}
    ac9e:	327c      	adds	r2, #124	; 0x7c
    aca0:	8812      	ldrh	r2, [r2, #0]
    aca2:	0080      	lsls	r0, r0, #2
    aca4:	0089      	lsls	r1, r1, #2
    aca6:	4002      	ands	r2, r0
    aca8:	428a      	cmp	r2, r1
    acaa:	d11c      	bne.n	ace6 <LorawanLinkCheckCallback+0x52>
    acac:	001a      	movs	r2, r3
    acae:	32d8      	adds	r2, #216	; 0xd8
    acb0:	7810      	ldrb	r0, [r2, #0]
    acb2:	2403      	movs	r4, #3
    acb4:	2200      	movs	r2, #0
    acb6:	b2d1      	uxtb	r1, r2
    acb8:	4281      	cmp	r1, r0
    acba:	d30d      	bcc.n	acd8 <LorawanLinkCheckCallback+0x44>
    acbc:	d113      	bne.n	ace6 <LorawanLinkCheckCallback+0x52>
    acbe:	2203      	movs	r2, #3
    acc0:	434a      	muls	r2, r1
    acc2:	2102      	movs	r1, #2
    acc4:	189a      	adds	r2, r3, r2
    acc6:	3291      	adds	r2, #145	; 0x91
    acc8:	7011      	strb	r1, [r2, #0]
    acca:	280f      	cmp	r0, #15
    accc:	d80b      	bhi.n	ace6 <LorawanLinkCheckCallback+0x52>
    acce:	001a      	movs	r2, r3
    acd0:	3001      	adds	r0, #1
    acd2:	32d8      	adds	r2, #216	; 0xd8
    acd4:	7010      	strb	r0, [r2, #0]
    acd6:	e006      	b.n	ace6 <LorawanLinkCheckCallback+0x52>
    acd8:	0021      	movs	r1, r4
    acda:	3201      	adds	r2, #1
    acdc:	4351      	muls	r1, r2
    acde:	318e      	adds	r1, #142	; 0x8e
    ace0:	5c59      	ldrb	r1, [r3, r1]
    ace2:	2902      	cmp	r1, #2
    ace4:	d1e7      	bne.n	acb6 <LorawanLinkCheckCallback+0x22>
    ace6:	337d      	adds	r3, #125	; 0x7d
    ace8:	781b      	ldrb	r3, [r3, #0]
    acea:	079b      	lsls	r3, r3, #30
    acec:	d501      	bpl.n	acf2 <LorawanLinkCheckCallback+0x5e>
    acee:	4b02      	ldr	r3, [pc, #8]	; (acf8 <LorawanLinkCheckCallback+0x64>)
    acf0:	4798      	blx	r3
    acf2:	bd10      	pop	{r4, pc}
    acf4:	20001a44 	.word	0x20001a44
    acf8:	0000ac69 	.word	0x0000ac69

0000acfc <LORAWAN_Init>:
    acfc:	2270      	movs	r2, #112	; 0x70
    acfe:	b5f0      	push	{r4, r5, r6, r7, lr}
    ad00:	4b3e      	ldr	r3, [pc, #248]	; (adfc <LORAWAN_Init+0x100>)
    ad02:	b087      	sub	sp, #28
    ad04:	781b      	ldrb	r3, [r3, #0]
    ad06:	0005      	movs	r5, r0
    ad08:	011b      	lsls	r3, r3, #4
    ad0a:	4013      	ands	r3, r2
    ad0c:	4a3c      	ldr	r2, [pc, #240]	; (ae00 <LORAWAN_Init+0x104>)
    ad0e:	000e      	movs	r6, r1
    ad10:	7812      	ldrb	r2, [r2, #0]
    ad12:	0912      	lsrs	r2, r2, #4
    ad14:	4313      	orrs	r3, r2
    ad16:	2b1f      	cmp	r3, #31
    ad18:	d000      	beq.n	ad1c <LORAWAN_Init+0x20>
    ad1a:	e7fe      	b.n	ad1a <LORAWAN_Init+0x1e>
    ad1c:	4f39      	ldr	r7, [pc, #228]	; (ae04 <LORAWAN_Init+0x108>)
    ad1e:	003b      	movs	r3, r7
    ad20:	33ef      	adds	r3, #239	; 0xef
    ad22:	781b      	ldrb	r3, [r3, #0]
    ad24:	2b00      	cmp	r3, #0
    ad26:	d166      	bne.n	adf6 <LORAWAN_Init+0xfa>
    ad28:	4837      	ldr	r0, [pc, #220]	; (ae08 <LORAWAN_Init+0x10c>)
    ad2a:	4c38      	ldr	r4, [pc, #224]	; (ae0c <LORAWAN_Init+0x110>)
    ad2c:	47a0      	blx	r4
    ad2e:	2808      	cmp	r0, #8
    ad30:	d034      	beq.n	ad9c <LORAWAN_Init+0xa0>
    ad32:	4b37      	ldr	r3, [pc, #220]	; (ae10 <LORAWAN_Init+0x114>)
    ad34:	4798      	blx	r3
    ad36:	37ef      	adds	r7, #239	; 0xef
    ad38:	783b      	ldrb	r3, [r7, #0]
    ad3a:	2b00      	cmp	r3, #0
    ad3c:	d018      	beq.n	ad70 <LORAWAN_Init+0x74>
    ad3e:	4b35      	ldr	r3, [pc, #212]	; (ae14 <LORAWAN_Init+0x118>)
    ad40:	0a2a      	lsrs	r2, r5, #8
    ad42:	705a      	strb	r2, [r3, #1]
    ad44:	0c2a      	lsrs	r2, r5, #16
    ad46:	709a      	strb	r2, [r3, #2]
    ad48:	0a32      	lsrs	r2, r6, #8
    ad4a:	701d      	strb	r5, [r3, #0]
    ad4c:	711e      	strb	r6, [r3, #4]
    ad4e:	715a      	strb	r2, [r3, #5]
    ad50:	0e2d      	lsrs	r5, r5, #24
    ad52:	0c32      	lsrs	r2, r6, #16
    ad54:	0e36      	lsrs	r6, r6, #24
    ad56:	719a      	strb	r2, [r3, #6]
    ad58:	70dd      	strb	r5, [r3, #3]
    ad5a:	71de      	strb	r6, [r3, #7]
    ad5c:	4b2e      	ldr	r3, [pc, #184]	; (ae18 <LORAWAN_Init+0x11c>)
    ad5e:	4798      	blx	r3
    ad60:	492e      	ldr	r1, [pc, #184]	; (ae1c <LORAWAN_Init+0x120>)
    ad62:	4b2f      	ldr	r3, [pc, #188]	; (ae20 <LORAWAN_Init+0x124>)
    ad64:	201a      	movs	r0, #26
    ad66:	4798      	blx	r3
    ad68:	4b2e      	ldr	r3, [pc, #184]	; (ae24 <LORAWAN_Init+0x128>)
    ad6a:	4798      	blx	r3
    ad6c:	4b2e      	ldr	r3, [pc, #184]	; (ae28 <LORAWAN_Init+0x12c>)
    ad6e:	4798      	blx	r3
    ad70:	2317      	movs	r3, #23
    ad72:	ac02      	add	r4, sp, #8
    ad74:	7123      	strb	r3, [r4, #4]
    ad76:	4b2d      	ldr	r3, [pc, #180]	; (ae2c <LORAWAN_Init+0x130>)
    ad78:	9a03      	ldr	r2, [sp, #12]
    ad7a:	9300      	str	r3, [sp, #0]
    ad7c:	4d2c      	ldr	r5, [pc, #176]	; (ae30 <LORAWAN_Init+0x134>)
    ad7e:	492d      	ldr	r1, [pc, #180]	; (ae34 <LORAWAN_Init+0x138>)
    ad80:	4b2d      	ldr	r3, [pc, #180]	; (ae38 <LORAWAN_Init+0x13c>)
    ad82:	2000      	movs	r0, #0
    ad84:	47a8      	blx	r5
    ad86:	230f      	movs	r3, #15
    ad88:	7123      	strb	r3, [r4, #4]
    ad8a:	4b2c      	ldr	r3, [pc, #176]	; (ae3c <LORAWAN_Init+0x140>)
    ad8c:	492c      	ldr	r1, [pc, #176]	; (ae40 <LORAWAN_Init+0x144>)
    ad8e:	9300      	str	r3, [sp, #0]
    ad90:	6862      	ldr	r2, [r4, #4]
    ad92:	4b2c      	ldr	r3, [pc, #176]	; (ae44 <LORAWAN_Init+0x148>)
    ad94:	2001      	movs	r0, #1
    ad96:	47a8      	blx	r5
    ad98:	b007      	add	sp, #28
    ad9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ad9c:	482a      	ldr	r0, [pc, #168]	; (ae48 <LORAWAN_Init+0x14c>)
    ad9e:	47a0      	blx	r4
    ada0:	2808      	cmp	r0, #8
    ada2:	d1c6      	bne.n	ad32 <LORAWAN_Init+0x36>
    ada4:	4829      	ldr	r0, [pc, #164]	; (ae4c <LORAWAN_Init+0x150>)
    ada6:	47a0      	blx	r4
    ada8:	2808      	cmp	r0, #8
    adaa:	d1c2      	bne.n	ad32 <LORAWAN_Init+0x36>
    adac:	4828      	ldr	r0, [pc, #160]	; (ae50 <LORAWAN_Init+0x154>)
    adae:	47a0      	blx	r4
    adb0:	2808      	cmp	r0, #8
    adb2:	d1be      	bne.n	ad32 <LORAWAN_Init+0x36>
    adb4:	4827      	ldr	r0, [pc, #156]	; (ae54 <LORAWAN_Init+0x158>)
    adb6:	47a0      	blx	r4
    adb8:	2808      	cmp	r0, #8
    adba:	d1ba      	bne.n	ad32 <LORAWAN_Init+0x36>
    adbc:	4826      	ldr	r0, [pc, #152]	; (ae58 <LORAWAN_Init+0x15c>)
    adbe:	47a0      	blx	r4
    adc0:	2808      	cmp	r0, #8
    adc2:	d1b6      	bne.n	ad32 <LORAWAN_Init+0x36>
    adc4:	4825      	ldr	r0, [pc, #148]	; (ae5c <LORAWAN_Init+0x160>)
    adc6:	47a0      	blx	r4
    adc8:	2808      	cmp	r0, #8
    adca:	d1b2      	bne.n	ad32 <LORAWAN_Init+0x36>
    adcc:	4824      	ldr	r0, [pc, #144]	; (ae60 <LORAWAN_Init+0x164>)
    adce:	47a0      	blx	r4
    add0:	2808      	cmp	r0, #8
    add2:	d1ae      	bne.n	ad32 <LORAWAN_Init+0x36>
    add4:	4823      	ldr	r0, [pc, #140]	; (ae64 <LORAWAN_Init+0x168>)
    add6:	47a0      	blx	r4
    add8:	2808      	cmp	r0, #8
    adda:	d1aa      	bne.n	ad32 <LORAWAN_Init+0x36>
    addc:	4822      	ldr	r0, [pc, #136]	; (ae68 <LORAWAN_Init+0x16c>)
    adde:	47a0      	blx	r4
    ade0:	2808      	cmp	r0, #8
    ade2:	d1a6      	bne.n	ad32 <LORAWAN_Init+0x36>
    ade4:	4821      	ldr	r0, [pc, #132]	; (ae6c <LORAWAN_Init+0x170>)
    ade6:	47a0      	blx	r4
    ade8:	2808      	cmp	r0, #8
    adea:	d1a2      	bne.n	ad32 <LORAWAN_Init+0x36>
    adec:	003b      	movs	r3, r7
    adee:	2201      	movs	r2, #1
    adf0:	33ef      	adds	r3, #239	; 0xef
    adf2:	701a      	strb	r2, [r3, #0]
    adf4:	e79f      	b.n	ad36 <LORAWAN_Init+0x3a>
    adf6:	4b1e      	ldr	r3, [pc, #120]	; (ae70 <LORAWAN_Init+0x174>)
    adf8:	4798      	blx	r3
    adfa:	e79c      	b.n	ad36 <LORAWAN_Init+0x3a>
    adfc:	41003fe8 	.word	0x41003fe8
    ae00:	41003fe4 	.word	0x41003fe4
    ae04:	20001a44 	.word	0x20001a44
    ae08:	20001b26 	.word	0x20001b26
    ae0c:	000080a9 	.word	0x000080a9
    ae10:	00007fed 	.word	0x00007fed
    ae14:	20001d3c 	.word	0x20001d3c
    ae18:	0000f09d 	.word	0x0000f09d
    ae1c:	0000c9a1 	.word	0x0000c9a1
    ae20:	0000ee81 	.word	0x0000ee81
    ae24:	00008875 	.word	0x00008875
    ae28:	00013c3d 	.word	0x00013c3d
    ae2c:	0000ea51 	.word	0x0000ea51
    ae30:	000072cd 	.word	0x000072cd
    ae34:	20001a2b 	.word	0x20001a2b
    ae38:	0001b564 	.word	0x0001b564
    ae3c:	0000ea55 	.word	0x0000ea55
    ae40:	2000191c 	.word	0x2000191c
    ae44:	0001b61c 	.word	0x0001b61c
    ae48:	20001b27 	.word	0x20001b27
    ae4c:	20001b28 	.word	0x20001b28
    ae50:	20001b29 	.word	0x20001b29
    ae54:	20001b2b 	.word	0x20001b2b
    ae58:	20001b2c 	.word	0x20001b2c
    ae5c:	20001b2a 	.word	0x20001b2a
    ae60:	20001b2d 	.word	0x20001b2d
    ae64:	20001b36 	.word	0x20001b36
    ae68:	20001b37 	.word	0x20001b37
    ae6c:	20001b60 	.word	0x20001b60
    ae70:	0000a7e5 	.word	0x0000a7e5

0000ae74 <LORAWAN_Send>:
    ae74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ae76:	4c37      	ldr	r4, [pc, #220]	; (af54 <LORAWAN_Send+0xe0>)
    ae78:	0006      	movs	r6, r0
    ae7a:	0023      	movs	r3, r4
    ae7c:	337c      	adds	r3, #124	; 0x7c
    ae7e:	781b      	ldrb	r3, [r3, #0]
    ae80:	250f      	movs	r5, #15
    ae82:	b25a      	sxtb	r2, r3
    ae84:	2a00      	cmp	r2, #0
    ae86:	db0b      	blt.n	aea0 <LORAWAN_Send+0x2c>
    ae88:	3d03      	subs	r5, #3
    ae8a:	065a      	lsls	r2, r3, #25
    ae8c:	d408      	bmi.n	aea0 <LORAWAN_Send+0x2c>
    ae8e:	3d03      	subs	r5, #3
    ae90:	07db      	lsls	r3, r3, #31
    ae92:	d505      	bpl.n	aea0 <LORAWAN_Send+0x2c>
    ae94:	23ea      	movs	r3, #234	; 0xea
    ae96:	005b      	lsls	r3, r3, #1
    ae98:	5ce7      	ldrb	r7, [r4, r3]
    ae9a:	2f00      	cmp	r7, #0
    ae9c:	d102      	bne.n	aea4 <LORAWAN_Send+0x30>
    ae9e:	2511      	movs	r5, #17
    aea0:	0028      	movs	r0, r5
    aea2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    aea4:	2800      	cmp	r0, #0
    aea6:	d10e      	bne.n	aec6 <LORAWAN_Send+0x52>
    aea8:	2700      	movs	r7, #0
    aeaa:	1d23      	adds	r3, r4, #4
    aeac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    aeae:	3301      	adds	r3, #1
    aeb0:	d123      	bne.n	aefa <LORAWAN_Send+0x86>
    aeb2:	2001      	movs	r0, #1
    aeb4:	347c      	adds	r4, #124	; 0x7c
    aeb6:	78a3      	ldrb	r3, [r4, #2]
    aeb8:	210b      	movs	r1, #11
    aeba:	4303      	orrs	r3, r0
    aebc:	70a3      	strb	r3, [r4, #2]
    aebe:	4b26      	ldr	r3, [pc, #152]	; (af58 <LORAWAN_Send+0xe4>)
    aec0:	4798      	blx	r3
    aec2:	250d      	movs	r5, #13
    aec4:	e7ec      	b.n	aea0 <LORAWAN_Send+0x2c>
    aec6:	7843      	ldrb	r3, [r0, #1]
    aec8:	7a02      	ldrb	r2, [r0, #8]
    aeca:	3b01      	subs	r3, #1
    aecc:	b2db      	uxtb	r3, r3
    aece:	9201      	str	r2, [sp, #4]
    aed0:	2bdf      	cmp	r3, #223	; 0xdf
    aed2:	d902      	bls.n	aeda <LORAWAN_Send+0x66>
    aed4:	250a      	movs	r5, #10
    aed6:	2a00      	cmp	r2, #0
    aed8:	d1e2      	bne.n	aea0 <LORAWAN_Send+0x2c>
    aeda:	4b20      	ldr	r3, [pc, #128]	; (af5c <LORAWAN_Send+0xe8>)
    aedc:	4798      	blx	r3
    aede:	4684      	mov	ip, r0
    aee0:	9b01      	ldr	r3, [sp, #4]
    aee2:	9000      	str	r0, [sp, #0]
    aee4:	4463      	add	r3, ip
    aee6:	001d      	movs	r5, r3
    aee8:	4b1d      	ldr	r3, [pc, #116]	; (af60 <LORAWAN_Send+0xec>)
    aeea:	4798      	blx	r3
    aeec:	4285      	cmp	r5, r0
    aeee:	dddb      	ble.n	aea8 <LORAWAN_Send+0x34>
    aef0:	9b00      	ldr	r3, [sp, #0]
    aef2:	250e      	movs	r5, #14
    aef4:	2b00      	cmp	r3, #0
    aef6:	d0d3      	beq.n	aea0 <LORAWAN_Send+0x2c>
    aef8:	e7d7      	b.n	aeaa <LORAWAN_Send+0x36>
    aefa:	0023      	movs	r3, r4
    aefc:	33f4      	adds	r3, #244	; 0xf4
    aefe:	781b      	ldrb	r3, [r3, #0]
    af00:	2b04      	cmp	r3, #4
    af02:	d01d      	beq.n	af40 <LORAWAN_Send+0xcc>
    af04:	0023      	movs	r3, r4
    af06:	33f4      	adds	r3, #244	; 0xf4
    af08:	781b      	ldrb	r3, [r3, #0]
    af0a:	2b01      	cmp	r3, #1
    af0c:	d105      	bne.n	af1a <LORAWAN_Send+0xa6>
    af0e:	0023      	movs	r3, r4
    af10:	337c      	adds	r3, #124	; 0x7c
    af12:	781a      	ldrb	r2, [r3, #0]
    af14:	230e      	movs	r3, #14
    af16:	421a      	tst	r2, r3
    af18:	d1c1      	bne.n	ae9e <LORAWAN_Send+0x2a>
    af1a:	0023      	movs	r3, r4
    af1c:	33fc      	adds	r3, #252	; 0xfc
    af1e:	2f00      	cmp	r7, #0
    af20:	d113      	bne.n	af4a <LORAWAN_Send+0xd6>
    af22:	2508      	movs	r5, #8
    af24:	601e      	str	r6, [r3, #0]
    af26:	23ea      	movs	r3, #234	; 0xea
    af28:	2200      	movs	r2, #0
    af2a:	005b      	lsls	r3, r3, #1
    af2c:	54e2      	strb	r2, [r4, r3]
    af2e:	2001      	movs	r0, #1
    af30:	4b0c      	ldr	r3, [pc, #48]	; (af64 <LORAWAN_Send+0xf0>)
    af32:	4798      	blx	r3
    af34:	2320      	movs	r3, #32
    af36:	348c      	adds	r4, #140	; 0x8c
    af38:	7822      	ldrb	r2, [r4, #0]
    af3a:	4313      	orrs	r3, r2
    af3c:	7023      	strb	r3, [r4, #0]
    af3e:	e7af      	b.n	aea0 <LORAWAN_Send+0x2c>
    af40:	4b09      	ldr	r3, [pc, #36]	; (af68 <LORAWAN_Send+0xf4>)
    af42:	4798      	blx	r3
    af44:	2808      	cmp	r0, #8
    af46:	d1aa      	bne.n	ae9e <LORAWAN_Send+0x2a>
    af48:	e7dc      	b.n	af04 <LORAWAN_Send+0x90>
    af4a:	2200      	movs	r2, #0
    af4c:	2511      	movs	r5, #17
    af4e:	601a      	str	r2, [r3, #0]
    af50:	e7e9      	b.n	af26 <LORAWAN_Send+0xb2>
    af52:	46c0      	nop			; (mov r8, r8)
    af54:	20001a44 	.word	0x20001a44
    af58:	000070b5 	.word	0x000070b5
    af5c:	0000a7a5 	.word	0x0000a7a5
    af60:	0000a84d 	.word	0x0000a84d
    af64:	0000ed0d 	.word	0x0000ed0d
    af68:	0000e57d 	.word	0x0000e57d

0000af6c <AutomaticReplyCallback>:
    af6c:	b510      	push	{r4, lr}
    af6e:	4c0d      	ldr	r4, [pc, #52]	; (afa4 <AutomaticReplyCallback+0x38>)
    af70:	0023      	movs	r3, r4
    af72:	33f4      	adds	r3, #244	; 0xf4
    af74:	781b      	ldrb	r3, [r3, #0]
    af76:	2b01      	cmp	r3, #1
    af78:	d10e      	bne.n	af98 <AutomaticReplyCallback+0x2c>
    af7a:	0022      	movs	r2, r4
    af7c:	210e      	movs	r1, #14
    af7e:	327c      	adds	r2, #124	; 0x7c
    af80:	7813      	ldrb	r3, [r2, #0]
    af82:	438b      	bics	r3, r1
    af84:	7013      	strb	r3, [r2, #0]
    af86:	4b08      	ldr	r3, [pc, #32]	; (afa8 <AutomaticReplyCallback+0x3c>)
    af88:	2000      	movs	r0, #0
    af8a:	4798      	blx	r3
    af8c:	2208      	movs	r2, #8
    af8e:	348c      	adds	r4, #140	; 0x8c
    af90:	7823      	ldrb	r3, [r4, #0]
    af92:	4393      	bics	r3, r2
    af94:	7023      	strb	r3, [r4, #0]
    af96:	bd10      	pop	{r4, pc}
    af98:	2b04      	cmp	r3, #4
    af9a:	d1f4      	bne.n	af86 <AutomaticReplyCallback+0x1a>
    af9c:	4b03      	ldr	r3, [pc, #12]	; (afac <AutomaticReplyCallback+0x40>)
    af9e:	4798      	blx	r3
    afa0:	e7f1      	b.n	af86 <AutomaticReplyCallback+0x1a>
    afa2:	46c0      	nop			; (mov r8, r8)
    afa4:	20001a44 	.word	0x20001a44
    afa8:	0000ae75 	.word	0x0000ae75
    afac:	0000f7b5 	.word	0x0000f7b5

0000afb0 <LorawanLinkCheckConfigure>:
    afb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    afb2:	23fa      	movs	r3, #250	; 0xfa
    afb4:	4c21      	ldr	r4, [pc, #132]	; (b03c <LorawanLinkCheckConfigure+0x8c>)
    afb6:	009b      	lsls	r3, r3, #2
    afb8:	0022      	movs	r2, r4
    afba:	0025      	movs	r5, r4
    afbc:	4343      	muls	r3, r0
    afbe:	3288      	adds	r2, #136	; 0x88
    afc0:	0006      	movs	r6, r0
    afc2:	2102      	movs	r1, #2
    afc4:	2000      	movs	r0, #0
    afc6:	4f1e      	ldr	r7, [pc, #120]	; (b040 <LorawanLinkCheckConfigure+0x90>)
    afc8:	6013      	str	r3, [r2, #0]
    afca:	357c      	adds	r5, #124	; 0x7c
    afcc:	47b8      	blx	r7
    afce:	2e00      	cmp	r6, #0
    afd0:	d127      	bne.n	b022 <LorawanLinkCheckConfigure+0x72>
    afd2:	0023      	movs	r3, r4
    afd4:	33e7      	adds	r3, #231	; 0xe7
    afd6:	7818      	ldrb	r0, [r3, #0]
    afd8:	4b1a      	ldr	r3, [pc, #104]	; (b044 <LorawanLinkCheckConfigure+0x94>)
    afda:	4798      	blx	r3
    afdc:	2202      	movs	r2, #2
    afde:	786b      	ldrb	r3, [r5, #1]
    afe0:	210b      	movs	r1, #11
    afe2:	4393      	bics	r3, r2
    afe4:	706b      	strb	r3, [r5, #1]
    afe6:	2001      	movs	r0, #1
    afe8:	47b8      	blx	r7
    afea:	0023      	movs	r3, r4
    afec:	2701      	movs	r7, #1
    afee:	33d8      	adds	r3, #216	; 0xd8
    aff0:	781b      	ldrb	r3, [r3, #0]
    aff2:	0030      	movs	r0, r6
    aff4:	0032      	movs	r2, r6
    aff6:	36ff      	adds	r6, #255	; 0xff
    aff8:	429a      	cmp	r2, r3
    affa:	d304      	bcc.n	b006 <LorawanLinkCheckConfigure+0x56>
    affc:	2800      	cmp	r0, #0
    affe:	d001      	beq.n	b004 <LorawanLinkCheckConfigure+0x54>
    b000:	34d8      	adds	r4, #216	; 0xd8
    b002:	7023      	strb	r3, [r4, #0]
    b004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b006:	2103      	movs	r1, #3
    b008:	4351      	muls	r1, r2
    b00a:	1861      	adds	r1, r4, r1
    b00c:	3191      	adds	r1, #145	; 0x91
    b00e:	780d      	ldrb	r5, [r1, #0]
    b010:	2d02      	cmp	r5, #2
    b012:	d103      	bne.n	b01c <LorawanLinkCheckConfigure+0x6c>
    b014:	0038      	movs	r0, r7
    b016:	3b01      	subs	r3, #1
    b018:	700e      	strb	r6, [r1, #0]
    b01a:	b2db      	uxtb	r3, r3
    b01c:	3201      	adds	r2, #1
    b01e:	b2d2      	uxtb	r2, r2
    b020:	e7ea      	b.n	aff8 <LorawanLinkCheckConfigure+0x48>
    b022:	2302      	movs	r3, #2
    b024:	786a      	ldrb	r2, [r5, #1]
    b026:	210b      	movs	r1, #11
    b028:	4313      	orrs	r3, r2
    b02a:	706b      	strb	r3, [r5, #1]
    b02c:	2001      	movs	r0, #1
    b02e:	47b8      	blx	r7
    b030:	782b      	ldrb	r3, [r5, #0]
    b032:	07db      	lsls	r3, r3, #31
    b034:	d5e6      	bpl.n	b004 <LorawanLinkCheckConfigure+0x54>
    b036:	4b04      	ldr	r3, [pc, #16]	; (b048 <LorawanLinkCheckConfigure+0x98>)
    b038:	4798      	blx	r3
    b03a:	e7e3      	b.n	b004 <LorawanLinkCheckConfigure+0x54>
    b03c:	20001a44 	.word	0x20001a44
    b040:	000070b5 	.word	0x000070b5
    b044:	000083e9 	.word	0x000083e9
    b048:	0000ac69 	.word	0x0000ac69

0000b04c <UpdateCurrentDataRate>:
    b04c:	b510      	push	{r4, lr}
    b04e:	4b04      	ldr	r3, [pc, #16]	; (b060 <UpdateCurrentDataRate+0x14>)
    b050:	210c      	movs	r1, #12
    b052:	33df      	adds	r3, #223	; 0xdf
    b054:	7018      	strb	r0, [r3, #0]
    b056:	2001      	movs	r0, #1
    b058:	4b02      	ldr	r3, [pc, #8]	; (b064 <UpdateCurrentDataRate+0x18>)
    b05a:	4798      	blx	r3
    b05c:	bd10      	pop	{r4, pc}
    b05e:	46c0      	nop			; (mov r8, r8)
    b060:	20001a44 	.word	0x20001a44
    b064:	000070b5 	.word	0x000070b5

0000b068 <UpdateDLSettings>:
    b068:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b06a:	466b      	mov	r3, sp
    b06c:	1dde      	adds	r6, r3, #7
    b06e:	1d9c      	adds	r4, r3, #6
    b070:	71d8      	strb	r0, [r3, #7]
    b072:	7021      	strb	r1, [r4, #0]
    b074:	2017      	movs	r0, #23
    b076:	0031      	movs	r1, r6
    b078:	4d0c      	ldr	r5, [pc, #48]	; (b0ac <UpdateDLSettings+0x44>)
    b07a:	47a8      	blx	r5
    b07c:	2808      	cmp	r0, #8
    b07e:	d107      	bne.n	b090 <UpdateDLSettings+0x28>
    b080:	4b0b      	ldr	r3, [pc, #44]	; (b0b0 <UpdateDLSettings+0x48>)
    b082:	7832      	ldrb	r2, [r6, #0]
    b084:	336e      	adds	r3, #110	; 0x6e
    b086:	701a      	strb	r2, [r3, #0]
    b088:	2100      	movs	r1, #0
    b08a:	3807      	subs	r0, #7
    b08c:	4b09      	ldr	r3, [pc, #36]	; (b0b4 <UpdateDLSettings+0x4c>)
    b08e:	4798      	blx	r3
    b090:	0021      	movs	r1, r4
    b092:	2018      	movs	r0, #24
    b094:	47a8      	blx	r5
    b096:	2808      	cmp	r0, #8
    b098:	d107      	bne.n	b0aa <UpdateDLSettings+0x42>
    b09a:	2101      	movs	r1, #1
    b09c:	4b04      	ldr	r3, [pc, #16]	; (b0b0 <UpdateDLSettings+0x48>)
    b09e:	7822      	ldrb	r2, [r4, #0]
    b0a0:	33ee      	adds	r3, #238	; 0xee
    b0a2:	701a      	strb	r2, [r3, #0]
    b0a4:	0008      	movs	r0, r1
    b0a6:	4b03      	ldr	r3, [pc, #12]	; (b0b4 <UpdateDLSettings+0x4c>)
    b0a8:	4798      	blx	r3
    b0aa:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    b0ac:	0000698d 	.word	0x0000698d
    b0b0:	20001a44 	.word	0x20001a44
    b0b4:	000070b5 	.word	0x000070b5

0000b0b8 <UpdateTxPower>:
    b0b8:	b510      	push	{r4, lr}
    b0ba:	4b04      	ldr	r3, [pc, #16]	; (b0cc <UpdateTxPower+0x14>)
    b0bc:	210a      	movs	r1, #10
    b0be:	33e1      	adds	r3, #225	; 0xe1
    b0c0:	7018      	strb	r0, [r3, #0]
    b0c2:	2000      	movs	r0, #0
    b0c4:	4b02      	ldr	r3, [pc, #8]	; (b0d0 <UpdateTxPower+0x18>)
    b0c6:	4798      	blx	r3
    b0c8:	bd10      	pop	{r4, pc}
    b0ca:	46c0      	nop			; (mov r8, r8)
    b0cc:	20001a44 	.word	0x20001a44
    b0d0:	000070b5 	.word	0x000070b5

0000b0d4 <UpdateRetransmissionAckTimeoutState>:
    b0d4:	4b10      	ldr	r3, [pc, #64]	; (b118 <UpdateRetransmissionAckTimeoutState+0x44>)
    b0d6:	b513      	push	{r0, r1, r4, lr}
    b0d8:	001a      	movs	r2, r3
    b0da:	32f4      	adds	r2, #244	; 0xf4
    b0dc:	7812      	ldrb	r2, [r2, #0]
    b0de:	2a01      	cmp	r2, #1
    b0e0:	d108      	bne.n	b0f4 <UpdateRetransmissionAckTimeoutState+0x20>
    b0e2:	0018      	movs	r0, r3
    b0e4:	210e      	movs	r1, #14
    b0e6:	307c      	adds	r0, #124	; 0x7c
    b0e8:	7802      	ldrb	r2, [r0, #0]
    b0ea:	438a      	bics	r2, r1
    b0ec:	0011      	movs	r1, r2
    b0ee:	220c      	movs	r2, #12
    b0f0:	430a      	orrs	r2, r1
    b0f2:	7002      	strb	r2, [r0, #0]
    b0f4:	001a      	movs	r2, r3
    b0f6:	32d2      	adds	r2, #210	; 0xd2
    b0f8:	8811      	ldrh	r1, [r2, #0]
    b0fa:	22e0      	movs	r2, #224	; 0xe0
    b0fc:	32ff      	adds	r2, #255	; 0xff
    b0fe:	5c9a      	ldrb	r2, [r3, r2]
    b100:	33e8      	adds	r3, #232	; 0xe8
    b102:	1a8a      	subs	r2, r1, r2
    b104:	21fa      	movs	r1, #250	; 0xfa
    b106:	0089      	lsls	r1, r1, #2
    b108:	4351      	muls	r1, r2
    b10a:	2200      	movs	r2, #0
    b10c:	7818      	ldrb	r0, [r3, #0]
    b10e:	4c03      	ldr	r4, [pc, #12]	; (b11c <UpdateRetransmissionAckTimeoutState+0x48>)
    b110:	9200      	str	r2, [sp, #0]
    b112:	4b03      	ldr	r3, [pc, #12]	; (b120 <UpdateRetransmissionAckTimeoutState+0x4c>)
    b114:	47a0      	blx	r4
    b116:	bd13      	pop	{r0, r1, r4, pc}
    b118:	20001a44 	.word	0x20001a44
    b11c:	000080dd 	.word	0x000080dd
    b120:	0000caf5 	.word	0x0000caf5

0000b124 <UpdateReceiveWindow2Parameters>:
    b124:	4b06      	ldr	r3, [pc, #24]	; (b140 <UpdateReceiveWindow2Parameters+0x1c>)
    b126:	b510      	push	{r4, lr}
    b128:	001a      	movs	r2, r3
    b12a:	336a      	adds	r3, #106	; 0x6a
    b12c:	8018      	strh	r0, [r3, #0]
    b12e:	326e      	adds	r2, #110	; 0x6e
    b130:	0c00      	lsrs	r0, r0, #16
    b132:	8058      	strh	r0, [r3, #2]
    b134:	7011      	strb	r1, [r2, #0]
    b136:	2001      	movs	r0, #1
    b138:	2100      	movs	r1, #0
    b13a:	4b02      	ldr	r3, [pc, #8]	; (b144 <UpdateReceiveWindow2Parameters+0x20>)
    b13c:	4798      	blx	r3
    b13e:	bd10      	pop	{r4, pc}
    b140:	20001a44 	.word	0x20001a44
    b144:	000070b5 	.word	0x000070b5

0000b148 <ResetParametersForConfirmedTransmission>:
    b148:	4b0a      	ldr	r3, [pc, #40]	; (b174 <ResetParametersForConfirmedTransmission+0x2c>)
    b14a:	001a      	movs	r2, r3
    b14c:	32f4      	adds	r2, #244	; 0xf4
    b14e:	7812      	ldrb	r2, [r2, #0]
    b150:	2a01      	cmp	r2, #1
    b152:	d105      	bne.n	b160 <ResetParametersForConfirmedTransmission+0x18>
    b154:	0019      	movs	r1, r3
    b156:	200e      	movs	r0, #14
    b158:	317c      	adds	r1, #124	; 0x7c
    b15a:	780a      	ldrb	r2, [r1, #0]
    b15c:	4382      	bics	r2, r0
    b15e:	700a      	strb	r2, [r1, #0]
    b160:	001a      	movs	r2, r3
    b162:	2100      	movs	r1, #0
    b164:	338c      	adds	r3, #140	; 0x8c
    b166:	32dc      	adds	r2, #220	; 0xdc
    b168:	7011      	strb	r1, [r2, #0]
    b16a:	781a      	ldrb	r2, [r3, #0]
    b16c:	3101      	adds	r1, #1
    b16e:	438a      	bics	r2, r1
    b170:	701a      	strb	r2, [r3, #0]
    b172:	4770      	bx	lr
    b174:	20001a44 	.word	0x20001a44

0000b178 <ResetParametersForUnconfirmedTransmission>:
    b178:	4b07      	ldr	r3, [pc, #28]	; (b198 <ResetParametersForUnconfirmedTransmission+0x20>)
    b17a:	001a      	movs	r2, r3
    b17c:	32f4      	adds	r2, #244	; 0xf4
    b17e:	7812      	ldrb	r2, [r2, #0]
    b180:	2a01      	cmp	r2, #1
    b182:	d105      	bne.n	b190 <ResetParametersForUnconfirmedTransmission+0x18>
    b184:	0019      	movs	r1, r3
    b186:	200e      	movs	r0, #14
    b188:	317c      	adds	r1, #124	; 0x7c
    b18a:	780a      	ldrb	r2, [r1, #0]
    b18c:	4382      	bics	r2, r0
    b18e:	700a      	strb	r2, [r1, #0]
    b190:	2200      	movs	r2, #0
    b192:	33db      	adds	r3, #219	; 0xdb
    b194:	701a      	strb	r2, [r3, #0]
    b196:	4770      	bx	lr
    b198:	20001a44 	.word	0x20001a44

0000b19c <SetJoinFailState>:
    b19c:	b570      	push	{r4, r5, r6, lr}
    b19e:	4c15      	ldr	r4, [pc, #84]	; (b1f4 <SetJoinFailState+0x58>)
    b1a0:	2604      	movs	r6, #4
    b1a2:	0025      	movs	r5, r4
    b1a4:	358c      	adds	r5, #140	; 0x8c
    b1a6:	782a      	ldrb	r2, [r5, #0]
    b1a8:	0021      	movs	r1, r4
    b1aa:	43b2      	bics	r2, r6
    b1ac:	702a      	strb	r2, [r5, #0]
    b1ae:	22f0      	movs	r2, #240	; 0xf0
    b1b0:	317c      	adds	r1, #124	; 0x7c
    b1b2:	780b      	ldrb	r3, [r1, #0]
    b1b4:	4013      	ands	r3, r2
    b1b6:	700b      	strb	r3, [r1, #0]
    b1b8:	0023      	movs	r3, r4
    b1ba:	33ff      	adds	r3, #255	; 0xff
    b1bc:	7c5b      	ldrb	r3, [r3, #17]
    b1be:	069b      	lsls	r3, r3, #26
    b1c0:	d503      	bpl.n	b1ca <SetJoinFailState+0x2e>
    b1c2:	0023      	movs	r3, r4
    b1c4:	2200      	movs	r2, #0
    b1c6:	337b      	adds	r3, #123	; 0x7b
    b1c8:	701a      	strb	r2, [r3, #0]
    b1ca:	490b      	ldr	r1, [pc, #44]	; (b1f8 <SetJoinFailState+0x5c>)
    b1cc:	794a      	ldrb	r2, [r1, #5]
    b1ce:	790b      	ldrb	r3, [r1, #4]
    b1d0:	0212      	lsls	r2, r2, #8
    b1d2:	431a      	orrs	r2, r3
    b1d4:	798b      	ldrb	r3, [r1, #6]
    b1d6:	041b      	lsls	r3, r3, #16
    b1d8:	431a      	orrs	r2, r3
    b1da:	79cb      	ldrb	r3, [r1, #7]
    b1dc:	061b      	lsls	r3, r3, #24
    b1de:	4313      	orrs	r3, r2
    b1e0:	d000      	beq.n	b1e4 <SetJoinFailState+0x48>
    b1e2:	4798      	blx	r3
    b1e4:	2300      	movs	r3, #0
    b1e6:	34f0      	adds	r4, #240	; 0xf0
    b1e8:	7023      	strb	r3, [r4, #0]
    b1ea:	210b      	movs	r1, #11
    b1ec:	4b03      	ldr	r3, [pc, #12]	; (b1fc <SetJoinFailState+0x60>)
    b1ee:	2001      	movs	r0, #1
    b1f0:	4798      	blx	r3
    b1f2:	bd70      	pop	{r4, r5, r6, pc}
    b1f4:	20001a44 	.word	0x20001a44
    b1f8:	20001d3c 	.word	0x20001d3c
    b1fc:	000070b5 	.word	0x000070b5

0000b200 <ExecuteRxParamSetupReq>:
    b200:	b5f0      	push	{r4, r5, r6, r7, lr}
    b202:	b085      	sub	sp, #20
    b204:	7805      	ldrb	r5, [r0, #0]
    b206:	0004      	movs	r4, r0
    b208:	1c41      	adds	r1, r0, #1
    b20a:	2204      	movs	r2, #4
    b20c:	4b36      	ldr	r3, [pc, #216]	; (b2e8 <ExecuteRxParamSetupReq+0xe8>)
    b20e:	a803      	add	r0, sp, #12
    b210:	4798      	blx	r3
    b212:	2264      	movs	r2, #100	; 0x64
    b214:	9b03      	ldr	r3, [sp, #12]
    b216:	a903      	add	r1, sp, #12
    b218:	021b      	lsls	r3, r3, #8
    b21a:	0a1b      	lsrs	r3, r3, #8
    b21c:	4353      	muls	r3, r2
    b21e:	9303      	str	r3, [sp, #12]
    b220:	1d23      	adds	r3, r4, #4
    b222:	9301      	str	r3, [sp, #4]
    b224:	072b      	lsls	r3, r5, #28
    b226:	0f1b      	lsrs	r3, r3, #28
    b228:	b2da      	uxtb	r2, r3
    b22a:	9200      	str	r2, [sp, #0]
    b22c:	aa02      	add	r2, sp, #8
    b22e:	1c96      	adds	r6, r2, #2
    b230:	066d      	lsls	r5, r5, #25
    b232:	7033      	strb	r3, [r6, #0]
    b234:	1cd7      	adds	r7, r2, #3
    b236:	0f6d      	lsrs	r5, r5, #29
    b238:	2001      	movs	r0, #1
    b23a:	4b2c      	ldr	r3, [pc, #176]	; (b2ec <ExecuteRxParamSetupReq+0xec>)
    b23c:	703d      	strb	r5, [r7, #0]
    b23e:	4798      	blx	r3
    b240:	4c2b      	ldr	r4, [pc, #172]	; (b2f0 <ExecuteRxParamSetupReq+0xf0>)
    b242:	2808      	cmp	r0, #8
    b244:	d109      	bne.n	b25a <ExecuteRxParamSetupReq+0x5a>
    b246:	0023      	movs	r3, r4
    b248:	33d8      	adds	r3, #216	; 0xd8
    b24a:	781a      	ldrb	r2, [r3, #0]
    b24c:	2303      	movs	r3, #3
    b24e:	4353      	muls	r3, r2
    b250:	18e3      	adds	r3, r4, r3
    b252:	3390      	adds	r3, #144	; 0x90
    b254:	789a      	ldrb	r2, [r3, #2]
    b256:	4310      	orrs	r0, r2
    b258:	7098      	strb	r0, [r3, #2]
    b25a:	0031      	movs	r1, r6
    b25c:	200f      	movs	r0, #15
    b25e:	4e23      	ldr	r6, [pc, #140]	; (b2ec <ExecuteRxParamSetupReq+0xec>)
    b260:	47b0      	blx	r6
    b262:	2808      	cmp	r0, #8
    b264:	d10a      	bne.n	b27c <ExecuteRxParamSetupReq+0x7c>
    b266:	0023      	movs	r3, r4
    b268:	33d8      	adds	r3, #216	; 0xd8
    b26a:	781a      	ldrb	r2, [r3, #0]
    b26c:	2303      	movs	r3, #3
    b26e:	4353      	muls	r3, r2
    b270:	2210      	movs	r2, #16
    b272:	18e3      	adds	r3, r4, r3
    b274:	3390      	adds	r3, #144	; 0x90
    b276:	7899      	ldrb	r1, [r3, #2]
    b278:	430a      	orrs	r2, r1
    b27a:	709a      	strb	r2, [r3, #2]
    b27c:	0039      	movs	r1, r7
    b27e:	2018      	movs	r0, #24
    b280:	47b0      	blx	r6
    b282:	2808      	cmp	r0, #8
    b284:	d10a      	bne.n	b29c <ExecuteRxParamSetupReq+0x9c>
    b286:	0023      	movs	r3, r4
    b288:	33d8      	adds	r3, #216	; 0xd8
    b28a:	781a      	ldrb	r2, [r3, #0]
    b28c:	2303      	movs	r3, #3
    b28e:	4353      	muls	r3, r2
    b290:	2220      	movs	r2, #32
    b292:	18e3      	adds	r3, r4, r3
    b294:	3390      	adds	r3, #144	; 0x90
    b296:	7899      	ldrb	r1, [r3, #2]
    b298:	430a      	orrs	r2, r1
    b29a:	709a      	strb	r2, [r3, #2]
    b29c:	0023      	movs	r3, r4
    b29e:	33d8      	adds	r3, #216	; 0xd8
    b2a0:	781a      	ldrb	r2, [r3, #0]
    b2a2:	2303      	movs	r3, #3
    b2a4:	4353      	muls	r3, r2
    b2a6:	18e3      	adds	r3, r4, r3
    b2a8:	3390      	adds	r3, #144	; 0x90
    b2aa:	789e      	ldrb	r6, [r3, #2]
    b2ac:	06f3      	lsls	r3, r6, #27
    b2ae:	d518      	bpl.n	b2e2 <ExecuteRxParamSetupReq+0xe2>
    b2b0:	0733      	lsls	r3, r6, #28
    b2b2:	d516      	bpl.n	b2e2 <ExecuteRxParamSetupReq+0xe2>
    b2b4:	06b6      	lsls	r6, r6, #26
    b2b6:	0ff6      	lsrs	r6, r6, #31
    b2b8:	2e01      	cmp	r6, #1
    b2ba:	d112      	bne.n	b2e2 <ExecuteRxParamSetupReq+0xe2>
    b2bc:	0023      	movs	r3, r4
    b2be:	33ee      	adds	r3, #238	; 0xee
    b2c0:	701d      	strb	r5, [r3, #0]
    b2c2:	0031      	movs	r1, r6
    b2c4:	0030      	movs	r0, r6
    b2c6:	4d0b      	ldr	r5, [pc, #44]	; (b2f4 <ExecuteRxParamSetupReq+0xf4>)
    b2c8:	47a8      	blx	r5
    b2ca:	9900      	ldr	r1, [sp, #0]
    b2cc:	9803      	ldr	r0, [sp, #12]
    b2ce:	4b0a      	ldr	r3, [pc, #40]	; (b2f8 <ExecuteRxParamSetupReq+0xf8>)
    b2d0:	4798      	blx	r3
    b2d2:	2340      	movs	r3, #64	; 0x40
    b2d4:	347c      	adds	r4, #124	; 0x7c
    b2d6:	7862      	ldrb	r2, [r4, #1]
    b2d8:	210b      	movs	r1, #11
    b2da:	4313      	orrs	r3, r2
    b2dc:	7063      	strb	r3, [r4, #1]
    b2de:	0030      	movs	r0, r6
    b2e0:	47a8      	blx	r5
    b2e2:	9801      	ldr	r0, [sp, #4]
    b2e4:	b005      	add	sp, #20
    b2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b2e8:	00013a4d 	.word	0x00013a4d
    b2ec:	0000698d 	.word	0x0000698d
    b2f0:	20001a44 	.word	0x20001a44
    b2f4:	000070b5 	.word	0x000070b5
    b2f8:	0000b125 	.word	0x0000b125

0000b2fc <ExecuteDutyCycle>:
    b2fc:	b570      	push	{r4, r5, r6, lr}
    b2fe:	7803      	ldrb	r3, [r0, #0]
    b300:	1c46      	adds	r6, r0, #1
    b302:	2b0f      	cmp	r3, #15
    b304:	d80f      	bhi.n	b326 <ExecuteDutyCycle+0x2a>
    b306:	4c09      	ldr	r4, [pc, #36]	; (b32c <ExecuteDutyCycle+0x30>)
    b308:	210b      	movs	r1, #11
    b30a:	0022      	movs	r2, r4
    b30c:	2000      	movs	r0, #0
    b30e:	3290      	adds	r2, #144	; 0x90
    b310:	4d07      	ldr	r5, [pc, #28]	; (b330 <ExecuteDutyCycle+0x34>)
    b312:	7013      	strb	r3, [r2, #0]
    b314:	47a8      	blx	r5
    b316:	2320      	movs	r3, #32
    b318:	347c      	adds	r4, #124	; 0x7c
    b31a:	7862      	ldrb	r2, [r4, #1]
    b31c:	210b      	movs	r1, #11
    b31e:	4313      	orrs	r3, r2
    b320:	7063      	strb	r3, [r4, #1]
    b322:	2001      	movs	r0, #1
    b324:	47a8      	blx	r5
    b326:	0030      	movs	r0, r6
    b328:	bd70      	pop	{r4, r5, r6, pc}
    b32a:	46c0      	nop			; (mov r8, r8)
    b32c:	20001a44 	.word	0x20001a44
    b330:	000070b5 	.word	0x000070b5

0000b334 <ExecuteDlChannel>:
    b334:	b5f0      	push	{r4, r5, r6, r7, lr}
    b336:	b089      	sub	sp, #36	; 0x24
    b338:	7805      	ldrb	r5, [r0, #0]
    b33a:	ab02      	add	r3, sp, #8
    b33c:	1c41      	adds	r1, r0, #1
    b33e:	0007      	movs	r7, r0
    b340:	719d      	strb	r5, [r3, #6]
    b342:	1d9e      	adds	r6, r3, #6
    b344:	2204      	movs	r2, #4
    b346:	4b23      	ldr	r3, [pc, #140]	; (b3d4 <ExecuteDlChannel+0xa0>)
    b348:	a805      	add	r0, sp, #20
    b34a:	4798      	blx	r3
    b34c:	9b05      	ldr	r3, [sp, #20]
    b34e:	a904      	add	r1, sp, #16
    b350:	021c      	lsls	r4, r3, #8
    b352:	2364      	movs	r3, #100	; 0x64
    b354:	0a24      	lsrs	r4, r4, #8
    b356:	435c      	muls	r4, r3
    b358:	1d3b      	adds	r3, r7, #4
    b35a:	9301      	str	r3, [sp, #4]
    b35c:	2301      	movs	r3, #1
    b35e:	2015      	movs	r0, #21
    b360:	704b      	strb	r3, [r1, #1]
    b362:	4b1d      	ldr	r3, [pc, #116]	; (b3d8 <ExecuteDlChannel+0xa4>)
    b364:	9405      	str	r4, [sp, #20]
    b366:	700d      	strb	r5, [r1, #0]
    b368:	4798      	blx	r3
    b36a:	2808      	cmp	r0, #8
    b36c:	d12f      	bne.n	b3ce <ExecuteDlChannel+0x9a>
    b36e:	ab02      	add	r3, sp, #8
    b370:	1ddd      	adds	r5, r3, #7
    b372:	2300      	movs	r3, #0
    b374:	702b      	strb	r3, [r5, #0]
    b376:	7833      	ldrb	r3, [r6, #0]
    b378:	af06      	add	r7, sp, #24
    b37a:	713b      	strb	r3, [r7, #4]
    b37c:	002a      	movs	r2, r5
    b37e:	0031      	movs	r1, r6
    b380:	300e      	adds	r0, #14
    b382:	4b16      	ldr	r3, [pc, #88]	; (b3dc <ExecuteDlChannel+0xa8>)
    b384:	9406      	str	r4, [sp, #24]
    b386:	4798      	blx	r3
    b388:	280a      	cmp	r0, #10
    b38a:	d00d      	beq.n	b3a8 <ExecuteDlChannel+0x74>
    b38c:	782a      	ldrb	r2, [r5, #0]
    b38e:	2a01      	cmp	r2, #1
    b390:	d10a      	bne.n	b3a8 <ExecuteDlChannel+0x74>
    b392:	4b13      	ldr	r3, [pc, #76]	; (b3e0 <ExecuteDlChannel+0xac>)
    b394:	0019      	movs	r1, r3
    b396:	31d8      	adds	r1, #216	; 0xd8
    b398:	7808      	ldrb	r0, [r1, #0]
    b39a:	2103      	movs	r1, #3
    b39c:	4341      	muls	r1, r0
    b39e:	185b      	adds	r3, r3, r1
    b3a0:	3390      	adds	r3, #144	; 0x90
    b3a2:	78d9      	ldrb	r1, [r3, #3]
    b3a4:	430a      	orrs	r2, r1
    b3a6:	70da      	strb	r2, [r3, #3]
    b3a8:	0039      	movs	r1, r7
    b3aa:	2034      	movs	r0, #52	; 0x34
    b3ac:	4b0d      	ldr	r3, [pc, #52]	; (b3e4 <ExecuteDlChannel+0xb0>)
    b3ae:	4798      	blx	r3
    b3b0:	2808      	cmp	r0, #8
    b3b2:	d10c      	bne.n	b3ce <ExecuteDlChannel+0x9a>
    b3b4:	4b0a      	ldr	r3, [pc, #40]	; (b3e0 <ExecuteDlChannel+0xac>)
    b3b6:	001a      	movs	r2, r3
    b3b8:	32d8      	adds	r2, #216	; 0xd8
    b3ba:	7811      	ldrb	r1, [r2, #0]
    b3bc:	2203      	movs	r2, #3
    b3be:	434a      	muls	r2, r1
    b3c0:	189b      	adds	r3, r3, r2
    b3c2:	2280      	movs	r2, #128	; 0x80
    b3c4:	3390      	adds	r3, #144	; 0x90
    b3c6:	7899      	ldrb	r1, [r3, #2]
    b3c8:	4252      	negs	r2, r2
    b3ca:	430a      	orrs	r2, r1
    b3cc:	709a      	strb	r2, [r3, #2]
    b3ce:	9801      	ldr	r0, [sp, #4]
    b3d0:	b009      	add	sp, #36	; 0x24
    b3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b3d4:	00013a4d 	.word	0x00013a4d
    b3d8:	0000698d 	.word	0x0000698d
    b3dc:	00006971 	.word	0x00006971
    b3e0:	20001a44 	.word	0x20001a44
    b3e4:	00006a7d 	.word	0x00006a7d

0000b3e8 <ExecuteTxParamSetup>:
    b3e8:	220f      	movs	r2, #15
    b3ea:	b513      	push	{r0, r1, r4, lr}
    b3ec:	7803      	ldrb	r3, [r0, #0]
    b3ee:	4c0f      	ldr	r4, [pc, #60]	; (b42c <ExecuteTxParamSetup+0x44>)
    b3f0:	401a      	ands	r2, r3
    b3f2:	5ca2      	ldrb	r2, [r4, r2]
    b3f4:	2401      	movs	r4, #1
    b3f6:	a901      	add	r1, sp, #4
    b3f8:	700a      	strb	r2, [r1, #0]
    b3fa:	111a      	asrs	r2, r3, #4
    b3fc:	115b      	asrs	r3, r3, #5
    b3fe:	4023      	ands	r3, r4
    b400:	40a3      	lsls	r3, r4
    b402:	4022      	ands	r2, r4
    b404:	4313      	orrs	r3, r2
    b406:	704b      	strb	r3, [r1, #1]
    b408:	1904      	adds	r4, r0, r4
    b40a:	4b09      	ldr	r3, [pc, #36]	; (b430 <ExecuteTxParamSetup+0x48>)
    b40c:	2035      	movs	r0, #53	; 0x35
    b40e:	4798      	blx	r3
    b410:	2808      	cmp	r0, #8
    b412:	d009      	beq.n	b428 <ExecuteTxParamSetup+0x40>
    b414:	4b07      	ldr	r3, [pc, #28]	; (b434 <ExecuteTxParamSetup+0x4c>)
    b416:	001a      	movs	r2, r3
    b418:	32d8      	adds	r2, #216	; 0xd8
    b41a:	7811      	ldrb	r1, [r2, #0]
    b41c:	2203      	movs	r2, #3
    b41e:	434a      	muls	r2, r1
    b420:	189b      	adds	r3, r3, r2
    b422:	22ff      	movs	r2, #255	; 0xff
    b424:	3391      	adds	r3, #145	; 0x91
    b426:	701a      	strb	r2, [r3, #0]
    b428:	0020      	movs	r0, r4
    b42a:	bd16      	pop	{r1, r2, r4, pc}
    b42c:	0001b551 	.word	0x0001b551
    b430:	00006a7d 	.word	0x00006a7d
    b434:	20001a44 	.word	0x20001a44

0000b438 <ExecuteLinkAdr>:
    b438:	220f      	movs	r2, #15
    b43a:	b5f0      	push	{r4, r5, r6, r7, lr}
    b43c:	0005      	movs	r5, r0
    b43e:	7803      	ldrb	r3, [r0, #0]
    b440:	b089      	sub	sp, #36	; 0x24
    b442:	401a      	ands	r2, r3
    b444:	a905      	add	r1, sp, #20
    b446:	700a      	strb	r2, [r1, #0]
    b448:	24d8      	movs	r4, #216	; 0xd8
    b44a:	aa04      	add	r2, sp, #16
    b44c:	1d96      	adds	r6, r2, #6
    b44e:	091b      	lsrs	r3, r3, #4
    b450:	7153      	strb	r3, [r2, #5]
    b452:	1c41      	adds	r1, r0, #1
    b454:	2202      	movs	r2, #2
    b456:	0030      	movs	r0, r6
    b458:	4b38      	ldr	r3, [pc, #224]	; (b53c <ExecuteLinkAdr+0x104>)
    b45a:	4798      	blx	r3
    b45c:	2201      	movs	r2, #1
    b45e:	1d2b      	adds	r3, r5, #4
    b460:	9303      	str	r3, [sp, #12]
    b462:	78eb      	ldrb	r3, [r5, #3]
    b464:	4f36      	ldr	r7, [pc, #216]	; (b540 <ExecuteLinkAdr+0x108>)
    b466:	065b      	lsls	r3, r3, #25
    b468:	0f5b      	lsrs	r3, r3, #29
    b46a:	34ff      	adds	r4, #255	; 0xff
    b46c:	9300      	str	r3, [sp, #0]
    b46e:	5d3b      	ldrb	r3, [r7, r4]
    b470:	a906      	add	r1, sp, #24
    b472:	4393      	bics	r3, r2
    b474:	1892      	adds	r2, r2, r2
    b476:	4393      	bics	r3, r2
    b478:	3202      	adds	r2, #2
    b47a:	4393      	bics	r3, r2
    b47c:	553b      	strb	r3, [r7, r4]
    b47e:	466b      	mov	r3, sp
    b480:	781b      	ldrb	r3, [r3, #0]
    b482:	8836      	ldrh	r6, [r6, #0]
    b484:	700b      	strb	r3, [r1, #0]
    b486:	2038      	movs	r0, #56	; 0x38
    b488:	4b2e      	ldr	r3, [pc, #184]	; (b544 <ExecuteLinkAdr+0x10c>)
    b48a:	804e      	strh	r6, [r1, #2]
    b48c:	4798      	blx	r3
    b48e:	2808      	cmp	r0, #8
    b490:	d116      	bne.n	b4c0 <ExecuteLinkAdr+0x88>
    b492:	466b      	mov	r3, sp
    b494:	781b      	ldrb	r3, [r3, #0]
    b496:	a907      	add	r1, sp, #28
    b498:	708b      	strb	r3, [r1, #2]
    b49a:	3014      	adds	r0, #20
    b49c:	4b2a      	ldr	r3, [pc, #168]	; (b548 <ExecuteLinkAdr+0x110>)
    b49e:	800e      	strh	r6, [r1, #0]
    b4a0:	4798      	blx	r3
    b4a2:	2201      	movs	r2, #1
    b4a4:	5d3b      	ldrb	r3, [r7, r4]
    b4a6:	2010      	movs	r0, #16
    b4a8:	4313      	orrs	r3, r2
    b4aa:	553b      	strb	r3, [r7, r4]
    b4ac:	ab04      	add	r3, sp, #16
    b4ae:	1d59      	adds	r1, r3, #5
    b4b0:	4b24      	ldr	r3, [pc, #144]	; (b544 <ExecuteLinkAdr+0x10c>)
    b4b2:	4798      	blx	r3
    b4b4:	2808      	cmp	r0, #8
    b4b6:	d103      	bne.n	b4c0 <ExecuteLinkAdr+0x88>
    b4b8:	2202      	movs	r2, #2
    b4ba:	5d3b      	ldrb	r3, [r7, r4]
    b4bc:	4313      	orrs	r3, r2
    b4be:	553b      	strb	r3, [r7, r4]
    b4c0:	af05      	add	r7, sp, #20
    b4c2:	4b20      	ldr	r3, [pc, #128]	; (b544 <ExecuteLinkAdr+0x10c>)
    b4c4:	0039      	movs	r1, r7
    b4c6:	201d      	movs	r0, #29
    b4c8:	4798      	blx	r3
    b4ca:	4b1d      	ldr	r3, [pc, #116]	; (b540 <ExecuteLinkAdr+0x108>)
    b4cc:	2808      	cmp	r0, #8
    b4ce:	d103      	bne.n	b4d8 <ExecuteLinkAdr+0xa0>
    b4d0:	2204      	movs	r2, #4
    b4d2:	5d19      	ldrb	r1, [r3, r4]
    b4d4:	430a      	orrs	r2, r1
    b4d6:	551a      	strb	r2, [r3, r4]
    b4d8:	2207      	movs	r2, #7
    b4da:	5d19      	ldrb	r1, [r3, r4]
    b4dc:	4011      	ands	r1, r2
    b4de:	4291      	cmp	r1, r2
    b4e0:	d122      	bne.n	b528 <ExecuteLinkAdr+0xf0>
    b4e2:	22dc      	movs	r2, #220	; 0xdc
    b4e4:	32ff      	adds	r2, #255	; 0xff
    b4e6:	549e      	strb	r6, [r3, r2]
    b4e8:	001a      	movs	r2, r3
    b4ea:	32dc      	adds	r2, #220	; 0xdc
    b4ec:	32ff      	adds	r2, #255	; 0xff
    b4ee:	0a36      	lsrs	r6, r6, #8
    b4f0:	7056      	strb	r6, [r2, #1]
    b4f2:	aa04      	add	r2, sp, #16
    b4f4:	7950      	ldrb	r0, [r2, #5]
    b4f6:	22ec      	movs	r2, #236	; 0xec
    b4f8:	0052      	lsls	r2, r2, #1
    b4fa:	5498      	strb	r0, [r3, r2]
    b4fc:	20de      	movs	r0, #222	; 0xde
    b4fe:	2470      	movs	r4, #112	; 0x70
    b500:	78ea      	ldrb	r2, [r5, #3]
    b502:	30ff      	adds	r0, #255	; 0xff
    b504:	0912      	lsrs	r2, r2, #4
    b506:	400a      	ands	r2, r1
    b508:	5c19      	ldrb	r1, [r3, r0]
    b50a:	0112      	lsls	r2, r2, #4
    b50c:	43a1      	bics	r1, r4
    b50e:	430a      	orrs	r2, r1
    b510:	541a      	strb	r2, [r3, r0]
    b512:	78e9      	ldrb	r1, [r5, #3]
    b514:	3c61      	subs	r4, #97	; 0x61
    b516:	b2d2      	uxtb	r2, r2
    b518:	4021      	ands	r1, r4
    b51a:	43a2      	bics	r2, r4
    b51c:	430a      	orrs	r2, r1
    b51e:	541a      	strb	r2, [r3, r0]
    b520:	22da      	movs	r2, #218	; 0xda
    b522:	7839      	ldrb	r1, [r7, #0]
    b524:	32ff      	adds	r2, #255	; 0xff
    b526:	5499      	strb	r1, [r3, r2]
    b528:	22ed      	movs	r2, #237	; 0xed
    b52a:	4905      	ldr	r1, [pc, #20]	; (b540 <ExecuteLinkAdr+0x108>)
    b52c:	0052      	lsls	r2, r2, #1
    b52e:	5c8b      	ldrb	r3, [r1, r2]
    b530:	9803      	ldr	r0, [sp, #12]
    b532:	3301      	adds	r3, #1
    b534:	548b      	strb	r3, [r1, r2]
    b536:	b009      	add	sp, #36	; 0x24
    b538:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b53a:	46c0      	nop			; (mov r8, r8)
    b53c:	00013a4d 	.word	0x00013a4d
    b540:	20001a44 	.word	0x20001a44
    b544:	0000698d 	.word	0x0000698d
    b548:	00006a7d 	.word	0x00006a7d

0000b54c <PrepareJoinRequestFrame>:
    b54c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    b54e:	2210      	movs	r2, #16
    b550:	4d23      	ldr	r5, [pc, #140]	; (b5e0 <PrepareJoinRequestFrame+0x94>)
    b552:	4b24      	ldr	r3, [pc, #144]	; (b5e4 <PrepareJoinRequestFrame+0x98>)
    b554:	32ff      	adds	r2, #255	; 0xff
    b556:	2100      	movs	r1, #0
    b558:	0028      	movs	r0, r5
    b55a:	4798      	blx	r3
    b55c:	2300      	movs	r3, #0
    b55e:	702b      	strb	r3, [r5, #0]
    b560:	23e2      	movs	r3, #226	; 0xe2
    b562:	4c21      	ldr	r4, [pc, #132]	; (b5e8 <PrepareJoinRequestFrame+0x9c>)
    b564:	33ff      	adds	r3, #255	; 0xff
    b566:	5ce3      	ldrb	r3, [r4, r3]
    b568:	2b00      	cmp	r3, #0
    b56a:	d006      	beq.n	b57a <PrepareJoinRequestFrame+0x2e>
    b56c:	491f      	ldr	r1, [pc, #124]	; (b5ec <PrepareJoinRequestFrame+0xa0>)
    b56e:	2006      	movs	r0, #6
    b570:	4e1f      	ldr	r6, [pc, #124]	; (b5f0 <PrepareJoinRequestFrame+0xa4>)
    b572:	47b0      	blx	r6
    b574:	491f      	ldr	r1, [pc, #124]	; (b5f4 <PrepareJoinRequestFrame+0xa8>)
    b576:	2007      	movs	r0, #7
    b578:	47b0      	blx	r6
    b57a:	2300      	movs	r3, #0
    b57c:	205c      	movs	r0, #92	; 0x5c
    b57e:	1ac1      	subs	r1, r0, r3
    b580:	5c61      	ldrb	r1, [r4, r1]
    b582:	18ea      	adds	r2, r5, r3
    b584:	3301      	adds	r3, #1
    b586:	7051      	strb	r1, [r2, #1]
    b588:	2b08      	cmp	r3, #8
    b58a:	d1f8      	bne.n	b57e <PrepareJoinRequestFrame+0x32>
    b58c:	2300      	movs	r3, #0
    b58e:	2064      	movs	r0, #100	; 0x64
    b590:	1ac1      	subs	r1, r0, r3
    b592:	5c61      	ldrb	r1, [r4, r1]
    b594:	18ea      	adds	r2, r5, r3
    b596:	3301      	adds	r3, #1
    b598:	7251      	strb	r1, [r2, #9]
    b59a:	2b08      	cmp	r3, #8
    b59c:	d1f8      	bne.n	b590 <PrepareJoinRequestFrame+0x44>
    b59e:	4b16      	ldr	r3, [pc, #88]	; (b5f8 <PrepareJoinRequestFrame+0xac>)
    b5a0:	4798      	blx	r3
    b5a2:	4b16      	ldr	r3, [pc, #88]	; (b5fc <PrepareJoinRequestFrame+0xb0>)
    b5a4:	4916      	ldr	r1, [pc, #88]	; (b600 <PrepareJoinRequestFrame+0xb4>)
    b5a6:	4798      	blx	r3
    b5a8:	34c4      	adds	r4, #196	; 0xc4
    b5aa:	8021      	strh	r1, [r4, #0]
    b5ac:	2202      	movs	r2, #2
    b5ae:	0021      	movs	r1, r4
    b5b0:	4814      	ldr	r0, [pc, #80]	; (b604 <PrepareJoinRequestFrame+0xb8>)
    b5b2:	4c15      	ldr	r4, [pc, #84]	; (b608 <PrepareJoinRequestFrame+0xbc>)
    b5b4:	47a0      	blx	r4
    b5b6:	2313      	movs	r3, #19
    b5b8:	4e14      	ldr	r6, [pc, #80]	; (b60c <PrepareJoinRequestFrame+0xc0>)
    b5ba:	9300      	str	r3, [sp, #0]
    b5bc:	0032      	movs	r2, r6
    b5be:	002b      	movs	r3, r5
    b5c0:	2100      	movs	r1, #0
    b5c2:	4d13      	ldr	r5, [pc, #76]	; (b610 <PrepareJoinRequestFrame+0xc4>)
    b5c4:	4813      	ldr	r0, [pc, #76]	; (b614 <PrepareJoinRequestFrame+0xc8>)
    b5c6:	47a8      	blx	r5
    b5c8:	0031      	movs	r1, r6
    b5ca:	2204      	movs	r2, #4
    b5cc:	a803      	add	r0, sp, #12
    b5ce:	47a0      	blx	r4
    b5d0:	2204      	movs	r2, #4
    b5d2:	a903      	add	r1, sp, #12
    b5d4:	4810      	ldr	r0, [pc, #64]	; (b618 <PrepareJoinRequestFrame+0xcc>)
    b5d6:	47a0      	blx	r4
    b5d8:	2017      	movs	r0, #23
    b5da:	b004      	add	sp, #16
    b5dc:	bd70      	pop	{r4, r5, r6, pc}
    b5de:	46c0      	nop			; (mov r8, r8)
    b5e0:	20001c29 	.word	0x20001c29
    b5e4:	00013ad1 	.word	0x00013ad1
    b5e8:	20001a44 	.word	0x20001a44
    b5ec:	20001a99 	.word	0x20001a99
    b5f0:	00006c7d 	.word	0x00006c7d
    b5f4:	20001aa1 	.word	0x20001aa1
    b5f8:	00013c51 	.word	0x00013c51
    b5fc:	00010b7d 	.word	0x00010b7d
    b600:	0000ffff 	.word	0x0000ffff
    b604:	20001c3a 	.word	0x20001c3a
    b608:	00013a4d 	.word	0x00013a4d
    b60c:	20001074 	.word	0x20001074
    b610:	00006c81 	.word	0x00006c81
    b614:	20001a89 	.word	0x20001a89
    b618:	20001c3c 	.word	0x20001c3c

0000b61c <ConfigureRadioRx>:
    b61c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b61e:	b087      	sub	sp, #28
    b620:	466b      	mov	r3, sp
    b622:	2600      	movs	r6, #0
    b624:	1ddc      	adds	r4, r3, #7
    b626:	71d8      	strb	r0, [r3, #7]
    b628:	729e      	strb	r6, [r3, #10]
    b62a:	466a      	mov	r2, sp
    b62c:	2301      	movs	r3, #1
    b62e:	72d3      	strb	r3, [r2, #11]
    b630:	2215      	movs	r2, #21
    b632:	ad03      	add	r5, sp, #12
    b634:	4f11      	ldr	r7, [pc, #68]	; (b67c <ConfigureRadioRx+0x60>)
    b636:	9100      	str	r1, [sp, #0]
    b638:	446a      	add	r2, sp
    b63a:	0021      	movs	r1, r4
    b63c:	2023      	movs	r0, #35	; 0x23
    b63e:	80ae      	strh	r6, [r5, #4]
    b640:	47b8      	blx	r7
    b642:	2216      	movs	r2, #22
    b644:	0021      	movs	r1, r4
    b646:	446a      	add	r2, sp
    b648:	2024      	movs	r0, #36	; 0x24
    b64a:	47b8      	blx	r7
    b64c:	2217      	movs	r2, #23
    b64e:	0021      	movs	r1, r4
    b650:	446a      	add	r2, sp
    b652:	2025      	movs	r0, #37	; 0x25
    b654:	47b8      	blx	r7
    b656:	9b00      	ldr	r3, [sp, #0]
    b658:	0028      	movs	r0, r5
    b65a:	9303      	str	r3, [sp, #12]
    b65c:	4b08      	ldr	r3, [pc, #32]	; (b680 <ConfigureRadioRx+0x64>)
    b65e:	80ae      	strh	r6, [r5, #4]
    b660:	4798      	blx	r3
    b662:	230a      	movs	r3, #10
    b664:	446b      	add	r3, sp
    b666:	0019      	movs	r1, r3
    b668:	4c06      	ldr	r4, [pc, #24]	; (b684 <ConfigureRadioRx+0x68>)
    b66a:	2014      	movs	r0, #20
    b66c:	47a0      	blx	r4
    b66e:	230b      	movs	r3, #11
    b670:	446b      	add	r3, sp
    b672:	0019      	movs	r1, r3
    b674:	2006      	movs	r0, #6
    b676:	47a0      	blx	r4
    b678:	b007      	add	sp, #28
    b67a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b67c:	00006971 	.word	0x00006971
    b680:	0000abd5 	.word	0x0000abd5
    b684:	0000ee81 	.word	0x0000ee81

0000b688 <LorawanReceiveWindow1Callback>:
    b688:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b68a:	4c18      	ldr	r4, [pc, #96]	; (b6ec <LorawanReceiveWindow1Callback+0x64>)
    b68c:	0023      	movs	r3, r4
    b68e:	337c      	adds	r3, #124	; 0x7c
    b690:	781b      	ldrb	r3, [r3, #0]
    b692:	b25a      	sxtb	r2, r3
    b694:	2a00      	cmp	r2, #0
    b696:	db28      	blt.n	b6ea <LorawanReceiveWindow1Callback+0x62>
    b698:	0022      	movs	r2, r4
    b69a:	32f4      	adds	r2, #244	; 0xf4
    b69c:	7812      	ldrb	r2, [r2, #0]
    b69e:	2a04      	cmp	r2, #4
    b6a0:	d103      	bne.n	b6aa <LorawanReceiveWindow1Callback+0x22>
    b6a2:	07db      	lsls	r3, r3, #31
    b6a4:	d501      	bpl.n	b6aa <LorawanReceiveWindow1Callback+0x22>
    b6a6:	4b12      	ldr	r3, [pc, #72]	; (b6f0 <LorawanReceiveWindow1Callback+0x68>)
    b6a8:	4798      	blx	r3
    b6aa:	0021      	movs	r1, r4
    b6ac:	220e      	movs	r2, #14
    b6ae:	317c      	adds	r1, #124	; 0x7c
    b6b0:	780b      	ldrb	r3, [r1, #0]
    b6b2:	ad01      	add	r5, sp, #4
    b6b4:	4393      	bics	r3, r2
    b6b6:	001a      	movs	r2, r3
    b6b8:	2306      	movs	r3, #6
    b6ba:	4313      	orrs	r3, r2
    b6bc:	0022      	movs	r2, r4
    b6be:	700b      	strb	r3, [r1, #0]
    b6c0:	3268      	adds	r2, #104	; 0x68
    b6c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
    b6c4:	7811      	ldrb	r1, [r2, #0]
    b6c6:	0a1b      	lsrs	r3, r3, #8
    b6c8:	3469      	adds	r4, #105	; 0x69
    b6ca:	0609      	lsls	r1, r1, #24
    b6cc:	4319      	orrs	r1, r3
    b6ce:	7820      	ldrb	r0, [r4, #0]
    b6d0:	4b08      	ldr	r3, [pc, #32]	; (b6f4 <LorawanReceiveWindow1Callback+0x6c>)
    b6d2:	4798      	blx	r3
    b6d4:	2300      	movs	r3, #0
    b6d6:	702b      	strb	r3, [r5, #0]
    b6d8:	466b      	mov	r3, sp
    b6da:	0021      	movs	r1, r4
    b6dc:	1d9a      	adds	r2, r3, #6
    b6de:	2003      	movs	r0, #3
    b6e0:	4b05      	ldr	r3, [pc, #20]	; (b6f8 <LorawanReceiveWindow1Callback+0x70>)
    b6e2:	4798      	blx	r3
    b6e4:	0028      	movs	r0, r5
    b6e6:	4b05      	ldr	r3, [pc, #20]	; (b6fc <LorawanReceiveWindow1Callback+0x74>)
    b6e8:	4798      	blx	r3
    b6ea:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    b6ec:	20001a44 	.word	0x20001a44
    b6f0:	0000e5b5 	.word	0x0000e5b5
    b6f4:	0000b61d 	.word	0x0000b61d
    b6f8:	00006971 	.word	0x00006971
    b6fc:	000100a5 	.word	0x000100a5

0000b700 <ConfigureRadioTx>:
    b700:	b5f0      	push	{r4, r5, r6, r7, lr}
    b702:	2517      	movs	r5, #23
    b704:	2300      	movs	r3, #0
    b706:	2616      	movs	r6, #22
    b708:	2701      	movs	r7, #1
    b70a:	b087      	sub	sp, #28
    b70c:	ac01      	add	r4, sp, #4
    b70e:	446d      	add	r5, sp
    b710:	9001      	str	r0, [sp, #4]
    b712:	702b      	strb	r3, [r5, #0]
    b714:	0020      	movs	r0, r4
    b716:	4b10      	ldr	r3, [pc, #64]	; (b758 <ConfigureRadioTx+0x58>)
    b718:	446e      	add	r6, sp
    b71a:	9102      	str	r1, [sp, #8]
    b71c:	9203      	str	r2, [sp, #12]
    b71e:	7037      	strb	r7, [r6, #0]
    b720:	4798      	blx	r3
    b722:	79e3      	ldrb	r3, [r4, #7]
    b724:	4c0d      	ldr	r4, [pc, #52]	; (b75c <ConfigureRadioTx+0x5c>)
    b726:	2b00      	cmp	r3, #0
    b728:	d00b      	beq.n	b742 <ConfigureRadioTx+0x42>
    b72a:	23eb      	movs	r3, #235	; 0xeb
    b72c:	4a0c      	ldr	r2, [pc, #48]	; (b760 <ConfigureRadioTx+0x60>)
    b72e:	005b      	lsls	r3, r3, #1
    b730:	54d7      	strb	r7, [r2, r3]
    b732:	490c      	ldr	r1, [pc, #48]	; (b764 <ConfigureRadioTx+0x64>)
    b734:	200b      	movs	r0, #11
    b736:	4b0c      	ldr	r3, [pc, #48]	; (b768 <ConfigureRadioTx+0x68>)
    b738:	4798      	blx	r3
    b73a:	210a      	movs	r1, #10
    b73c:	200b      	movs	r0, #11
    b73e:	4469      	add	r1, sp
    b740:	47a0      	blx	r4
    b742:	a903      	add	r1, sp, #12
    b744:	2004      	movs	r0, #4
    b746:	47a0      	blx	r4
    b748:	0031      	movs	r1, r6
    b74a:	2014      	movs	r0, #20
    b74c:	47a0      	blx	r4
    b74e:	0029      	movs	r1, r5
    b750:	2006      	movs	r0, #6
    b752:	47a0      	blx	r4
    b754:	b007      	add	sp, #28
    b756:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b758:	0000abd5 	.word	0x0000abd5
    b75c:	0000ee81 	.word	0x0000ee81
    b760:	20001a44 	.word	0x20001a44
    b764:	20001c19 	.word	0x20001c19
    b768:	0000ed91 	.word	0x0000ed91

0000b76c <LorawanGetChAndInitiateRadioTransmit>:
    b76c:	2301      	movs	r3, #1
    b76e:	b530      	push	{r4, r5, lr}
    b770:	4c46      	ldr	r4, [pc, #280]	; (b88c <LorawanGetChAndInitiateRadioTransmit+0x120>)
    b772:	b089      	sub	sp, #36	; 0x24
    b774:	a902      	add	r1, sp, #8
    b776:	700b      	strb	r3, [r1, #0]
    b778:	0023      	movs	r3, r4
    b77a:	33e1      	adds	r3, #225	; 0xe1
    b77c:	781b      	ldrb	r3, [r3, #0]
    b77e:	704b      	strb	r3, [r1, #1]
    b780:	0023      	movs	r3, r4
    b782:	33df      	adds	r3, #223	; 0xdf
    b784:	781b      	ldrb	r3, [r3, #0]
    b786:	708b      	strb	r3, [r1, #2]
    b788:	0023      	movs	r3, r4
    b78a:	33f4      	adds	r3, #244	; 0xf4
    b78c:	781b      	ldrb	r3, [r3, #0]
    b78e:	2b01      	cmp	r3, #1
    b790:	d108      	bne.n	b7a4 <LorawanGetChAndInitiateRadioTransmit+0x38>
    b792:	0020      	movs	r0, r4
    b794:	220e      	movs	r2, #14
    b796:	307c      	adds	r0, #124	; 0x7c
    b798:	7803      	ldrb	r3, [r0, #0]
    b79a:	4393      	bics	r3, r2
    b79c:	001a      	movs	r2, r3
    b79e:	230c      	movs	r3, #12
    b7a0:	4313      	orrs	r3, r2
    b7a2:	7003      	strb	r3, [r0, #0]
    b7a4:	aa05      	add	r2, sp, #20
    b7a6:	202f      	movs	r0, #47	; 0x2f
    b7a8:	4d39      	ldr	r5, [pc, #228]	; (b890 <LorawanGetChAndInitiateRadioTransmit+0x124>)
    b7aa:	47a8      	blx	r5
    b7ac:	0023      	movs	r3, r4
    b7ae:	2808      	cmp	r0, #8
    b7b0:	d132      	bne.n	b818 <LorawanGetChAndInitiateRadioTransmit+0xac>
    b7b2:	33f4      	adds	r3, #244	; 0xf4
    b7b4:	781b      	ldrb	r3, [r3, #0]
    b7b6:	ad03      	add	r5, sp, #12
    b7b8:	2b04      	cmp	r3, #4
    b7ba:	d104      	bne.n	b7c6 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    b7bc:	3b03      	subs	r3, #3
    b7be:	702b      	strb	r3, [r5, #0]
    b7c0:	0028      	movs	r0, r5
    b7c2:	4b34      	ldr	r3, [pc, #208]	; (b894 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    b7c4:	4798      	blx	r3
    b7c6:	9805      	ldr	r0, [sp, #20]
    b7c8:	4b33      	ldr	r3, [pc, #204]	; (b898 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    b7ca:	9906      	ldr	r1, [sp, #24]
    b7cc:	9a07      	ldr	r2, [sp, #28]
    b7ce:	4798      	blx	r3
    b7d0:	0023      	movs	r3, r4
    b7d2:	33c6      	adds	r3, #198	; 0xc6
    b7d4:	881b      	ldrh	r3, [r3, #0]
    b7d6:	0028      	movs	r0, r5
    b7d8:	702b      	strb	r3, [r5, #0]
    b7da:	4b30      	ldr	r3, [pc, #192]	; (b89c <LorawanGetChAndInitiateRadioTransmit+0x130>)
    b7dc:	606b      	str	r3, [r5, #4]
    b7de:	4b30      	ldr	r3, [pc, #192]	; (b8a0 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    b7e0:	4798      	blx	r3
    b7e2:	2800      	cmp	r0, #0
    b7e4:	d109      	bne.n	b7fa <LorawanGetChAndInitiateRadioTransmit+0x8e>
    b7e6:	220e      	movs	r2, #14
    b7e8:	347c      	adds	r4, #124	; 0x7c
    b7ea:	7823      	ldrb	r3, [r4, #0]
    b7ec:	4393      	bics	r3, r2
    b7ee:	001a      	movs	r2, r3
    b7f0:	2302      	movs	r3, #2
    b7f2:	4313      	orrs	r3, r2
    b7f4:	7023      	strb	r3, [r4, #0]
    b7f6:	b009      	add	sp, #36	; 0x24
    b7f8:	bd30      	pop	{r4, r5, pc}
    b7fa:	23e0      	movs	r3, #224	; 0xe0
    b7fc:	2200      	movs	r2, #0
    b7fe:	33ff      	adds	r3, #255	; 0xff
    b800:	5ce3      	ldrb	r3, [r4, r3]
    b802:	4928      	ldr	r1, [pc, #160]	; (b8a4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    b804:	34f3      	adds	r4, #243	; 0xf3
    b806:	4359      	muls	r1, r3
    b808:	4b27      	ldr	r3, [pc, #156]	; (b8a8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    b80a:	7820      	ldrb	r0, [r4, #0]
    b80c:	18c9      	adds	r1, r1, r3
    b80e:	4b27      	ldr	r3, [pc, #156]	; (b8ac <LorawanGetChAndInitiateRadioTransmit+0x140>)
    b810:	9200      	str	r2, [sp, #0]
    b812:	4c27      	ldr	r4, [pc, #156]	; (b8b0 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    b814:	47a0      	blx	r4
    b816:	e7ee      	b.n	b7f6 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    b818:	33ff      	adds	r3, #255	; 0xff
    b81a:	7c5b      	ldrb	r3, [r3, #17]
    b81c:	079a      	lsls	r2, r3, #30
    b81e:	d516      	bpl.n	b84e <LorawanGetChAndInitiateRadioTransmit+0xe2>
    b820:	aa03      	add	r2, sp, #12
    b822:	4924      	ldr	r1, [pc, #144]	; (b8b4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    b824:	2026      	movs	r0, #38	; 0x26
    b826:	47a8      	blx	r5
    b828:	9b03      	ldr	r3, [sp, #12]
    b82a:	1c5a      	adds	r2, r3, #1
    b82c:	d001      	beq.n	b832 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    b82e:	3314      	adds	r3, #20
    b830:	9303      	str	r3, [sp, #12]
    b832:	23e0      	movs	r3, #224	; 0xe0
    b834:	21fa      	movs	r1, #250	; 0xfa
    b836:	33ff      	adds	r3, #255	; 0xff
    b838:	5ce3      	ldrb	r3, [r4, r3]
    b83a:	9a03      	ldr	r2, [sp, #12]
    b83c:	0089      	lsls	r1, r1, #2
    b83e:	1ad3      	subs	r3, r2, r3
    b840:	2200      	movs	r2, #0
    b842:	4359      	muls	r1, r3
    b844:	34e9      	adds	r4, #233	; 0xe9
    b846:	7820      	ldrb	r0, [r4, #0]
    b848:	9200      	str	r2, [sp, #0]
    b84a:	4b1b      	ldr	r3, [pc, #108]	; (b8b8 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    b84c:	e7e1      	b.n	b812 <LorawanGetChAndInitiateRadioTransmit+0xa6>
    b84e:	075b      	lsls	r3, r3, #29
    b850:	d508      	bpl.n	b864 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    b852:	aa03      	add	r2, sp, #12
    b854:	4917      	ldr	r1, [pc, #92]	; (b8b4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    b856:	2033      	movs	r0, #51	; 0x33
    b858:	47a8      	blx	r5
    b85a:	9b03      	ldr	r3, [sp, #12]
    b85c:	1c5a      	adds	r2, r3, #1
    b85e:	d0e8      	beq.n	b832 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    b860:	3301      	adds	r3, #1
    b862:	e7e5      	b.n	b830 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    b864:	0023      	movs	r3, r4
    b866:	2201      	movs	r2, #1
    b868:	338c      	adds	r3, #140	; 0x8c
    b86a:	781b      	ldrb	r3, [r3, #0]
    b86c:	401a      	ands	r2, r3
    b86e:	d109      	bne.n	b884 <LorawanGetChAndInitiateRadioTransmit+0x118>
    b870:	23e0      	movs	r3, #224	; 0xe0
    b872:	33ff      	adds	r3, #255	; 0xff
    b874:	5ce3      	ldrb	r3, [r4, r3]
    b876:	490b      	ldr	r1, [pc, #44]	; (b8a4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    b878:	34e9      	adds	r4, #233	; 0xe9
    b87a:	4359      	muls	r1, r3
    b87c:	4b0a      	ldr	r3, [pc, #40]	; (b8a8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    b87e:	7820      	ldrb	r0, [r4, #0]
    b880:	18c9      	adds	r1, r1, r3
    b882:	e7e1      	b.n	b848 <LorawanGetChAndInitiateRadioTransmit+0xdc>
    b884:	4b0d      	ldr	r3, [pc, #52]	; (b8bc <LorawanGetChAndInitiateRadioTransmit+0x150>)
    b886:	4798      	blx	r3
    b888:	e7b5      	b.n	b7f6 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    b88a:	46c0      	nop			; (mov r8, r8)
    b88c:	20001a44 	.word	0x20001a44
    b890:	00006971 	.word	0x00006971
    b894:	000100a5 	.word	0x000100a5
    b898:	0000b701 	.word	0x0000b701
    b89c:	20001c39 	.word	0x20001c39
    b8a0:	0000f7d1 	.word	0x0000f7d1
    b8a4:	fffffc18 	.word	0xfffffc18
    b8a8:	001e8480 	.word	0x001e8480
    b8ac:	0000b8c1 	.word	0x0000b8c1
    b8b0:	000080dd 	.word	0x000080dd
    b8b4:	20001b23 	.word	0x20001b23
    b8b8:	0000b975 	.word	0x0000b975
    b8bc:	0000b0d5 	.word	0x0000b0d5

0000b8c0 <TransmissionErrorCallback>:
    b8c0:	b530      	push	{r4, r5, lr}
    b8c2:	4c22      	ldr	r4, [pc, #136]	; (b94c <TransmissionErrorCallback+0x8c>)
    b8c4:	2501      	movs	r5, #1
    b8c6:	0023      	movs	r3, r4
    b8c8:	b08b      	sub	sp, #44	; 0x2c
    b8ca:	a903      	add	r1, sp, #12
    b8cc:	700d      	strb	r5, [r1, #0]
    b8ce:	33e1      	adds	r3, #225	; 0xe1
    b8d0:	781b      	ldrb	r3, [r3, #0]
    b8d2:	aa07      	add	r2, sp, #28
    b8d4:	704b      	strb	r3, [r1, #1]
    b8d6:	0023      	movs	r3, r4
    b8d8:	33df      	adds	r3, #223	; 0xdf
    b8da:	781b      	ldrb	r3, [r3, #0]
    b8dc:	202f      	movs	r0, #47	; 0x2f
    b8de:	708b      	strb	r3, [r1, #2]
    b8e0:	4b1b      	ldr	r3, [pc, #108]	; (b950 <TransmissionErrorCallback+0x90>)
    b8e2:	4798      	blx	r3
    b8e4:	2808      	cmp	r0, #8
    b8e6:	d121      	bne.n	b92c <TransmissionErrorCallback+0x6c>
    b8e8:	a804      	add	r0, sp, #16
    b8ea:	4b1a      	ldr	r3, [pc, #104]	; (b954 <TransmissionErrorCallback+0x94>)
    b8ec:	7005      	strb	r5, [r0, #0]
    b8ee:	4798      	blx	r3
    b8f0:	9807      	ldr	r0, [sp, #28]
    b8f2:	4b19      	ldr	r3, [pc, #100]	; (b958 <TransmissionErrorCallback+0x98>)
    b8f4:	9908      	ldr	r1, [sp, #32]
    b8f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b8f8:	4798      	blx	r3
    b8fa:	0023      	movs	r3, r4
    b8fc:	33c6      	adds	r3, #198	; 0xc6
    b8fe:	881b      	ldrh	r3, [r3, #0]
    b900:	a805      	add	r0, sp, #20
    b902:	7003      	strb	r3, [r0, #0]
    b904:	4b15      	ldr	r3, [pc, #84]	; (b95c <TransmissionErrorCallback+0x9c>)
    b906:	6043      	str	r3, [r0, #4]
    b908:	4b15      	ldr	r3, [pc, #84]	; (b960 <TransmissionErrorCallback+0xa0>)
    b90a:	4798      	blx	r3
    b90c:	2800      	cmp	r0, #0
    b90e:	d01b      	beq.n	b948 <TransmissionErrorCallback+0x88>
    b910:	0023      	movs	r3, r4
    b912:	33f4      	adds	r3, #244	; 0xf4
    b914:	781b      	ldrb	r3, [r3, #0]
    b916:	42ab      	cmp	r3, r5
    b918:	d108      	bne.n	b92c <TransmissionErrorCallback+0x6c>
    b91a:	0021      	movs	r1, r4
    b91c:	220e      	movs	r2, #14
    b91e:	317c      	adds	r1, #124	; 0x7c
    b920:	780b      	ldrb	r3, [r1, #0]
    b922:	4393      	bics	r3, r2
    b924:	001a      	movs	r2, r3
    b926:	230c      	movs	r3, #12
    b928:	4313      	orrs	r3, r2
    b92a:	700b      	strb	r3, [r1, #0]
    b92c:	23e0      	movs	r3, #224	; 0xe0
    b92e:	2200      	movs	r2, #0
    b930:	33ff      	adds	r3, #255	; 0xff
    b932:	5ce3      	ldrb	r3, [r4, r3]
    b934:	490b      	ldr	r1, [pc, #44]	; (b964 <TransmissionErrorCallback+0xa4>)
    b936:	34f3      	adds	r4, #243	; 0xf3
    b938:	4359      	muls	r1, r3
    b93a:	4b0b      	ldr	r3, [pc, #44]	; (b968 <TransmissionErrorCallback+0xa8>)
    b93c:	7820      	ldrb	r0, [r4, #0]
    b93e:	18c9      	adds	r1, r1, r3
    b940:	9200      	str	r2, [sp, #0]
    b942:	4b0a      	ldr	r3, [pc, #40]	; (b96c <TransmissionErrorCallback+0xac>)
    b944:	4c0a      	ldr	r4, [pc, #40]	; (b970 <TransmissionErrorCallback+0xb0>)
    b946:	47a0      	blx	r4
    b948:	b00b      	add	sp, #44	; 0x2c
    b94a:	bd30      	pop	{r4, r5, pc}
    b94c:	20001a44 	.word	0x20001a44
    b950:	00006971 	.word	0x00006971
    b954:	000100a5 	.word	0x000100a5
    b958:	0000b701 	.word	0x0000b701
    b95c:	20001c39 	.word	0x20001c39
    b960:	0000f7d1 	.word	0x0000f7d1
    b964:	fffffc18 	.word	0xfffffc18
    b968:	001e8480 	.word	0x001e8480
    b96c:	0000b8c1 	.word	0x0000b8c1
    b970:	000080dd 	.word	0x000080dd

0000b974 <UnconfirmedTransmissionCallback>:
    b974:	b5f0      	push	{r4, r5, r6, r7, lr}
    b976:	4c38      	ldr	r4, [pc, #224]	; (ba58 <UnconfirmedTransmissionCallback+0xe4>)
    b978:	b08b      	sub	sp, #44	; 0x2c
    b97a:	0023      	movs	r3, r4
    b97c:	33c6      	adds	r3, #198	; 0xc6
    b97e:	881b      	ldrh	r3, [r3, #0]
    b980:	af05      	add	r7, sp, #20
    b982:	703b      	strb	r3, [r7, #0]
    b984:	4b35      	ldr	r3, [pc, #212]	; (ba5c <UnconfirmedTransmissionCallback+0xe8>)
    b986:	a903      	add	r1, sp, #12
    b988:	9306      	str	r3, [sp, #24]
    b98a:	2301      	movs	r3, #1
    b98c:	700b      	strb	r3, [r1, #0]
    b98e:	0023      	movs	r3, r4
    b990:	0026      	movs	r6, r4
    b992:	33e1      	adds	r3, #225	; 0xe1
    b994:	781b      	ldrb	r3, [r3, #0]
    b996:	36df      	adds	r6, #223	; 0xdf
    b998:	704b      	strb	r3, [r1, #1]
    b99a:	7833      	ldrb	r3, [r6, #0]
    b99c:	aa07      	add	r2, sp, #28
    b99e:	202f      	movs	r0, #47	; 0x2f
    b9a0:	4d2f      	ldr	r5, [pc, #188]	; (ba60 <UnconfirmedTransmissionCallback+0xec>)
    b9a2:	708b      	strb	r3, [r1, #2]
    b9a4:	47a8      	blx	r5
    b9a6:	2808      	cmp	r0, #8
    b9a8:	d12c      	bne.n	ba04 <UnconfirmedTransmissionCallback+0x90>
    b9aa:	2301      	movs	r3, #1
    b9ac:	a804      	add	r0, sp, #16
    b9ae:	7003      	strb	r3, [r0, #0]
    b9b0:	4b2c      	ldr	r3, [pc, #176]	; (ba64 <UnconfirmedTransmissionCallback+0xf0>)
    b9b2:	4798      	blx	r3
    b9b4:	9807      	ldr	r0, [sp, #28]
    b9b6:	4b2c      	ldr	r3, [pc, #176]	; (ba68 <UnconfirmedTransmissionCallback+0xf4>)
    b9b8:	9908      	ldr	r1, [sp, #32]
    b9ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b9bc:	4798      	blx	r3
    b9be:	0038      	movs	r0, r7
    b9c0:	4b2a      	ldr	r3, [pc, #168]	; (ba6c <UnconfirmedTransmissionCallback+0xf8>)
    b9c2:	4798      	blx	r3
    b9c4:	2800      	cmp	r0, #0
    b9c6:	d01b      	beq.n	ba00 <UnconfirmedTransmissionCallback+0x8c>
    b9c8:	0023      	movs	r3, r4
    b9ca:	33f4      	adds	r3, #244	; 0xf4
    b9cc:	781b      	ldrb	r3, [r3, #0]
    b9ce:	2b01      	cmp	r3, #1
    b9d0:	d108      	bne.n	b9e4 <UnconfirmedTransmissionCallback+0x70>
    b9d2:	0021      	movs	r1, r4
    b9d4:	220e      	movs	r2, #14
    b9d6:	317c      	adds	r1, #124	; 0x7c
    b9d8:	780b      	ldrb	r3, [r1, #0]
    b9da:	4393      	bics	r3, r2
    b9dc:	001a      	movs	r2, r3
    b9de:	230c      	movs	r3, #12
    b9e0:	4313      	orrs	r3, r2
    b9e2:	700b      	strb	r3, [r1, #0]
    b9e4:	23e0      	movs	r3, #224	; 0xe0
    b9e6:	2200      	movs	r2, #0
    b9e8:	33ff      	adds	r3, #255	; 0xff
    b9ea:	5ce3      	ldrb	r3, [r4, r3]
    b9ec:	4920      	ldr	r1, [pc, #128]	; (ba70 <UnconfirmedTransmissionCallback+0xfc>)
    b9ee:	34f3      	adds	r4, #243	; 0xf3
    b9f0:	4359      	muls	r1, r3
    b9f2:	4b20      	ldr	r3, [pc, #128]	; (ba74 <UnconfirmedTransmissionCallback+0x100>)
    b9f4:	7820      	ldrb	r0, [r4, #0]
    b9f6:	18c9      	adds	r1, r1, r3
    b9f8:	4b1f      	ldr	r3, [pc, #124]	; (ba78 <UnconfirmedTransmissionCallback+0x104>)
    b9fa:	9200      	str	r2, [sp, #0]
    b9fc:	4c1f      	ldr	r4, [pc, #124]	; (ba7c <UnconfirmedTransmissionCallback+0x108>)
    b9fe:	47a0      	blx	r4
    ba00:	b00b      	add	sp, #44	; 0x2c
    ba02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ba04:	23fa      	movs	r3, #250	; 0xfa
    ba06:	00db      	lsls	r3, r3, #3
    ba08:	9304      	str	r3, [sp, #16]
    ba0a:	0023      	movs	r3, r4
    ba0c:	33ff      	adds	r3, #255	; 0xff
    ba0e:	7c5b      	ldrb	r3, [r3, #17]
    ba10:	079a      	lsls	r2, r3, #30
    ba12:	d516      	bpl.n	ba42 <UnconfirmedTransmissionCallback+0xce>
    ba14:	aa04      	add	r2, sp, #16
    ba16:	0031      	movs	r1, r6
    ba18:	2026      	movs	r0, #38	; 0x26
    ba1a:	47a8      	blx	r5
    ba1c:	9b04      	ldr	r3, [sp, #16]
    ba1e:	1c5a      	adds	r2, r3, #1
    ba20:	d001      	beq.n	ba26 <UnconfirmedTransmissionCallback+0xb2>
    ba22:	3314      	adds	r3, #20
    ba24:	9304      	str	r3, [sp, #16]
    ba26:	23e0      	movs	r3, #224	; 0xe0
    ba28:	33ff      	adds	r3, #255	; 0xff
    ba2a:	5ce3      	ldrb	r3, [r4, r3]
    ba2c:	9a04      	ldr	r2, [sp, #16]
    ba2e:	21fa      	movs	r1, #250	; 0xfa
    ba30:	1ad3      	subs	r3, r2, r3
    ba32:	2200      	movs	r2, #0
    ba34:	0089      	lsls	r1, r1, #2
    ba36:	34e9      	adds	r4, #233	; 0xe9
    ba38:	4359      	muls	r1, r3
    ba3a:	7820      	ldrb	r0, [r4, #0]
    ba3c:	4b10      	ldr	r3, [pc, #64]	; (ba80 <UnconfirmedTransmissionCallback+0x10c>)
    ba3e:	9200      	str	r2, [sp, #0]
    ba40:	e7dc      	b.n	b9fc <UnconfirmedTransmissionCallback+0x88>
    ba42:	075b      	lsls	r3, r3, #29
    ba44:	d5ef      	bpl.n	ba26 <UnconfirmedTransmissionCallback+0xb2>
    ba46:	aa04      	add	r2, sp, #16
    ba48:	0031      	movs	r1, r6
    ba4a:	2033      	movs	r0, #51	; 0x33
    ba4c:	47a8      	blx	r5
    ba4e:	9b04      	ldr	r3, [sp, #16]
    ba50:	1c5a      	adds	r2, r3, #1
    ba52:	d0e8      	beq.n	ba26 <UnconfirmedTransmissionCallback+0xb2>
    ba54:	3301      	adds	r3, #1
    ba56:	e7e5      	b.n	ba24 <UnconfirmedTransmissionCallback+0xb0>
    ba58:	20001a44 	.word	0x20001a44
    ba5c:	20001c39 	.word	0x20001c39
    ba60:	00006971 	.word	0x00006971
    ba64:	000100a5 	.word	0x000100a5
    ba68:	0000b701 	.word	0x0000b701
    ba6c:	0000f7d1 	.word	0x0000f7d1
    ba70:	fffffc18 	.word	0xfffffc18
    ba74:	001e8480 	.word	0x001e8480
    ba78:	0000b8c1 	.word	0x0000b8c1
    ba7c:	000080dd 	.word	0x000080dd
    ba80:	0000b975 	.word	0x0000b975

0000ba84 <UpdateJoinInProgress>:
    ba84:	b570      	push	{r4, r5, r6, lr}
    ba86:	2504      	movs	r5, #4
    ba88:	4c0a      	ldr	r4, [pc, #40]	; (bab4 <UpdateJoinInProgress+0x30>)
    ba8a:	0002      	movs	r2, r0
    ba8c:	0021      	movs	r1, r4
    ba8e:	348c      	adds	r4, #140	; 0x8c
    ba90:	7826      	ldrb	r6, [r4, #0]
    ba92:	2001      	movs	r0, #1
    ba94:	4335      	orrs	r5, r6
    ba96:	7025      	strb	r5, [r4, #0]
    ba98:	2407      	movs	r4, #7
    ba9a:	4022      	ands	r2, r4
    ba9c:	4082      	lsls	r2, r0
    ba9e:	317c      	adds	r1, #124	; 0x7c
    baa0:	780b      	ldrb	r3, [r1, #0]
    baa2:	1924      	adds	r4, r4, r4
    baa4:	4383      	bics	r3, r0
    baa6:	43a3      	bics	r3, r4
    baa8:	4313      	orrs	r3, r2
    baaa:	700b      	strb	r3, [r1, #0]
    baac:	210b      	movs	r1, #11
    baae:	4b02      	ldr	r3, [pc, #8]	; (bab8 <UpdateJoinInProgress+0x34>)
    bab0:	4798      	blx	r3
    bab2:	bd70      	pop	{r4, r5, r6, pc}
    bab4:	20001a44 	.word	0x20001a44
    bab8:	000070b5 	.word	0x000070b5

0000babc <LORAWAN_Join>:
    babc:	b573      	push	{r0, r1, r4, r5, r6, lr}
    babe:	4c33      	ldr	r4, [pc, #204]	; (bb8c <LORAWAN_Join+0xd0>)
    bac0:	0006      	movs	r6, r0
    bac2:	0023      	movs	r3, r4
    bac4:	337c      	adds	r3, #124	; 0x7c
    bac6:	781b      	ldrb	r3, [r3, #0]
    bac8:	200f      	movs	r0, #15
    baca:	b25a      	sxtb	r2, r3
    bacc:	2a00      	cmp	r2, #0
    bace:	db4b      	blt.n	bb68 <LORAWAN_Join+0xac>
    bad0:	3803      	subs	r0, #3
    bad2:	065b      	lsls	r3, r3, #25
    bad4:	d448      	bmi.n	bb68 <LORAWAN_Join+0xac>
    bad6:	0023      	movs	r3, r4
    bad8:	338c      	adds	r3, #140	; 0x8c
    bada:	781b      	ldrb	r3, [r3, #0]
    badc:	3007      	adds	r0, #7
    bade:	075b      	lsls	r3, r3, #29
    bae0:	d442      	bmi.n	bb68 <LORAWAN_Join+0xac>
    bae2:	0023      	movs	r3, r4
    bae4:	33f4      	adds	r3, #244	; 0xf4
    bae6:	781b      	ldrb	r3, [r3, #0]
    bae8:	2b04      	cmp	r3, #4
    baea:	d038      	beq.n	bb5e <LORAWAN_Join+0xa2>
    baec:	0023      	movs	r3, r4
    baee:	33f4      	adds	r3, #244	; 0xf4
    baf0:	781b      	ldrb	r3, [r3, #0]
    baf2:	2b01      	cmp	r3, #1
    baf4:	d105      	bne.n	bb02 <LORAWAN_Join+0x46>
    baf6:	0023      	movs	r3, r4
    baf8:	337c      	adds	r3, #124	; 0x7c
    bafa:	781a      	ldrb	r2, [r3, #0]
    bafc:	230e      	movs	r3, #14
    bafe:	421a      	tst	r2, r3
    bb00:	d131      	bne.n	bb66 <LORAWAN_Join+0xaa>
    bb02:	2102      	movs	r1, #2
    bb04:	2001      	movs	r0, #1
    bb06:	4d22      	ldr	r5, [pc, #136]	; (bb90 <LORAWAN_Join+0xd4>)
    bb08:	7026      	strb	r6, [r4, #0]
    bb0a:	47a8      	blx	r5
    bb0c:	0023      	movs	r3, r4
    bb0e:	33d6      	adds	r3, #214	; 0xd6
    bb10:	781b      	ldrb	r3, [r3, #0]
    bb12:	2e00      	cmp	r6, #0
    bb14:	d129      	bne.n	bb6a <LORAWAN_Join+0xae>
    bb16:	200b      	movs	r0, #11
    bb18:	4003      	ands	r3, r0
    bb1a:	4283      	cmp	r3, r0
    bb1c:	d004      	beq.n	bb28 <LORAWAN_Join+0x6c>
    bb1e:	23e2      	movs	r3, #226	; 0xe2
    bb20:	33ff      	adds	r3, #255	; 0xff
    bb22:	5ce3      	ldrb	r3, [r4, r3]
    bb24:	2b00      	cmp	r3, #0
    bb26:	d01f      	beq.n	bb68 <LORAWAN_Join+0xac>
    bb28:	0023      	movs	r3, r4
    bb2a:	337c      	adds	r3, #124	; 0x7c
    bb2c:	781b      	ldrb	r3, [r3, #0]
    bb2e:	07db      	lsls	r3, r3, #31
    bb30:	d503      	bpl.n	bb3a <LORAWAN_Join+0x7e>
    bb32:	2100      	movs	r1, #0
    bb34:	203b      	movs	r0, #59	; 0x3b
    bb36:	4b17      	ldr	r3, [pc, #92]	; (bb94 <LORAWAN_Join+0xd8>)
    bb38:	4798      	blx	r3
    bb3a:	0022      	movs	r2, r4
    bb3c:	2001      	movs	r0, #1
    bb3e:	327c      	adds	r2, #124	; 0x7c
    bb40:	7813      	ldrb	r3, [r2, #0]
    bb42:	348c      	adds	r4, #140	; 0x8c
    bb44:	4383      	bics	r3, r0
    bb46:	7013      	strb	r3, [r2, #0]
    bb48:	2304      	movs	r3, #4
    bb4a:	7822      	ldrb	r2, [r4, #0]
    bb4c:	210b      	movs	r1, #11
    bb4e:	4313      	orrs	r3, r2
    bb50:	7023      	strb	r3, [r4, #0]
    bb52:	47a8      	blx	r5
    bb54:	2000      	movs	r0, #0
    bb56:	4b10      	ldr	r3, [pc, #64]	; (bb98 <LORAWAN_Join+0xdc>)
    bb58:	4798      	blx	r3
    bb5a:	2008      	movs	r0, #8
    bb5c:	e004      	b.n	bb68 <LORAWAN_Join+0xac>
    bb5e:	4b0f      	ldr	r3, [pc, #60]	; (bb9c <LORAWAN_Join+0xe0>)
    bb60:	4798      	blx	r3
    bb62:	2808      	cmp	r0, #8
    bb64:	d0c2      	beq.n	baec <LORAWAN_Join+0x30>
    bb66:	2011      	movs	r0, #17
    bb68:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    bb6a:	2234      	movs	r2, #52	; 0x34
    bb6c:	200b      	movs	r0, #11
    bb6e:	4013      	ands	r3, r2
    bb70:	4293      	cmp	r3, r2
    bb72:	d1f9      	bne.n	bb68 <LORAWAN_Join+0xac>
    bb74:	3804      	subs	r0, #4
    bb76:	4b0a      	ldr	r3, [pc, #40]	; (bba0 <LORAWAN_Join+0xe4>)
    bb78:	4798      	blx	r3
    bb7a:	2200      	movs	r2, #0
    bb7c:	34f2      	adds	r4, #242	; 0xf2
    bb7e:	7820      	ldrb	r0, [r4, #0]
    bb80:	4b08      	ldr	r3, [pc, #32]	; (bba4 <LORAWAN_Join+0xe8>)
    bb82:	9200      	str	r2, [sp, #0]
    bb84:	4908      	ldr	r1, [pc, #32]	; (bba8 <LORAWAN_Join+0xec>)
    bb86:	4c09      	ldr	r4, [pc, #36]	; (bbac <LORAWAN_Join+0xf0>)
    bb88:	47a0      	blx	r4
    bb8a:	e7e6      	b.n	bb5a <LORAWAN_Join+0x9e>
    bb8c:	20001a44 	.word	0x20001a44
    bb90:	000070b5 	.word	0x000070b5
    bb94:	00006a7d 	.word	0x00006a7d
    bb98:	0000ed0d 	.word	0x0000ed0d
    bb9c:	0000e57d 	.word	0x0000e57d
    bba0:	0000ba85 	.word	0x0000ba85
    bba4:	0000aa69 	.word	0x0000aa69
    bba8:	0000c350 	.word	0x0000c350
    bbac:	000080dd 	.word	0x000080dd

0000bbb0 <EncryptFRMPayload>:
    bbb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbb2:	0007      	movs	r7, r0
    bbb4:	2401      	movs	r4, #1
    bbb6:	b089      	sub	sp, #36	; 0x24
    bbb8:	9306      	str	r3, [sp, #24]
    bbba:	ab10      	add	r3, sp, #64	; 0x40
    bbbc:	781d      	ldrb	r5, [r3, #0]
    bbbe:	090b      	lsrs	r3, r1, #4
    bbc0:	9104      	str	r1, [sp, #16]
    bbc2:	9205      	str	r2, [sp, #20]
    bbc4:	9303      	str	r3, [sp, #12]
    bbc6:	9b03      	ldr	r3, [sp, #12]
    bbc8:	429c      	cmp	r4, r3
    bbca:	d907      	bls.n	bbdc <EncryptFRMPayload+0x2c>
    bbcc:	260f      	movs	r6, #15
    bbce:	9b04      	ldr	r3, [sp, #16]
    bbd0:	4033      	ands	r3, r6
    bbd2:	1e1e      	subs	r6, r3, #0
    bbd4:	d126      	bne.n	bc24 <EncryptFRMPayload+0x74>
    bbd6:	2000      	movs	r0, #0
    bbd8:	b009      	add	sp, #36	; 0x24
    bbda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bbdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    bbde:	0022      	movs	r2, r4
    bbe0:	9300      	str	r3, [sp, #0]
    bbe2:	9906      	ldr	r1, [sp, #24]
    bbe4:	2301      	movs	r3, #1
    bbe6:	9805      	ldr	r0, [sp, #20]
    bbe8:	4e1e      	ldr	r6, [pc, #120]	; (bc64 <EncryptFRMPayload+0xb4>)
    bbea:	47b0      	blx	r6
    bbec:	4e1e      	ldr	r6, [pc, #120]	; (bc68 <EncryptFRMPayload+0xb8>)
    bbee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    bbf0:	2101      	movs	r1, #1
    bbf2:	0030      	movs	r0, r6
    bbf4:	4b1d      	ldr	r3, [pc, #116]	; (bc6c <EncryptFRMPayload+0xbc>)
    bbf6:	4798      	blx	r3
    bbf8:	2800      	cmp	r0, #0
    bbfa:	d1ed      	bne.n	bbd8 <EncryptFRMPayload+0x28>
    bbfc:	1e63      	subs	r3, r4, #1
    bbfe:	011b      	lsls	r3, r3, #4
    bc00:	18fb      	adds	r3, r7, r3
    bc02:	9307      	str	r3, [sp, #28]
    bc04:	9b07      	ldr	r3, [sp, #28]
    bc06:	182a      	adds	r2, r5, r0
    bc08:	5c19      	ldrb	r1, [r3, r0]
    bc0a:	5d83      	ldrb	r3, [r0, r6]
    bc0c:	b2d2      	uxtb	r2, r2
    bc0e:	4059      	eors	r1, r3
    bc10:	9b11      	ldr	r3, [sp, #68]	; 0x44
    bc12:	3001      	adds	r0, #1
    bc14:	5499      	strb	r1, [r3, r2]
    bc16:	2810      	cmp	r0, #16
    bc18:	d1f4      	bne.n	bc04 <EncryptFRMPayload+0x54>
    bc1a:	3510      	adds	r5, #16
    bc1c:	3401      	adds	r4, #1
    bc1e:	b2ed      	uxtb	r5, r5
    bc20:	b2e4      	uxtb	r4, r4
    bc22:	e7d0      	b.n	bbc6 <EncryptFRMPayload+0x16>
    bc24:	9b12      	ldr	r3, [sp, #72]	; 0x48
    bc26:	0022      	movs	r2, r4
    bc28:	9300      	str	r3, [sp, #0]
    bc2a:	9906      	ldr	r1, [sp, #24]
    bc2c:	2301      	movs	r3, #1
    bc2e:	9805      	ldr	r0, [sp, #20]
    bc30:	4c0c      	ldr	r4, [pc, #48]	; (bc64 <EncryptFRMPayload+0xb4>)
    bc32:	47a0      	blx	r4
    bc34:	4c0c      	ldr	r4, [pc, #48]	; (bc68 <EncryptFRMPayload+0xb8>)
    bc36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    bc38:	2101      	movs	r1, #1
    bc3a:	0020      	movs	r0, r4
    bc3c:	4b0b      	ldr	r3, [pc, #44]	; (bc6c <EncryptFRMPayload+0xbc>)
    bc3e:	4798      	blx	r3
    bc40:	2800      	cmp	r0, #0
    bc42:	d1c9      	bne.n	bbd8 <EncryptFRMPayload+0x28>
    bc44:	9b03      	ldr	r3, [sp, #12]
    bc46:	011b      	lsls	r3, r3, #4
    bc48:	18fb      	adds	r3, r7, r3
    bc4a:	5d07      	ldrb	r7, [r0, r4]
    bc4c:	5c19      	ldrb	r1, [r3, r0]
    bc4e:	182a      	adds	r2, r5, r0
    bc50:	4079      	eors	r1, r7
    bc52:	9f11      	ldr	r7, [sp, #68]	; 0x44
    bc54:	b2d2      	uxtb	r2, r2
    bc56:	3001      	adds	r0, #1
    bc58:	54b9      	strb	r1, [r7, r2]
    bc5a:	b2c2      	uxtb	r2, r0
    bc5c:	4296      	cmp	r6, r2
    bc5e:	d8f4      	bhi.n	bc4a <EncryptFRMPayload+0x9a>
    bc60:	e7b9      	b.n	bbd6 <EncryptFRMPayload+0x26>
    bc62:	46c0      	nop			; (mov r8, r8)
    bc64:	0000ab95 	.word	0x0000ab95
    bc68:	20001074 	.word	0x20001074
    bc6c:	00006c49 	.word	0x00006c49

0000bc70 <UpdateTransactionCompleteCbParams>:
    bc70:	23ea      	movs	r3, #234	; 0xea
    bc72:	2201      	movs	r2, #1
    bc74:	b570      	push	{r4, r5, r6, lr}
    bc76:	0001      	movs	r1, r0
    bc78:	4c14      	ldr	r4, [pc, #80]	; (bccc <UpdateTransactionCompleteCbParams+0x5c>)
    bc7a:	4815      	ldr	r0, [pc, #84]	; (bcd0 <UpdateTransactionCompleteCbParams+0x60>)
    bc7c:	005b      	lsls	r3, r3, #1
    bc7e:	54e2      	strb	r2, [r4, r3]
    bc80:	7842      	ldrb	r2, [r0, #1]
    bc82:	7803      	ldrb	r3, [r0, #0]
    bc84:	0212      	lsls	r2, r2, #8
    bc86:	431a      	orrs	r2, r3
    bc88:	7883      	ldrb	r3, [r0, #2]
    bc8a:	041b      	lsls	r3, r3, #16
    bc8c:	431a      	orrs	r2, r3
    bc8e:	78c3      	ldrb	r3, [r0, #3]
    bc90:	061b      	lsls	r3, r3, #24
    bc92:	4313      	orrs	r3, r2
    bc94:	d010      	beq.n	bcb8 <UpdateTransactionCompleteCbParams+0x48>
    bc96:	0022      	movs	r2, r4
    bc98:	2504      	movs	r5, #4
    bc9a:	32f8      	adds	r2, #248	; 0xf8
    bc9c:	6812      	ldr	r2, [r2, #0]
    bc9e:	422a      	tst	r2, r5
    bca0:	d00a      	beq.n	bcb8 <UpdateTransactionCompleteCbParams+0x48>
    bca2:	0022      	movs	r2, r4
    bca4:	32fc      	adds	r2, #252	; 0xfc
    bca6:	6810      	ldr	r0, [r2, #0]
    bca8:	2800      	cmp	r0, #0
    bcaa:	d005      	beq.n	bcb8 <UpdateTransactionCompleteCbParams+0x48>
    bcac:	0022      	movs	r2, r4
    bcae:	32ff      	adds	r2, #255	; 0xff
    bcb0:	7151      	strb	r1, [r2, #5]
    bcb2:	7055      	strb	r5, [r2, #1]
    bcb4:	4907      	ldr	r1, [pc, #28]	; (bcd4 <UpdateTransactionCompleteCbParams+0x64>)
    bcb6:	4798      	blx	r3
    bcb8:	23ea      	movs	r3, #234	; 0xea
    bcba:	005b      	lsls	r3, r3, #1
    bcbc:	5ce3      	ldrb	r3, [r4, r3]
    bcbe:	2b00      	cmp	r3, #0
    bcc0:	d002      	beq.n	bcc8 <UpdateTransactionCompleteCbParams+0x58>
    bcc2:	2300      	movs	r3, #0
    bcc4:	34fc      	adds	r4, #252	; 0xfc
    bcc6:	6023      	str	r3, [r4, #0]
    bcc8:	bd70      	pop	{r4, r5, r6, pc}
    bcca:	46c0      	nop			; (mov r8, r8)
    bccc:	20001a44 	.word	0x20001a44
    bcd0:	20001d3c 	.word	0x20001d3c
    bcd4:	20001b44 	.word	0x20001b44

0000bcd8 <AssemblePacket>:
    bcd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bcda:	2710      	movs	r7, #16
    bcdc:	b08d      	sub	sp, #52	; 0x34
    bcde:	9306      	str	r3, [sp, #24]
    bce0:	ab04      	add	r3, sp, #16
    bce2:	839f      	strh	r7, [r3, #28]
    bce4:	231e      	movs	r3, #30
    bce6:	9208      	str	r2, [sp, #32]
    bce8:	aa04      	add	r2, sp, #16
    bcea:	189b      	adds	r3, r3, r2
    bcec:	2500      	movs	r5, #0
    bcee:	2210      	movs	r2, #16
    bcf0:	ac0a      	add	r4, sp, #40	; 0x28
    bcf2:	9007      	str	r0, [sp, #28]
    bcf4:	9109      	str	r1, [sp, #36]	; 0x24
    bcf6:	32ff      	adds	r2, #255	; 0xff
    bcf8:	0029      	movs	r1, r5
    bcfa:	4eb5      	ldr	r6, [pc, #724]	; (bfd0 <AssemblePacket+0x2f8>)
    bcfc:	7025      	strb	r5, [r4, #0]
    bcfe:	48b5      	ldr	r0, [pc, #724]	; (bfd4 <AssemblePacket+0x2fc>)
    bd00:	801d      	strh	r5, [r3, #0]
    bd02:	47b0      	blx	r6
    bd04:	003a      	movs	r2, r7
    bd06:	0029      	movs	r1, r5
    bd08:	48b3      	ldr	r0, [pc, #716]	; (bfd8 <AssemblePacket+0x300>)
    bd0a:	47b0      	blx	r6
    bd0c:	221f      	movs	r2, #31
    bd0e:	7823      	ldrb	r3, [r4, #0]
    bd10:	9907      	ldr	r1, [sp, #28]
    bd12:	4013      	ands	r3, r2
    bd14:	42a9      	cmp	r1, r5
    bd16:	d043      	beq.n	bda0 <AssemblePacket+0xc8>
    bd18:	3a9f      	subs	r2, #159	; 0x9f
    bd1a:	4313      	orrs	r3, r2
    bd1c:	7023      	strb	r3, [r4, #0]
    bd1e:	4baf      	ldr	r3, [pc, #700]	; (bfdc <AssemblePacket+0x304>)
    bd20:	3281      	adds	r2, #129	; 0x81
    bd22:	338c      	adds	r3, #140	; 0x8c
    bd24:	7819      	ldrb	r1, [r3, #0]
    bd26:	430a      	orrs	r2, r1
    bd28:	701a      	strb	r2, [r3, #0]
    bd2a:	22e0      	movs	r2, #224	; 0xe0
    bd2c:	7823      	ldrb	r3, [r4, #0]
    bd2e:	48a9      	ldr	r0, [pc, #676]	; (bfd4 <AssemblePacket+0x2fc>)
    bd30:	4013      	ands	r3, r2
    bd32:	7023      	strb	r3, [r4, #0]
    bd34:	4ca9      	ldr	r4, [pc, #676]	; (bfdc <AssemblePacket+0x304>)
    bd36:	7403      	strb	r3, [r0, #16]
    bd38:	3adc      	subs	r2, #220	; 0xdc
    bd3a:	4ba9      	ldr	r3, [pc, #676]	; (bfe0 <AssemblePacket+0x308>)
    bd3c:	3011      	adds	r0, #17
    bd3e:	1c61      	adds	r1, r4, #1
    bd40:	4798      	blx	r3
    bd42:	2315      	movs	r3, #21
    bd44:	aa04      	add	r2, sp, #16
    bd46:	8393      	strh	r3, [r2, #28]
    bd48:	0023      	movs	r3, r4
    bd4a:	337c      	adds	r3, #124	; 0x7c
    bd4c:	781b      	ldrb	r3, [r3, #0]
    bd4e:	2700      	movs	r7, #0
    bd50:	069b      	lsls	r3, r3, #26
    bd52:	d400      	bmi.n	bd56 <AssemblePacket+0x7e>
    bd54:	e0fd      	b.n	bf52 <AssemblePacket+0x27a>
    bd56:	0023      	movs	r3, r4
    bd58:	33df      	adds	r3, #223	; 0xdf
    bd5a:	781a      	ldrb	r2, [r3, #0]
    bd5c:	23ea      	movs	r3, #234	; 0xea
    bd5e:	469c      	mov	ip, r3
    bd60:	44a4      	add	ip, r4
    bd62:	4663      	mov	r3, ip
    bd64:	781d      	ldrb	r5, [r3, #0]
    bd66:	42aa      	cmp	r2, r5
    bd68:	d200      	bcs.n	bd6c <AssemblePacket+0x94>
    bd6a:	e0f2      	b.n	bf52 <AssemblePacket+0x27a>
    bd6c:	0021      	movs	r1, r4
    bd6e:	0026      	movs	r6, r4
    bd70:	4b9c      	ldr	r3, [pc, #624]	; (bfe4 <AssemblePacket+0x30c>)
    bd72:	31c2      	adds	r1, #194	; 0xc2
    bd74:	7818      	ldrb	r0, [r3, #0]
    bd76:	880b      	ldrh	r3, [r1, #0]
    bd78:	36d4      	adds	r6, #212	; 0xd4
    bd7a:	3301      	adds	r3, #1
    bd7c:	b29b      	uxth	r3, r3
    bd7e:	800b      	strh	r3, [r1, #0]
    bd80:	7836      	ldrb	r6, [r6, #0]
    bd82:	42b3      	cmp	r3, r6
    bd84:	d110      	bne.n	bda8 <AssemblePacket+0xd0>
    bd86:	0023      	movs	r3, r4
    bd88:	33ed      	adds	r3, #237	; 0xed
    bd8a:	701f      	strb	r7, [r3, #0]
    bd8c:	2380      	movs	r3, #128	; 0x80
    bd8e:	2040      	movs	r0, #64	; 0x40
    bd90:	348c      	adds	r4, #140	; 0x8c
    bd92:	425b      	negs	r3, r3
    bd94:	7822      	ldrb	r2, [r4, #0]
    bd96:	4318      	orrs	r0, r3
    bd98:	3390      	adds	r3, #144	; 0x90
    bd9a:	4313      	orrs	r3, r2
    bd9c:	7023      	strb	r3, [r4, #0]
    bd9e:	e02f      	b.n	be00 <AssemblePacket+0x128>
    bda0:	2240      	movs	r2, #64	; 0x40
    bda2:	4313      	orrs	r3, r2
    bda4:	7023      	strb	r3, [r4, #0]
    bda6:	e7c0      	b.n	bd2a <AssemblePacket+0x52>
    bda8:	42b3      	cmp	r3, r6
    bdaa:	d929      	bls.n	be00 <AssemblePacket+0x128>
    bdac:	42aa      	cmp	r2, r5
    bdae:	d100      	bne.n	bdb2 <AssemblePacket+0xda>
    bdb0:	e0c9      	b.n	bf46 <AssemblePacket+0x26e>
    bdb2:	0021      	movs	r1, r4
    bdb4:	0020      	movs	r0, r4
    bdb6:	31ed      	adds	r1, #237	; 0xed
    bdb8:	780b      	ldrb	r3, [r1, #0]
    bdba:	30d5      	adds	r0, #213	; 0xd5
    bdbc:	3301      	adds	r3, #1
    bdbe:	b2db      	uxtb	r3, r3
    bdc0:	700b      	strb	r3, [r1, #0]
    bdc2:	7800      	ldrb	r0, [r0, #0]
    bdc4:	3801      	subs	r0, #1
    bdc6:	4283      	cmp	r3, r0
    bdc8:	dbe0      	blt.n	bd8c <AssemblePacket+0xb4>
    bdca:	700f      	strb	r7, [r1, #0]
    bdcc:	42aa      	cmp	r2, r5
    bdce:	d90d      	bls.n	bdec <AssemblePacket+0x114>
    bdd0:	231b      	movs	r3, #27
    bdd2:	4666      	mov	r6, ip
    bdd4:	a904      	add	r1, sp, #16
    bdd6:	3a01      	subs	r2, #1
    bdd8:	185b      	adds	r3, r3, r1
    bdda:	701a      	strb	r2, [r3, #0]
    bddc:	251b      	movs	r5, #27
    bdde:	ab04      	add	r3, sp, #16
    bde0:	18ed      	adds	r5, r5, r3
    bde2:	7832      	ldrb	r2, [r6, #0]
    bde4:	782b      	ldrb	r3, [r5, #0]
    bde6:	429a      	cmp	r2, r3
    bde8:	d800      	bhi.n	bdec <AssemblePacket+0x114>
    bdea:	e098      	b.n	bf1e <AssemblePacket+0x246>
    bdec:	2380      	movs	r3, #128	; 0x80
    bdee:	2040      	movs	r0, #64	; 0x40
    bdf0:	2210      	movs	r2, #16
    bdf2:	425b      	negs	r3, r3
    bdf4:	4318      	orrs	r0, r3
    bdf6:	4b79      	ldr	r3, [pc, #484]	; (bfdc <AssemblePacket+0x304>)
    bdf8:	338c      	adds	r3, #140	; 0x8c
    bdfa:	7819      	ldrb	r1, [r3, #0]
    bdfc:	430a      	orrs	r2, r1
    bdfe:	701a      	strb	r2, [r3, #0]
    be00:	4d76      	ldr	r5, [pc, #472]	; (bfdc <AssemblePacket+0x304>)
    be02:	2102      	movs	r1, #2
    be04:	002a      	movs	r2, r5
    be06:	328c      	adds	r2, #140	; 0x8c
    be08:	7813      	ldrb	r3, [r2, #0]
    be0a:	420b      	tst	r3, r1
    be0c:	d003      	beq.n	be16 <AssemblePacket+0x13e>
    be0e:	2420      	movs	r4, #32
    be10:	438b      	bics	r3, r1
    be12:	4320      	orrs	r0, r4
    be14:	7013      	strb	r3, [r2, #0]
    be16:	2310      	movs	r3, #16
    be18:	0004      	movs	r4, r0
    be1a:	439c      	bics	r4, r3
    be1c:	002b      	movs	r3, r5
    be1e:	33d8      	adds	r3, #216	; 0xd8
    be20:	781b      	ldrb	r3, [r3, #0]
    be22:	9307      	str	r3, [sp, #28]
    be24:	2b00      	cmp	r3, #0
    be26:	d003      	beq.n	be30 <AssemblePacket+0x158>
    be28:	9b06      	ldr	r3, [sp, #24]
    be2a:	2b00      	cmp	r3, #0
    be2c:	d000      	beq.n	be30 <AssemblePacket+0x158>
    be2e:	e092      	b.n	bf56 <AssemblePacket+0x27e>
    be30:	230f      	movs	r3, #15
    be32:	439c      	bics	r4, r3
    be34:	0020      	movs	r0, r4
    be36:	ac0b      	add	r4, sp, #44	; 0x2c
    be38:	8826      	ldrh	r6, [r4, #0]
    be3a:	4f66      	ldr	r7, [pc, #408]	; (bfd4 <AssemblePacket+0x2fc>)
    be3c:	4b68      	ldr	r3, [pc, #416]	; (bfe0 <AssemblePacket+0x308>)
    be3e:	55b8      	strb	r0, [r7, r6]
    be40:	1c70      	adds	r0, r6, #1
    be42:	b280      	uxth	r0, r0
    be44:	19c0      	adds	r0, r0, r7
    be46:	2202      	movs	r2, #2
    be48:	4967      	ldr	r1, [pc, #412]	; (bfe8 <AssemblePacket+0x310>)
    be4a:	4798      	blx	r3
    be4c:	9b07      	ldr	r3, [sp, #28]
    be4e:	3603      	adds	r6, #3
    be50:	8026      	strh	r6, [r4, #0]
    be52:	2b00      	cmp	r3, #0
    be54:	d100      	bne.n	be58 <AssemblePacket+0x180>
    be56:	e087      	b.n	bf68 <AssemblePacket+0x290>
    be58:	9b06      	ldr	r3, [sp, #24]
    be5a:	2b00      	cmp	r3, #0
    be5c:	d004      	beq.n	be68 <AssemblePacket+0x190>
    be5e:	2201      	movs	r2, #1
    be60:	0021      	movs	r1, r4
    be62:	0038      	movs	r0, r7
    be64:	4b61      	ldr	r3, [pc, #388]	; (bfec <AssemblePacket+0x314>)
    be66:	4798      	blx	r3
    be68:	466a      	mov	r2, sp
    be6a:	2124      	movs	r1, #36	; 0x24
    be6c:	1852      	adds	r2, r2, r1
    be6e:	8823      	ldrh	r3, [r4, #0]
    be70:	7812      	ldrb	r2, [r2, #0]
    be72:	1c5e      	adds	r6, r3, #1
    be74:	54fa      	strb	r2, [r7, r3]
    be76:	9b06      	ldr	r3, [sp, #24]
    be78:	b2b6      	uxth	r6, r6
    be7a:	8026      	strh	r6, [r4, #0]
    be7c:	2b00      	cmp	r3, #0
    be7e:	d100      	bne.n	be82 <AssemblePacket+0x1aa>
    be80:	e076      	b.n	bf70 <AssemblePacket+0x298>
    be82:	001a      	movs	r2, r3
    be84:	19b8      	adds	r0, r7, r6
    be86:	9908      	ldr	r1, [sp, #32]
    be88:	4b55      	ldr	r3, [pc, #340]	; (bfe0 <AssemblePacket+0x308>)
    be8a:	4798      	blx	r3
    be8c:	466b      	mov	r3, sp
    be8e:	7e19      	ldrb	r1, [r3, #24]
    be90:	682b      	ldr	r3, [r5, #0]
    be92:	b2f6      	uxtb	r6, r6
    be94:	0a18      	lsrs	r0, r3, #8
    be96:	792b      	ldrb	r3, [r5, #4]
    be98:	1d2a      	adds	r2, r5, #4
    be9a:	061b      	lsls	r3, r3, #24
    be9c:	4303      	orrs	r3, r0
    be9e:	9304      	str	r3, [sp, #16]
    bea0:	2301      	movs	r3, #1
    bea2:	9301      	str	r3, [sp, #4]
    bea4:	4b52      	ldr	r3, [pc, #328]	; (bff0 <AssemblePacket+0x318>)
    bea6:	9703      	str	r7, [sp, #12]
    bea8:	9602      	str	r6, [sp, #8]
    beaa:	9300      	str	r3, [sp, #0]
    beac:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    beae:	9808      	ldr	r0, [sp, #32]
    beb0:	2200      	movs	r2, #0
    beb2:	4c50      	ldr	r4, [pc, #320]	; (bff4 <AssemblePacket+0x31c>)
    beb4:	47a0      	blx	r4
    beb6:	2800      	cmp	r0, #0
    beb8:	d002      	beq.n	bec0 <AssemblePacket+0x1e8>
    beba:	2020      	movs	r0, #32
    bebc:	4b4e      	ldr	r3, [pc, #312]	; (bff8 <AssemblePacket+0x320>)
    bebe:	4798      	blx	r3
    bec0:	aa0b      	add	r2, sp, #44	; 0x2c
    bec2:	8813      	ldrh	r3, [r2, #0]
    bec4:	9906      	ldr	r1, [sp, #24]
    bec6:	18cb      	adds	r3, r1, r3
    bec8:	8013      	strh	r3, [r2, #0]
    beca:	4c44      	ldr	r4, [pc, #272]	; (bfdc <AssemblePacket+0x304>)
    becc:	ae0b      	add	r6, sp, #44	; 0x2c
    bece:	6823      	ldr	r3, [r4, #0]
    bed0:	8832      	ldrh	r2, [r6, #0]
    bed2:	0a18      	lsrs	r0, r3, #8
    bed4:	7923      	ldrb	r3, [r4, #4]
    bed6:	1d21      	adds	r1, r4, #4
    bed8:	061b      	lsls	r3, r3, #24
    beda:	4303      	orrs	r3, r0
    bedc:	9300      	str	r3, [sp, #0]
    bede:	3a10      	subs	r2, #16
    bee0:	b2d2      	uxtb	r2, r2
    bee2:	2349      	movs	r3, #73	; 0x49
    bee4:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
    bee6:	2000      	movs	r0, #0
    bee8:	4d44      	ldr	r5, [pc, #272]	; (bffc <AssemblePacket+0x324>)
    beea:	47a8      	blx	r5
    beec:	4f39      	ldr	r7, [pc, #228]	; (bfd4 <AssemblePacket+0x2fc>)
    beee:	2210      	movs	r2, #16
    bef0:	4939      	ldr	r1, [pc, #228]	; (bfd8 <AssemblePacket+0x300>)
    bef2:	0038      	movs	r0, r7
    bef4:	4b3a      	ldr	r3, [pc, #232]	; (bfe0 <AssemblePacket+0x308>)
    bef6:	4798      	blx	r3
    bef8:	7833      	ldrb	r3, [r6, #0]
    befa:	4a37      	ldr	r2, [pc, #220]	; (bfd8 <AssemblePacket+0x300>)
    befc:	9300      	str	r3, [sp, #0]
    befe:	2102      	movs	r1, #2
    bf00:	003b      	movs	r3, r7
    bf02:	4d3f      	ldr	r5, [pc, #252]	; (c000 <AssemblePacket+0x328>)
    bf04:	483f      	ldr	r0, [pc, #252]	; (c004 <AssemblePacket+0x32c>)
    bf06:	47a8      	blx	r5
    bf08:	8836      	ldrh	r6, [r6, #0]
    bf0a:	2204      	movs	r2, #4
    bf0c:	19f0      	adds	r0, r6, r7
    bf0e:	4932      	ldr	r1, [pc, #200]	; (bfd8 <AssemblePacket+0x300>)
    bf10:	4b33      	ldr	r3, [pc, #204]	; (bfe0 <AssemblePacket+0x308>)
    bf12:	4798      	blx	r3
    bf14:	3e0c      	subs	r6, #12
    bf16:	34c6      	adds	r4, #198	; 0xc6
    bf18:	8026      	strh	r6, [r4, #0]
    bf1a:	b00d      	add	sp, #52	; 0x34
    bf1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bf1e:	0029      	movs	r1, r5
    bf20:	2010      	movs	r0, #16
    bf22:	4f39      	ldr	r7, [pc, #228]	; (c008 <AssemblePacket+0x330>)
    bf24:	47b8      	blx	r7
    bf26:	2808      	cmp	r0, #8
    bf28:	d000      	beq.n	bf2c <AssemblePacket+0x254>
    bf2a:	e75f      	b.n	bdec <AssemblePacket+0x114>
    bf2c:	0029      	movs	r1, r5
    bf2e:	3009      	adds	r0, #9
    bf30:	47b8      	blx	r7
    bf32:	782b      	ldrb	r3, [r5, #0]
    bf34:	2808      	cmp	r0, #8
    bf36:	d047      	beq.n	bfc8 <AssemblePacket+0x2f0>
    bf38:	7832      	ldrb	r2, [r6, #0]
    bf3a:	429a      	cmp	r2, r3
    bf3c:	d300      	bcc.n	bf40 <AssemblePacket+0x268>
    bf3e:	e74d      	b.n	bddc <AssemblePacket+0x104>
    bf40:	3b01      	subs	r3, #1
    bf42:	702b      	strb	r3, [r5, #0]
    bf44:	e74a      	b.n	bddc <AssemblePacket+0x104>
    bf46:	800f      	strh	r7, [r1, #0]
    bf48:	2210      	movs	r2, #16
    bf4a:	348c      	adds	r4, #140	; 0x8c
    bf4c:	7823      	ldrb	r3, [r4, #0]
    bf4e:	4393      	bics	r3, r2
    bf50:	e724      	b.n	bd9c <AssemblePacket+0xc4>
    bf52:	2000      	movs	r0, #0
    bf54:	e7f8      	b.n	bf48 <AssemblePacket+0x270>
    bf56:	4b2d      	ldr	r3, [pc, #180]	; (c00c <AssemblePacket+0x334>)
    bf58:	4798      	blx	r3
    bf5a:	220f      	movs	r2, #15
    bf5c:	0003      	movs	r3, r0
    bf5e:	0020      	movs	r0, r4
    bf60:	4013      	ands	r3, r2
    bf62:	4390      	bics	r0, r2
    bf64:	4318      	orrs	r0, r3
    bf66:	e766      	b.n	be36 <AssemblePacket+0x15e>
    bf68:	9b06      	ldr	r3, [sp, #24]
    bf6a:	2b00      	cmp	r3, #0
    bf6c:	d000      	beq.n	bf70 <AssemblePacket+0x298>
    bf6e:	e77b      	b.n	be68 <AssemblePacket+0x190>
    bf70:	4d1a      	ldr	r5, [pc, #104]	; (bfdc <AssemblePacket+0x304>)
    bf72:	002b      	movs	r3, r5
    bf74:	33d8      	adds	r3, #216	; 0xd8
    bf76:	781b      	ldrb	r3, [r3, #0]
    bf78:	2b00      	cmp	r3, #0
    bf7a:	d0a6      	beq.n	beca <AssemblePacket+0x1f2>
    bf7c:	261e      	movs	r6, #30
    bf7e:	ab04      	add	r3, sp, #16
    bf80:	18f6      	adds	r6, r6, r3
    bf82:	2200      	movs	r2, #0
    bf84:	0031      	movs	r1, r6
    bf86:	4822      	ldr	r0, [pc, #136]	; (c010 <AssemblePacket+0x338>)
    bf88:	4b18      	ldr	r3, [pc, #96]	; (bfec <AssemblePacket+0x314>)
    bf8a:	4798      	blx	r3
    bf8c:	682b      	ldr	r3, [r5, #0]
    bf8e:	7831      	ldrb	r1, [r6, #0]
    bf90:	0a18      	lsrs	r0, r3, #8
    bf92:	792b      	ldrb	r3, [r5, #4]
    bf94:	9703      	str	r7, [sp, #12]
    bf96:	061b      	lsls	r3, r3, #24
    bf98:	4303      	orrs	r3, r0
    bf9a:	9304      	str	r3, [sp, #16]
    bf9c:	7823      	ldrb	r3, [r4, #0]
    bf9e:	1d2a      	adds	r2, r5, #4
    bfa0:	9302      	str	r3, [sp, #8]
    bfa2:	2302      	movs	r3, #2
    bfa4:	9301      	str	r3, [sp, #4]
    bfa6:	4b17      	ldr	r3, [pc, #92]	; (c004 <AssemblePacket+0x32c>)
    bfa8:	4819      	ldr	r0, [pc, #100]	; (c010 <AssemblePacket+0x338>)
    bfaa:	9300      	str	r3, [sp, #0]
    bfac:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    bfae:	4d11      	ldr	r5, [pc, #68]	; (bff4 <AssemblePacket+0x31c>)
    bfb0:	2200      	movs	r2, #0
    bfb2:	47a8      	blx	r5
    bfb4:	2800      	cmp	r0, #0
    bfb6:	d002      	beq.n	bfbe <AssemblePacket+0x2e6>
    bfb8:	2020      	movs	r0, #32
    bfba:	4b0f      	ldr	r3, [pc, #60]	; (bff8 <AssemblePacket+0x320>)
    bfbc:	4798      	blx	r3
    bfbe:	8823      	ldrh	r3, [r4, #0]
    bfc0:	8832      	ldrh	r2, [r6, #0]
    bfc2:	189b      	adds	r3, r3, r2
    bfc4:	8023      	strh	r3, [r4, #0]
    bfc6:	e780      	b.n	beca <AssemblePacket+0x1f2>
    bfc8:	34df      	adds	r4, #223	; 0xdf
    bfca:	7023      	strb	r3, [r4, #0]
    bfcc:	e70e      	b.n	bdec <AssemblePacket+0x114>
    bfce:	46c0      	nop			; (mov r8, r8)
    bfd0:	00013ad1 	.word	0x00013ad1
    bfd4:	20001c29 	.word	0x20001c29
    bfd8:	20001074 	.word	0x20001074
    bfdc:	20001a44 	.word	0x20001a44
    bfe0:	00013a4d 	.word	0x00013a4d
    bfe4:	0001b544 	.word	0x0001b544
    bfe8:	20001ac4 	.word	0x20001ac4
    bfec:	0000a8a9 	.word	0x0000a8a9
    bff0:	20001a79 	.word	0x20001a79
    bff4:	0000bbb1 	.word	0x0000bbb1
    bff8:	0000bc71 	.word	0x0000bc71
    bffc:	0000ab95 	.word	0x0000ab95
    c000:	00006c81 	.word	0x00006c81
    c004:	20001a69 	.word	0x20001a69
    c008:	0000698d 	.word	0x0000698d
    c00c:	0000a7a5 	.word	0x0000a7a5
    c010:	20001d44 	.word	0x20001d44

0000c014 <UpdateRxDataAvailableCbParams>:
    c014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c016:	4e0f      	ldr	r6, [pc, #60]	; (c054 <UpdateRxDataAvailableCbParams+0x40>)
    c018:	7874      	ldrb	r4, [r6, #1]
    c01a:	7835      	ldrb	r5, [r6, #0]
    c01c:	0224      	lsls	r4, r4, #8
    c01e:	432c      	orrs	r4, r5
    c020:	78b5      	ldrb	r5, [r6, #2]
    c022:	042d      	lsls	r5, r5, #16
    c024:	432c      	orrs	r4, r5
    c026:	78f5      	ldrb	r5, [r6, #3]
    c028:	062d      	lsls	r5, r5, #24
    c02a:	4325      	orrs	r5, r4
    c02c:	d011      	beq.n	c052 <UpdateRxDataAvailableCbParams+0x3e>
    c02e:	4c0a      	ldr	r4, [pc, #40]	; (c058 <UpdateRxDataAvailableCbParams+0x44>)
    c030:	2702      	movs	r7, #2
    c032:	0026      	movs	r6, r4
    c034:	36f8      	adds	r6, #248	; 0xf8
    c036:	6836      	ldr	r6, [r6, #0]
    c038:	423e      	tst	r6, r7
    c03a:	d00a      	beq.n	c052 <UpdateRxDataAvailableCbParams+0x3e>
    c03c:	0026      	movs	r6, r4
    c03e:	34fc      	adds	r4, #252	; 0xfc
    c040:	36ff      	adds	r6, #255	; 0xff
    c042:	60a0      	str	r0, [r4, #8]
    c044:	60e1      	str	r1, [r4, #12]
    c046:	7077      	strb	r7, [r6, #1]
    c048:	7372      	strb	r2, [r6, #13]
    c04a:	73b3      	strb	r3, [r6, #14]
    c04c:	4903      	ldr	r1, [pc, #12]	; (c05c <UpdateRxDataAvailableCbParams+0x48>)
    c04e:	6820      	ldr	r0, [r4, #0]
    c050:	47a8      	blx	r5
    c052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c054:	20001d3c 	.word	0x20001d3c
    c058:	20001a44 	.word	0x20001a44
    c05c:	20001b44 	.word	0x20001b44

0000c060 <LorawanNotifyAppOnRxdone>:
    c060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c062:	4c25      	ldr	r4, [pc, #148]	; (c0f8 <LorawanNotifyAppOnRxdone+0x98>)
    c064:	0007      	movs	r7, r0
    c066:	0023      	movs	r3, r4
    c068:	33f4      	adds	r3, #244	; 0xf4
    c06a:	781b      	ldrb	r3, [r3, #0]
    c06c:	000d      	movs	r5, r1
    c06e:	0016      	movs	r6, r2
    c070:	2b01      	cmp	r3, #1
    c072:	d136      	bne.n	c0e2 <LorawanNotifyAppOnRxdone+0x82>
    c074:	0022      	movs	r2, r4
    c076:	210e      	movs	r1, #14
    c078:	327c      	adds	r2, #124	; 0x7c
    c07a:	7813      	ldrb	r3, [r2, #0]
    c07c:	438b      	bics	r3, r1
    c07e:	7013      	strb	r3, [r2, #0]
    c080:	491e      	ldr	r1, [pc, #120]	; (c0fc <LorawanNotifyAppOnRxdone+0x9c>)
    c082:	784a      	ldrb	r2, [r1, #1]
    c084:	780b      	ldrb	r3, [r1, #0]
    c086:	0212      	lsls	r2, r2, #8
    c088:	431a      	orrs	r2, r3
    c08a:	788b      	ldrb	r3, [r1, #2]
    c08c:	041b      	lsls	r3, r3, #16
    c08e:	431a      	orrs	r2, r3
    c090:	78cb      	ldrb	r3, [r1, #3]
    c092:	061b      	lsls	r3, r3, #24
    c094:	4313      	orrs	r3, r2
    c096:	d023      	beq.n	c0e0 <LorawanNotifyAppOnRxdone+0x80>
    c098:	0022      	movs	r2, r4
    c09a:	2120      	movs	r1, #32
    c09c:	328c      	adds	r2, #140	; 0x8c
    c09e:	7813      	ldrb	r3, [r2, #0]
    c0a0:	438b      	bics	r3, r1
    c0a2:	7013      	strb	r3, [r2, #0]
    c0a4:	0023      	movs	r3, r4
    c0a6:	33f4      	adds	r3, #244	; 0xf4
    c0a8:	781b      	ldrb	r3, [r3, #0]
    c0aa:	7878      	ldrb	r0, [r7, #1]
    c0ac:	469c      	mov	ip, r3
    c0ae:	78fa      	ldrb	r2, [r7, #3]
    c0b0:	78b9      	ldrb	r1, [r7, #2]
    c0b2:	793b      	ldrb	r3, [r7, #4]
    c0b4:	4667      	mov	r7, ip
    c0b6:	0209      	lsls	r1, r1, #8
    c0b8:	4301      	orrs	r1, r0
    c0ba:	0410      	lsls	r0, r2, #16
    c0bc:	4308      	orrs	r0, r1
    c0be:	061b      	lsls	r3, r3, #24
    c0c0:	4318      	orrs	r0, r3
    c0c2:	0032      	movs	r2, r6
    c0c4:	2308      	movs	r3, #8
    c0c6:	0029      	movs	r1, r5
    c0c8:	2f04      	cmp	r7, #4
    c0ca:	d112      	bne.n	c0f2 <LorawanNotifyAppOnRxdone+0x92>
    c0cc:	4d0c      	ldr	r5, [pc, #48]	; (c100 <LorawanNotifyAppOnRxdone+0xa0>)
    c0ce:	47a8      	blx	r5
    c0d0:	23ea      	movs	r3, #234	; 0xea
    c0d2:	005b      	lsls	r3, r3, #1
    c0d4:	5ce3      	ldrb	r3, [r4, r3]
    c0d6:	2b00      	cmp	r3, #0
    c0d8:	d102      	bne.n	c0e0 <LorawanNotifyAppOnRxdone+0x80>
    c0da:	2008      	movs	r0, #8
    c0dc:	4b09      	ldr	r3, [pc, #36]	; (c104 <LorawanNotifyAppOnRxdone+0xa4>)
    c0de:	4798      	blx	r3
    c0e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c0e2:	2b04      	cmp	r3, #4
    c0e4:	d1cc      	bne.n	c080 <LorawanNotifyAppOnRxdone+0x20>
    c0e6:	0023      	movs	r3, r4
    c0e8:	33e8      	adds	r3, #232	; 0xe8
    c0ea:	7818      	ldrb	r0, [r3, #0]
    c0ec:	4b06      	ldr	r3, [pc, #24]	; (c108 <LorawanNotifyAppOnRxdone+0xa8>)
    c0ee:	4798      	blx	r3
    c0f0:	e7c6      	b.n	c080 <LorawanNotifyAppOnRxdone+0x20>
    c0f2:	4d06      	ldr	r5, [pc, #24]	; (c10c <LorawanNotifyAppOnRxdone+0xac>)
    c0f4:	47a8      	blx	r5
    c0f6:	e7eb      	b.n	c0d0 <LorawanNotifyAppOnRxdone+0x70>
    c0f8:	20001a44 	.word	0x20001a44
    c0fc:	20001d3c 	.word	0x20001d3c
    c100:	0000e6e5 	.word	0x0000e6e5
    c104:	0000bc71 	.word	0x0000bc71
    c108:	000083e9 	.word	0x000083e9
    c10c:	0000c015 	.word	0x0000c015

0000c110 <LorawanSetReceiveWindow2Parameters>:
    c110:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c112:	466b      	mov	r3, sp
    c114:	1cdd      	adds	r5, r3, #3
    c116:	9001      	str	r0, [sp, #4]
    c118:	7029      	strb	r1, [r5, #0]
    c11a:	2001      	movs	r0, #1
    c11c:	a901      	add	r1, sp, #4
    c11e:	4c09      	ldr	r4, [pc, #36]	; (c144 <LorawanSetReceiveWindow2Parameters+0x34>)
    c120:	47a0      	blx	r4
    c122:	2808      	cmp	r0, #8
    c124:	d002      	beq.n	c12c <LorawanSetReceiveWindow2Parameters+0x1c>
    c126:	240a      	movs	r4, #10
    c128:	0020      	movs	r0, r4
    c12a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    c12c:	0029      	movs	r1, r5
    c12e:	200f      	movs	r0, #15
    c130:	47a0      	blx	r4
    c132:	0004      	movs	r4, r0
    c134:	2808      	cmp	r0, #8
    c136:	d1f6      	bne.n	c126 <LorawanSetReceiveWindow2Parameters+0x16>
    c138:	7829      	ldrb	r1, [r5, #0]
    c13a:	9801      	ldr	r0, [sp, #4]
    c13c:	4b02      	ldr	r3, [pc, #8]	; (c148 <LorawanSetReceiveWindow2Parameters+0x38>)
    c13e:	4798      	blx	r3
    c140:	e7f2      	b.n	c128 <LorawanSetReceiveWindow2Parameters+0x18>
    c142:	46c0      	nop			; (mov r8, r8)
    c144:	0000698d 	.word	0x0000698d
    c148:	0000b125 	.word	0x0000b125

0000c14c <LorawanSetFrequency>:
    c14c:	b507      	push	{r0, r1, r2, lr}
    c14e:	466b      	mov	r3, sp
    c150:	9100      	str	r1, [sp, #0]
    c152:	7118      	strb	r0, [r3, #4]
    c154:	4669      	mov	r1, sp
    c156:	2000      	movs	r0, #0
    c158:	4b01      	ldr	r3, [pc, #4]	; (c160 <LorawanSetFrequency+0x14>)
    c15a:	4798      	blx	r3
    c15c:	bd0e      	pop	{r1, r2, r3, pc}
    c15e:	46c0      	nop			; (mov r8, r8)
    c160:	00006a7d 	.word	0x00006a7d

0000c164 <LorawanGetReceiveWindow2Parameters>:
    c164:	4a06      	ldr	r2, [pc, #24]	; (c180 <LorawanGetReceiveWindow2Parameters+0x1c>)
    c166:	0013      	movs	r3, r2
    c168:	336e      	adds	r3, #110	; 0x6e
    c16a:	781b      	ldrb	r3, [r3, #0]
    c16c:	7103      	strb	r3, [r0, #4]
    c16e:	0013      	movs	r3, r2
    c170:	326c      	adds	r2, #108	; 0x6c
    c172:	336a      	adds	r3, #106	; 0x6a
    c174:	8819      	ldrh	r1, [r3, #0]
    c176:	8813      	ldrh	r3, [r2, #0]
    c178:	041b      	lsls	r3, r3, #16
    c17a:	430b      	orrs	r3, r1
    c17c:	6003      	str	r3, [r0, #0]
    c17e:	4770      	bx	lr
    c180:	20001a44 	.word	0x20001a44

0000c184 <LORAWAN_GetAttr>:
    c184:	b530      	push	{r4, r5, lr}
    c186:	000b      	movs	r3, r1
    c188:	b085      	sub	sp, #20
    c18a:	0014      	movs	r4, r2
    c18c:	2838      	cmp	r0, #56	; 0x38
    c18e:	d83a      	bhi.n	c206 <LORAWAN_GetAttr+0x82>
    c190:	f004 fb7a 	bl	10888 <__gnu_thumb1_case_uhi>
    c194:	005b003c 	.word	0x005b003c
    c198:	006f005f 	.word	0x006f005f
    c19c:	006b0067 	.word	0x006b0067
    c1a0:	00780073 	.word	0x00780073
    c1a4:	007f007c 	.word	0x007f007c
    c1a8:	00860082 	.word	0x00860082
    c1ac:	00910089 	.word	0x00910089
    c1b0:	00970094 	.word	0x00970094
    c1b4:	009f009c 	.word	0x009f009c
    c1b8:	00a500a2 	.word	0x00a500a2
    c1bc:	00d100a8 	.word	0x00d100a8
    c1c0:	00ab00ae 	.word	0x00ab00ae
    c1c4:	00d800de 	.word	0x00d800de
    c1c8:	00c700cc 	.word	0x00c700cc
    c1cc:	003900c0 	.word	0x003900c0
    c1d0:	00ba008e 	.word	0x00ba008e
    c1d4:	00b700be 	.word	0x00b700be
    c1d8:	00d500b4 	.word	0x00d500b4
    c1dc:	004200db 	.word	0x004200db
    c1e0:	00440042 	.word	0x00440042
    c1e4:	010f00e7 	.word	0x010f00e7
    c1e8:	00f90106 	.word	0x00f90106
    c1ec:	0039011c 	.word	0x0039011c
    c1f0:	012a0152 	.word	0x012a0152
    c1f4:	0133012e 	.word	0x0133012e
    c1f8:	013d0138 	.word	0x013d0138
    c1fc:	01440141 	.word	0x01440141
    c200:	014f0147 	.word	0x014f0147
    c204:	0156      	.short	0x0156
    c206:	200a      	movs	r0, #10
    c208:	b005      	add	sp, #20
    c20a:	bd30      	pop	{r4, r5, pc}
    c20c:	2208      	movs	r2, #8
    c20e:	498f      	ldr	r1, [pc, #572]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c210:	315d      	adds	r1, #93	; 0x5d
    c212:	0020      	movs	r0, r4
    c214:	4b8e      	ldr	r3, [pc, #568]	; (c450 <LORAWAN_GetAttr+0x2cc>)
    c216:	4798      	blx	r3
    c218:	2008      	movs	r0, #8
    c21a:	e7f5      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c21c:	4669      	mov	r1, sp
    c21e:	4b8d      	ldr	r3, [pc, #564]	; (c454 <LORAWAN_GetAttr+0x2d0>)
    c220:	201d      	movs	r0, #29
    c222:	4798      	blx	r3
    c224:	4b89      	ldr	r3, [pc, #548]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c226:	a902      	add	r1, sp, #8
    c228:	33fe      	adds	r3, #254	; 0xfe
    c22a:	8adb      	ldrh	r3, [r3, #22]
    c22c:	2208      	movs	r2, #8
    c22e:	808b      	strh	r3, [r1, #4]
    c230:	466b      	mov	r3, sp
    c232:	791b      	ldrb	r3, [r3, #4]
    c234:	718b      	strb	r3, [r1, #6]
    c236:	466b      	mov	r3, sp
    c238:	881b      	ldrh	r3, [r3, #0]
    c23a:	800b      	strh	r3, [r1, #0]
    c23c:	466b      	mov	r3, sp
    c23e:	885b      	ldrh	r3, [r3, #2]
    c240:	804b      	strh	r3, [r1, #2]
    c242:	466b      	mov	r3, sp
    c244:	795b      	ldrb	r3, [r3, #5]
    c246:	71cb      	strb	r3, [r1, #7]
    c248:	e7e3      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c24a:	4980      	ldr	r1, [pc, #512]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c24c:	2208      	movs	r2, #8
    c24e:	3155      	adds	r1, #85	; 0x55
    c250:	e7df      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c252:	4b7e      	ldr	r3, [pc, #504]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c254:	681a      	ldr	r2, [r3, #0]
    c256:	791b      	ldrb	r3, [r3, #4]
    c258:	0a12      	lsrs	r2, r2, #8
    c25a:	061b      	lsls	r3, r3, #24
    c25c:	4313      	orrs	r3, r2
    c25e:	6023      	str	r3, [r4, #0]
    c260:	e7da      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c262:	497a      	ldr	r1, [pc, #488]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c264:	2210      	movs	r2, #16
    c266:	3105      	adds	r1, #5
    c268:	e7d3      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c26a:	4978      	ldr	r1, [pc, #480]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c26c:	2210      	movs	r2, #16
    c26e:	3115      	adds	r1, #21
    c270:	e7cf      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c272:	4976      	ldr	r1, [pc, #472]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c274:	2210      	movs	r2, #16
    c276:	3145      	adds	r1, #69	; 0x45
    c278:	e7cb      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c27a:	4b74      	ldr	r3, [pc, #464]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c27c:	337c      	adds	r3, #124	; 0x7c
    c27e:	781b      	ldrb	r3, [r3, #0]
    c280:	069b      	lsls	r3, r3, #26
    c282:	e039      	b.n	c2f8 <LORAWAN_GetAttr+0x174>
    c284:	4b71      	ldr	r3, [pc, #452]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c286:	33df      	adds	r3, #223	; 0xdf
    c288:	781b      	ldrb	r3, [r3, #0]
    c28a:	e01d      	b.n	c2c8 <LORAWAN_GetAttr+0x144>
    c28c:	4b6f      	ldr	r3, [pc, #444]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c28e:	33e1      	adds	r3, #225	; 0xe1
    c290:	e7fa      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c292:	4b6e      	ldr	r3, [pc, #440]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c294:	33f7      	adds	r3, #247	; 0xf7
    c296:	e7f7      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c298:	4b6c      	ldr	r3, [pc, #432]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c29a:	3304      	adds	r3, #4
    c29c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    c29e:	e7de      	b.n	c25e <LORAWAN_GetAttr+0xda>
    c2a0:	4b6a      	ldr	r3, [pc, #424]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2a2:	3308      	adds	r3, #8
    c2a4:	e7fa      	b.n	c29c <LORAWAN_GetAttr+0x118>
    c2a6:	4b69      	ldr	r3, [pc, #420]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2a8:	33c8      	adds	r3, #200	; 0xc8
    c2aa:	881b      	ldrh	r3, [r3, #0]
    c2ac:	8023      	strh	r3, [r4, #0]
    c2ae:	e7b3      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c2b0:	4b66      	ldr	r3, [pc, #408]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2b2:	33ca      	adds	r3, #202	; 0xca
    c2b4:	e7f9      	b.n	c2aa <LORAWAN_GetAttr+0x126>
    c2b6:	4b65      	ldr	r3, [pc, #404]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2b8:	33cc      	adds	r3, #204	; 0xcc
    c2ba:	e7f6      	b.n	c2aa <LORAWAN_GetAttr+0x126>
    c2bc:	4b63      	ldr	r3, [pc, #396]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2be:	33ce      	adds	r3, #206	; 0xce
    c2c0:	e7f3      	b.n	c2aa <LORAWAN_GetAttr+0x126>
    c2c2:	4b62      	ldr	r3, [pc, #392]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2c4:	33d0      	adds	r3, #208	; 0xd0
    c2c6:	881b      	ldrh	r3, [r3, #0]
    c2c8:	7023      	strb	r3, [r4, #0]
    c2ca:	e7a5      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c2cc:	4b5f      	ldr	r3, [pc, #380]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2ce:	33d4      	adds	r3, #212	; 0xd4
    c2d0:	e7da      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c2d2:	4b5e      	ldr	r3, [pc, #376]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2d4:	33d5      	adds	r3, #213	; 0xd5
    c2d6:	e7d7      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c2d8:	4b5c      	ldr	r3, [pc, #368]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2da:	33d2      	adds	r3, #210	; 0xd2
    c2dc:	e7e5      	b.n	c2aa <LORAWAN_GetAttr+0x126>
    c2de:	4b5b      	ldr	r3, [pc, #364]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2e0:	33da      	adds	r3, #218	; 0xda
    c2e2:	e7d1      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c2e4:	4b59      	ldr	r3, [pc, #356]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2e6:	33d9      	adds	r3, #217	; 0xd9
    c2e8:	e7ce      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c2ea:	4b58      	ldr	r3, [pc, #352]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2ec:	33e0      	adds	r3, #224	; 0xe0
    c2ee:	e7cb      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c2f0:	4b56      	ldr	r3, [pc, #344]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2f2:	337c      	adds	r3, #124	; 0x7c
    c2f4:	781b      	ldrb	r3, [r3, #0]
    c2f6:	06db      	lsls	r3, r3, #27
    c2f8:	0fdb      	lsrs	r3, r3, #31
    c2fa:	e7e5      	b.n	c2c8 <LORAWAN_GetAttr+0x144>
    c2fc:	4b53      	ldr	r3, [pc, #332]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c2fe:	33de      	adds	r3, #222	; 0xde
    c300:	e7c2      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c302:	4b52      	ldr	r3, [pc, #328]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c304:	33dd      	adds	r3, #221	; 0xdd
    c306:	e7bf      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c308:	4b50      	ldr	r3, [pc, #320]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c30a:	3390      	adds	r3, #144	; 0x90
    c30c:	781b      	ldrb	r3, [r3, #0]
    c30e:	e7cd      	b.n	c2ac <LORAWAN_GetAttr+0x128>
    c310:	4b4e      	ldr	r3, [pc, #312]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c312:	e7c3      	b.n	c29c <LORAWAN_GetAttr+0x118>
    c314:	2016      	movs	r0, #22
    c316:	781b      	ldrb	r3, [r3, #0]
    c318:	a902      	add	r1, sp, #8
    c31a:	700b      	strb	r3, [r1, #0]
    c31c:	4b4e      	ldr	r3, [pc, #312]	; (c458 <LORAWAN_GetAttr+0x2d4>)
    c31e:	4798      	blx	r3
    c320:	e77a      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c322:	781b      	ldrb	r3, [r3, #0]
    c324:	a902      	add	r1, sp, #8
    c326:	700b      	strb	r3, [r1, #0]
    c328:	2012      	movs	r0, #18
    c32a:	e7f7      	b.n	c31c <LORAWAN_GetAttr+0x198>
    c32c:	781b      	ldrb	r3, [r3, #0]
    c32e:	a902      	add	r1, sp, #8
    c330:	700b      	strb	r3, [r1, #0]
    c332:	2000      	movs	r0, #0
    c334:	e7f2      	b.n	c31c <LORAWAN_GetAttr+0x198>
    c336:	0010      	movs	r0, r2
    c338:	4b48      	ldr	r3, [pc, #288]	; (c45c <LORAWAN_GetAttr+0x2d8>)
    c33a:	4798      	blx	r3
    c33c:	e76c      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c33e:	4b43      	ldr	r3, [pc, #268]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c340:	33f6      	adds	r3, #246	; 0xf6
    c342:	e7a1      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c344:	4b41      	ldr	r3, [pc, #260]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c346:	33f4      	adds	r3, #244	; 0xf4
    c348:	e79e      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c34a:	4b40      	ldr	r3, [pc, #256]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c34c:	33f5      	adds	r3, #245	; 0xf5
    c34e:	e79b      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c350:	21fa      	movs	r1, #250	; 0xfa
    c352:	4b3e      	ldr	r3, [pc, #248]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c354:	0089      	lsls	r1, r1, #2
    c356:	3388      	adds	r3, #136	; 0x88
    c358:	6818      	ldr	r0, [r3, #0]
    c35a:	4b41      	ldr	r3, [pc, #260]	; (c460 <LORAWAN_GetAttr+0x2dc>)
    c35c:	4798      	blx	r3
    c35e:	8020      	strh	r0, [r4, #0]
    c360:	e75a      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c362:	780a      	ldrb	r2, [r1, #0]
    c364:	200a      	movs	r0, #10
    c366:	2a03      	cmp	r2, #3
    c368:	d900      	bls.n	c36c <LORAWAN_GetAttr+0x1e8>
    c36a:	e74d      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c36c:	2322      	movs	r3, #34	; 0x22
    c36e:	4937      	ldr	r1, [pc, #220]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c370:	33ff      	adds	r3, #255	; 0xff
    c372:	5cc9      	ldrb	r1, [r1, r3]
    c374:	3b21      	subs	r3, #33	; 0x21
    c376:	3bff      	subs	r3, #255	; 0xff
    c378:	4093      	lsls	r3, r2
    c37a:	400b      	ands	r3, r1
    c37c:	1e5a      	subs	r2, r3, #1
    c37e:	4193      	sbcs	r3, r2
    c380:	7023      	strb	r3, [r4, #0]
    c382:	3802      	subs	r0, #2
    c384:	e740      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c386:	780b      	ldrb	r3, [r1, #0]
    c388:	200a      	movs	r0, #10
    c38a:	2b03      	cmp	r3, #3
    c38c:	d900      	bls.n	c390 <LORAWAN_GetAttr+0x20c>
    c38e:	e73b      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c390:	212c      	movs	r1, #44	; 0x2c
    c392:	4359      	muls	r1, r3
    c394:	3139      	adds	r1, #57	; 0x39
    c396:	4b2d      	ldr	r3, [pc, #180]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c398:	31ff      	adds	r1, #255	; 0xff
    c39a:	18c9      	adds	r1, r1, r3
    c39c:	2210      	movs	r2, #16
    c39e:	e738      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c3a0:	780b      	ldrb	r3, [r1, #0]
    c3a2:	200a      	movs	r0, #10
    c3a4:	2b03      	cmp	r3, #3
    c3a6:	d900      	bls.n	c3aa <LORAWAN_GetAttr+0x226>
    c3a8:	e72e      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c3aa:	212c      	movs	r1, #44	; 0x2c
    c3ac:	4359      	muls	r1, r3
    c3ae:	3129      	adds	r1, #41	; 0x29
    c3b0:	e7f1      	b.n	c396 <LORAWAN_GetAttr+0x212>
    c3b2:	780b      	ldrb	r3, [r1, #0]
    c3b4:	200a      	movs	r0, #10
    c3b6:	2b03      	cmp	r3, #3
    c3b8:	d900      	bls.n	c3bc <LORAWAN_GetAttr+0x238>
    c3ba:	e725      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c3bc:	212c      	movs	r1, #44	; 0x2c
    c3be:	4359      	muls	r1, r3
    c3c0:	4b22      	ldr	r3, [pc, #136]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c3c2:	3125      	adds	r1, #37	; 0x25
    c3c4:	31ff      	adds	r1, #255	; 0xff
    c3c6:	18c9      	adds	r1, r1, r3
    c3c8:	2204      	movs	r2, #4
    c3ca:	e722      	b.n	c212 <LORAWAN_GetAttr+0x8e>
    c3cc:	780a      	ldrb	r2, [r1, #0]
    c3ce:	200a      	movs	r0, #10
    c3d0:	2a03      	cmp	r2, #3
    c3d2:	d900      	bls.n	c3d6 <LORAWAN_GetAttr+0x252>
    c3d4:	e718      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c3d6:	232c      	movs	r3, #44	; 0x2c
    c3d8:	435a      	muls	r2, r3
    c3da:	4b1c      	ldr	r3, [pc, #112]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c3dc:	189b      	adds	r3, r3, r2
    c3de:	3349      	adds	r3, #73	; 0x49
    c3e0:	33ff      	adds	r3, #255	; 0xff
    c3e2:	881b      	ldrh	r3, [r3, #0]
    c3e4:	8023      	strh	r3, [r4, #0]
    c3e6:	e7cc      	b.n	c382 <LORAWAN_GetAttr+0x1fe>
    c3e8:	0010      	movs	r0, r2
    c3ea:	4b1e      	ldr	r3, [pc, #120]	; (c464 <LORAWAN_GetAttr+0x2e0>)
    c3ec:	4798      	blx	r3
    c3ee:	e70b      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c3f0:	0011      	movs	r1, r2
    c3f2:	4b18      	ldr	r3, [pc, #96]	; (c454 <LORAWAN_GetAttr+0x2d0>)
    c3f4:	201f      	movs	r0, #31
    c3f6:	4798      	blx	r3
    c3f8:	e70e      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c3fa:	4b14      	ldr	r3, [pc, #80]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c3fc:	338c      	adds	r3, #140	; 0x8c
    c3fe:	781b      	ldrb	r3, [r3, #0]
    c400:	071b      	lsls	r3, r3, #28
    c402:	e779      	b.n	c2f8 <LORAWAN_GetAttr+0x174>
    c404:	4b11      	ldr	r3, [pc, #68]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c406:	338c      	adds	r3, #140	; 0x8c
    c408:	781b      	ldrb	r3, [r3, #0]
    c40a:	07db      	lsls	r3, r3, #31
    c40c:	e774      	b.n	c2f8 <LORAWAN_GetAttr+0x174>
    c40e:	2031      	movs	r0, #49	; 0x31
    c410:	4b11      	ldr	r3, [pc, #68]	; (c458 <LORAWAN_GetAttr+0x2d4>)
    c412:	4798      	blx	r3
    c414:	e6f8      	b.n	c208 <LORAWAN_GetAttr+0x84>
    c416:	4914      	ldr	r1, [pc, #80]	; (c468 <LORAWAN_GetAttr+0x2e4>)
    c418:	2026      	movs	r0, #38	; 0x26
    c41a:	e7f9      	b.n	c410 <LORAWAN_GetAttr+0x28c>
    c41c:	4b0b      	ldr	r3, [pc, #44]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c41e:	33dc      	adds	r3, #220	; 0xdc
    c420:	e732      	b.n	c288 <LORAWAN_GetAttr+0x104>
    c422:	4b12      	ldr	r3, [pc, #72]	; (c46c <LORAWAN_GetAttr+0x2e8>)
    c424:	4798      	blx	r3
    c426:	4b12      	ldr	r3, [pc, #72]	; (c470 <LORAWAN_GetAttr+0x2ec>)
    c428:	0005      	movs	r5, r0
    c42a:	4798      	blx	r3
    c42c:	1b40      	subs	r0, r0, r5
    c42e:	7020      	strb	r0, [r4, #0]
    c430:	e6f2      	b.n	c218 <LORAWAN_GetAttr+0x94>
    c432:	2100      	movs	r1, #0
    c434:	2020      	movs	r0, #32
    c436:	e7eb      	b.n	c410 <LORAWAN_GetAttr+0x28c>
    c438:	4b04      	ldr	r3, [pc, #16]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c43a:	33ff      	adds	r3, #255	; 0xff
    c43c:	7c5b      	ldrb	r3, [r3, #17]
    c43e:	e71f      	b.n	c280 <LORAWAN_GetAttr+0xfc>
    c440:	23f0      	movs	r3, #240	; 0xf0
    c442:	4a02      	ldr	r2, [pc, #8]	; (c44c <LORAWAN_GetAttr+0x2c8>)
    c444:	005b      	lsls	r3, r3, #1
    c446:	5cd3      	ldrb	r3, [r2, r3]
    c448:	e73e      	b.n	c2c8 <LORAWAN_GetAttr+0x144>
    c44a:	46c0      	nop			; (mov r8, r8)
    c44c:	20001a44 	.word	0x20001a44
    c450:	00013a4d 	.word	0x00013a4d
    c454:	0000ed91 	.word	0x0000ed91
    c458:	00006971 	.word	0x00006971
    c45c:	0000c165 	.word	0x0000c165
    c460:	0001089d 	.word	0x0001089d
    c464:	00006bc5 	.word	0x00006bc5
    c468:	20001b23 	.word	0x20001b23
    c46c:	0000a7a5 	.word	0x0000a7a5
    c470:	0000a84d 	.word	0x0000a84d

0000c474 <LORAWAN_TxDone>:
    c474:	b5f0      	push	{r4, r5, r6, r7, lr}
    c476:	6843      	ldr	r3, [r0, #4]
    c478:	b08f      	sub	sp, #60	; 0x3c
    c47a:	ad07      	add	r5, sp, #28
    c47c:	7804      	ldrb	r4, [r0, #0]
    c47e:	9302      	str	r3, [sp, #8]
    c480:	2100      	movs	r1, #0
    c482:	4b84      	ldr	r3, [pc, #528]	; (c694 <LORAWAN_TxDone+0x220>)
    c484:	002a      	movs	r2, r5
    c486:	2027      	movs	r0, #39	; 0x27
    c488:	4798      	blx	r3
    c48a:	4f83      	ldr	r7, [pc, #524]	; (c698 <LORAWAN_TxDone+0x224>)
    c48c:	0039      	movs	r1, r7
    c48e:	317c      	adds	r1, #124	; 0x7c
    c490:	780b      	ldrb	r3, [r1, #0]
    c492:	2b7f      	cmp	r3, #127	; 0x7f
    c494:	d900      	bls.n	c498 <LORAWAN_TxDone+0x24>
    c496:	e24a      	b.n	c92e <LORAWAN_TxDone+0x4ba>
    c498:	4a80      	ldr	r2, [pc, #512]	; (c69c <LORAWAN_TxDone+0x228>)
    c49a:	7810      	ldrb	r0, [r2, #0]
    c49c:	2804      	cmp	r0, #4
    c49e:	d10b      	bne.n	c4b8 <LORAWAN_TxDone+0x44>
    c4a0:	220e      	movs	r2, #14
    c4a2:	4393      	bics	r3, r2
    c4a4:	700b      	strb	r3, [r1, #0]
    c4a6:	3017      	adds	r0, #23
    c4a8:	07db      	lsls	r3, r3, #31
    c4aa:	d500      	bpl.n	c4ae <LORAWAN_TxDone+0x3a>
    c4ac:	e0b2      	b.n	c614 <LORAWAN_TxDone+0x1a0>
    c4ae:	201b      	movs	r0, #27
    c4b0:	4b7b      	ldr	r3, [pc, #492]	; (c6a0 <LORAWAN_TxDone+0x22c>)
    c4b2:	4798      	blx	r3
    c4b4:	b00f      	add	sp, #60	; 0x3c
    c4b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c4b8:	7813      	ldrb	r3, [r2, #0]
    c4ba:	2b02      	cmp	r3, #2
    c4bc:	d1fa      	bne.n	c4b4 <LORAWAN_TxDone+0x40>
    c4be:	33d5      	adds	r3, #213	; 0xd5
    c4c0:	33ff      	adds	r3, #255	; 0xff
    c4c2:	5cfa      	ldrb	r2, [r7, r3]
    c4c4:	2a00      	cmp	r2, #0
    c4c6:	d005      	beq.n	c4d4 <LORAWAN_TxDone+0x60>
    c4c8:	2200      	movs	r2, #0
    c4ca:	4976      	ldr	r1, [pc, #472]	; (c6a4 <LORAWAN_TxDone+0x230>)
    c4cc:	54fa      	strb	r2, [r7, r3]
    c4ce:	200b      	movs	r0, #11
    c4d0:	4b75      	ldr	r3, [pc, #468]	; (c6a8 <LORAWAN_TxDone+0x234>)
    c4d2:	4798      	blx	r3
    c4d4:	2c07      	cmp	r4, #7
    c4d6:	d000      	beq.n	c4da <LORAWAN_TxDone+0x66>
    c4d8:	e0a0      	b.n	c61c <LORAWAN_TxDone+0x1a8>
    c4da:	79eb      	ldrb	r3, [r5, #7]
    c4dc:	2b00      	cmp	r3, #0
    c4de:	d0e9      	beq.n	c4b4 <LORAWAN_TxDone+0x40>
    c4e0:	003b      	movs	r3, r7
    c4e2:	338c      	adds	r3, #140	; 0x8c
    c4e4:	7818      	ldrb	r0, [r3, #0]
    c4e6:	003e      	movs	r6, r7
    c4e8:	2304      	movs	r3, #4
    c4ea:	36fe      	adds	r6, #254	; 0xfe
    c4ec:	4018      	ands	r0, r3
    c4ee:	4d6f      	ldr	r5, [pc, #444]	; (c6ac <LORAWAN_TxDone+0x238>)
    c4f0:	d005      	beq.n	c4fe <LORAWAN_TxDone+0x8a>
    c4f2:	2000      	movs	r0, #0
    c4f4:	2109      	movs	r1, #9
    c4f6:	82b0      	strh	r0, [r6, #20]
    c4f8:	47a8      	blx	r5
    c4fa:	0020      	movs	r0, r4
    c4fc:	e7d8      	b.n	c4b0 <LORAWAN_TxDone+0x3c>
    c4fe:	8ab3      	ldrh	r3, [r6, #20]
    c500:	2109      	movs	r1, #9
    c502:	3301      	adds	r3, #1
    c504:	82b3      	strh	r3, [r6, #20]
    c506:	47a8      	blx	r5
    c508:	8af3      	ldrh	r3, [r6, #22]
    c50a:	4a69      	ldr	r2, [pc, #420]	; (c6b0 <LORAWAN_TxDone+0x23c>)
    c50c:	4293      	cmp	r3, r2
    c50e:	d002      	beq.n	c516 <LORAWAN_TxDone+0xa2>
    c510:	8ab2      	ldrh	r2, [r6, #20]
    c512:	429a      	cmp	r2, r3
    c514:	d266      	bcs.n	c5e4 <LORAWAN_TxDone+0x170>
    c516:	23ef      	movs	r3, #239	; 0xef
    c518:	005b      	lsls	r3, r3, #1
    c51a:	5cfb      	ldrb	r3, [r7, r3]
    c51c:	2b00      	cmp	r3, #0
    c51e:	d061      	beq.n	c5e4 <LORAWAN_TxDone+0x170>
    c520:	2601      	movs	r6, #1
    c522:	003b      	movs	r3, r7
    c524:	a905      	add	r1, sp, #20
    c526:	700e      	strb	r6, [r1, #0]
    c528:	33e1      	adds	r3, #225	; 0xe1
    c52a:	781b      	ldrb	r3, [r3, #0]
    c52c:	aa0b      	add	r2, sp, #44	; 0x2c
    c52e:	704b      	strb	r3, [r1, #1]
    c530:	003b      	movs	r3, r7
    c532:	33df      	adds	r3, #223	; 0xdf
    c534:	781b      	ldrb	r3, [r3, #0]
    c536:	202f      	movs	r0, #47	; 0x2f
    c538:	708b      	strb	r3, [r1, #2]
    c53a:	4b5e      	ldr	r3, [pc, #376]	; (c6b4 <LORAWAN_TxDone+0x240>)
    c53c:	4798      	blx	r3
    c53e:	2808      	cmp	r0, #8
    c540:	d135      	bne.n	c5ae <LORAWAN_TxDone+0x13a>
    c542:	a806      	add	r0, sp, #24
    c544:	4b5c      	ldr	r3, [pc, #368]	; (c6b8 <LORAWAN_TxDone+0x244>)
    c546:	7006      	strb	r6, [r0, #0]
    c548:	4798      	blx	r3
    c54a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c54c:	990c      	ldr	r1, [sp, #48]	; 0x30
    c54e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    c550:	4b5a      	ldr	r3, [pc, #360]	; (c6bc <LORAWAN_TxDone+0x248>)
    c552:	4798      	blx	r3
    c554:	003b      	movs	r3, r7
    c556:	33c6      	adds	r3, #198	; 0xc6
    c558:	881b      	ldrh	r3, [r3, #0]
    c55a:	a809      	add	r0, sp, #36	; 0x24
    c55c:	7003      	strb	r3, [r0, #0]
    c55e:	4b58      	ldr	r3, [pc, #352]	; (c6c0 <LORAWAN_TxDone+0x24c>)
    c560:	6043      	str	r3, [r0, #4]
    c562:	4b58      	ldr	r3, [pc, #352]	; (c6c4 <LORAWAN_TxDone+0x250>)
    c564:	4798      	blx	r3
    c566:	1e04      	subs	r4, r0, #0
    c568:	d108      	bne.n	c57c <LORAWAN_TxDone+0x108>
    c56a:	220e      	movs	r2, #14
    c56c:	377c      	adds	r7, #124	; 0x7c
    c56e:	783b      	ldrb	r3, [r7, #0]
    c570:	4393      	bics	r3, r2
    c572:	001a      	movs	r2, r3
    c574:	2302      	movs	r3, #2
    c576:	4313      	orrs	r3, r2
    c578:	703b      	strb	r3, [r7, #0]
    c57a:	e79b      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c57c:	003b      	movs	r3, r7
    c57e:	338c      	adds	r3, #140	; 0x8c
    c580:	7818      	ldrb	r0, [r3, #0]
    c582:	003b      	movs	r3, r7
    c584:	4030      	ands	r0, r6
    c586:	33fe      	adds	r3, #254	; 0xfe
    c588:	4e4f      	ldr	r6, [pc, #316]	; (c6c8 <LORAWAN_TxDone+0x254>)
    c58a:	4f50      	ldr	r7, [pc, #320]	; (c6cc <LORAWAN_TxDone+0x258>)
    c58c:	2800      	cmp	r0, #0
    c58e:	d009      	beq.n	c5a4 <LORAWAN_TxDone+0x130>
    c590:	2000      	movs	r0, #0
    c592:	2109      	movs	r1, #9
    c594:	8298      	strh	r0, [r3, #20]
    c596:	47a8      	blx	r5
    c598:	4b4d      	ldr	r3, [pc, #308]	; (c6d0 <LORAWAN_TxDone+0x25c>)
    c59a:	4798      	blx	r3
    c59c:	47b8      	blx	r7
    c59e:	0020      	movs	r0, r4
    c5a0:	47b0      	blx	r6
    c5a2:	e787      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c5a4:	2109      	movs	r1, #9
    c5a6:	8298      	strh	r0, [r3, #20]
    c5a8:	47a8      	blx	r5
    c5aa:	4b4a      	ldr	r3, [pc, #296]	; (c6d4 <LORAWAN_TxDone+0x260>)
    c5ac:	e7f5      	b.n	c59a <LORAWAN_TxDone+0x126>
    c5ae:	003b      	movs	r3, r7
    c5b0:	338c      	adds	r3, #140	; 0x8c
    c5b2:	7818      	ldrb	r0, [r3, #0]
    c5b4:	003b      	movs	r3, r7
    c5b6:	4006      	ands	r6, r0
    c5b8:	4c43      	ldr	r4, [pc, #268]	; (c6c8 <LORAWAN_TxDone+0x254>)
    c5ba:	33fe      	adds	r3, #254	; 0xfe
    c5bc:	4f43      	ldr	r7, [pc, #268]	; (c6cc <LORAWAN_TxDone+0x258>)
    c5be:	2e00      	cmp	r6, #0
    c5c0:	d00a      	beq.n	c5d8 <LORAWAN_TxDone+0x164>
    c5c2:	2600      	movs	r6, #0
    c5c4:	2109      	movs	r1, #9
    c5c6:	0030      	movs	r0, r6
    c5c8:	829e      	strh	r6, [r3, #20]
    c5ca:	47a8      	blx	r5
    c5cc:	4b40      	ldr	r3, [pc, #256]	; (c6d0 <LORAWAN_TxDone+0x25c>)
    c5ce:	4798      	blx	r3
    c5d0:	47b8      	blx	r7
    c5d2:	0030      	movs	r0, r6
    c5d4:	47a0      	blx	r4
    c5d6:	e76d      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c5d8:	2109      	movs	r1, #9
    c5da:	0030      	movs	r0, r6
    c5dc:	829e      	strh	r6, [r3, #20]
    c5de:	47a8      	blx	r5
    c5e0:	4b3c      	ldr	r3, [pc, #240]	; (c6d4 <LORAWAN_TxDone+0x260>)
    c5e2:	e7f4      	b.n	c5ce <LORAWAN_TxDone+0x15a>
    c5e4:	003b      	movs	r3, r7
    c5e6:	2000      	movs	r0, #0
    c5e8:	33fe      	adds	r3, #254	; 0xfe
    c5ea:	2109      	movs	r1, #9
    c5ec:	8298      	strh	r0, [r3, #20]
    c5ee:	47a8      	blx	r5
    c5f0:	003a      	movs	r2, r7
    c5f2:	210e      	movs	r1, #14
    c5f4:	327c      	adds	r2, #124	; 0x7c
    c5f6:	7813      	ldrb	r3, [r2, #0]
    c5f8:	378c      	adds	r7, #140	; 0x8c
    c5fa:	438b      	bics	r3, r1
    c5fc:	7013      	strb	r3, [r2, #0]
    c5fe:	2220      	movs	r2, #32
    c600:	783b      	ldrb	r3, [r7, #0]
    c602:	4c32      	ldr	r4, [pc, #200]	; (c6cc <LORAWAN_TxDone+0x258>)
    c604:	4393      	bics	r3, r2
    c606:	703b      	strb	r3, [r7, #0]
    c608:	07db      	lsls	r3, r3, #31
    c60a:	d505      	bpl.n	c618 <LORAWAN_TxDone+0x1a4>
    c60c:	4b30      	ldr	r3, [pc, #192]	; (c6d0 <LORAWAN_TxDone+0x25c>)
    c60e:	4798      	blx	r3
    c610:	47a0      	blx	r4
    c612:	2007      	movs	r0, #7
    c614:	4b2c      	ldr	r3, [pc, #176]	; (c6c8 <LORAWAN_TxDone+0x254>)
    c616:	e74c      	b.n	c4b2 <LORAWAN_TxDone+0x3e>
    c618:	4b2e      	ldr	r3, [pc, #184]	; (c6d4 <LORAWAN_TxDone+0x260>)
    c61a:	e7f8      	b.n	c60e <LORAWAN_TxDone+0x19a>
    c61c:	2c00      	cmp	r4, #0
    c61e:	d000      	beq.n	c622 <LORAWAN_TxDone+0x1ae>
    c620:	e748      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c622:	003b      	movs	r3, r7
    c624:	33fc      	adds	r3, #252	; 0xfc
    c626:	681d      	ldr	r5, [r3, #0]
    c628:	003b      	movs	r3, r7
    c62a:	33fe      	adds	r3, #254	; 0xfe
    c62c:	829c      	strh	r4, [r3, #20]
    c62e:	0020      	movs	r0, r4
    c630:	2109      	movs	r1, #9
    c632:	4c1e      	ldr	r4, [pc, #120]	; (c6ac <LORAWAN_TxDone+0x238>)
    c634:	47a0      	blx	r4
    c636:	003b      	movs	r3, r7
    c638:	003e      	movs	r6, r7
    c63a:	33db      	adds	r3, #219	; 0xdb
    c63c:	781b      	ldrb	r3, [r3, #0]
    c63e:	367c      	adds	r6, #124	; 0x7c
    c640:	2b00      	cmp	r3, #0
    c642:	d149      	bne.n	c6d8 <LORAWAN_TxDone+0x264>
    c644:	003a      	movs	r2, r7
    c646:	32dc      	adds	r2, #220	; 0xdc
    c648:	7812      	ldrb	r2, [r2, #0]
    c64a:	2a00      	cmp	r2, #0
    c64c:	d144      	bne.n	c6d8 <LORAWAN_TxDone+0x264>
    c64e:	7832      	ldrb	r2, [r6, #0]
    c650:	3301      	adds	r3, #1
    c652:	421a      	tst	r2, r3
    c654:	d04f      	beq.n	c6f6 <LORAWAN_TxDone+0x282>
    c656:	1d39      	adds	r1, r7, #4
    c658:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    c65a:	18d2      	adds	r2, r2, r3
    c65c:	67ca      	str	r2, [r1, #124]	; 0x7c
    c65e:	21f0      	movs	r1, #240	; 0xf0
    c660:	0049      	lsls	r1, r1, #1
    c662:	5c79      	ldrb	r1, [r7, r1]
    c664:	2900      	cmp	r1, #0
    c666:	d003      	beq.n	c670 <LORAWAN_TxDone+0x1fc>
    c668:	408b      	lsls	r3, r1
    c66a:	3b01      	subs	r3, #1
    c66c:	421a      	tst	r2, r3
    c66e:	d102      	bne.n	c676 <LORAWAN_TxDone+0x202>
    c670:	2116      	movs	r1, #22
    c672:	2000      	movs	r0, #0
    c674:	47a0      	blx	r4
    c676:	782b      	ldrb	r3, [r5, #0]
    c678:	003a      	movs	r2, r7
    c67a:	2b01      	cmp	r3, #1
    c67c:	d106      	bne.n	c68c <LORAWAN_TxDone+0x218>
    c67e:	328c      	adds	r2, #140	; 0x8c
    c680:	7811      	ldrb	r1, [r2, #0]
    c682:	430b      	orrs	r3, r1
    c684:	7013      	strb	r3, [r2, #0]
    c686:	003a      	movs	r2, r7
    c688:	32dc      	adds	r2, #220	; 0xdc
    c68a:	e000      	b.n	c68e <LORAWAN_TxDone+0x21a>
    c68c:	32db      	adds	r2, #219	; 0xdb
    c68e:	7813      	ldrb	r3, [r2, #0]
    c690:	3301      	adds	r3, #1
    c692:	e02f      	b.n	c6f4 <LORAWAN_TxDone+0x280>
    c694:	0000c185 	.word	0x0000c185
    c698:	20001a44 	.word	0x20001a44
    c69c:	20001c28 	.word	0x20001c28
    c6a0:	0000b19d 	.word	0x0000b19d
    c6a4:	20001c19 	.word	0x20001c19
    c6a8:	0000ee81 	.word	0x0000ee81
    c6ac:	000070b5 	.word	0x000070b5
    c6b0:	0000ffff 	.word	0x0000ffff
    c6b4:	00006971 	.word	0x00006971
    c6b8:	000100a5 	.word	0x000100a5
    c6bc:	0000b701 	.word	0x0000b701
    c6c0:	20001c39 	.word	0x20001c39
    c6c4:	0000f7d1 	.word	0x0000f7d1
    c6c8:	0000bc71 	.word	0x0000bc71
    c6cc:	0000a761 	.word	0x0000a761
    c6d0:	0000b149 	.word	0x0000b149
    c6d4:	0000b179 	.word	0x0000b179
    c6d8:	003a      	movs	r2, r7
    c6da:	327c      	adds	r2, #124	; 0x7c
    c6dc:	7811      	ldrb	r1, [r2, #0]
    c6de:	2201      	movs	r2, #1
    c6e0:	4211      	tst	r1, r2
    c6e2:	d008      	beq.n	c6f6 <LORAWAN_TxDone+0x282>
    c6e4:	0039      	movs	r1, r7
    c6e6:	318c      	adds	r1, #140	; 0x8c
    c6e8:	7809      	ldrb	r1, [r1, #0]
    c6ea:	4211      	tst	r1, r2
    c6ec:	d1cb      	bne.n	c686 <LORAWAN_TxDone+0x212>
    c6ee:	189b      	adds	r3, r3, r2
    c6f0:	003a      	movs	r2, r7
    c6f2:	32db      	adds	r2, #219	; 0xdb
    c6f4:	7013      	strb	r3, [r2, #0]
    c6f6:	003b      	movs	r3, r7
    c6f8:	2200      	movs	r2, #0
    c6fa:	33f0      	adds	r3, #240	; 0xf0
    c6fc:	701a      	strb	r2, [r3, #0]
    c6fe:	003a      	movs	r2, r7
    c700:	210e      	movs	r1, #14
    c702:	2504      	movs	r5, #4
    c704:	327c      	adds	r2, #124	; 0x7c
    c706:	7813      	ldrb	r3, [r2, #0]
    c708:	003e      	movs	r6, r7
    c70a:	438b      	bics	r3, r1
    c70c:	432b      	orrs	r3, r5
    c70e:	7013      	strb	r3, [r2, #0]
    c710:	003b      	movs	r3, r7
    c712:	33df      	adds	r3, #223	; 0xdf
    c714:	781b      	ldrb	r3, [r3, #0]
    c716:	a906      	add	r1, sp, #24
    c718:	708b      	strb	r3, [r1, #2]
    c71a:	003b      	movs	r3, r7
    c71c:	33ee      	adds	r3, #238	; 0xee
    c71e:	781b      	ldrb	r3, [r3, #0]
    c720:	368c      	adds	r6, #140	; 0x8c
    c722:	704b      	strb	r3, [r1, #1]
    c724:	7833      	ldrb	r3, [r6, #0]
    c726:	ac09      	add	r4, sp, #36	; 0x24
    c728:	075b      	lsls	r3, r3, #29
    c72a:	0fdb      	lsrs	r3, r3, #31
    c72c:	700b      	strb	r3, [r1, #0]
    c72e:	0022      	movs	r2, r4
    c730:	4b8f      	ldr	r3, [pc, #572]	; (c970 <LORAWAN_TxDone+0x4fc>)
    c732:	2019      	movs	r0, #25
    c734:	4798      	blx	r3
    c736:	7833      	ldrb	r3, [r6, #0]
    c738:	422b      	tst	r3, r5
    c73a:	d100      	bne.n	c73e <LORAWAN_TxDone+0x2ca>
    c73c:	e0bd      	b.n	c8ba <LORAWAN_TxDone+0x446>
    c73e:	2300      	movs	r3, #0
    c740:	ae0b      	add	r6, sp, #44	; 0x2c
    c742:	7033      	strb	r3, [r6, #0]
    c744:	0032      	movs	r2, r6
    c746:	2100      	movs	r1, #0
    c748:	2009      	movs	r0, #9
    c74a:	4b89      	ldr	r3, [pc, #548]	; (c970 <LORAWAN_TxDone+0x4fc>)
    c74c:	4798      	blx	r3
    c74e:	0031      	movs	r1, r6
    c750:	aa05      	add	r2, sp, #20
    c752:	0028      	movs	r0, r5
    c754:	4b86      	ldr	r3, [pc, #536]	; (c970 <LORAWAN_TxDone+0x4fc>)
    c756:	4798      	blx	r3
    c758:	0039      	movs	r1, r7
    c75a:	7923      	ldrb	r3, [r4, #4]
    c75c:	3169      	adds	r1, #105	; 0x69
    c75e:	700b      	strb	r3, [r1, #0]
    c760:	003b      	movs	r3, r7
    c762:	260b      	movs	r6, #11
    c764:	7822      	ldrb	r2, [r4, #0]
    c766:	3365      	adds	r3, #101	; 0x65
    c768:	701a      	strb	r2, [r3, #0]
    c76a:	7862      	ldrb	r2, [r4, #1]
    c76c:	2004      	movs	r0, #4
    c76e:	705a      	strb	r2, [r3, #1]
    c770:	78a2      	ldrb	r2, [r4, #2]
    c772:	2500      	movs	r5, #0
    c774:	709a      	strb	r2, [r3, #2]
    c776:	78e2      	ldrb	r2, [r4, #3]
    c778:	70da      	strb	r2, [r3, #3]
    c77a:	ab02      	add	r3, sp, #8
    c77c:	18f6      	adds	r6, r6, r3
    c77e:	0032      	movs	r2, r6
    c780:	4b7b      	ldr	r3, [pc, #492]	; (c970 <LORAWAN_TxDone+0x4fc>)
    c782:	4798      	blx	r3
    c784:	003b      	movs	r3, r7
    c786:	338c      	adds	r3, #140	; 0x8c
    c788:	781c      	ldrb	r4, [r3, #0]
    c78a:	2304      	movs	r3, #4
    c78c:	401c      	ands	r4, r3
    c78e:	2300      	movs	r3, #0
    c790:	003a      	movs	r2, r7
    c792:	56f3      	ldrsb	r3, [r6, r3]
    c794:	42ac      	cmp	r4, r5
    c796:	d100      	bne.n	c79a <LORAWAN_TxDone+0x326>
    c798:	e092      	b.n	c8c0 <LORAWAN_TxDone+0x44c>
    c79a:	2100      	movs	r1, #0
    c79c:	32ce      	adds	r2, #206	; 0xce
    c79e:	8816      	ldrh	r6, [r2, #0]
    c7a0:	aa05      	add	r2, sp, #20
    c7a2:	5651      	ldrsb	r1, [r2, r1]
    c7a4:	4c73      	ldr	r4, [pc, #460]	; (c974 <LORAWAN_TxDone+0x500>)
    c7a6:	1872      	adds	r2, r6, r1
    c7a8:	9203      	str	r2, [sp, #12]
    c7aa:	003a      	movs	r2, r7
    c7ac:	32cc      	adds	r2, #204	; 0xcc
    c7ae:	8811      	ldrh	r1, [r2, #0]
    c7b0:	26fa      	movs	r6, #250	; 0xfa
    c7b2:	18c9      	adds	r1, r1, r3
    c7b4:	23e0      	movs	r3, #224	; 0xe0
    c7b6:	33ff      	adds	r3, #255	; 0xff
    c7b8:	5cfb      	ldrb	r3, [r7, r3]
    c7ba:	00b6      	lsls	r6, r6, #2
    c7bc:	1ac9      	subs	r1, r1, r3
    c7be:	003b      	movs	r3, r7
    c7c0:	33e2      	adds	r3, #226	; 0xe2
    c7c2:	7818      	ldrb	r0, [r3, #0]
    c7c4:	4371      	muls	r1, r6
    c7c6:	4b6c      	ldr	r3, [pc, #432]	; (c978 <LORAWAN_TxDone+0x504>)
    c7c8:	002a      	movs	r2, r5
    c7ca:	9500      	str	r5, [sp, #0]
    c7cc:	47a0      	blx	r4
    c7ce:	23e0      	movs	r3, #224	; 0xe0
    c7d0:	33ff      	adds	r3, #255	; 0xff
    c7d2:	5cf9      	ldrb	r1, [r7, r3]
    c7d4:	9b03      	ldr	r3, [sp, #12]
    c7d6:	002a      	movs	r2, r5
    c7d8:	1a59      	subs	r1, r3, r1
    c7da:	003b      	movs	r3, r7
    c7dc:	33e3      	adds	r3, #227	; 0xe3
    c7de:	7818      	ldrb	r0, [r3, #0]
    c7e0:	4371      	muls	r1, r6
    c7e2:	4b66      	ldr	r3, [pc, #408]	; (c97c <LORAWAN_TxDone+0x508>)
    c7e4:	9500      	str	r5, [sp, #0]
    c7e6:	47a0      	blx	r4
    c7e8:	003b      	movs	r3, r7
    c7ea:	33ff      	adds	r3, #255	; 0xff
    c7ec:	7c5b      	ldrb	r3, [r3, #17]
    c7ee:	069b      	lsls	r3, r3, #26
    c7f0:	d549      	bpl.n	c886 <LORAWAN_TxDone+0x412>
    c7f2:	466a      	mov	r2, sp
    c7f4:	003b      	movs	r3, r7
    c7f6:	7a12      	ldrb	r2, [r2, #8]
    c7f8:	3377      	adds	r3, #119	; 0x77
    c7fa:	701a      	strb	r2, [r3, #0]
    c7fc:	9a02      	ldr	r2, [sp, #8]
    c7fe:	ad0b      	add	r5, sp, #44	; 0x2c
    c800:	0a12      	lsrs	r2, r2, #8
    c802:	705a      	strb	r2, [r3, #1]
    c804:	9a02      	ldr	r2, [sp, #8]
    c806:	0c12      	lsrs	r2, r2, #16
    c808:	709a      	strb	r2, [r3, #2]
    c80a:	9a02      	ldr	r2, [sp, #8]
    c80c:	0e12      	lsrs	r2, r2, #24
    c80e:	70da      	strb	r2, [r3, #3]
    c810:	003b      	movs	r3, r7
    c812:	337b      	adds	r3, #123	; 0x7b
    c814:	781b      	ldrb	r3, [r3, #0]
    c816:	2b00      	cmp	r3, #0
    c818:	d027      	beq.n	c86a <LORAWAN_TxDone+0x3f6>
    c81a:	003c      	movs	r4, r7
    c81c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    c81e:	346f      	adds	r4, #111	; 0x6f
    c820:	0216      	lsls	r6, r2, #8
    c822:	003a      	movs	r2, r7
    c824:	7823      	ldrb	r3, [r4, #0]
    c826:	3273      	adds	r2, #115	; 0x73
    c828:	4333      	orrs	r3, r6
    c82a:	6f7e      	ldr	r6, [r7, #116]	; 0x74
    c82c:	7812      	ldrb	r2, [r2, #0]
    c82e:	0236      	lsls	r6, r6, #8
    c830:	4316      	orrs	r6, r2
    c832:	431e      	orrs	r6, r3
    c834:	d119      	bne.n	c86a <LORAWAN_TxDone+0x3f6>
    c836:	2301      	movs	r3, #1
    c838:	0029      	movs	r1, r5
    c83a:	702b      	strb	r3, [r5, #0]
    c83c:	2021      	movs	r0, #33	; 0x21
    c83e:	4b50      	ldr	r3, [pc, #320]	; (c980 <LORAWAN_TxDone+0x50c>)
    c840:	4798      	blx	r3
    c842:	4b50      	ldr	r3, [pc, #320]	; (c984 <LORAWAN_TxDone+0x510>)
    c844:	4798      	blx	r3
    c846:	0033      	movs	r3, r6
    c848:	9a02      	ldr	r2, [sp, #8]
    c84a:	1a80      	subs	r0, r0, r2
    c84c:	4199      	sbcs	r1, r3
    c84e:	0a03      	lsrs	r3, r0, #8
    c850:	7063      	strb	r3, [r4, #1]
    c852:	0c03      	lsrs	r3, r0, #16
    c854:	70a3      	strb	r3, [r4, #2]
    c856:	0e03      	lsrs	r3, r0, #24
    c858:	70e3      	strb	r3, [r4, #3]
    c85a:	0a0b      	lsrs	r3, r1, #8
    c85c:	7163      	strb	r3, [r4, #5]
    c85e:	0c0b      	lsrs	r3, r1, #16
    c860:	71a3      	strb	r3, [r4, #6]
    c862:	0e0b      	lsrs	r3, r1, #24
    c864:	7020      	strb	r0, [r4, #0]
    c866:	7121      	strb	r1, [r4, #4]
    c868:	71e3      	strb	r3, [r4, #7]
    c86a:	4a47      	ldr	r2, [pc, #284]	; (c988 <LORAWAN_TxDone+0x514>)
    c86c:	2020      	movs	r0, #32
    c86e:	0013      	movs	r3, r2
    c870:	3377      	adds	r3, #119	; 0x77
    c872:	7819      	ldrb	r1, [r3, #0]
    c874:	6f93      	ldr	r3, [r2, #120]	; 0x78
    c876:	021b      	lsls	r3, r3, #8
    c878:	430b      	orrs	r3, r1
    c87a:	930b      	str	r3, [sp, #44]	; 0x2c
    c87c:	2301      	movs	r3, #1
    c87e:	0029      	movs	r1, r5
    c880:	712b      	strb	r3, [r5, #4]
    c882:	4b3f      	ldr	r3, [pc, #252]	; (c980 <LORAWAN_TxDone+0x50c>)
    c884:	4798      	blx	r3
    c886:	4b40      	ldr	r3, [pc, #256]	; (c988 <LORAWAN_TxDone+0x514>)
    c888:	2102      	movs	r1, #2
    c88a:	001a      	movs	r2, r3
    c88c:	32ff      	adds	r2, #255	; 0xff
    c88e:	7c52      	ldrb	r2, [r2, #17]
    c890:	4011      	ands	r1, r2
    c892:	d047      	beq.n	c924 <LORAWAN_TxDone+0x4b0>
    c894:	466a      	mov	r2, sp
    c896:	8912      	ldrh	r2, [r2, #8]
    c898:	a90b      	add	r1, sp, #44	; 0x2c
    c89a:	800a      	strh	r2, [r1, #0]
    c89c:	001a      	movs	r2, r3
    c89e:	328c      	adds	r2, #140	; 0x8c
    c8a0:	7812      	ldrb	r2, [r2, #0]
    c8a2:	3390      	adds	r3, #144	; 0x90
    c8a4:	0752      	lsls	r2, r2, #29
    c8a6:	0fd2      	lsrs	r2, r2, #31
    c8a8:	710a      	strb	r2, [r1, #4]
    c8aa:	781a      	ldrb	r2, [r3, #0]
    c8ac:	2301      	movs	r3, #1
    c8ae:	4093      	lsls	r3, r2
    c8b0:	201f      	movs	r0, #31
    c8b2:	804b      	strh	r3, [r1, #2]
    c8b4:	4b32      	ldr	r3, [pc, #200]	; (c980 <LORAWAN_TxDone+0x50c>)
    c8b6:	4798      	blx	r3
    c8b8:	e5fc      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c8ba:	aa05      	add	r2, sp, #20
    c8bc:	4933      	ldr	r1, [pc, #204]	; (c98c <LORAWAN_TxDone+0x518>)
    c8be:	e748      	b.n	c752 <LORAWAN_TxDone+0x2de>
    c8c0:	32c8      	adds	r2, #200	; 0xc8
    c8c2:	8811      	ldrh	r1, [r2, #0]
    c8c4:	25fa      	movs	r5, #250	; 0xfa
    c8c6:	18c9      	adds	r1, r1, r3
    c8c8:	23e0      	movs	r3, #224	; 0xe0
    c8ca:	33ff      	adds	r3, #255	; 0xff
    c8cc:	5cfb      	ldrb	r3, [r7, r3]
    c8ce:	00ad      	lsls	r5, r5, #2
    c8d0:	1ac9      	subs	r1, r1, r3
    c8d2:	003b      	movs	r3, r7
    c8d4:	33e4      	adds	r3, #228	; 0xe4
    c8d6:	7818      	ldrb	r0, [r3, #0]
    c8d8:	4369      	muls	r1, r5
    c8da:	4b27      	ldr	r3, [pc, #156]	; (c978 <LORAWAN_TxDone+0x504>)
    c8dc:	9400      	str	r4, [sp, #0]
    c8de:	0022      	movs	r2, r4
    c8e0:	4e24      	ldr	r6, [pc, #144]	; (c974 <LORAWAN_TxDone+0x500>)
    c8e2:	47b0      	blx	r6
    c8e4:	003b      	movs	r3, r7
    c8e6:	33f4      	adds	r3, #244	; 0xf4
    c8e8:	781b      	ldrb	r3, [r3, #0]
    c8ea:	2b04      	cmp	r3, #4
    c8ec:	d105      	bne.n	c8fa <LORAWAN_TxDone+0x486>
    c8ee:	2000      	movs	r0, #0
    c8f0:	ab05      	add	r3, sp, #20
    c8f2:	5618      	ldrsb	r0, [r3, r0]
    c8f4:	4b26      	ldr	r3, [pc, #152]	; (c990 <LORAWAN_TxDone+0x51c>)
    c8f6:	4798      	blx	r3
    c8f8:	e7c5      	b.n	c886 <LORAWAN_TxDone+0x412>
    c8fa:	2b01      	cmp	r3, #1
    c8fc:	d1c3      	bne.n	c886 <LORAWAN_TxDone+0x412>
    c8fe:	003b      	movs	r3, r7
    c900:	33ca      	adds	r3, #202	; 0xca
    c902:	8819      	ldrh	r1, [r3, #0]
    c904:	ab05      	add	r3, sp, #20
    c906:	781b      	ldrb	r3, [r3, #0]
    c908:	0022      	movs	r2, r4
    c90a:	b25b      	sxtb	r3, r3
    c90c:	18c9      	adds	r1, r1, r3
    c90e:	23e0      	movs	r3, #224	; 0xe0
    c910:	33ff      	adds	r3, #255	; 0xff
    c912:	5cfb      	ldrb	r3, [r7, r3]
    c914:	37e5      	adds	r7, #229	; 0xe5
    c916:	1ac9      	subs	r1, r1, r3
    c918:	7838      	ldrb	r0, [r7, #0]
    c91a:	4369      	muls	r1, r5
    c91c:	9400      	str	r4, [sp, #0]
    c91e:	4b17      	ldr	r3, [pc, #92]	; (c97c <LORAWAN_TxDone+0x508>)
    c920:	47b0      	blx	r6
    c922:	e7b0      	b.n	c886 <LORAWAN_TxDone+0x412>
    c924:	0753      	lsls	r3, r2, #29
    c926:	d400      	bmi.n	c92a <LORAWAN_TxDone+0x4b6>
    c928:	e5c4      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c92a:	2022      	movs	r0, #34	; 0x22
    c92c:	e7c2      	b.n	c8b4 <LORAWAN_TxDone+0x440>
    c92e:	4919      	ldr	r1, [pc, #100]	; (c994 <LORAWAN_TxDone+0x520>)
    c930:	784a      	ldrb	r2, [r1, #1]
    c932:	780b      	ldrb	r3, [r1, #0]
    c934:	0212      	lsls	r2, r2, #8
    c936:	431a      	orrs	r2, r3
    c938:	788b      	ldrb	r3, [r1, #2]
    c93a:	041b      	lsls	r3, r3, #16
    c93c:	431a      	orrs	r2, r3
    c93e:	78cb      	ldrb	r3, [r1, #3]
    c940:	061b      	lsls	r3, r3, #24
    c942:	4313      	orrs	r3, r2
    c944:	d100      	bne.n	c948 <LORAWAN_TxDone+0x4d4>
    c946:	e5b5      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c948:	4a13      	ldr	r2, [pc, #76]	; (c998 <LORAWAN_TxDone+0x524>)
    c94a:	7811      	ldrb	r1, [r2, #0]
    c94c:	221c      	movs	r2, #28
    c94e:	2904      	cmp	r1, #4
    c950:	d003      	beq.n	c95a <LORAWAN_TxDone+0x4e6>
    c952:	2200      	movs	r2, #0
    c954:	2c07      	cmp	r4, #7
    c956:	d100      	bne.n	c95a <LORAWAN_TxDone+0x4e6>
    c958:	0022      	movs	r2, r4
    c95a:	0039      	movs	r1, r7
    c95c:	2004      	movs	r0, #4
    c95e:	31ff      	adds	r1, #255	; 0xff
    c960:	37fc      	adds	r7, #252	; 0xfc
    c962:	7048      	strb	r0, [r1, #1]
    c964:	714a      	strb	r2, [r1, #5]
    c966:	6838      	ldr	r0, [r7, #0]
    c968:	490c      	ldr	r1, [pc, #48]	; (c99c <LORAWAN_TxDone+0x528>)
    c96a:	4798      	blx	r3
    c96c:	e5a2      	b.n	c4b4 <LORAWAN_TxDone+0x40>
    c96e:	46c0      	nop			; (mov r8, r8)
    c970:	00006971 	.word	0x00006971
    c974:	000080dd 	.word	0x000080dd
    c978:	0000b689 	.word	0x0000b689
    c97c:	0000ccd5 	.word	0x0000ccd5
    c980:	00006a7d 	.word	0x00006a7d
    c984:	00008085 	.word	0x00008085
    c988:	20001a44 	.word	0x20001a44
    c98c:	20001ab2 	.word	0x20001ab2
    c990:	0000e635 	.word	0x0000e635
    c994:	20001d3c 	.word	0x20001d3c
    c998:	20001c28 	.word	0x20001c28
    c99c:	20001b44 	.word	0x20001b44

0000c9a0 <radioCallback>:
    c9a0:	4b10      	ldr	r3, [pc, #64]	; (c9e4 <radioCallback+0x44>)
    c9a2:	b510      	push	{r4, lr}
    c9a4:	7018      	strb	r0, [r3, #0]
    c9a6:	3801      	subs	r0, #1
    c9a8:	b2c0      	uxtb	r0, r0
    c9aa:	000c      	movs	r4, r1
    c9ac:	281f      	cmp	r0, #31
    c9ae:	d809      	bhi.n	c9c4 <radioCallback+0x24>
    c9b0:	2301      	movs	r3, #1
    c9b2:	4083      	lsls	r3, r0
    c9b4:	4a0c      	ldr	r2, [pc, #48]	; (c9e8 <radioCallback+0x48>)
    c9b6:	4213      	tst	r3, r2
    c9b8:	d109      	bne.n	c9ce <radioCallback+0x2e>
    c9ba:	220a      	movs	r2, #10
    c9bc:	4213      	tst	r3, r2
    c9be:	d102      	bne.n	c9c6 <radioCallback+0x26>
    c9c0:	2b00      	cmp	r3, #0
    c9c2:	db08      	blt.n	c9d6 <radioCallback+0x36>
    c9c4:	bd10      	pop	{r4, pc}
    c9c6:	0008      	movs	r0, r1
    c9c8:	4b08      	ldr	r3, [pc, #32]	; (c9ec <radioCallback+0x4c>)
    c9ca:	4798      	blx	r3
    c9cc:	e7fa      	b.n	c9c4 <radioCallback+0x24>
    c9ce:	2002      	movs	r0, #2
    c9d0:	4b07      	ldr	r3, [pc, #28]	; (c9f0 <radioCallback+0x50>)
    c9d2:	4798      	blx	r3
    c9d4:	e7f6      	b.n	c9c4 <radioCallback+0x24>
    c9d6:	4b07      	ldr	r3, [pc, #28]	; (c9f4 <radioCallback+0x54>)
    c9d8:	681b      	ldr	r3, [r3, #0]
    c9da:	2b00      	cmp	r3, #0
    c9dc:	d0f2      	beq.n	c9c4 <radioCallback+0x24>
    c9de:	4798      	blx	r3
    c9e0:	6020      	str	r0, [r4, #0]
    c9e2:	e7ef      	b.n	c9c4 <radioCallback+0x24>
    c9e4:	20001c28 	.word	0x20001c28
    c9e8:	00008081 	.word	0x00008081
    c9ec:	0000c475 	.word	0x0000c475
    c9f0:	0000ed0d 	.word	0x0000ed0d
    c9f4:	20001d38 	.word	0x20001d38

0000c9f8 <LorawanCheckAndDoRetryOnTimeout>:
    c9f8:	b513      	push	{r0, r1, r4, lr}
    c9fa:	4c34      	ldr	r4, [pc, #208]	; (cacc <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    c9fc:	0023      	movs	r3, r4
    c9fe:	338c      	adds	r3, #140	; 0x8c
    ca00:	781b      	ldrb	r3, [r3, #0]
    ca02:	0022      	movs	r2, r4
    ca04:	07db      	lsls	r3, r3, #31
    ca06:	d54d      	bpl.n	caa4 <LorawanCheckAndDoRetryOnTimeout+0xac>
    ca08:	0023      	movs	r3, r4
    ca0a:	32dc      	adds	r2, #220	; 0xdc
    ca0c:	33da      	adds	r3, #218	; 0xda
    ca0e:	7812      	ldrb	r2, [r2, #0]
    ca10:	781b      	ldrb	r3, [r3, #0]
    ca12:	429a      	cmp	r2, r3
    ca14:	d838      	bhi.n	ca88 <LorawanCheckAndDoRetryOnTimeout+0x90>
    ca16:	23ef      	movs	r3, #239	; 0xef
    ca18:	005b      	lsls	r3, r3, #1
    ca1a:	5ce3      	ldrb	r3, [r4, r3]
    ca1c:	2b00      	cmp	r3, #0
    ca1e:	d033      	beq.n	ca88 <LorawanCheckAndDoRetryOnTimeout+0x90>
    ca20:	0023      	movs	r3, r4
    ca22:	33f4      	adds	r3, #244	; 0xf4
    ca24:	781b      	ldrb	r3, [r3, #0]
    ca26:	2b01      	cmp	r3, #1
    ca28:	d11a      	bne.n	ca60 <LorawanCheckAndDoRetryOnTimeout+0x68>
    ca2a:	0021      	movs	r1, r4
    ca2c:	220e      	movs	r2, #14
    ca2e:	317c      	adds	r1, #124	; 0x7c
    ca30:	780b      	ldrb	r3, [r1, #0]
    ca32:	4393      	bics	r3, r2
    ca34:	001a      	movs	r2, r3
    ca36:	230c      	movs	r3, #12
    ca38:	4313      	orrs	r3, r2
    ca3a:	700b      	strb	r3, [r1, #0]
    ca3c:	0023      	movs	r3, r4
    ca3e:	33d2      	adds	r3, #210	; 0xd2
    ca40:	8819      	ldrh	r1, [r3, #0]
    ca42:	23e0      	movs	r3, #224	; 0xe0
    ca44:	33ff      	adds	r3, #255	; 0xff
    ca46:	5ce3      	ldrb	r3, [r4, r3]
    ca48:	2200      	movs	r2, #0
    ca4a:	1acb      	subs	r3, r1, r3
    ca4c:	21fa      	movs	r1, #250	; 0xfa
    ca4e:	34e8      	adds	r4, #232	; 0xe8
    ca50:	0089      	lsls	r1, r1, #2
    ca52:	7820      	ldrb	r0, [r4, #0]
    ca54:	4359      	muls	r1, r3
    ca56:	9200      	str	r2, [sp, #0]
    ca58:	4b1d      	ldr	r3, [pc, #116]	; (cad0 <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    ca5a:	4c1e      	ldr	r4, [pc, #120]	; (cad4 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    ca5c:	47a0      	blx	r4
    ca5e:	bd13      	pop	{r0, r1, r4, pc}
    ca60:	2b04      	cmp	r3, #4
    ca62:	d1fc      	bne.n	ca5e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ca64:	4b1c      	ldr	r3, [pc, #112]	; (cad8 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    ca66:	4798      	blx	r3
    ca68:	34c6      	adds	r4, #198	; 0xc6
    ca6a:	300d      	adds	r0, #13
    ca6c:	8823      	ldrh	r3, [r4, #0]
    ca6e:	b280      	uxth	r0, r0
    ca70:	4283      	cmp	r3, r0
    ca72:	d802      	bhi.n	ca7a <LorawanCheckAndDoRetryOnTimeout+0x82>
    ca74:	4b19      	ldr	r3, [pc, #100]	; (cadc <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    ca76:	4798      	blx	r3
    ca78:	e7f1      	b.n	ca5e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ca7a:	200e      	movs	r0, #14
    ca7c:	4b18      	ldr	r3, [pc, #96]	; (cae0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    ca7e:	4798      	blx	r3
    ca80:	4b18      	ldr	r3, [pc, #96]	; (cae4 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    ca82:	4798      	blx	r3
    ca84:	4b18      	ldr	r3, [pc, #96]	; (cae8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    ca86:	e7f6      	b.n	ca76 <LorawanCheckAndDoRetryOnTimeout+0x7e>
    ca88:	2012      	movs	r0, #18
    ca8a:	4b15      	ldr	r3, [pc, #84]	; (cae0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    ca8c:	4798      	blx	r3
    ca8e:	4b15      	ldr	r3, [pc, #84]	; (cae4 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    ca90:	4798      	blx	r3
    ca92:	34f4      	adds	r4, #244	; 0xf4
    ca94:	4b14      	ldr	r3, [pc, #80]	; (cae8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    ca96:	4798      	blx	r3
    ca98:	7823      	ldrb	r3, [r4, #0]
    ca9a:	2b04      	cmp	r3, #4
    ca9c:	d1df      	bne.n	ca5e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ca9e:	4b13      	ldr	r3, [pc, #76]	; (caec <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    caa0:	4798      	blx	r3
    caa2:	e7dc      	b.n	ca5e <LorawanCheckAndDoRetryOnTimeout+0x66>
    caa4:	0023      	movs	r3, r4
    caa6:	32db      	adds	r2, #219	; 0xdb
    caa8:	33d9      	adds	r3, #217	; 0xd9
    caaa:	7812      	ldrb	r2, [r2, #0]
    caac:	781b      	ldrb	r3, [r3, #0]
    caae:	429a      	cmp	r2, r3
    cab0:	d804      	bhi.n	cabc <LorawanCheckAndDoRetryOnTimeout+0xc4>
    cab2:	23ef      	movs	r3, #239	; 0xef
    cab4:	005b      	lsls	r3, r3, #1
    cab6:	5ce3      	ldrb	r3, [r4, r3]
    cab8:	2b00      	cmp	r3, #0
    caba:	d1db      	bne.n	ca74 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    cabc:	4b0c      	ldr	r3, [pc, #48]	; (caf0 <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    cabe:	4798      	blx	r3
    cac0:	4b09      	ldr	r3, [pc, #36]	; (cae8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    cac2:	4798      	blx	r3
    cac4:	2008      	movs	r0, #8
    cac6:	4b06      	ldr	r3, [pc, #24]	; (cae0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    cac8:	4798      	blx	r3
    caca:	e7c8      	b.n	ca5e <LorawanCheckAndDoRetryOnTimeout+0x66>
    cacc:	20001a44 	.word	0x20001a44
    cad0:	0000caf5 	.word	0x0000caf5
    cad4:	000080dd 	.word	0x000080dd
    cad8:	0000a84d 	.word	0x0000a84d
    cadc:	0000b76d 	.word	0x0000b76d
    cae0:	0000bc71 	.word	0x0000bc71
    cae4:	0000b149 	.word	0x0000b149
    cae8:	0000a761 	.word	0x0000a761
    caec:	0000f7b5 	.word	0x0000f7b5
    caf0:	0000b179 	.word	0x0000b179

0000caf4 <AckRetransmissionCallback>:
    caf4:	b510      	push	{r4, lr}
    caf6:	4c1c      	ldr	r4, [pc, #112]	; (cb68 <AckRetransmissionCallback+0x74>)
    caf8:	0023      	movs	r3, r4
    cafa:	337c      	adds	r3, #124	; 0x7c
    cafc:	781b      	ldrb	r3, [r3, #0]
    cafe:	2b7f      	cmp	r3, #127	; 0x7f
    cb00:	d82e      	bhi.n	cb60 <AckRetransmissionCallback+0x6c>
    cb02:	0023      	movs	r3, r4
    cb04:	33f4      	adds	r3, #244	; 0xf4
    cb06:	781b      	ldrb	r3, [r3, #0]
    cb08:	2b04      	cmp	r3, #4
    cb0a:	d102      	bne.n	cb12 <AckRetransmissionCallback+0x1e>
    cb0c:	4b17      	ldr	r3, [pc, #92]	; (cb6c <AckRetransmissionCallback+0x78>)
    cb0e:	4798      	blx	r3
    cb10:	e01f      	b.n	cb52 <AckRetransmissionCallback+0x5e>
    cb12:	2b01      	cmp	r3, #1
    cb14:	d11d      	bne.n	cb52 <AckRetransmissionCallback+0x5e>
    cb16:	0022      	movs	r2, r4
    cb18:	0023      	movs	r3, r4
    cb1a:	32dc      	adds	r2, #220	; 0xdc
    cb1c:	33da      	adds	r3, #218	; 0xda
    cb1e:	7812      	ldrb	r2, [r2, #0]
    cb20:	781b      	ldrb	r3, [r3, #0]
    cb22:	429a      	cmp	r2, r3
    cb24:	d816      	bhi.n	cb54 <AckRetransmissionCallback+0x60>
    cb26:	23ef      	movs	r3, #239	; 0xef
    cb28:	005b      	lsls	r3, r3, #1
    cb2a:	5ce3      	ldrb	r3, [r4, r3]
    cb2c:	2b00      	cmp	r3, #0
    cb2e:	d011      	beq.n	cb54 <AckRetransmissionCallback+0x60>
    cb30:	4b0f      	ldr	r3, [pc, #60]	; (cb70 <AckRetransmissionCallback+0x7c>)
    cb32:	4798      	blx	r3
    cb34:	34c6      	adds	r4, #198	; 0xc6
    cb36:	300d      	adds	r0, #13
    cb38:	8823      	ldrh	r3, [r4, #0]
    cb3a:	b280      	uxth	r0, r0
    cb3c:	4283      	cmp	r3, r0
    cb3e:	d801      	bhi.n	cb44 <AckRetransmissionCallback+0x50>
    cb40:	4b0c      	ldr	r3, [pc, #48]	; (cb74 <AckRetransmissionCallback+0x80>)
    cb42:	e7e4      	b.n	cb0e <AckRetransmissionCallback+0x1a>
    cb44:	4b0c      	ldr	r3, [pc, #48]	; (cb78 <AckRetransmissionCallback+0x84>)
    cb46:	4798      	blx	r3
    cb48:	4b0c      	ldr	r3, [pc, #48]	; (cb7c <AckRetransmissionCallback+0x88>)
    cb4a:	4798      	blx	r3
    cb4c:	200e      	movs	r0, #14
    cb4e:	4b0c      	ldr	r3, [pc, #48]	; (cb80 <AckRetransmissionCallback+0x8c>)
    cb50:	4798      	blx	r3
    cb52:	bd10      	pop	{r4, pc}
    cb54:	4b08      	ldr	r3, [pc, #32]	; (cb78 <AckRetransmissionCallback+0x84>)
    cb56:	4798      	blx	r3
    cb58:	4b08      	ldr	r3, [pc, #32]	; (cb7c <AckRetransmissionCallback+0x88>)
    cb5a:	4798      	blx	r3
    cb5c:	2012      	movs	r0, #18
    cb5e:	e7f6      	b.n	cb4e <AckRetransmissionCallback+0x5a>
    cb60:	4b05      	ldr	r3, [pc, #20]	; (cb78 <AckRetransmissionCallback+0x84>)
    cb62:	4798      	blx	r3
    cb64:	4b05      	ldr	r3, [pc, #20]	; (cb7c <AckRetransmissionCallback+0x88>)
    cb66:	e7d2      	b.n	cb0e <AckRetransmissionCallback+0x1a>
    cb68:	20001a44 	.word	0x20001a44
    cb6c:	0000c9f9 	.word	0x0000c9f9
    cb70:	0000a84d 	.word	0x0000a84d
    cb74:	0000b76d 	.word	0x0000b76d
    cb78:	0000b149 	.word	0x0000b149
    cb7c:	0000a761 	.word	0x0000a761
    cb80:	0000bc71 	.word	0x0000bc71

0000cb84 <LORAWAN_RxTimeout>:
    cb84:	4b22      	ldr	r3, [pc, #136]	; (cc10 <LORAWAN_RxTimeout+0x8c>)
    cb86:	b510      	push	{r4, lr}
    cb88:	001a      	movs	r2, r3
    cb8a:	327c      	adds	r2, #124	; 0x7c
    cb8c:	7812      	ldrb	r2, [r2, #0]
    cb8e:	b251      	sxtb	r1, r2
    cb90:	2900      	cmp	r1, #0
    cb92:	db23      	blt.n	cbdc <LORAWAN_RxTimeout+0x58>
    cb94:	0019      	movs	r1, r3
    cb96:	31f4      	adds	r1, #244	; 0xf4
    cb98:	7809      	ldrb	r1, [r1, #0]
    cb9a:	2904      	cmp	r1, #4
    cb9c:	d104      	bne.n	cba8 <LORAWAN_RxTimeout+0x24>
    cb9e:	07d1      	lsls	r1, r2, #31
    cba0:	d502      	bpl.n	cba8 <LORAWAN_RxTimeout+0x24>
    cba2:	4b1c      	ldr	r3, [pc, #112]	; (cc14 <LORAWAN_RxTimeout+0x90>)
    cba4:	4798      	blx	r3
    cba6:	bd10      	pop	{r4, pc}
    cba8:	210e      	movs	r1, #14
    cbaa:	0010      	movs	r0, r2
    cbac:	4008      	ands	r0, r1
    cbae:	2806      	cmp	r0, #6
    cbb0:	d107      	bne.n	cbc2 <LORAWAN_RxTimeout+0x3e>
    cbb2:	337c      	adds	r3, #124	; 0x7c
    cbb4:	781a      	ldrb	r2, [r3, #0]
    cbb6:	438a      	bics	r2, r1
    cbb8:	0011      	movs	r1, r2
    cbba:	2208      	movs	r2, #8
    cbbc:	430a      	orrs	r2, r1
    cbbe:	701a      	strb	r2, [r3, #0]
    cbc0:	e7f1      	b.n	cba6 <LORAWAN_RxTimeout+0x22>
    cbc2:	2004      	movs	r0, #4
    cbc4:	338c      	adds	r3, #140	; 0x8c
    cbc6:	781b      	ldrb	r3, [r3, #0]
    cbc8:	4203      	tst	r3, r0
    cbca:	d002      	beq.n	cbd2 <LORAWAN_RxTimeout+0x4e>
    cbcc:	4b12      	ldr	r3, [pc, #72]	; (cc18 <LORAWAN_RxTimeout+0x94>)
    cbce:	4798      	blx	r3
    cbd0:	e7e9      	b.n	cba6 <LORAWAN_RxTimeout+0x22>
    cbd2:	07d3      	lsls	r3, r2, #31
    cbd4:	d5e7      	bpl.n	cba6 <LORAWAN_RxTimeout+0x22>
    cbd6:	4b11      	ldr	r3, [pc, #68]	; (cc1c <LORAWAN_RxTimeout+0x98>)
    cbd8:	4798      	blx	r3
    cbda:	e7e4      	b.n	cba6 <LORAWAN_RxTimeout+0x22>
    cbdc:	4810      	ldr	r0, [pc, #64]	; (cc20 <LORAWAN_RxTimeout+0x9c>)
    cbde:	7841      	ldrb	r1, [r0, #1]
    cbe0:	7802      	ldrb	r2, [r0, #0]
    cbe2:	0209      	lsls	r1, r1, #8
    cbe4:	4311      	orrs	r1, r2
    cbe6:	7882      	ldrb	r2, [r0, #2]
    cbe8:	0412      	lsls	r2, r2, #16
    cbea:	4311      	orrs	r1, r2
    cbec:	78c2      	ldrb	r2, [r0, #3]
    cbee:	0612      	lsls	r2, r2, #24
    cbf0:	430a      	orrs	r2, r1
    cbf2:	d0d8      	beq.n	cba6 <LORAWAN_RxTimeout+0x22>
    cbf4:	21ea      	movs	r1, #234	; 0xea
    cbf6:	2001      	movs	r0, #1
    cbf8:	0049      	lsls	r1, r1, #1
    cbfa:	5458      	strb	r0, [r3, r1]
    cbfc:	0019      	movs	r1, r3
    cbfe:	2404      	movs	r4, #4
    cc00:	31ff      	adds	r1, #255	; 0xff
    cc02:	33fc      	adds	r3, #252	; 0xfc
    cc04:	704c      	strb	r4, [r1, #1]
    cc06:	7148      	strb	r0, [r1, #5]
    cc08:	4906      	ldr	r1, [pc, #24]	; (cc24 <LORAWAN_RxTimeout+0xa0>)
    cc0a:	6818      	ldr	r0, [r3, #0]
    cc0c:	4790      	blx	r2
    cc0e:	e7ca      	b.n	cba6 <LORAWAN_RxTimeout+0x22>
    cc10:	20001a44 	.word	0x20001a44
    cc14:	0000e6b9 	.word	0x0000e6b9
    cc18:	0000b19d 	.word	0x0000b19d
    cc1c:	0000c9f9 	.word	0x0000c9f9
    cc20:	20001d3c 	.word	0x20001d3c
    cc24:	20001b44 	.word	0x20001b44

0000cc28 <LorawanConfigureRadioForRX2>:
    cc28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cc2a:	466b      	mov	r3, sp
    cc2c:	4c21      	ldr	r4, [pc, #132]	; (ccb4 <LorawanConfigureRadioForRX2+0x8c>)
    cc2e:	1cdd      	adds	r5, r3, #3
    cc30:	0023      	movs	r3, r4
    cc32:	2100      	movs	r1, #0
    cc34:	338c      	adds	r3, #140	; 0x8c
    cc36:	781b      	ldrb	r3, [r3, #0]
    cc38:	0007      	movs	r7, r0
    cc3a:	7029      	strb	r1, [r5, #0]
    cc3c:	075b      	lsls	r3, r3, #29
    cc3e:	d52c      	bpl.n	cc9a <LorawanConfigureRadioForRX2+0x72>
    cc40:	002a      	movs	r2, r5
    cc42:	2009      	movs	r0, #9
    cc44:	4b1c      	ldr	r3, [pc, #112]	; (ccb8 <LorawanConfigureRadioForRX2+0x90>)
    cc46:	4798      	blx	r3
    cc48:	0022      	movs	r2, r4
    cc4a:	0023      	movs	r3, r4
    cc4c:	326c      	adds	r2, #108	; 0x6c
    cc4e:	8811      	ldrh	r1, [r2, #0]
    cc50:	336a      	adds	r3, #106	; 0x6a
    cc52:	881b      	ldrh	r3, [r3, #0]
    cc54:	0409      	lsls	r1, r1, #16
    cc56:	4319      	orrs	r1, r3
    cc58:	7828      	ldrb	r0, [r5, #0]
    cc5a:	4b18      	ldr	r3, [pc, #96]	; (ccbc <LorawanConfigureRadioForRX2+0x94>)
    cc5c:	4798      	blx	r3
    cc5e:	2300      	movs	r3, #0
    cc60:	0022      	movs	r2, r4
    cc62:	ae01      	add	r6, sp, #4
    cc64:	7033      	strb	r3, [r6, #0]
    cc66:	32f4      	adds	r2, #244	; 0xf4
    cc68:	7812      	ldrb	r2, [r2, #0]
    cc6a:	2a04      	cmp	r2, #4
    cc6c:	d11a      	bne.n	cca4 <LorawanConfigureRadioForRX2+0x7c>
    cc6e:	347c      	adds	r4, #124	; 0x7c
    cc70:	7822      	ldrb	r2, [r4, #0]
    cc72:	07d2      	lsls	r2, r2, #31
    cc74:	d516      	bpl.n	cca4 <LorawanConfigureRadioForRX2+0x7c>
    cc76:	8073      	strh	r3, [r6, #2]
    cc78:	0030      	movs	r0, r6
    cc7a:	4b11      	ldr	r3, [pc, #68]	; (ccc0 <LorawanConfigureRadioForRX2+0x98>)
    cc7c:	4798      	blx	r3
    cc7e:	1e04      	subs	r4, r0, #0
    cc80:	d00a      	beq.n	cc98 <LorawanConfigureRadioForRX2+0x70>
    cc82:	4b10      	ldr	r3, [pc, #64]	; (ccc4 <LorawanConfigureRadioForRX2+0x9c>)
    cc84:	4798      	blx	r3
    cc86:	4b10      	ldr	r3, [pc, #64]	; (ccc8 <LorawanConfigureRadioForRX2+0xa0>)
    cc88:	4798      	blx	r3
    cc8a:	4b10      	ldr	r3, [pc, #64]	; (cccc <LorawanConfigureRadioForRX2+0xa4>)
    cc8c:	4798      	blx	r3
    cc8e:	2f00      	cmp	r7, #0
    cc90:	d002      	beq.n	cc98 <LorawanConfigureRadioForRX2+0x70>
    cc92:	0020      	movs	r0, r4
    cc94:	4b0e      	ldr	r3, [pc, #56]	; (ccd0 <LorawanConfigureRadioForRX2+0xa8>)
    cc96:	4798      	blx	r3
    cc98:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    cc9a:	0023      	movs	r3, r4
    cc9c:	336e      	adds	r3, #110	; 0x6e
    cc9e:	781b      	ldrb	r3, [r3, #0]
    cca0:	702b      	strb	r3, [r5, #0]
    cca2:	e7d1      	b.n	cc48 <LorawanConfigureRadioForRX2+0x20>
    cca4:	466b      	mov	r3, sp
    cca6:	0029      	movs	r1, r5
    cca8:	1d9a      	adds	r2, r3, #6
    ccaa:	2003      	movs	r0, #3
    ccac:	4b02      	ldr	r3, [pc, #8]	; (ccb8 <LorawanConfigureRadioForRX2+0x90>)
    ccae:	4798      	blx	r3
    ccb0:	e7e2      	b.n	cc78 <LorawanConfigureRadioForRX2+0x50>
    ccb2:	46c0      	nop			; (mov r8, r8)
    ccb4:	20001a44 	.word	0x20001a44
    ccb8:	00006971 	.word	0x00006971
    ccbc:	0000b61d 	.word	0x0000b61d
    ccc0:	000100a5 	.word	0x000100a5
    ccc4:	0000b149 	.word	0x0000b149
    ccc8:	0000b179 	.word	0x0000b179
    cccc:	0000a761 	.word	0x0000a761
    ccd0:	0000bc71 	.word	0x0000bc71

0000ccd4 <LorawanReceiveWindow2Callback>:
    ccd4:	b570      	push	{r4, r5, r6, lr}
    ccd6:	4c16      	ldr	r4, [pc, #88]	; (cd30 <LorawanReceiveWindow2Callback+0x5c>)
    ccd8:	0025      	movs	r5, r4
    ccda:	357c      	adds	r5, #124	; 0x7c
    ccdc:	782b      	ldrb	r3, [r5, #0]
    ccde:	2b7f      	cmp	r3, #127	; 0x7f
    cce0:	d811      	bhi.n	cd06 <LorawanReceiveWindow2Callback+0x32>
    cce2:	4b14      	ldr	r3, [pc, #80]	; (cd34 <LorawanReceiveWindow2Callback+0x60>)
    cce4:	4798      	blx	r3
    cce6:	2801      	cmp	r0, #1
    cce8:	d109      	bne.n	ccfe <LorawanReceiveWindow2Callback+0x2a>
    ccea:	220e      	movs	r2, #14
    ccec:	782b      	ldrb	r3, [r5, #0]
    ccee:	4393      	bics	r3, r2
    ccf0:	001a      	movs	r2, r3
    ccf2:	230a      	movs	r3, #10
    ccf4:	4313      	orrs	r3, r2
    ccf6:	702b      	strb	r3, [r5, #0]
    ccf8:	4b0f      	ldr	r3, [pc, #60]	; (cd38 <LorawanReceiveWindow2Callback+0x64>)
    ccfa:	4798      	blx	r3
    ccfc:	bd70      	pop	{r4, r5, r6, pc}
    ccfe:	2301      	movs	r3, #1
    cd00:	34f0      	adds	r4, #240	; 0xf0
    cd02:	7023      	strb	r3, [r4, #0]
    cd04:	e7fa      	b.n	ccfc <LorawanReceiveWindow2Callback+0x28>
    cd06:	2104      	movs	r1, #4
    cd08:	348c      	adds	r4, #140	; 0x8c
    cd0a:	7822      	ldrb	r2, [r4, #0]
    cd0c:	420a      	tst	r2, r1
    cd0e:	d007      	beq.n	cd20 <LorawanReceiveWindow2Callback+0x4c>
    cd10:	2001      	movs	r0, #1
    cd12:	4383      	bics	r3, r0
    cd14:	438a      	bics	r2, r1
    cd16:	702b      	strb	r3, [r5, #0]
    cd18:	3107      	adds	r1, #7
    cd1a:	4b08      	ldr	r3, [pc, #32]	; (cd3c <LorawanReceiveWindow2Callback+0x68>)
    cd1c:	7022      	strb	r2, [r4, #0]
    cd1e:	4798      	blx	r3
    cd20:	4b07      	ldr	r3, [pc, #28]	; (cd40 <LorawanReceiveWindow2Callback+0x6c>)
    cd22:	4798      	blx	r3
    cd24:	4b07      	ldr	r3, [pc, #28]	; (cd44 <LorawanReceiveWindow2Callback+0x70>)
    cd26:	4798      	blx	r3
    cd28:	4b07      	ldr	r3, [pc, #28]	; (cd48 <LorawanReceiveWindow2Callback+0x74>)
    cd2a:	4798      	blx	r3
    cd2c:	e7e6      	b.n	ccfc <LorawanReceiveWindow2Callback+0x28>
    cd2e:	46c0      	nop			; (mov r8, r8)
    cd30:	20001a44 	.word	0x20001a44
    cd34:	0000f7b5 	.word	0x0000f7b5
    cd38:	0000cc29 	.word	0x0000cc29
    cd3c:	000070b5 	.word	0x000070b5
    cd40:	0000b179 	.word	0x0000b179
    cd44:	0000b149 	.word	0x0000b149
    cd48:	0000a761 	.word	0x0000a761

0000cd4c <SetReceptionNotOkState>:
    cd4c:	22ea      	movs	r2, #234	; 0xea
    cd4e:	2101      	movs	r1, #1
    cd50:	4b19      	ldr	r3, [pc, #100]	; (cdb8 <SetReceptionNotOkState+0x6c>)
    cd52:	0052      	lsls	r2, r2, #1
    cd54:	b510      	push	{r4, lr}
    cd56:	5499      	strb	r1, [r3, r2]
    cd58:	001a      	movs	r2, r3
    cd5a:	0019      	movs	r1, r3
    cd5c:	32f4      	adds	r2, #244	; 0xf4
    cd5e:	7812      	ldrb	r2, [r2, #0]
    cd60:	317c      	adds	r1, #124	; 0x7c
    cd62:	200e      	movs	r0, #14
    cd64:	2a01      	cmp	r2, #1
    cd66:	d11d      	bne.n	cda4 <SetReceptionNotOkState+0x58>
    cd68:	780a      	ldrb	r2, [r1, #0]
    cd6a:	4002      	ands	r2, r0
    cd6c:	2a0a      	cmp	r2, #10
    cd6e:	d006      	beq.n	cd7e <SetReceptionNotOkState+0x32>
    cd70:	2a06      	cmp	r2, #6
    cd72:	d113      	bne.n	cd9c <SetReceptionNotOkState+0x50>
    cd74:	001a      	movs	r2, r3
    cd76:	32f0      	adds	r2, #240	; 0xf0
    cd78:	7812      	ldrb	r2, [r2, #0]
    cd7a:	2a00      	cmp	r2, #0
    cd7c:	d00e      	beq.n	cd9c <SetReceptionNotOkState+0x50>
    cd7e:	0019      	movs	r1, r3
    cd80:	2001      	movs	r0, #1
    cd82:	318c      	adds	r1, #140	; 0x8c
    cd84:	780a      	ldrb	r2, [r1, #0]
    cd86:	240e      	movs	r4, #14
    cd88:	4382      	bics	r2, r0
    cd8a:	700a      	strb	r2, [r1, #0]
    cd8c:	001a      	movs	r2, r3
    cd8e:	327c      	adds	r2, #124	; 0x7c
    cd90:	7811      	ldrb	r1, [r2, #0]
    cd92:	43a1      	bics	r1, r4
    cd94:	7011      	strb	r1, [r2, #0]
    cd96:	7851      	ldrb	r1, [r2, #1]
    cd98:	4381      	bics	r1, r0
    cd9a:	7051      	strb	r1, [r2, #1]
    cd9c:	2200      	movs	r2, #0
    cd9e:	33f0      	adds	r3, #240	; 0xf0
    cda0:	701a      	strb	r2, [r3, #0]
    cda2:	bd10      	pop	{r4, pc}
    cda4:	230a      	movs	r3, #10
    cda6:	780a      	ldrb	r2, [r1, #0]
    cda8:	4382      	bics	r2, r0
    cdaa:	4313      	orrs	r3, r2
    cdac:	700b      	strb	r3, [r1, #0]
    cdae:	2000      	movs	r0, #0
    cdb0:	4b02      	ldr	r3, [pc, #8]	; (cdbc <SetReceptionNotOkState+0x70>)
    cdb2:	4798      	blx	r3
    cdb4:	e7f5      	b.n	cda2 <SetReceptionNotOkState+0x56>
    cdb6:	46c0      	nop			; (mov r8, r8)
    cdb8:	20001a44 	.word	0x20001a44
    cdbc:	0000cc29 	.word	0x0000cc29

0000cdc0 <UpdateCurrentDataRateAfterDataRangeChanges>:
    cdc0:	4b09      	ldr	r3, [pc, #36]	; (cde8 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    cdc2:	001a      	movs	r2, r3
    cdc4:	32eb      	adds	r2, #235	; 0xeb
    cdc6:	7811      	ldrb	r1, [r2, #0]
    cdc8:	001a      	movs	r2, r3
    cdca:	32df      	adds	r2, #223	; 0xdf
    cdcc:	7810      	ldrb	r0, [r2, #0]
    cdce:	4288      	cmp	r0, r1
    cdd0:	d900      	bls.n	cdd4 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    cdd2:	7011      	strb	r1, [r2, #0]
    cdd4:	001a      	movs	r2, r3
    cdd6:	33df      	adds	r3, #223	; 0xdf
    cdd8:	32ea      	adds	r2, #234	; 0xea
    cdda:	7812      	ldrb	r2, [r2, #0]
    cddc:	7819      	ldrb	r1, [r3, #0]
    cdde:	4291      	cmp	r1, r2
    cde0:	d200      	bcs.n	cde4 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    cde2:	701a      	strb	r2, [r3, #0]
    cde4:	4770      	bx	lr
    cde6:	46c0      	nop			; (mov r8, r8)
    cde8:	20001a44 	.word	0x20001a44

0000cdec <ExecuteNewChannel>:
    cdec:	b5f0      	push	{r4, r5, r6, r7, lr}
    cdee:	b08d      	sub	sp, #52	; 0x34
    cdf0:	7807      	ldrb	r7, [r0, #0]
    cdf2:	ab02      	add	r3, sp, #8
    cdf4:	0006      	movs	r6, r0
    cdf6:	71df      	strb	r7, [r3, #7]
    cdf8:	1c41      	adds	r1, r0, #1
    cdfa:	4b59      	ldr	r3, [pc, #356]	; (cf60 <ExecuteNewChannel+0x174>)
    cdfc:	2204      	movs	r2, #4
    cdfe:	a808      	add	r0, sp, #32
    ce00:	4798      	blx	r3
    ce02:	9b08      	ldr	r3, [sp, #32]
    ce04:	4c57      	ldr	r4, [pc, #348]	; (cf64 <ExecuteNewChannel+0x178>)
    ce06:	021d      	lsls	r5, r3, #8
    ce08:	2364      	movs	r3, #100	; 0x64
    ce0a:	0a2d      	lsrs	r5, r5, #8
    ce0c:	435d      	muls	r5, r3
    ce0e:	1d73      	adds	r3, r6, #5
    ce10:	9301      	str	r3, [sp, #4]
    ce12:	0023      	movs	r3, r4
    ce14:	9508      	str	r5, [sp, #32]
    ce16:	33f6      	adds	r3, #246	; 0xf6
    ce18:	781b      	ldrb	r3, [r3, #0]
    ce1a:	3b02      	subs	r3, #2
    ce1c:	2b01      	cmp	r3, #1
    ce1e:	d800      	bhi.n	ce22 <ExecuteNewChannel+0x36>
    ce20:	e092      	b.n	cf48 <ExecuteNewChannel+0x15c>
    ce22:	7933      	ldrb	r3, [r6, #4]
    ce24:	a904      	add	r1, sp, #16
    ce26:	9300      	str	r3, [sp, #0]
    ce28:	2300      	movs	r3, #0
    ce2a:	2015      	movs	r0, #21
    ce2c:	4e4e      	ldr	r6, [pc, #312]	; (cf68 <ExecuteNewChannel+0x17c>)
    ce2e:	700f      	strb	r7, [r1, #0]
    ce30:	704b      	strb	r3, [r1, #1]
    ce32:	47b0      	blx	r6
    ce34:	2808      	cmp	r0, #8
    ce36:	d12b      	bne.n	ce90 <ExecuteNewChannel+0xa4>
    ce38:	466a      	mov	r2, sp
    ce3a:	ab02      	add	r3, sp, #8
    ce3c:	79db      	ldrb	r3, [r3, #7]
    ce3e:	7812      	ldrb	r2, [r2, #0]
    ce40:	af06      	add	r7, sp, #24
    ce42:	a90a      	add	r1, sp, #40	; 0x28
    ce44:	3806      	subs	r0, #6
    ce46:	703b      	strb	r3, [r7, #0]
    ce48:	707a      	strb	r2, [r7, #1]
    ce4a:	710b      	strb	r3, [r1, #4]
    ce4c:	950a      	str	r5, [sp, #40]	; 0x28
    ce4e:	47b0      	blx	r6
    ce50:	2808      	cmp	r0, #8
    ce52:	d001      	beq.n	ce58 <ExecuteNewChannel+0x6c>
    ce54:	2d00      	cmp	r5, #0
    ce56:	d10b      	bne.n	ce70 <ExecuteNewChannel+0x84>
    ce58:	0023      	movs	r3, r4
    ce5a:	33d8      	adds	r3, #216	; 0xd8
    ce5c:	781a      	ldrb	r2, [r3, #0]
    ce5e:	2303      	movs	r3, #3
    ce60:	4353      	muls	r3, r2
    ce62:	2280      	movs	r2, #128	; 0x80
    ce64:	18e3      	adds	r3, r4, r3
    ce66:	3390      	adds	r3, #144	; 0x90
    ce68:	7899      	ldrb	r1, [r3, #2]
    ce6a:	4252      	negs	r2, r2
    ce6c:	430a      	orrs	r2, r1
    ce6e:	709a      	strb	r2, [r3, #2]
    ce70:	0039      	movs	r1, r7
    ce72:	2012      	movs	r0, #18
    ce74:	47b0      	blx	r6
    ce76:	2808      	cmp	r0, #8
    ce78:	d10a      	bne.n	ce90 <ExecuteNewChannel+0xa4>
    ce7a:	0023      	movs	r3, r4
    ce7c:	33d8      	adds	r3, #216	; 0xd8
    ce7e:	781a      	ldrb	r2, [r3, #0]
    ce80:	2303      	movs	r3, #3
    ce82:	4353      	muls	r3, r2
    ce84:	2240      	movs	r2, #64	; 0x40
    ce86:	18e3      	adds	r3, r4, r3
    ce88:	3390      	adds	r3, #144	; 0x90
    ce8a:	7899      	ldrb	r1, [r3, #2]
    ce8c:	430a      	orrs	r2, r1
    ce8e:	709a      	strb	r2, [r3, #2]
    ce90:	0023      	movs	r3, r4
    ce92:	33d8      	adds	r3, #216	; 0xd8
    ce94:	781a      	ldrb	r2, [r3, #0]
    ce96:	2303      	movs	r3, #3
    ce98:	4353      	muls	r3, r2
    ce9a:	18e3      	adds	r3, r4, r3
    ce9c:	3390      	adds	r3, #144	; 0x90
    ce9e:	789b      	ldrb	r3, [r3, #2]
    cea0:	09da      	lsrs	r2, r3, #7
    cea2:	2a01      	cmp	r2, #1
    cea4:	d150      	bne.n	cf48 <ExecuteNewChannel+0x15c>
    cea6:	065b      	lsls	r3, r3, #25
    cea8:	d54e      	bpl.n	cf48 <ExecuteNewChannel+0x15c>
    ceaa:	4e30      	ldr	r6, [pc, #192]	; (cf6c <ExecuteNewChannel+0x180>)
    ceac:	2d00      	cmp	r5, #0
    ceae:	d04e      	beq.n	cf4e <ExecuteNewChannel+0x162>
    ceb0:	a906      	add	r1, sp, #24
    ceb2:	2012      	movs	r0, #18
    ceb4:	47b0      	blx	r6
    ceb6:	ad07      	add	r5, sp, #28
    ceb8:	a90a      	add	r1, sp, #40	; 0x28
    ceba:	2000      	movs	r0, #0
    cebc:	47b0      	blx	r6
    cebe:	002a      	movs	r2, r5
    cec0:	2100      	movs	r1, #0
    cec2:	2014      	movs	r0, #20
    cec4:	4f2a      	ldr	r7, [pc, #168]	; (cf70 <ExecuteNewChannel+0x184>)
    cec6:	47b8      	blx	r7
    cec8:	0023      	movs	r3, r4
    ceca:	782a      	ldrb	r2, [r5, #0]
    cecc:	33ea      	adds	r3, #234	; 0xea
    cece:	701a      	strb	r2, [r3, #0]
    ced0:	0023      	movs	r3, r4
    ced2:	786a      	ldrb	r2, [r5, #1]
    ced4:	33eb      	adds	r3, #235	; 0xeb
    ced6:	701a      	strb	r2, [r3, #0]
    ced8:	34ff      	adds	r4, #255	; 0xff
    ceda:	4b26      	ldr	r3, [pc, #152]	; (cf74 <ExecuteNewChannel+0x188>)
    cedc:	4798      	blx	r3
    cede:	7c63      	ldrb	r3, [r4, #17]
    cee0:	079b      	lsls	r3, r3, #30
    cee2:	d50e      	bpl.n	cf02 <ExecuteNewChannel+0x116>
    cee4:	2416      	movs	r4, #22
    cee6:	ab02      	add	r3, sp, #8
    cee8:	18e4      	adds	r4, r4, r3
    ceea:	1dd9      	adds	r1, r3, #7
    ceec:	0022      	movs	r2, r4
    ceee:	201e      	movs	r0, #30
    cef0:	47b8      	blx	r7
    cef2:	ab02      	add	r3, sp, #8
    cef4:	79db      	ldrb	r3, [r3, #7]
    cef6:	a909      	add	r1, sp, #36	; 0x24
    cef8:	708b      	strb	r3, [r1, #2]
    cefa:	8823      	ldrh	r3, [r4, #0]
    cefc:	201e      	movs	r0, #30
    cefe:	800b      	strh	r3, [r1, #0]
    cf00:	47b0      	blx	r6
    cf02:	ab02      	add	r3, sp, #8
    cf04:	79db      	ldrb	r3, [r3, #7]
    cf06:	a905      	add	r1, sp, #20
    cf08:	700b      	strb	r3, [r1, #0]
    cf0a:	2301      	movs	r3, #1
    cf0c:	2016      	movs	r0, #22
    cf0e:	704b      	strb	r3, [r1, #1]
    cf10:	4b16      	ldr	r3, [pc, #88]	; (cf6c <ExecuteNewChannel+0x180>)
    cf12:	4798      	blx	r3
    cf14:	ad09      	add	r5, sp, #36	; 0x24
    cf16:	2100      	movs	r1, #0
    cf18:	002a      	movs	r2, r5
    cf1a:	4b15      	ldr	r3, [pc, #84]	; (cf70 <ExecuteNewChannel+0x184>)
    cf1c:	2014      	movs	r0, #20
    cf1e:	4798      	blx	r3
    cf20:	4c10      	ldr	r4, [pc, #64]	; (cf64 <ExecuteNewChannel+0x178>)
    cf22:	782a      	ldrb	r2, [r5, #0]
    cf24:	0023      	movs	r3, r4
    cf26:	33ea      	adds	r3, #234	; 0xea
    cf28:	701a      	strb	r2, [r3, #0]
    cf2a:	0023      	movs	r3, r4
    cf2c:	786a      	ldrb	r2, [r5, #1]
    cf2e:	33eb      	adds	r3, #235	; 0xeb
    cf30:	701a      	strb	r2, [r3, #0]
    cf32:	4b10      	ldr	r3, [pc, #64]	; (cf74 <ExecuteNewChannel+0x188>)
    cf34:	4798      	blx	r3
    cf36:	2304      	movs	r3, #4
    cf38:	347c      	adds	r4, #124	; 0x7c
    cf3a:	7862      	ldrb	r2, [r4, #1]
    cf3c:	210b      	movs	r1, #11
    cf3e:	4313      	orrs	r3, r2
    cf40:	7063      	strb	r3, [r4, #1]
    cf42:	2001      	movs	r0, #1
    cf44:	4b0c      	ldr	r3, [pc, #48]	; (cf78 <ExecuteNewChannel+0x18c>)
    cf46:	4798      	blx	r3
    cf48:	9801      	ldr	r0, [sp, #4]
    cf4a:	b00d      	add	sp, #52	; 0x34
    cf4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cf4e:	ab02      	add	r3, sp, #8
    cf50:	79db      	ldrb	r3, [r3, #7]
    cf52:	a905      	add	r1, sp, #20
    cf54:	2016      	movs	r0, #22
    cf56:	700b      	strb	r3, [r1, #0]
    cf58:	704d      	strb	r5, [r1, #1]
    cf5a:	47b0      	blx	r6
    cf5c:	e7da      	b.n	cf14 <ExecuteNewChannel+0x128>
    cf5e:	46c0      	nop			; (mov r8, r8)
    cf60:	00013a4d 	.word	0x00013a4d
    cf64:	20001a44 	.word	0x20001a44
    cf68:	0000698d 	.word	0x0000698d
    cf6c:	00006a7d 	.word	0x00006a7d
    cf70:	00006971 	.word	0x00006971
    cf74:	0000cdc1 	.word	0x0000cdc1
    cf78:	000070b5 	.word	0x000070b5

0000cf7c <MacExecuteCommands>:
    cf7c:	2300      	movs	r3, #0
    cf7e:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf80:	0007      	movs	r7, r0
    cf82:	2501      	movs	r5, #1
    cf84:	b087      	sub	sp, #28
    cf86:	9002      	str	r0, [sp, #8]
    cf88:	9103      	str	r1, [sp, #12]
    cf8a:	9300      	str	r3, [sp, #0]
    cf8c:	9b02      	ldr	r3, [sp, #8]
    cf8e:	9a03      	ldr	r2, [sp, #12]
    cf90:	4e63      	ldr	r6, [pc, #396]	; (d120 <MacExecuteCommands+0x1a4>)
    cf92:	1898      	adds	r0, r3, r2
    cf94:	4287      	cmp	r7, r0
    cf96:	d353      	bcc.n	d040 <MacExecuteCommands+0xc4>
    cf98:	23ed      	movs	r3, #237	; 0xed
    cf9a:	005b      	lsls	r3, r3, #1
    cf9c:	5cf3      	ldrb	r3, [r6, r3]
    cf9e:	2b00      	cmp	r3, #0
    cfa0:	d000      	beq.n	cfa4 <MacExecuteCommands+0x28>
    cfa2:	e072      	b.n	d08a <MacExecuteCommands+0x10e>
    cfa4:	0038      	movs	r0, r7
    cfa6:	b007      	add	sp, #28
    cfa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cfaa:	0033      	movs	r3, r6
    cfac:	787a      	ldrb	r2, [r7, #1]
    cfae:	33dd      	adds	r3, #221	; 0xdd
    cfb0:	701a      	strb	r2, [r3, #0]
    cfb2:	0033      	movs	r3, r6
    cfb4:	78ba      	ldrb	r2, [r7, #2]
    cfb6:	33de      	adds	r3, #222	; 0xde
    cfb8:	701a      	strb	r2, [r3, #0]
    cfba:	2203      	movs	r2, #3
    cfbc:	9b01      	ldr	r3, [sp, #4]
    cfbe:	1cfc      	adds	r4, r7, #3
    cfc0:	4353      	muls	r3, r2
    cfc2:	18f3      	adds	r3, r6, r3
    cfc4:	3391      	adds	r3, #145	; 0x91
    cfc6:	32fc      	adds	r2, #252	; 0xfc
    cfc8:	701a      	strb	r2, [r3, #0]
    cfca:	0032      	movs	r2, r6
    cfcc:	2103      	movs	r1, #3
    cfce:	32d8      	adds	r2, #216	; 0xd8
    cfd0:	7813      	ldrb	r3, [r2, #0]
    cfd2:	4359      	muls	r1, r3
    cfd4:	1876      	adds	r6, r6, r1
    cfd6:	3691      	adds	r6, #145	; 0x91
    cfd8:	7831      	ldrb	r1, [r6, #0]
    cfda:	29ff      	cmp	r1, #255	; 0xff
    cfdc:	d003      	beq.n	cfe6 <MacExecuteCommands+0x6a>
    cfde:	2b0f      	cmp	r3, #15
    cfe0:	d801      	bhi.n	cfe6 <MacExecuteCommands+0x6a>
    cfe2:	3301      	adds	r3, #1
    cfe4:	7013      	strb	r3, [r2, #0]
    cfe6:	0027      	movs	r7, r4
    cfe8:	e7d0      	b.n	cf8c <MacExecuteCommands+0x10>
    cfea:	0020      	movs	r0, r4
    cfec:	4b4d      	ldr	r3, [pc, #308]	; (d124 <MacExecuteCommands+0x1a8>)
    cfee:	4798      	blx	r3
    cff0:	0004      	movs	r4, r0
    cff2:	e7ea      	b.n	cfca <MacExecuteCommands+0x4e>
    cff4:	0020      	movs	r0, r4
    cff6:	4b4c      	ldr	r3, [pc, #304]	; (d128 <MacExecuteCommands+0x1ac>)
    cff8:	e7f9      	b.n	cfee <MacExecuteCommands+0x72>
    cffa:	0020      	movs	r0, r4
    cffc:	4b4b      	ldr	r3, [pc, #300]	; (d12c <MacExecuteCommands+0x1b0>)
    cffe:	e7f6      	b.n	cfee <MacExecuteCommands+0x72>
    d000:	0020      	movs	r0, r4
    d002:	4b4b      	ldr	r3, [pc, #300]	; (d130 <MacExecuteCommands+0x1b4>)
    d004:	e7f3      	b.n	cfee <MacExecuteCommands+0x72>
    d006:	230f      	movs	r3, #15
    d008:	7878      	ldrb	r0, [r7, #1]
    d00a:	1cbc      	adds	r4, r7, #2
    d00c:	4018      	ands	r0, r3
    d00e:	4b49      	ldr	r3, [pc, #292]	; (d134 <MacExecuteCommands+0x1b8>)
    d010:	4798      	blx	r3
    d012:	0032      	movs	r2, r6
    d014:	2380      	movs	r3, #128	; 0x80
    d016:	327c      	adds	r2, #124	; 0x7c
    d018:	7851      	ldrb	r1, [r2, #1]
    d01a:	425b      	negs	r3, r3
    d01c:	430b      	orrs	r3, r1
    d01e:	7053      	strb	r3, [r2, #1]
    d020:	210b      	movs	r1, #11
    d022:	0028      	movs	r0, r5
    d024:	4b44      	ldr	r3, [pc, #272]	; (d138 <MacExecuteCommands+0x1bc>)
    d026:	4798      	blx	r3
    d028:	e7cf      	b.n	cfca <MacExecuteCommands+0x4e>
    d02a:	0020      	movs	r0, r4
    d02c:	4b43      	ldr	r3, [pc, #268]	; (d13c <MacExecuteCommands+0x1c0>)
    d02e:	e7de      	b.n	cfee <MacExecuteCommands+0x72>
    d030:	0020      	movs	r0, r4
    d032:	4b43      	ldr	r3, [pc, #268]	; (d140 <MacExecuteCommands+0x1c4>)
    d034:	e7db      	b.n	cfee <MacExecuteCommands+0x72>
    d036:	22ff      	movs	r2, #255	; 0xff
    d038:	0004      	movs	r4, r0
    d03a:	701a      	strb	r2, [r3, #0]
    d03c:	9500      	str	r5, [sp, #0]
    d03e:	e7c4      	b.n	cfca <MacExecuteCommands+0x4e>
    d040:	9b00      	ldr	r3, [sp, #0]
    d042:	2b00      	cmp	r3, #0
    d044:	d1a8      	bne.n	cf98 <MacExecuteCommands+0x1c>
    d046:	0033      	movs	r3, r6
    d048:	33d8      	adds	r3, #216	; 0xd8
    d04a:	781b      	ldrb	r3, [r3, #0]
    d04c:	2401      	movs	r4, #1
    d04e:	9301      	str	r3, [sp, #4]
    d050:	2303      	movs	r3, #3
    d052:	9a01      	ldr	r2, [sp, #4]
    d054:	4353      	muls	r3, r2
    d056:	18f3      	adds	r3, r6, r3
    d058:	0019      	movs	r1, r3
    d05a:	3190      	adds	r1, #144	; 0x90
    d05c:	788a      	ldrb	r2, [r1, #2]
    d05e:	3391      	adds	r3, #145	; 0x91
    d060:	43aa      	bics	r2, r5
    d062:	4022      	ands	r2, r4
    d064:	708a      	strb	r2, [r1, #2]
    d066:	78ca      	ldrb	r2, [r1, #3]
    d068:	193c      	adds	r4, r7, r4
    d06a:	43aa      	bics	r2, r5
    d06c:	70ca      	strb	r2, [r1, #3]
    d06e:	783a      	ldrb	r2, [r7, #0]
    d070:	701a      	strb	r2, [r3, #0]
    d072:	783a      	ldrb	r2, [r7, #0]
    d074:	3a02      	subs	r2, #2
    d076:	2a08      	cmp	r2, #8
    d078:	d8dd      	bhi.n	d036 <MacExecuteCommands+0xba>
    d07a:	0010      	movs	r0, r2
    d07c:	f003 fbf0 	bl	10860 <__gnu_thumb1_case_sqi>
    d080:	bdbab595 	.word	0xbdbab595
    d084:	d5c3c0a5 	.word	0xd5c3c0a5
    d088:	d8          	.byte	0xd8
    d089:	00          	.byte	0x00
    d08a:	23d8      	movs	r3, #216	; 0xd8
    d08c:	33ff      	adds	r3, #255	; 0xff
    d08e:	5cf3      	ldrb	r3, [r6, r3]
    d090:	43db      	mvns	r3, r3
    d092:	075b      	lsls	r3, r3, #29
    d094:	d000      	beq.n	d098 <MacExecuteCommands+0x11c>
    d096:	e785      	b.n	cfa4 <MacExecuteCommands+0x28>
    d098:	23de      	movs	r3, #222	; 0xde
    d09a:	33ff      	adds	r3, #255	; 0xff
    d09c:	5cf4      	ldrb	r4, [r6, r3]
    d09e:	ad05      	add	r5, sp, #20
    d0a0:	0724      	lsls	r4, r4, #28
    d0a2:	0f24      	lsrs	r4, r4, #28
    d0a4:	b2e3      	uxtb	r3, r4
    d0a6:	9300      	str	r3, [sp, #0]
    d0a8:	23da      	movs	r3, #218	; 0xda
    d0aa:	33ff      	adds	r3, #255	; 0xff
    d0ac:	5cf3      	ldrb	r3, [r6, r3]
    d0ae:	2100      	movs	r1, #0
    d0b0:	9301      	str	r3, [sp, #4]
    d0b2:	23ec      	movs	r3, #236	; 0xec
    d0b4:	005b      	lsls	r3, r3, #1
    d0b6:	5cf3      	ldrb	r3, [r6, r3]
    d0b8:	002a      	movs	r2, r5
    d0ba:	9302      	str	r3, [sp, #8]
    d0bc:	2014      	movs	r0, #20
    d0be:	4b21      	ldr	r3, [pc, #132]	; (d144 <MacExecuteCommands+0x1c8>)
    d0c0:	4798      	blx	r3
    d0c2:	0033      	movs	r3, r6
    d0c4:	782a      	ldrb	r2, [r5, #0]
    d0c6:	33ea      	adds	r3, #234	; 0xea
    d0c8:	701a      	strb	r2, [r3, #0]
    d0ca:	0033      	movs	r3, r6
    d0cc:	786a      	ldrb	r2, [r5, #1]
    d0ce:	33eb      	adds	r3, #235	; 0xeb
    d0d0:	701a      	strb	r2, [r3, #0]
    d0d2:	4b1d      	ldr	r3, [pc, #116]	; (d148 <MacExecuteCommands+0x1cc>)
    d0d4:	4798      	blx	r3
    d0d6:	9801      	ldr	r0, [sp, #4]
    d0d8:	4b1c      	ldr	r3, [pc, #112]	; (d14c <MacExecuteCommands+0x1d0>)
    d0da:	4798      	blx	r3
    d0dc:	0032      	movs	r2, r6
    d0de:	2308      	movs	r3, #8
    d0e0:	327c      	adds	r2, #124	; 0x7c
    d0e2:	7851      	ldrb	r1, [r2, #1]
    d0e4:	430b      	orrs	r3, r1
    d0e6:	7053      	strb	r3, [r2, #1]
    d0e8:	9802      	ldr	r0, [sp, #8]
    d0ea:	4b19      	ldr	r3, [pc, #100]	; (d150 <MacExecuteCommands+0x1d4>)
    d0ec:	4798      	blx	r3
    d0ee:	0033      	movs	r3, r6
    d0f0:	b2e2      	uxtb	r2, r4
    d0f2:	33d9      	adds	r3, #217	; 0xd9
    d0f4:	2a00      	cmp	r2, #0
    d0f6:	d10e      	bne.n	d116 <MacExecuteCommands+0x19a>
    d0f8:	701c      	strb	r4, [r3, #0]
    d0fa:	2114      	movs	r1, #20
    d0fc:	4c0e      	ldr	r4, [pc, #56]	; (d138 <MacExecuteCommands+0x1bc>)
    d0fe:	2000      	movs	r0, #0
    d100:	47a0      	blx	r4
    d102:	2210      	movs	r2, #16
    d104:	4b06      	ldr	r3, [pc, #24]	; (d120 <MacExecuteCommands+0x1a4>)
    d106:	2001      	movs	r0, #1
    d108:	337c      	adds	r3, #124	; 0x7c
    d10a:	7859      	ldrb	r1, [r3, #1]
    d10c:	430a      	orrs	r2, r1
    d10e:	705a      	strb	r2, [r3, #1]
    d110:	210b      	movs	r1, #11
    d112:	47a0      	blx	r4
    d114:	e746      	b.n	cfa4 <MacExecuteCommands+0x28>
    d116:	9a00      	ldr	r2, [sp, #0]
    d118:	3a01      	subs	r2, #1
    d11a:	701a      	strb	r2, [r3, #0]
    d11c:	e7ed      	b.n	d0fa <MacExecuteCommands+0x17e>
    d11e:	46c0      	nop			; (mov r8, r8)
    d120:	20001a44 	.word	0x20001a44
    d124:	0000b439 	.word	0x0000b439
    d128:	0000b2fd 	.word	0x0000b2fd
    d12c:	0000b201 	.word	0x0000b201
    d130:	0000cded 	.word	0x0000cded
    d134:	0000a86d 	.word	0x0000a86d
    d138:	000070b5 	.word	0x000070b5
    d13c:	0000b3e9 	.word	0x0000b3e9
    d140:	0000b335 	.word	0x0000b335
    d144:	00006971 	.word	0x00006971
    d148:	0000cdc1 	.word	0x0000cdc1
    d14c:	0000b0b9 	.word	0x0000b0b9
    d150:	0000b04d 	.word	0x0000b04d

0000d154 <LorawanSetDataRange>:
    d154:	2201      	movs	r2, #1
    d156:	b530      	push	{r4, r5, lr}
    d158:	b085      	sub	sp, #20
    d15a:	ab01      	add	r3, sp, #4
    d15c:	ac02      	add	r4, sp, #8
    d15e:	7018      	strb	r0, [r3, #0]
    d160:	7020      	strb	r0, [r4, #0]
    d162:	7061      	strb	r1, [r4, #1]
    d164:	2015      	movs	r0, #21
    d166:	0019      	movs	r1, r3
    d168:	4d11      	ldr	r5, [pc, #68]	; (d1b0 <LorawanSetDataRange+0x5c>)
    d16a:	705a      	strb	r2, [r3, #1]
    d16c:	47a8      	blx	r5
    d16e:	2808      	cmp	r0, #8
    d170:	d003      	beq.n	d17a <LorawanSetDataRange+0x26>
    d172:	250a      	movs	r5, #10
    d174:	0028      	movs	r0, r5
    d176:	b005      	add	sp, #20
    d178:	bd30      	pop	{r4, r5, pc}
    d17a:	0021      	movs	r1, r4
    d17c:	2012      	movs	r0, #18
    d17e:	47a8      	blx	r5
    d180:	0005      	movs	r5, r0
    d182:	2808      	cmp	r0, #8
    d184:	d1f5      	bne.n	d172 <LorawanSetDataRange+0x1e>
    d186:	0021      	movs	r1, r4
    d188:	4b0a      	ldr	r3, [pc, #40]	; (d1b4 <LorawanSetDataRange+0x60>)
    d18a:	ac03      	add	r4, sp, #12
    d18c:	2012      	movs	r0, #18
    d18e:	4798      	blx	r3
    d190:	0022      	movs	r2, r4
    d192:	2100      	movs	r1, #0
    d194:	4b08      	ldr	r3, [pc, #32]	; (d1b8 <LorawanSetDataRange+0x64>)
    d196:	2014      	movs	r0, #20
    d198:	4798      	blx	r3
    d19a:	4b08      	ldr	r3, [pc, #32]	; (d1bc <LorawanSetDataRange+0x68>)
    d19c:	7821      	ldrb	r1, [r4, #0]
    d19e:	001a      	movs	r2, r3
    d1a0:	32ea      	adds	r2, #234	; 0xea
    d1a2:	7011      	strb	r1, [r2, #0]
    d1a4:	7862      	ldrb	r2, [r4, #1]
    d1a6:	33eb      	adds	r3, #235	; 0xeb
    d1a8:	701a      	strb	r2, [r3, #0]
    d1aa:	4b05      	ldr	r3, [pc, #20]	; (d1c0 <LorawanSetDataRange+0x6c>)
    d1ac:	4798      	blx	r3
    d1ae:	e7e1      	b.n	d174 <LorawanSetDataRange+0x20>
    d1b0:	0000698d 	.word	0x0000698d
    d1b4:	00006a7d 	.word	0x00006a7d
    d1b8:	00006971 	.word	0x00006971
    d1bc:	20001a44 	.word	0x20001a44
    d1c0:	0000cdc1 	.word	0x0000cdc1

0000d1c4 <LorawanSetChannelIdStatus>:
    d1c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d1c6:	466b      	mov	r3, sp
    d1c8:	7018      	strb	r0, [r3, #0]
    d1ca:	7059      	strb	r1, [r3, #1]
    d1cc:	2016      	movs	r0, #22
    d1ce:	4669      	mov	r1, sp
    d1d0:	4b0c      	ldr	r3, [pc, #48]	; (d204 <LorawanSetChannelIdStatus+0x40>)
    d1d2:	4798      	blx	r3
    d1d4:	0004      	movs	r4, r0
    d1d6:	2808      	cmp	r0, #8
    d1d8:	d111      	bne.n	d1fe <LorawanSetChannelIdStatus+0x3a>
    d1da:	ad01      	add	r5, sp, #4
    d1dc:	002a      	movs	r2, r5
    d1de:	2100      	movs	r1, #0
    d1e0:	4b09      	ldr	r3, [pc, #36]	; (d208 <LorawanSetChannelIdStatus+0x44>)
    d1e2:	2014      	movs	r0, #20
    d1e4:	4798      	blx	r3
    d1e6:	4b09      	ldr	r3, [pc, #36]	; (d20c <LorawanSetChannelIdStatus+0x48>)
    d1e8:	7829      	ldrb	r1, [r5, #0]
    d1ea:	001a      	movs	r2, r3
    d1ec:	32ea      	adds	r2, #234	; 0xea
    d1ee:	7011      	strb	r1, [r2, #0]
    d1f0:	786a      	ldrb	r2, [r5, #1]
    d1f2:	33eb      	adds	r3, #235	; 0xeb
    d1f4:	701a      	strb	r2, [r3, #0]
    d1f6:	4b06      	ldr	r3, [pc, #24]	; (d210 <LorawanSetChannelIdStatus+0x4c>)
    d1f8:	4798      	blx	r3
    d1fa:	0020      	movs	r0, r4
    d1fc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    d1fe:	240a      	movs	r4, #10
    d200:	e7fb      	b.n	d1fa <LorawanSetChannelIdStatus+0x36>
    d202:	46c0      	nop			; (mov r8, r8)
    d204:	00006a7d 	.word	0x00006a7d
    d208:	00006971 	.word	0x00006971
    d20c:	20001a44 	.word	0x20001a44
    d210:	0000cdc1 	.word	0x0000cdc1

0000d214 <LORAWAN_RxDone>:
    d214:	b5f0      	push	{r4, r5, r6, r7, lr}
    d216:	4bc5      	ldr	r3, [pc, #788]	; (d52c <LORAWAN_RxDone+0x318>)
    d218:	b093      	sub	sp, #76	; 0x4c
    d21a:	781b      	ldrb	r3, [r3, #0]
    d21c:	0007      	movs	r7, r0
    d21e:	b25a      	sxtb	r2, r3
    d220:	9107      	str	r1, [sp, #28]
    d222:	4cc3      	ldr	r4, [pc, #780]	; (d530 <LORAWAN_RxDone+0x31c>)
    d224:	2a00      	cmp	r2, #0
    d226:	da01      	bge.n	d22c <LORAWAN_RxDone+0x18>
    d228:	f000 fd72 	bl	dd10 <LORAWAN_RxDone+0xafc>
    d22c:	7801      	ldrb	r1, [r0, #0]
    d22e:	221f      	movs	r2, #31
    d230:	0008      	movs	r0, r1
    d232:	4390      	bics	r0, r2
    d234:	0002      	movs	r2, r0
    d236:	2820      	cmp	r0, #32
    d238:	d000      	beq.n	d23c <LORAWAN_RxDone+0x28>
    d23a:	e1ad      	b.n	d598 <LORAWAN_RxDone+0x384>
    d23c:	7822      	ldrb	r2, [r4, #0]
    d23e:	2a00      	cmp	r2, #0
    d240:	d001      	beq.n	d246 <LORAWAN_RxDone+0x32>
    d242:	f000 fd51 	bl	dce8 <LORAWAN_RxDone+0xad4>
    d246:	0022      	movs	r2, r4
    d248:	328c      	adds	r2, #140	; 0x8c
    d24a:	7812      	ldrb	r2, [r2, #0]
    d24c:	0752      	lsls	r2, r2, #29
    d24e:	d401      	bmi.n	d254 <LORAWAN_RxDone+0x40>
    d250:	f000 fd4a 	bl	dce8 <LORAWAN_RxDone+0xad4>
    d254:	9b07      	ldr	r3, [sp, #28]
    d256:	3b01      	subs	r3, #1
    d258:	b2db      	uxtb	r3, r3
    d25a:	9306      	str	r3, [sp, #24]
    d25c:	4bb5      	ldr	r3, [pc, #724]	; (d534 <LORAWAN_RxDone+0x320>)
    d25e:	469c      	mov	ip, r3
    d260:	9b06      	ldr	r3, [sp, #24]
    d262:	2b00      	cmp	r3, #0
    d264:	d12c      	bne.n	d2c0 <LORAWAN_RxDone+0xac>
    d266:	9b07      	ldr	r3, [sp, #28]
    d268:	4660      	mov	r0, ip
    d26a:	1f1d      	subs	r5, r3, #4
    d26c:	b2eb      	uxtb	r3, r5
    d26e:	9300      	str	r3, [sp, #0]
    d270:	4ab1      	ldr	r2, [pc, #708]	; (d538 <LORAWAN_RxDone+0x324>)
    d272:	003b      	movs	r3, r7
    d274:	9906      	ldr	r1, [sp, #24]
    d276:	4eb1      	ldr	r6, [pc, #708]	; (d53c <LORAWAN_RxDone+0x328>)
    d278:	47b0      	blx	r6
    d27a:	2204      	movs	r2, #4
    d27c:	49ae      	ldr	r1, [pc, #696]	; (d538 <LORAWAN_RxDone+0x324>)
    d27e:	4bb0      	ldr	r3, [pc, #704]	; (d540 <LORAWAN_RxDone+0x32c>)
    d280:	a810      	add	r0, sp, #64	; 0x40
    d282:	4798      	blx	r3
    d284:	9e10      	ldr	r6, [sp, #64]	; 0x40
    d286:	1979      	adds	r1, r7, r5
    d288:	2204      	movs	r2, #4
    d28a:	4bad      	ldr	r3, [pc, #692]	; (d540 <LORAWAN_RxDone+0x32c>)
    d28c:	a810      	add	r0, sp, #64	; 0x40
    d28e:	960d      	str	r6, [sp, #52]	; 0x34
    d290:	4798      	blx	r3
    d292:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d294:	4ba6      	ldr	r3, [pc, #664]	; (d530 <LORAWAN_RxDone+0x31c>)
    d296:	210e      	movs	r1, #14
    d298:	42b2      	cmp	r2, r6
    d29a:	d029      	beq.n	d2f0 <LORAWAN_RxDone+0xdc>
    d29c:	001a      	movs	r2, r3
    d29e:	327c      	adds	r2, #124	; 0x7c
    d2a0:	7812      	ldrb	r2, [r2, #0]
    d2a2:	400a      	ands	r2, r1
    d2a4:	2a0a      	cmp	r2, #10
    d2a6:	d005      	beq.n	d2b4 <LORAWAN_RxDone+0xa0>
    d2a8:	2a06      	cmp	r2, #6
    d2aa:	d106      	bne.n	d2ba <LORAWAN_RxDone+0xa6>
    d2ac:	33f0      	adds	r3, #240	; 0xf0
    d2ae:	781b      	ldrb	r3, [r3, #0]
    d2b0:	2b00      	cmp	r3, #0
    d2b2:	d002      	beq.n	d2ba <LORAWAN_RxDone+0xa6>
    d2b4:	2018      	movs	r0, #24
    d2b6:	4ba3      	ldr	r3, [pc, #652]	; (d544 <LORAWAN_RxDone+0x330>)
    d2b8:	4798      	blx	r3
    d2ba:	4ba3      	ldr	r3, [pc, #652]	; (d548 <LORAWAN_RxDone+0x334>)
    d2bc:	4798      	blx	r3
    d2be:	e1f5      	b.n	d6ac <LORAWAN_RxDone+0x498>
    d2c0:	9b07      	ldr	r3, [sp, #28]
    d2c2:	9a06      	ldr	r2, [sp, #24]
    d2c4:	2100      	movs	r1, #0
    d2c6:	1a98      	subs	r0, r3, r2
    d2c8:	1838      	adds	r0, r7, r0
    d2ca:	4662      	mov	r2, ip
    d2cc:	4b9f      	ldr	r3, [pc, #636]	; (d54c <LORAWAN_RxDone+0x338>)
    d2ce:	4798      	blx	r3
    d2d0:	2800      	cmp	r0, #0
    d2d2:	d006      	beq.n	d2e2 <LORAWAN_RxDone+0xce>
    d2d4:	4b9b      	ldr	r3, [pc, #620]	; (d544 <LORAWAN_RxDone+0x330>)
    d2d6:	4798      	blx	r3
    d2d8:	4b9b      	ldr	r3, [pc, #620]	; (d548 <LORAWAN_RxDone+0x334>)
    d2da:	4798      	blx	r3
    d2dc:	201f      	movs	r0, #31
    d2de:	b013      	add	sp, #76	; 0x4c
    d2e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d2e2:	9b06      	ldr	r3, [sp, #24]
    d2e4:	2b10      	cmp	r3, #16
    d2e6:	d901      	bls.n	d2ec <LORAWAN_RxDone+0xd8>
    d2e8:	3b10      	subs	r3, #16
    d2ea:	e7b5      	b.n	d258 <LORAWAN_RxDone+0x44>
    d2ec:	9006      	str	r0, [sp, #24]
    d2ee:	e7b5      	b.n	d25c <LORAWAN_RxDone+0x48>
    d2f0:	001a      	movs	r2, r3
    d2f2:	327c      	adds	r2, #124	; 0x7c
    d2f4:	7812      	ldrb	r2, [r2, #0]
    d2f6:	400a      	ands	r2, r1
    d2f8:	2a06      	cmp	r2, #6
    d2fa:	d103      	bne.n	d304 <LORAWAN_RxDone+0xf0>
    d2fc:	33e3      	adds	r3, #227	; 0xe3
    d2fe:	7818      	ldrb	r0, [r3, #0]
    d300:	4b93      	ldr	r3, [pc, #588]	; (d550 <LORAWAN_RxDone+0x33c>)
    d302:	4798      	blx	r3
    d304:	7a3a      	ldrb	r2, [r7, #8]
    d306:	79fb      	ldrb	r3, [r7, #7]
    d308:	0212      	lsls	r2, r2, #8
    d30a:	431a      	orrs	r2, r3
    d30c:	7a7b      	ldrb	r3, [r7, #9]
    d30e:	2001      	movs	r0, #1
    d310:	041b      	lsls	r3, r3, #16
    d312:	431a      	orrs	r2, r3
    d314:	7abb      	ldrb	r3, [r7, #10]
    d316:	061b      	lsls	r3, r3, #24
    d318:	4313      	orrs	r3, r2
    d31a:	0a19      	lsrs	r1, r3, #8
    d31c:	7063      	strb	r3, [r4, #1]
    d31e:	70a1      	strb	r1, [r4, #2]
    d320:	0c19      	lsrs	r1, r3, #16
    d322:	0e1b      	lsrs	r3, r3, #24
    d324:	70e1      	strb	r1, [r4, #3]
    d326:	7123      	strb	r3, [r4, #4]
    d328:	240f      	movs	r4, #15
    d32a:	2103      	movs	r1, #3
    d32c:	4b89      	ldr	r3, [pc, #548]	; (d554 <LORAWAN_RxDone+0x340>)
    d32e:	4798      	blx	r3
    d330:	7b38      	ldrb	r0, [r7, #12]
    d332:	4b89      	ldr	r3, [pc, #548]	; (d558 <LORAWAN_RxDone+0x344>)
    d334:	4020      	ands	r0, r4
    d336:	4798      	blx	r3
    d338:	7af8      	ldrb	r0, [r7, #11]
    d33a:	4b88      	ldr	r3, [pc, #544]	; (d55c <LORAWAN_RxDone+0x348>)
    d33c:	0641      	lsls	r1, r0, #25
    d33e:	0700      	lsls	r0, r0, #28
    d340:	0f49      	lsrs	r1, r1, #29
    d342:	0f00      	lsrs	r0, r0, #28
    d344:	4798      	blx	r3
    d346:	4b86      	ldr	r3, [pc, #536]	; (d560 <LORAWAN_RxDone+0x34c>)
    d348:	2100      	movs	r1, #0
    d34a:	203c      	movs	r0, #60	; 0x3c
    d34c:	4798      	blx	r3
    d34e:	9b07      	ldr	r3, [sp, #28]
    d350:	2b21      	cmp	r3, #33	; 0x21
    d352:	d000      	beq.n	d356 <LORAWAN_RxDone+0x142>
    d354:	e08c      	b.n	d470 <LORAWAN_RxDone+0x25c>
    d356:	251a      	movs	r5, #26
    d358:	ab04      	add	r3, sp, #16
    d35a:	18ed      	adds	r5, r5, r3
    d35c:	002a      	movs	r2, r5
    d35e:	4b81      	ldr	r3, [pc, #516]	; (d564 <LORAWAN_RxDone+0x350>)
    d360:	4981      	ldr	r1, [pc, #516]	; (d568 <LORAWAN_RxDone+0x354>)
    d362:	2007      	movs	r0, #7
    d364:	4798      	blx	r3
    d366:	782b      	ldrb	r3, [r5, #0]
    d368:	2bff      	cmp	r3, #255	; 0xff
    d36a:	d100      	bne.n	d36e <LORAWAN_RxDone+0x15a>
    d36c:	e080      	b.n	d470 <LORAWAN_RxDone+0x25c>
    d36e:	2350      	movs	r3, #80	; 0x50
    d370:	43a3      	bics	r3, r4
    d372:	9308      	str	r3, [sp, #32]
    d374:	003b      	movs	r3, r7
    d376:	330d      	adds	r3, #13
    d378:	9307      	str	r3, [sp, #28]
    d37a:	2600      	movs	r6, #0
    d37c:	2203      	movs	r2, #3
    d37e:	9907      	ldr	r1, [sp, #28]
    d380:	4b6f      	ldr	r3, [pc, #444]	; (d540 <LORAWAN_RxDone+0x32c>)
    d382:	a80e      	add	r0, sp, #56	; 0x38
    d384:	960e      	str	r6, [sp, #56]	; 0x38
    d386:	4798      	blx	r3
    d388:	2364      	movs	r3, #100	; 0x64
    d38a:	990e      	ldr	r1, [sp, #56]	; 0x38
    d38c:	aa04      	add	r2, sp, #16
    d38e:	4359      	muls	r1, r3
    d390:	3b4a      	subs	r3, #74	; 0x4a
    d392:	189b      	adds	r3, r3, r2
    d394:	7818      	ldrb	r0, [r3, #0]
    d396:	9b06      	ldr	r3, [sp, #24]
    d398:	910e      	str	r1, [sp, #56]	; 0x38
    d39a:	1818      	adds	r0, r3, r0
    d39c:	b2c0      	uxtb	r0, r0
    d39e:	76d0      	strb	r0, [r2, #27]
    d3a0:	42b1      	cmp	r1, r6
    d3a2:	d100      	bne.n	d3a6 <LORAWAN_RxDone+0x192>
    d3a4:	e0a8      	b.n	d4f8 <LORAWAN_RxDone+0x2e4>
    d3a6:	466b      	mov	r3, sp
    d3a8:	2220      	movs	r2, #32
    d3aa:	189b      	adds	r3, r3, r2
    d3ac:	781b      	ldrb	r3, [r3, #0]
    d3ae:	ad10      	add	r5, sp, #64	; 0x40
    d3b0:	ac0b      	add	r4, sp, #44	; 0x2c
    d3b2:	7128      	strb	r0, [r5, #4]
    d3b4:	9110      	str	r1, [sp, #64]	; 0x40
    d3b6:	7020      	strb	r0, [r4, #0]
    d3b8:	7063      	strb	r3, [r4, #1]
    d3ba:	0029      	movs	r1, r5
    d3bc:	2002      	movs	r0, #2
    d3be:	4b6b      	ldr	r3, [pc, #428]	; (d56c <LORAWAN_RxDone+0x358>)
    d3c0:	4798      	blx	r3
    d3c2:	2808      	cmp	r0, #8
    d3c4:	d140      	bne.n	d448 <LORAWAN_RxDone+0x234>
    d3c6:	0029      	movs	r1, r5
    d3c8:	0030      	movs	r0, r6
    d3ca:	4b65      	ldr	r3, [pc, #404]	; (d560 <LORAWAN_RxDone+0x34c>)
    d3cc:	4798      	blx	r3
    d3ce:	ad0c      	add	r5, sp, #48	; 0x30
    d3d0:	0021      	movs	r1, r4
    d3d2:	4b63      	ldr	r3, [pc, #396]	; (d560 <LORAWAN_RxDone+0x34c>)
    d3d4:	2012      	movs	r0, #18
    d3d6:	4798      	blx	r3
    d3d8:	0031      	movs	r1, r6
    d3da:	002a      	movs	r2, r5
    d3dc:	4e61      	ldr	r6, [pc, #388]	; (d564 <LORAWAN_RxDone+0x350>)
    d3de:	2014      	movs	r0, #20
    d3e0:	47b0      	blx	r6
    d3e2:	4c53      	ldr	r4, [pc, #332]	; (d530 <LORAWAN_RxDone+0x31c>)
    d3e4:	782a      	ldrb	r2, [r5, #0]
    d3e6:	0023      	movs	r3, r4
    d3e8:	33ea      	adds	r3, #234	; 0xea
    d3ea:	701a      	strb	r2, [r3, #0]
    d3ec:	0023      	movs	r3, r4
    d3ee:	786a      	ldrb	r2, [r5, #1]
    d3f0:	2522      	movs	r5, #34	; 0x22
    d3f2:	33eb      	adds	r3, #235	; 0xeb
    d3f4:	701a      	strb	r2, [r3, #0]
    d3f6:	4b5e      	ldr	r3, [pc, #376]	; (d570 <LORAWAN_RxDone+0x35c>)
    d3f8:	4798      	blx	r3
    d3fa:	ab04      	add	r3, sp, #16
    d3fc:	18ed      	adds	r5, r5, r3
    d3fe:	231b      	movs	r3, #27
    d400:	a904      	add	r1, sp, #16
    d402:	185b      	adds	r3, r3, r1
    d404:	0019      	movs	r1, r3
    d406:	002a      	movs	r2, r5
    d408:	201e      	movs	r0, #30
    d40a:	47b0      	blx	r6
    d40c:	0023      	movs	r3, r4
    d40e:	33ff      	adds	r3, #255	; 0xff
    d410:	7c5b      	ldrb	r3, [r3, #17]
    d412:	079b      	lsls	r3, r3, #30
    d414:	d508      	bpl.n	d428 <LORAWAN_RxDone+0x214>
    d416:	ab04      	add	r3, sp, #16
    d418:	7edb      	ldrb	r3, [r3, #27]
    d41a:	a90f      	add	r1, sp, #60	; 0x3c
    d41c:	708b      	strb	r3, [r1, #2]
    d41e:	882b      	ldrh	r3, [r5, #0]
    d420:	201e      	movs	r0, #30
    d422:	800b      	strh	r3, [r1, #0]
    d424:	4b4e      	ldr	r3, [pc, #312]	; (d560 <LORAWAN_RxDone+0x34c>)
    d426:	4798      	blx	r3
    d428:	231b      	movs	r3, #27
    d42a:	aa04      	add	r2, sp, #16
    d42c:	189b      	adds	r3, r3, r2
    d42e:	7818      	ldrb	r0, [r3, #0]
    d430:	2101      	movs	r1, #1
    d432:	4b50      	ldr	r3, [pc, #320]	; (d574 <LORAWAN_RxDone+0x360>)
    d434:	4798      	blx	r3
    d436:	2204      	movs	r2, #4
    d438:	347c      	adds	r4, #124	; 0x7c
    d43a:	7863      	ldrb	r3, [r4, #1]
    d43c:	210b      	movs	r1, #11
    d43e:	4313      	orrs	r3, r2
    d440:	7063      	strb	r3, [r4, #1]
    d442:	2001      	movs	r0, #1
    d444:	4b43      	ldr	r3, [pc, #268]	; (d554 <LORAWAN_RxDone+0x340>)
    d446:	4798      	blx	r3
    d448:	9b06      	ldr	r3, [sp, #24]
    d44a:	3301      	adds	r3, #1
    d44c:	b2db      	uxtb	r3, r3
    d44e:	9306      	str	r3, [sp, #24]
    d450:	9b07      	ldr	r3, [sp, #28]
    d452:	3303      	adds	r3, #3
    d454:	9307      	str	r3, [sp, #28]
    d456:	9b06      	ldr	r3, [sp, #24]
    d458:	2b05      	cmp	r3, #5
    d45a:	d18e      	bne.n	d37a <LORAWAN_RxDone+0x166>
    d45c:	2204      	movs	r2, #4
    d45e:	4b34      	ldr	r3, [pc, #208]	; (d530 <LORAWAN_RxDone+0x31c>)
    d460:	2001      	movs	r0, #1
    d462:	337c      	adds	r3, #124	; 0x7c
    d464:	7859      	ldrb	r1, [r3, #1]
    d466:	430a      	orrs	r2, r1
    d468:	705a      	strb	r2, [r3, #1]
    d46a:	210b      	movs	r1, #11
    d46c:	4b39      	ldr	r3, [pc, #228]	; (d554 <LORAWAN_RxDone+0x340>)
    d46e:	4798      	blx	r3
    d470:	4d41      	ldr	r5, [pc, #260]	; (d578 <LORAWAN_RxDone+0x364>)
    d472:	1c7e      	adds	r6, r7, #1
    d474:	3704      	adds	r7, #4
    d476:	0028      	movs	r0, r5
    d478:	003a      	movs	r2, r7
    d47a:	0031      	movs	r1, r6
    d47c:	4b3f      	ldr	r3, [pc, #252]	; (d57c <LORAWAN_RxDone+0x368>)
    d47e:	4798      	blx	r3
    d480:	2302      	movs	r3, #2
    d482:	4c2b      	ldr	r4, [pc, #172]	; (d530 <LORAWAN_RxDone+0x31c>)
    d484:	0028      	movs	r0, r5
    d486:	7563      	strb	r3, [r4, #21]
    d488:	4a2a      	ldr	r2, [pc, #168]	; (d534 <LORAWAN_RxDone+0x320>)
    d48a:	3b01      	subs	r3, #1
    d48c:	2100      	movs	r1, #0
    d48e:	4d3c      	ldr	r5, [pc, #240]	; (d580 <LORAWAN_RxDone+0x36c>)
    d490:	47a8      	blx	r5
    d492:	2800      	cmp	r0, #0
    d494:	d003      	beq.n	d49e <LORAWAN_RxDone+0x28a>
    d496:	4b2b      	ldr	r3, [pc, #172]	; (d544 <LORAWAN_RxDone+0x330>)
    d498:	4798      	blx	r3
    d49a:	4b2b      	ldr	r3, [pc, #172]	; (d548 <LORAWAN_RxDone+0x334>)
    d49c:	4798      	blx	r3
    d49e:	2105      	movs	r1, #5
    d4a0:	4b2c      	ldr	r3, [pc, #176]	; (d554 <LORAWAN_RxDone+0x340>)
    d4a2:	2001      	movs	r0, #1
    d4a4:	4798      	blx	r3
    d4a6:	4d37      	ldr	r5, [pc, #220]	; (d584 <LORAWAN_RxDone+0x370>)
    d4a8:	003a      	movs	r2, r7
    d4aa:	0028      	movs	r0, r5
    d4ac:	0031      	movs	r1, r6
    d4ae:	4b33      	ldr	r3, [pc, #204]	; (d57c <LORAWAN_RxDone+0x368>)
    d4b0:	4798      	blx	r3
    d4b2:	2301      	movs	r3, #1
    d4b4:	0028      	movs	r0, r5
    d4b6:	7163      	strb	r3, [r4, #5]
    d4b8:	4a1e      	ldr	r2, [pc, #120]	; (d534 <LORAWAN_RxDone+0x320>)
    d4ba:	18db      	adds	r3, r3, r3
    d4bc:	2100      	movs	r1, #0
    d4be:	4d30      	ldr	r5, [pc, #192]	; (d580 <LORAWAN_RxDone+0x36c>)
    d4c0:	47a8      	blx	r5
    d4c2:	2800      	cmp	r0, #0
    d4c4:	d003      	beq.n	d4ce <LORAWAN_RxDone+0x2ba>
    d4c6:	4b1f      	ldr	r3, [pc, #124]	; (d544 <LORAWAN_RxDone+0x330>)
    d4c8:	4798      	blx	r3
    d4ca:	4b1f      	ldr	r3, [pc, #124]	; (d548 <LORAWAN_RxDone+0x334>)
    d4cc:	4798      	blx	r3
    d4ce:	4b21      	ldr	r3, [pc, #132]	; (d554 <LORAWAN_RxDone+0x340>)
    d4d0:	2104      	movs	r1, #4
    d4d2:	2001      	movs	r0, #1
    d4d4:	4798      	blx	r3
    d4d6:	23e2      	movs	r3, #226	; 0xe2
    d4d8:	33ff      	adds	r3, #255	; 0xff
    d4da:	5ce3      	ldrb	r3, [r4, r3]
    d4dc:	2b00      	cmp	r3, #0
    d4de:	d017      	beq.n	d510 <LORAWAN_RxDone+0x2fc>
    d4e0:	4929      	ldr	r1, [pc, #164]	; (d588 <LORAWAN_RxDone+0x374>)
    d4e2:	2002      	movs	r0, #2
    d4e4:	4c29      	ldr	r4, [pc, #164]	; (d58c <LORAWAN_RxDone+0x378>)
    d4e6:	47a0      	blx	r4
    d4e8:	2800      	cmp	r0, #0
    d4ea:	d008      	beq.n	d4fe <LORAWAN_RxDone+0x2ea>
    d4ec:	4b15      	ldr	r3, [pc, #84]	; (d544 <LORAWAN_RxDone+0x330>)
    d4ee:	4798      	blx	r3
    d4f0:	4b15      	ldr	r3, [pc, #84]	; (d548 <LORAWAN_RxDone+0x334>)
    d4f2:	4798      	blx	r3
    d4f4:	2023      	movs	r0, #35	; 0x23
    d4f6:	e6f2      	b.n	d2de <LORAWAN_RxDone+0xca>
    d4f8:	4b1e      	ldr	r3, [pc, #120]	; (d574 <LORAWAN_RxDone+0x360>)
    d4fa:	4798      	blx	r3
    d4fc:	e7a4      	b.n	d448 <LORAWAN_RxDone+0x234>
    d4fe:	4924      	ldr	r1, [pc, #144]	; (d590 <LORAWAN_RxDone+0x37c>)
    d500:	2001      	movs	r0, #1
    d502:	47a0      	blx	r4
    d504:	2800      	cmp	r0, #0
    d506:	d1f1      	bne.n	d4ec <LORAWAN_RxDone+0x2d8>
    d508:	4b22      	ldr	r3, [pc, #136]	; (d594 <LORAWAN_RxDone+0x380>)
    d50a:	4798      	blx	r3
    d50c:	2008      	movs	r0, #8
    d50e:	e6e6      	b.n	d2de <LORAWAN_RxDone+0xca>
    d510:	0020      	movs	r0, r4
    d512:	0021      	movs	r1, r4
    d514:	2210      	movs	r2, #16
    d516:	3115      	adds	r1, #21
    d518:	4d09      	ldr	r5, [pc, #36]	; (d540 <LORAWAN_RxDone+0x32c>)
    d51a:	3035      	adds	r0, #53	; 0x35
    d51c:	47a8      	blx	r5
    d51e:	0020      	movs	r0, r4
    d520:	1d61      	adds	r1, r4, #5
    d522:	2210      	movs	r2, #16
    d524:	3025      	adds	r0, #37	; 0x25
    d526:	47a8      	blx	r5
    d528:	e7ee      	b.n	d508 <LORAWAN_RxDone+0x2f4>
    d52a:	46c0      	nop			; (mov r8, r8)
    d52c:	20001ac0 	.word	0x20001ac0
    d530:	20001a44 	.word	0x20001a44
    d534:	20001a89 	.word	0x20001a89
    d538:	20001074 	.word	0x20001074
    d53c:	00006c81 	.word	0x00006c81
    d540:	00013a4d 	.word	0x00013a4d
    d544:	0000b19d 	.word	0x0000b19d
    d548:	0000cd4d 	.word	0x0000cd4d
    d54c:	00006c49 	.word	0x00006c49
    d550:	000083e9 	.word	0x000083e9
    d554:	000070b5 	.word	0x000070b5
    d558:	0000a86d 	.word	0x0000a86d
    d55c:	0000b069 	.word	0x0000b069
    d560:	00006a7d 	.word	0x00006a7d
    d564:	00006971 	.word	0x00006971
    d568:	20001b23 	.word	0x20001b23
    d56c:	0000698d 	.word	0x0000698d
    d570:	0000cdc1 	.word	0x0000cdc1
    d574:	0000d1c5 	.word	0x0000d1c5
    d578:	20001a59 	.word	0x20001a59
    d57c:	0000ab59 	.word	0x0000ab59
    d580:	00006c71 	.word	0x00006c71
    d584:	20001a49 	.word	0x20001a49
    d588:	20001a69 	.word	0x20001a69
    d58c:	00006c7d 	.word	0x00006c7d
    d590:	20001a79 	.word	0x20001a79
    d594:	0000aa69 	.word	0x0000aa69
    d598:	20bf      	movs	r0, #191	; 0xbf
    d59a:	3a60      	subs	r2, #96	; 0x60
    d59c:	4002      	ands	r2, r0
    d59e:	d000      	beq.n	d5a2 <LORAWAN_RxDone+0x38e>
    d5a0:	e3a2      	b.n	dce8 <LORAWAN_RxDone+0xad4>
    d5a2:	38be      	subs	r0, #190	; 0xbe
    d5a4:	4203      	tst	r3, r0
    d5a6:	d100      	bne.n	d5aa <LORAWAN_RxDone+0x396>
    d5a8:	e39e      	b.n	dce8 <LORAWAN_RxDone+0xad4>
    d5aa:	6823      	ldr	r3, [r4, #0]
    d5ac:	0a18      	lsrs	r0, r3, #8
    d5ae:	7923      	ldrb	r3, [r4, #4]
    d5b0:	061b      	lsls	r3, r3, #24
    d5b2:	4303      	orrs	r3, r0
    d5b4:	0020      	movs	r0, r4
    d5b6:	30d8      	adds	r0, #216	; 0xd8
    d5b8:	7002      	strb	r2, [r0, #0]
    d5ba:	78bd      	ldrb	r5, [r7, #2]
    d5bc:	787e      	ldrb	r6, [r7, #1]
    d5be:	022d      	lsls	r5, r5, #8
    d5c0:	432e      	orrs	r6, r5
    d5c2:	78fd      	ldrb	r5, [r7, #3]
    d5c4:	7938      	ldrb	r0, [r7, #4]
    d5c6:	042d      	lsls	r5, r5, #16
    d5c8:	4335      	orrs	r5, r6
    d5ca:	0600      	lsls	r0, r0, #24
    d5cc:	4305      	orrs	r5, r0
    d5ce:	42ab      	cmp	r3, r5
    d5d0:	d07b      	beq.n	d6ca <LORAWAN_RxDone+0x4b6>
    d5d2:	2522      	movs	r5, #34	; 0x22
    d5d4:	ab04      	add	r3, sp, #16
    d5d6:	18ed      	adds	r5, r5, r3
    d5d8:	7a3a      	ldrb	r2, [r7, #8]
    d5da:	0949      	lsrs	r1, r1, #5
    d5dc:	002b      	movs	r3, r5
    d5de:	0038      	movs	r0, r7
    d5e0:	4e97      	ldr	r6, [pc, #604]	; (d840 <LORAWAN_RxDone+0x62c>)
    d5e2:	47b0      	blx	r6
    d5e4:	2808      	cmp	r0, #8
    d5e6:	d159      	bne.n	d69c <LORAWAN_RxDone+0x488>
    d5e8:	232c      	movs	r3, #44	; 0x2c
    d5ea:	782a      	ldrb	r2, [r5, #0]
    d5ec:	4353      	muls	r3, r2
    d5ee:	001a      	movs	r2, r3
    d5f0:	3229      	adds	r2, #41	; 0x29
    d5f2:	32ff      	adds	r2, #255	; 0xff
    d5f4:	1912      	adds	r2, r2, r4
    d5f6:	18e4      	adds	r4, r4, r3
    d5f8:	2301      	movs	r3, #1
    d5fa:	34fc      	adds	r4, #252	; 0xfc
    d5fc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    d5fe:	9206      	str	r2, [sp, #24]
    d600:	9308      	str	r3, [sp, #32]
    d602:	4c90      	ldr	r4, [pc, #576]	; (d844 <LORAWAN_RxDone+0x630>)
    d604:	0021      	movs	r1, r4
    d606:	0020      	movs	r0, r4
    d608:	3108      	adds	r1, #8
    d60a:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    d60c:	3084      	adds	r0, #132	; 0x84
    d60e:	9309      	str	r3, [sp, #36]	; 0x24
    d610:	79fb      	ldrb	r3, [r7, #7]
    d612:	79ba      	ldrb	r2, [r7, #6]
    d614:	021b      	lsls	r3, r3, #8
    d616:	4313      	orrs	r3, r2
    d618:	8802      	ldrh	r2, [r0, #0]
    d61a:	4293      	cmp	r3, r2
    d61c:	d37a      	bcc.n	d714 <LORAWAN_RxDone+0x500>
    d61e:	0026      	movs	r6, r4
    d620:	36d0      	adds	r6, #208	; 0xd0
    d622:	8836      	ldrh	r6, [r6, #0]
    d624:	1a9a      	subs	r2, r3, r2
    d626:	42b2      	cmp	r2, r6
    d628:	dd53      	ble.n	d6d2 <LORAWAN_RxDone+0x4be>
    d62a:	0022      	movs	r2, r4
    d62c:	2101      	movs	r1, #1
    d62e:	328c      	adds	r2, #140	; 0x8c
    d630:	7813      	ldrb	r3, [r2, #0]
    d632:	438b      	bics	r3, r1
    d634:	7013      	strb	r3, [r2, #0]
    d636:	0023      	movs	r3, r4
    d638:	33f4      	adds	r3, #244	; 0xf4
    d63a:	781b      	ldrb	r3, [r3, #0]
    d63c:	428b      	cmp	r3, r1
    d63e:	d108      	bne.n	d652 <LORAWAN_RxDone+0x43e>
    d640:	0023      	movs	r3, r4
    d642:	220e      	movs	r2, #14
    d644:	337c      	adds	r3, #124	; 0x7c
    d646:	781b      	ldrb	r3, [r3, #0]
    d648:	4013      	ands	r3, r2
    d64a:	2b06      	cmp	r3, #6
    d64c:	d101      	bne.n	d652 <LORAWAN_RxDone+0x43e>
    d64e:	4b7e      	ldr	r3, [pc, #504]	; (d848 <LORAWAN_RxDone+0x634>)
    d650:	4798      	blx	r3
    d652:	497e      	ldr	r1, [pc, #504]	; (d84c <LORAWAN_RxDone+0x638>)
    d654:	784a      	ldrb	r2, [r1, #1]
    d656:	780b      	ldrb	r3, [r1, #0]
    d658:	0212      	lsls	r2, r2, #8
    d65a:	431a      	orrs	r2, r3
    d65c:	788b      	ldrb	r3, [r1, #2]
    d65e:	041b      	lsls	r3, r3, #16
    d660:	431a      	orrs	r2, r3
    d662:	78cb      	ldrb	r3, [r1, #3]
    d664:	061b      	lsls	r3, r3, #24
    d666:	4313      	orrs	r3, r2
    d668:	d008      	beq.n	d67c <LORAWAN_RxDone+0x468>
    d66a:	0022      	movs	r2, r4
    d66c:	2120      	movs	r1, #32
    d66e:	328c      	adds	r2, #140	; 0x8c
    d670:	7813      	ldrb	r3, [r2, #0]
    d672:	2017      	movs	r0, #23
    d674:	438b      	bics	r3, r1
    d676:	7013      	strb	r3, [r2, #0]
    d678:	4b75      	ldr	r3, [pc, #468]	; (d850 <LORAWAN_RxDone+0x63c>)
    d67a:	4798      	blx	r3
    d67c:	2501      	movs	r5, #1
    d67e:	347c      	adds	r4, #124	; 0x7c
    d680:	7863      	ldrb	r3, [r4, #1]
    d682:	43ab      	bics	r3, r5
    d684:	7063      	strb	r3, [r4, #1]
    d686:	78a3      	ldrb	r3, [r4, #2]
    d688:	432b      	orrs	r3, r5
    d68a:	70a3      	strb	r3, [r4, #2]
    d68c:	4b71      	ldr	r3, [pc, #452]	; (d854 <LORAWAN_RxDone+0x640>)
    d68e:	4798      	blx	r3
    d690:	210b      	movs	r1, #11
    d692:	0028      	movs	r0, r5
    d694:	4b70      	ldr	r3, [pc, #448]	; (d858 <LORAWAN_RxDone+0x644>)
    d696:	4798      	blx	r3
    d698:	200d      	movs	r0, #13
    d69a:	e620      	b.n	d2de <LORAWAN_RxDone+0xca>
    d69c:	220e      	movs	r2, #14
    d69e:	4b6f      	ldr	r3, [pc, #444]	; (d85c <LORAWAN_RxDone+0x648>)
    d6a0:	781b      	ldrb	r3, [r3, #0]
    d6a2:	4013      	ands	r3, r2
    d6a4:	2b0a      	cmp	r3, #10
    d6a6:	d008      	beq.n	d6ba <LORAWAN_RxDone+0x4a6>
    d6a8:	2b06      	cmp	r3, #6
    d6aa:	d001      	beq.n	d6b0 <LORAWAN_RxDone+0x49c>
    d6ac:	200a      	movs	r0, #10
    d6ae:	e616      	b.n	d2de <LORAWAN_RxDone+0xca>
    d6b0:	0023      	movs	r3, r4
    d6b2:	33f0      	adds	r3, #240	; 0xf0
    d6b4:	781b      	ldrb	r3, [r3, #0]
    d6b6:	2b00      	cmp	r3, #0
    d6b8:	d0f8      	beq.n	d6ac <LORAWAN_RxDone+0x498>
    d6ba:	2220      	movs	r2, #32
    d6bc:	201e      	movs	r0, #30
    d6be:	348c      	adds	r4, #140	; 0x8c
    d6c0:	7823      	ldrb	r3, [r4, #0]
    d6c2:	4393      	bics	r3, r2
    d6c4:	7023      	strb	r3, [r4, #0]
    d6c6:	4b62      	ldr	r3, [pc, #392]	; (d850 <LORAWAN_RxDone+0x63c>)
    d6c8:	e5f6      	b.n	d2b8 <LORAWAN_RxDone+0xa4>
    d6ca:	4b65      	ldr	r3, [pc, #404]	; (d860 <LORAWAN_RxDone+0x64c>)
    d6cc:	9208      	str	r2, [sp, #32]
    d6ce:	9306      	str	r3, [sp, #24]
    d6d0:	e797      	b.n	d602 <LORAWAN_RxDone+0x3ee>
    d6d2:	8003      	strh	r3, [r0, #0]
    d6d4:	23f0      	movs	r3, #240	; 0xf0
    d6d6:	005b      	lsls	r3, r3, #1
    d6d8:	5ce2      	ldrb	r2, [r4, r3]
    d6da:	2a00      	cmp	r2, #0
    d6dc:	d113      	bne.n	d706 <LORAWAN_RxDone+0x4f2>
    d6de:	210a      	movs	r1, #10
    d6e0:	2001      	movs	r0, #1
    d6e2:	4b5d      	ldr	r3, [pc, #372]	; (d858 <LORAWAN_RxDone+0x644>)
    d6e4:	4798      	blx	r3
    d6e6:	4b57      	ldr	r3, [pc, #348]	; (d844 <LORAWAN_RxDone+0x630>)
    d6e8:	001a      	movs	r2, r3
    d6ea:	3208      	adds	r2, #8
    d6ec:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
    d6ee:	1c4a      	adds	r2, r1, #1
    d6f0:	d13f      	bne.n	d772 <LORAWAN_RxDone+0x55e>
    d6f2:	2401      	movs	r4, #1
    d6f4:	337c      	adds	r3, #124	; 0x7c
    d6f6:	789a      	ldrb	r2, [r3, #2]
    d6f8:	4322      	orrs	r2, r4
    d6fa:	709a      	strb	r2, [r3, #2]
    d6fc:	4b55      	ldr	r3, [pc, #340]	; (d854 <LORAWAN_RxDone+0x640>)
    d6fe:	4798      	blx	r3
    d700:	210b      	movs	r1, #11
    d702:	0020      	movs	r0, r4
    d704:	e7c6      	b.n	d694 <LORAWAN_RxDone+0x480>
    d706:	2301      	movs	r3, #1
    d708:	4093      	lsls	r3, r2
    d70a:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    d70c:	3b01      	subs	r3, #1
    d70e:	421a      	tst	r2, r3
    d710:	d0e5      	beq.n	d6de <LORAWAN_RxDone+0x4ca>
    d712:	e7e8      	b.n	d6e6 <LORAWAN_RxDone+0x4d2>
    d714:	4e53      	ldr	r6, [pc, #332]	; (d864 <LORAWAN_RxDone+0x650>)
    d716:	1a9a      	subs	r2, r3, r2
    d718:	1992      	adds	r2, r2, r6
    d71a:	4e53      	ldr	r6, [pc, #332]	; (d868 <LORAWAN_RxDone+0x654>)
    d71c:	42b2      	cmp	r2, r6
    d71e:	dc06      	bgt.n	d72e <LORAWAN_RxDone+0x51a>
    d720:	0022      	movs	r2, r4
    d722:	8003      	strh	r3, [r0, #0]
    d724:	3286      	adds	r2, #134	; 0x86
    d726:	8813      	ldrh	r3, [r2, #0]
    d728:	3301      	adds	r3, #1
    d72a:	8013      	strh	r3, [r2, #0]
    d72c:	e7d2      	b.n	d6d4 <LORAWAN_RxDone+0x4c0>
    d72e:	0023      	movs	r3, r4
    d730:	33f4      	adds	r3, #244	; 0xf4
    d732:	781b      	ldrb	r3, [r3, #0]
    d734:	2b01      	cmp	r3, #1
    d736:	d108      	bne.n	d74a <LORAWAN_RxDone+0x536>
    d738:	0023      	movs	r3, r4
    d73a:	220e      	movs	r2, #14
    d73c:	337c      	adds	r3, #124	; 0x7c
    d73e:	781b      	ldrb	r3, [r3, #0]
    d740:	4013      	ands	r3, r2
    d742:	2b06      	cmp	r3, #6
    d744:	d101      	bne.n	d74a <LORAWAN_RxDone+0x536>
    d746:	4b40      	ldr	r3, [pc, #256]	; (d848 <LORAWAN_RxDone+0x634>)
    d748:	4798      	blx	r3
    d74a:	4940      	ldr	r1, [pc, #256]	; (d84c <LORAWAN_RxDone+0x638>)
    d74c:	784a      	ldrb	r2, [r1, #1]
    d74e:	780b      	ldrb	r3, [r1, #0]
    d750:	0212      	lsls	r2, r2, #8
    d752:	431a      	orrs	r2, r3
    d754:	788b      	ldrb	r3, [r1, #2]
    d756:	041b      	lsls	r3, r3, #16
    d758:	431a      	orrs	r2, r3
    d75a:	78cb      	ldrb	r3, [r1, #3]
    d75c:	061b      	lsls	r3, r3, #24
    d75e:	4313      	orrs	r3, r2
    d760:	d100      	bne.n	d764 <LORAWAN_RxDone+0x550>
    d762:	e5aa      	b.n	d2ba <LORAWAN_RxDone+0xa6>
    d764:	2220      	movs	r2, #32
    d766:	348c      	adds	r4, #140	; 0x8c
    d768:	7823      	ldrb	r3, [r4, #0]
    d76a:	2017      	movs	r0, #23
    d76c:	4393      	bics	r3, r2
    d76e:	7023      	strb	r3, [r4, #0]
    d770:	e7a9      	b.n	d6c6 <LORAWAN_RxDone+0x4b2>
    d772:	9b07      	ldr	r3, [sp, #28]
    d774:	9500      	str	r5, [sp, #0]
    d776:	1f1e      	subs	r6, r3, #4
    d778:	b2f2      	uxtb	r2, r6
    d77a:	2349      	movs	r3, #73	; 0x49
    d77c:	2001      	movs	r0, #1
    d77e:	4c3b      	ldr	r4, [pc, #236]	; (d86c <LORAWAN_RxDone+0x658>)
    d780:	47a0      	blx	r4
    d782:	4d3b      	ldr	r5, [pc, #236]	; (d870 <LORAWAN_RxDone+0x65c>)
    d784:	4c3b      	ldr	r4, [pc, #236]	; (d874 <LORAWAN_RxDone+0x660>)
    d786:	2210      	movs	r2, #16
    d788:	0021      	movs	r1, r4
    d78a:	4b3b      	ldr	r3, [pc, #236]	; (d878 <LORAWAN_RxDone+0x664>)
    d78c:	0028      	movs	r0, r5
    d78e:	4798      	blx	r3
    d790:	0032      	movs	r2, r6
    d792:	4b39      	ldr	r3, [pc, #228]	; (d878 <LORAWAN_RxDone+0x664>)
    d794:	0039      	movs	r1, r7
    d796:	4839      	ldr	r0, [pc, #228]	; (d87c <LORAWAN_RxDone+0x668>)
    d798:	4798      	blx	r3
    d79a:	9b07      	ldr	r3, [sp, #28]
    d79c:	9a08      	ldr	r2, [sp, #32]
    d79e:	330c      	adds	r3, #12
    d7a0:	b2db      	uxtb	r3, r3
    d7a2:	9300      	str	r3, [sp, #0]
    d7a4:	002b      	movs	r3, r5
    d7a6:	2a00      	cmp	r2, #0
    d7a8:	d038      	beq.n	d81c <LORAWAN_RxDone+0x608>
    d7aa:	0022      	movs	r2, r4
    d7ac:	2104      	movs	r1, #4
    d7ae:	4c34      	ldr	r4, [pc, #208]	; (d880 <LORAWAN_RxDone+0x66c>)
    d7b0:	9806      	ldr	r0, [sp, #24]
    d7b2:	47a0      	blx	r4
    d7b4:	2204      	movs	r2, #4
    d7b6:	492f      	ldr	r1, [pc, #188]	; (d874 <LORAWAN_RxDone+0x660>)
    d7b8:	4c2f      	ldr	r4, [pc, #188]	; (d878 <LORAWAN_RxDone+0x664>)
    d7ba:	a80d      	add	r0, sp, #52	; 0x34
    d7bc:	47a0      	blx	r4
    d7be:	2204      	movs	r2, #4
    d7c0:	19b9      	adds	r1, r7, r6
    d7c2:	a810      	add	r0, sp, #64	; 0x40
    d7c4:	47a0      	blx	r4
    d7c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    d7c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d7ca:	4293      	cmp	r3, r2
    d7cc:	d029      	beq.n	d822 <LORAWAN_RxDone+0x60e>
    d7ce:	4c1d      	ldr	r4, [pc, #116]	; (d844 <LORAWAN_RxDone+0x630>)
    d7d0:	0023      	movs	r3, r4
    d7d2:	33f4      	adds	r3, #244	; 0xf4
    d7d4:	781b      	ldrb	r3, [r3, #0]
    d7d6:	2b01      	cmp	r3, #1
    d7d8:	d108      	bne.n	d7ec <LORAWAN_RxDone+0x5d8>
    d7da:	0023      	movs	r3, r4
    d7dc:	220e      	movs	r2, #14
    d7de:	337c      	adds	r3, #124	; 0x7c
    d7e0:	781b      	ldrb	r3, [r3, #0]
    d7e2:	4013      	ands	r3, r2
    d7e4:	2b06      	cmp	r3, #6
    d7e6:	d101      	bne.n	d7ec <LORAWAN_RxDone+0x5d8>
    d7e8:	4b17      	ldr	r3, [pc, #92]	; (d848 <LORAWAN_RxDone+0x634>)
    d7ea:	4798      	blx	r3
    d7ec:	4917      	ldr	r1, [pc, #92]	; (d84c <LORAWAN_RxDone+0x638>)
    d7ee:	784a      	ldrb	r2, [r1, #1]
    d7f0:	780b      	ldrb	r3, [r1, #0]
    d7f2:	0212      	lsls	r2, r2, #8
    d7f4:	431a      	orrs	r2, r3
    d7f6:	788b      	ldrb	r3, [r1, #2]
    d7f8:	041b      	lsls	r3, r3, #16
    d7fa:	431a      	orrs	r2, r3
    d7fc:	78cb      	ldrb	r3, [r1, #3]
    d7fe:	061b      	lsls	r3, r3, #24
    d800:	4313      	orrs	r3, r2
    d802:	d100      	bne.n	d806 <LORAWAN_RxDone+0x5f2>
    d804:	e559      	b.n	d2ba <LORAWAN_RxDone+0xa6>
    d806:	0022      	movs	r2, r4
    d808:	2120      	movs	r1, #32
    d80a:	328c      	adds	r2, #140	; 0x8c
    d80c:	7813      	ldrb	r3, [r2, #0]
    d80e:	3408      	adds	r4, #8
    d810:	438b      	bics	r3, r1
    d812:	7013      	strb	r3, [r2, #0]
    d814:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d816:	2018      	movs	r0, #24
    d818:	67e3      	str	r3, [r4, #124]	; 0x7c
    d81a:	e754      	b.n	d6c6 <LORAWAN_RxDone+0x4b2>
    d81c:	0022      	movs	r2, r4
    d81e:	2102      	movs	r1, #2
    d820:	e7c5      	b.n	d7ae <LORAWAN_RxDone+0x59a>
    d822:	9b08      	ldr	r3, [sp, #32]
    d824:	2b00      	cmp	r3, #0
    d826:	d02f      	beq.n	d888 <LORAWAN_RxDone+0x674>
    d828:	2322      	movs	r3, #34	; 0x22
    d82a:	aa04      	add	r2, sp, #16
    d82c:	189b      	adds	r3, r3, r2
    d82e:	781b      	ldrb	r3, [r3, #0]
    d830:	003a      	movs	r2, r7
    d832:	9907      	ldr	r1, [sp, #28]
    d834:	0038      	movs	r0, r7
    d836:	4c13      	ldr	r4, [pc, #76]	; (d884 <LORAWAN_RxDone+0x670>)
    d838:	47a0      	blx	r4
    d83a:	2001      	movs	r0, #1
    d83c:	e54f      	b.n	d2de <LORAWAN_RxDone+0xca>
    d83e:	46c0      	nop			; (mov r8, r8)
    d840:	0000e7e1 	.word	0x0000e7e1
    d844:	20001a44 	.word	0x20001a44
    d848:	0000ac2d 	.word	0x0000ac2d
    d84c:	20001d3c 	.word	0x20001d3c
    d850:	0000bc71 	.word	0x0000bc71
    d854:	0000cd4d 	.word	0x0000cd4d
    d858:	000070b5 	.word	0x000070b5
    d85c:	20001ac0 	.word	0x20001ac0
    d860:	20001a69 	.word	0x20001a69
    d864:	0000ffff 	.word	0x0000ffff
    d868:	00003fff 	.word	0x00003fff
    d86c:	0000ab95 	.word	0x0000ab95
    d870:	20001d44 	.word	0x20001d44
    d874:	20001074 	.word	0x20001074
    d878:	00013a4d 	.word	0x00013a4d
    d87c:	20001d54 	.word	0x20001d54
    d880:	00006c81 	.word	0x00006c81
    d884:	0000e855 	.word	0x0000e855
    d888:	4cd7      	ldr	r4, [pc, #860]	; (dbe8 <LORAWAN_RxDone+0x9d4>)
    d88a:	466a      	mov	r2, sp
    d88c:	2120      	movs	r1, #32
    d88e:	0023      	movs	r3, r4
    d890:	1852      	adds	r2, r2, r1
    d892:	7812      	ldrb	r2, [r2, #0]
    d894:	33db      	adds	r3, #219	; 0xdb
    d896:	701a      	strb	r2, [r3, #0]
    d898:	797b      	ldrb	r3, [r7, #5]
    d89a:	2b7f      	cmp	r3, #127	; 0x7f
    d89c:	d909      	bls.n	d8b2 <LORAWAN_RxDone+0x69e>
    d89e:	0022      	movs	r2, r4
    d8a0:	2320      	movs	r3, #32
    d8a2:	327c      	adds	r2, #124	; 0x7c
    d8a4:	7811      	ldrb	r1, [r2, #0]
    d8a6:	2001      	movs	r0, #1
    d8a8:	430b      	orrs	r3, r1
    d8aa:	7013      	strb	r3, [r2, #0]
    d8ac:	210b      	movs	r1, #11
    d8ae:	4bcf      	ldr	r3, [pc, #828]	; (dbec <LORAWAN_RxDone+0x9d8>)
    d8b0:	4798      	blx	r3
    d8b2:	797b      	ldrb	r3, [r7, #5]
    d8b4:	06db      	lsls	r3, r3, #27
    d8b6:	d505      	bpl.n	d8c4 <LORAWAN_RxDone+0x6b0>
    d8b8:	0022      	movs	r2, r4
    d8ba:	2308      	movs	r3, #8
    d8bc:	328c      	adds	r2, #140	; 0x8c
    d8be:	7811      	ldrb	r1, [r2, #0]
    d8c0:	430b      	orrs	r3, r1
    d8c2:	7013      	strb	r3, [r2, #0]
    d8c4:	797b      	ldrb	r3, [r7, #5]
    d8c6:	065b      	lsls	r3, r3, #25
    d8c8:	d505      	bpl.n	d8d6 <LORAWAN_RxDone+0x6c2>
    d8ca:	0022      	movs	r2, r4
    d8cc:	2310      	movs	r3, #16
    d8ce:	328c      	adds	r2, #140	; 0x8c
    d8d0:	7811      	ldrb	r1, [r2, #0]
    d8d2:	430b      	orrs	r3, r1
    d8d4:	7013      	strb	r3, [r2, #0]
    d8d6:	221f      	movs	r2, #31
    d8d8:	783b      	ldrb	r3, [r7, #0]
    d8da:	4393      	bics	r3, r2
    d8dc:	2ba0      	cmp	r3, #160	; 0xa0
    d8de:	d105      	bne.n	d8ec <LORAWAN_RxDone+0x6d8>
    d8e0:	0022      	movs	r2, r4
    d8e2:	328c      	adds	r2, #140	; 0x8c
    d8e4:	7811      	ldrb	r1, [r2, #0]
    d8e6:	3b9e      	subs	r3, #158	; 0x9e
    d8e8:	430b      	orrs	r3, r1
    d8ea:	7013      	strb	r3, [r2, #0]
    d8ec:	7979      	ldrb	r1, [r7, #5]
    d8ee:	070b      	lsls	r3, r1, #28
    d8f0:	d100      	bne.n	d8f4 <LORAWAN_RxDone+0x6e0>
    d8f2:	e0da      	b.n	daaa <LORAWAN_RxDone+0x896>
    d8f4:	0709      	lsls	r1, r1, #28
    d8f6:	0f09      	lsrs	r1, r1, #28
    d8f8:	187b      	adds	r3, r7, r1
    d8fa:	7a1b      	ldrb	r3, [r3, #8]
    d8fc:	2b00      	cmp	r3, #0
    d8fe:	d100      	bne.n	d902 <LORAWAN_RxDone+0x6ee>
    d900:	e0aa      	b.n	da58 <LORAWAN_RxDone+0x844>
    d902:	0038      	movs	r0, r7
    d904:	4bba      	ldr	r3, [pc, #744]	; (dbf0 <LORAWAN_RxDone+0x9dc>)
    d906:	3008      	adds	r0, #8
    d908:	4798      	blx	r3
    d90a:	2301      	movs	r3, #1
    d90c:	0006      	movs	r6, r0
    d90e:	9308      	str	r3, [sp, #32]
    d910:	7978      	ldrb	r0, [r7, #5]
    d912:	9907      	ldr	r1, [sp, #28]
    d914:	0702      	lsls	r2, r0, #28
    d916:	0f12      	lsrs	r2, r2, #28
    d918:	0013      	movs	r3, r2
    d91a:	330c      	adds	r3, #12
    d91c:	4299      	cmp	r1, r3
    d91e:	d100      	bne.n	d922 <LORAWAN_RxDone+0x70e>
    d920:	e0fa      	b.n	db18 <LORAWAN_RxDone+0x904>
    d922:	7833      	ldrb	r3, [r6, #0]
    d924:	1a89      	subs	r1, r1, r2
    d926:	b2c9      	uxtb	r1, r1
    d928:	9309      	str	r3, [sp, #36]	; 0x24
    d92a:	000b      	movs	r3, r1
    d92c:	3219      	adds	r2, #25
    d92e:	3b0c      	subs	r3, #12
    d930:	4694      	mov	ip, r2
    d932:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d934:	b2db      	uxtb	r3, r3
    d936:	9306      	str	r3, [sp, #24]
    d938:	1c75      	adds	r5, r6, #1
    d93a:	4bab      	ldr	r3, [pc, #684]	; (dbe8 <LORAWAN_RxDone+0x9d4>)
    d93c:	2a00      	cmp	r2, #0
    d93e:	d100      	bne.n	d942 <LORAWAN_RxDone+0x72e>
    d940:	e0b6      	b.n	dab0 <LORAWAN_RxDone+0x89c>
    d942:	681a      	ldr	r2, [r3, #0]
    d944:	0018      	movs	r0, r3
    d946:	791b      	ldrb	r3, [r3, #4]
    d948:	0a14      	lsrs	r4, r2, #8
    d94a:	061b      	lsls	r3, r3, #24
    d94c:	4323      	orrs	r3, r4
    d94e:	9304      	str	r3, [sp, #16]
    d950:	4ba8      	ldr	r3, [pc, #672]	; (dbf4 <LORAWAN_RxDone+0x9e0>)
    d952:	2201      	movs	r2, #1
    d954:	9303      	str	r3, [sp, #12]
    d956:	4663      	mov	r3, ip
    d958:	9302      	str	r3, [sp, #8]
    d95a:	4ba7      	ldr	r3, [pc, #668]	; (dbf8 <LORAWAN_RxDone+0x9e4>)
    d95c:	3008      	adds	r0, #8
    d95e:	390d      	subs	r1, #13
    d960:	9201      	str	r2, [sp, #4]
    d962:	9300      	str	r3, [sp, #0]
    d964:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    d966:	b2c9      	uxtb	r1, r1
    d968:	0028      	movs	r0, r5
    d96a:	4ca4      	ldr	r4, [pc, #656]	; (dbfc <LORAWAN_RxDone+0x9e8>)
    d96c:	47a0      	blx	r4
    d96e:	2800      	cmp	r0, #0
    d970:	d004      	beq.n	d97c <LORAWAN_RxDone+0x768>
    d972:	4ba3      	ldr	r3, [pc, #652]	; (dc00 <LORAWAN_RxDone+0x9ec>)
    d974:	4798      	blx	r3
    d976:	201f      	movs	r0, #31
    d978:	4ba2      	ldr	r3, [pc, #648]	; (dc04 <LORAWAN_RxDone+0x9f0>)
    d97a:	4798      	blx	r3
    d97c:	4c9a      	ldr	r4, [pc, #616]	; (dbe8 <LORAWAN_RxDone+0x9d4>)
    d97e:	2300      	movs	r3, #0
    d980:	0022      	movs	r2, r4
    d982:	32c2      	adds	r2, #194	; 0xc2
    d984:	8013      	strh	r3, [r2, #0]
    d986:	0022      	movs	r2, r4
    d988:	32ed      	adds	r2, #237	; 0xed
    d98a:	7013      	strb	r3, [r2, #0]
    d98c:	0022      	movs	r2, r4
    d98e:	2110      	movs	r1, #16
    d990:	328c      	adds	r2, #140	; 0x8c
    d992:	7813      	ldrb	r3, [r2, #0]
    d994:	438b      	bics	r3, r1
    d996:	7013      	strb	r3, [r2, #0]
    d998:	0023      	movs	r3, r4
    d99a:	2201      	movs	r2, #1
    d99c:	337c      	adds	r3, #124	; 0x7c
    d99e:	7859      	ldrb	r1, [r3, #1]
    d9a0:	430a      	orrs	r2, r1
    d9a2:	705a      	strb	r2, [r3, #1]
    d9a4:	220e      	movs	r2, #14
    d9a6:	781b      	ldrb	r3, [r3, #0]
    d9a8:	4013      	ands	r3, r2
    d9aa:	2b06      	cmp	r3, #6
    d9ac:	d109      	bne.n	d9c2 <LORAWAN_RxDone+0x7ae>
    d9ae:	0023      	movs	r3, r4
    d9b0:	33f4      	adds	r3, #244	; 0xf4
    d9b2:	781b      	ldrb	r3, [r3, #0]
    d9b4:	2b01      	cmp	r3, #1
    d9b6:	d104      	bne.n	d9c2 <LORAWAN_RxDone+0x7ae>
    d9b8:	0023      	movs	r3, r4
    d9ba:	33e5      	adds	r3, #229	; 0xe5
    d9bc:	7818      	ldrb	r0, [r3, #0]
    d9be:	4b92      	ldr	r3, [pc, #584]	; (dc08 <LORAWAN_RxDone+0x9f4>)
    d9c0:	4798      	blx	r3
    d9c2:	0025      	movs	r5, r4
    d9c4:	2201      	movs	r2, #1
    d9c6:	358c      	adds	r5, #140	; 0x8c
    d9c8:	782b      	ldrb	r3, [r5, #0]
    d9ca:	4213      	tst	r3, r2
    d9cc:	d100      	bne.n	d9d0 <LORAWAN_RxDone+0x7bc>
    d9ce:	e0e5      	b.n	db9c <LORAWAN_RxDone+0x988>
    d9d0:	797b      	ldrb	r3, [r7, #5]
    d9d2:	321f      	adds	r2, #31
    d9d4:	4213      	tst	r3, r2
    d9d6:	d100      	bne.n	d9da <LORAWAN_RxDone+0x7c6>
    d9d8:	e0c6      	b.n	db68 <LORAWAN_RxDone+0x954>
    d9da:	4b8c      	ldr	r3, [pc, #560]	; (dc0c <LORAWAN_RxDone+0x9f8>)
    d9dc:	4798      	blx	r3
    d9de:	0023      	movs	r3, r4
    d9e0:	2101      	movs	r1, #1
    d9e2:	337c      	adds	r3, #124	; 0x7c
    d9e4:	785a      	ldrb	r2, [r3, #1]
    d9e6:	438a      	bics	r2, r1
    d9e8:	705a      	strb	r2, [r3, #1]
    d9ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d9ec:	2a00      	cmp	r2, #0
    d9ee:	d100      	bne.n	d9f2 <LORAWAN_RxDone+0x7de>
    d9f0:	e09a      	b.n	db28 <LORAWAN_RxDone+0x914>
    d9f2:	9a06      	ldr	r2, [sp, #24]
    d9f4:	0031      	movs	r1, r6
    d9f6:	0038      	movs	r0, r7
    d9f8:	4b85      	ldr	r3, [pc, #532]	; (dc10 <LORAWAN_RxDone+0x9fc>)
    d9fa:	4798      	blx	r3
    d9fc:	4b85      	ldr	r3, [pc, #532]	; (dc14 <LORAWAN_RxDone+0xa00>)
    d9fe:	4d7a      	ldr	r5, [pc, #488]	; (dbe8 <LORAWAN_RxDone+0x9d4>)
    da00:	781b      	ldrb	r3, [r3, #0]
    da02:	06db      	lsls	r3, r3, #27
    da04:	d400      	bmi.n	da08 <LORAWAN_RxDone+0x7f4>
    da06:	e166      	b.n	dcd6 <LORAWAN_RxDone+0xac2>
    da08:	2220      	movs	r2, #32
    da0a:	4b83      	ldr	r3, [pc, #524]	; (dc18 <LORAWAN_RxDone+0xa04>)
    da0c:	781b      	ldrb	r3, [r3, #0]
    da0e:	401a      	ands	r2, r3
    da10:	9206      	str	r2, [sp, #24]
    da12:	d000      	beq.n	da16 <LORAWAN_RxDone+0x802>
    da14:	e15f      	b.n	dcd6 <LORAWAN_RxDone+0xac2>
    da16:	320a      	adds	r2, #10
    da18:	4213      	tst	r3, r2
    da1a:	d100      	bne.n	da1e <LORAWAN_RxDone+0x80a>
    da1c:	e15b      	b.n	dcd6 <LORAWAN_RxDone+0xac2>
    da1e:	002b      	movs	r3, r5
    da20:	33ec      	adds	r3, #236	; 0xec
    da22:	781b      	ldrb	r3, [r3, #0]
    da24:	a90f      	add	r1, sp, #60	; 0x3c
    da26:	704b      	strb	r3, [r1, #1]
    da28:	002e      	movs	r6, r5
    da2a:	2301      	movs	r3, #1
    da2c:	36df      	adds	r6, #223	; 0xdf
    da2e:	700b      	strb	r3, [r1, #0]
    da30:	7833      	ldrb	r3, [r6, #0]
    da32:	aa0e      	add	r2, sp, #56	; 0x38
    da34:	2030      	movs	r0, #48	; 0x30
    da36:	4f79      	ldr	r7, [pc, #484]	; (dc1c <LORAWAN_RxDone+0xa08>)
    da38:	708b      	strb	r3, [r1, #2]
    da3a:	47b8      	blx	r7
    da3c:	9007      	str	r0, [sp, #28]
    da3e:	2808      	cmp	r0, #8
    da40:	d000      	beq.n	da44 <LORAWAN_RxDone+0x830>
    da42:	e0ff      	b.n	dc44 <LORAWAN_RxDone+0xa30>
    da44:	4b76      	ldr	r3, [pc, #472]	; (dc20 <LORAWAN_RxDone+0xa0c>)
    da46:	9806      	ldr	r0, [sp, #24]
    da48:	4798      	blx	r3
    da4a:	4b73      	ldr	r3, [pc, #460]	; (dc18 <LORAWAN_RxDone+0xa04>)
    da4c:	9a07      	ldr	r2, [sp, #28]
    da4e:	781b      	ldrb	r3, [r3, #0]
    da50:	4393      	bics	r3, r2
    da52:	4a71      	ldr	r2, [pc, #452]	; (dc18 <LORAWAN_RxDone+0xa04>)
    da54:	7013      	strb	r3, [r2, #0]
    da56:	e6f0      	b.n	d83a <LORAWAN_RxDone+0x626>
    da58:	0023      	movs	r3, r4
    da5a:	33f4      	adds	r3, #244	; 0xf4
    da5c:	781b      	ldrb	r3, [r3, #0]
    da5e:	2b01      	cmp	r3, #1
    da60:	d108      	bne.n	da74 <LORAWAN_RxDone+0x860>
    da62:	0023      	movs	r3, r4
    da64:	220e      	movs	r2, #14
    da66:	337c      	adds	r3, #124	; 0x7c
    da68:	781b      	ldrb	r3, [r3, #0]
    da6a:	4013      	ands	r3, r2
    da6c:	2b06      	cmp	r3, #6
    da6e:	d101      	bne.n	da74 <LORAWAN_RxDone+0x860>
    da70:	4b6c      	ldr	r3, [pc, #432]	; (dc24 <LORAWAN_RxDone+0xa10>)
    da72:	4798      	blx	r3
    da74:	496c      	ldr	r1, [pc, #432]	; (dc28 <LORAWAN_RxDone+0xa14>)
    da76:	784a      	ldrb	r2, [r1, #1]
    da78:	780b      	ldrb	r3, [r1, #0]
    da7a:	0212      	lsls	r2, r2, #8
    da7c:	431a      	orrs	r2, r3
    da7e:	788b      	ldrb	r3, [r1, #2]
    da80:	041b      	lsls	r3, r3, #16
    da82:	431a      	orrs	r2, r3
    da84:	78cb      	ldrb	r3, [r1, #3]
    da86:	061b      	lsls	r3, r3, #24
    da88:	4313      	orrs	r3, r2
    da8a:	d008      	beq.n	da9e <LORAWAN_RxDone+0x88a>
    da8c:	0022      	movs	r2, r4
    da8e:	2120      	movs	r1, #32
    da90:	328c      	adds	r2, #140	; 0x8c
    da92:	7813      	ldrb	r3, [r2, #0]
    da94:	201e      	movs	r0, #30
    da96:	438b      	bics	r3, r1
    da98:	7013      	strb	r3, [r2, #0]
    da9a:	4b5a      	ldr	r3, [pc, #360]	; (dc04 <LORAWAN_RxDone+0x9f0>)
    da9c:	4798      	blx	r3
    da9e:	2300      	movs	r3, #0
    daa0:	34d8      	adds	r4, #216	; 0xd8
    daa2:	7023      	strb	r3, [r4, #0]
    daa4:	4b56      	ldr	r3, [pc, #344]	; (dc00 <LORAWAN_RxDone+0x9ec>)
    daa6:	4798      	blx	r3
    daa8:	e6c7      	b.n	d83a <LORAWAN_RxDone+0x626>
    daaa:	003e      	movs	r6, r7
    daac:	3608      	adds	r6, #8
    daae:	e72f      	b.n	d910 <LORAWAN_RxDone+0x6fc>
    dab0:	9a06      	ldr	r2, [sp, #24]
    dab2:	2a00      	cmp	r2, #0
    dab4:	d034      	beq.n	db20 <LORAWAN_RxDone+0x90c>
    dab6:	0702      	lsls	r2, r0, #28
    dab8:	d128      	bne.n	db0c <LORAWAN_RxDone+0x8f8>
    daba:	390d      	subs	r1, #13
    dabc:	681a      	ldr	r2, [r3, #0]
    dabe:	b2cc      	uxtb	r4, r1
    dac0:	0019      	movs	r1, r3
    dac2:	791b      	ldrb	r3, [r3, #4]
    dac4:	0a10      	lsrs	r0, r2, #8
    dac6:	061b      	lsls	r3, r3, #24
    dac8:	4303      	orrs	r3, r0
    daca:	9304      	str	r3, [sp, #16]
    dacc:	4b49      	ldr	r3, [pc, #292]	; (dbf4 <LORAWAN_RxDone+0x9e0>)
    dace:	3108      	adds	r1, #8
    dad0:	9303      	str	r3, [sp, #12]
    dad2:	4663      	mov	r3, ip
    dad4:	9302      	str	r3, [sp, #8]
    dad6:	2302      	movs	r3, #2
    dad8:	9301      	str	r3, [sp, #4]
    dada:	4b54      	ldr	r3, [pc, #336]	; (dc2c <LORAWAN_RxDone+0xa18>)
    dadc:	2201      	movs	r2, #1
    dade:	9300      	str	r3, [sp, #0]
    dae0:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    dae2:	0028      	movs	r0, r5
    dae4:	0021      	movs	r1, r4
    dae6:	4e45      	ldr	r6, [pc, #276]	; (dbfc <LORAWAN_RxDone+0x9e8>)
    dae8:	47b0      	blx	r6
    daea:	2800      	cmp	r0, #0
    daec:	d004      	beq.n	daf8 <LORAWAN_RxDone+0x8e4>
    daee:	4b44      	ldr	r3, [pc, #272]	; (dc00 <LORAWAN_RxDone+0x9ec>)
    daf0:	4798      	blx	r3
    daf2:	201f      	movs	r0, #31
    daf4:	4b43      	ldr	r3, [pc, #268]	; (dc04 <LORAWAN_RxDone+0x9f0>)
    daf6:	4798      	blx	r3
    daf8:	4b3d      	ldr	r3, [pc, #244]	; (dbf0 <LORAWAN_RxDone+0x9dc>)
    dafa:	0021      	movs	r1, r4
    dafc:	0028      	movs	r0, r5
    dafe:	4798      	blx	r3
    db00:	2300      	movs	r3, #0
    db02:	9306      	str	r3, [sp, #24]
    db04:	3301      	adds	r3, #1
    db06:	9308      	str	r3, [sp, #32]
    db08:	2600      	movs	r6, #0
    db0a:	e737      	b.n	d97c <LORAWAN_RxDone+0x768>
    db0c:	001a      	movs	r2, r3
    db0e:	32f4      	adds	r2, #244	; 0xf4
    db10:	7812      	ldrb	r2, [r2, #0]
    db12:	2a01      	cmp	r2, #1
    db14:	d1ae      	bne.n	da74 <LORAWAN_RxDone+0x860>
    db16:	e7a5      	b.n	da64 <LORAWAN_RxDone+0x850>
    db18:	2600      	movs	r6, #0
    db1a:	9609      	str	r6, [sp, #36]	; 0x24
    db1c:	9606      	str	r6, [sp, #24]
    db1e:	e72d      	b.n	d97c <LORAWAN_RxDone+0x768>
    db20:	9b06      	ldr	r3, [sp, #24]
    db22:	9309      	str	r3, [sp, #36]	; 0x24
    db24:	001e      	movs	r6, r3
    db26:	e729      	b.n	d97c <LORAWAN_RxDone+0x768>
    db28:	2120      	movs	r1, #32
    db2a:	782a      	ldrb	r2, [r5, #0]
    db2c:	438a      	bics	r2, r1
    db2e:	702a      	strb	r2, [r5, #0]
    db30:	0022      	movs	r2, r4
    db32:	32f4      	adds	r2, #244	; 0xf4
    db34:	7812      	ldrb	r2, [r2, #0]
    db36:	2a01      	cmp	r2, #1
    db38:	d10e      	bne.n	db58 <LORAWAN_RxDone+0x944>
    db3a:	781a      	ldrb	r2, [r3, #0]
    db3c:	3912      	subs	r1, #18
    db3e:	438a      	bics	r2, r1
    db40:	701a      	strb	r2, [r3, #0]
    db42:	23ea      	movs	r3, #234	; 0xea
    db44:	4a28      	ldr	r2, [pc, #160]	; (dbe8 <LORAWAN_RxDone+0x9d4>)
    db46:	005b      	lsls	r3, r3, #1
    db48:	5cd3      	ldrb	r3, [r2, r3]
    db4a:	2b00      	cmp	r3, #0
    db4c:	d000      	beq.n	db50 <LORAWAN_RxDone+0x93c>
    db4e:	e755      	b.n	d9fc <LORAWAN_RxDone+0x7e8>
    db50:	2008      	movs	r0, #8
    db52:	4b2c      	ldr	r3, [pc, #176]	; (dc04 <LORAWAN_RxDone+0x9f0>)
    db54:	4798      	blx	r3
    db56:	e751      	b.n	d9fc <LORAWAN_RxDone+0x7e8>
    db58:	2a04      	cmp	r2, #4
    db5a:	d1f2      	bne.n	db42 <LORAWAN_RxDone+0x92e>
    db5c:	0023      	movs	r3, r4
    db5e:	33e8      	adds	r3, #232	; 0xe8
    db60:	7818      	ldrb	r0, [r3, #0]
    db62:	4b29      	ldr	r3, [pc, #164]	; (dc08 <LORAWAN_RxDone+0x9f4>)
    db64:	4798      	blx	r3
    db66:	e7ec      	b.n	db42 <LORAWAN_RxDone+0x92e>
    db68:	9b08      	ldr	r3, [sp, #32]
    db6a:	2b00      	cmp	r3, #0
    db6c:	d013      	beq.n	db96 <LORAWAN_RxDone+0x982>
    db6e:	0023      	movs	r3, r4
    db70:	33f4      	adds	r3, #244	; 0xf4
    db72:	781e      	ldrb	r6, [r3, #0]
    db74:	2e01      	cmp	r6, #1
    db76:	d10e      	bne.n	db96 <LORAWAN_RxDone+0x982>
    db78:	4b24      	ldr	r3, [pc, #144]	; (dc0c <LORAWAN_RxDone+0x9f8>)
    db7a:	4798      	blx	r3
    db7c:	0022      	movs	r2, r4
    db7e:	327c      	adds	r2, #124	; 0x7c
    db80:	7853      	ldrb	r3, [r2, #1]
    db82:	43b3      	bics	r3, r6
    db84:	7053      	strb	r3, [r2, #1]
    db86:	2220      	movs	r2, #32
    db88:	782b      	ldrb	r3, [r5, #0]
    db8a:	4393      	bics	r3, r2
    db8c:	702b      	strb	r3, [r5, #0]
    db8e:	23ea      	movs	r3, #234	; 0xea
    db90:	005b      	lsls	r3, r3, #1
    db92:	5ce3      	ldrb	r3, [r4, r3]
    db94:	e7d9      	b.n	db4a <LORAWAN_RxDone+0x936>
    db96:	4b26      	ldr	r3, [pc, #152]	; (dc30 <LORAWAN_RxDone+0xa1c>)
    db98:	4798      	blx	r3
    db9a:	e72f      	b.n	d9fc <LORAWAN_RxDone+0x7e8>
    db9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    db9e:	2a00      	cmp	r2, #0
    dba0:	d00b      	beq.n	dbba <LORAWAN_RxDone+0x9a6>
    dba2:	9a06      	ldr	r2, [sp, #24]
    dba4:	0031      	movs	r1, r6
    dba6:	0038      	movs	r0, r7
    dba8:	4b19      	ldr	r3, [pc, #100]	; (dc10 <LORAWAN_RxDone+0x9fc>)
    dbaa:	4798      	blx	r3
    dbac:	0022      	movs	r2, r4
    dbae:	2101      	movs	r1, #1
    dbb0:	327c      	adds	r2, #124	; 0x7c
    dbb2:	7853      	ldrb	r3, [r2, #1]
    dbb4:	438b      	bics	r3, r1
    dbb6:	7053      	strb	r3, [r2, #1]
    dbb8:	e720      	b.n	d9fc <LORAWAN_RxDone+0x7e8>
    dbba:	2220      	movs	r2, #32
    dbbc:	4393      	bics	r3, r2
    dbbe:	702b      	strb	r3, [r5, #0]
    dbc0:	0023      	movs	r3, r4
    dbc2:	33f4      	adds	r3, #244	; 0xf4
    dbc4:	781b      	ldrb	r3, [r3, #0]
    dbc6:	2b01      	cmp	r3, #1
    dbc8:	d134      	bne.n	dc34 <LORAWAN_RxDone+0xa20>
    dbca:	0022      	movs	r2, r4
    dbcc:	210e      	movs	r1, #14
    dbce:	327c      	adds	r2, #124	; 0x7c
    dbd0:	7813      	ldrb	r3, [r2, #0]
    dbd2:	438b      	bics	r3, r1
    dbd4:	7013      	strb	r3, [r2, #0]
    dbd6:	23ea      	movs	r3, #234	; 0xea
    dbd8:	005b      	lsls	r3, r3, #1
    dbda:	5ce3      	ldrb	r3, [r4, r3]
    dbdc:	2b00      	cmp	r3, #0
    dbde:	d1e5      	bne.n	dbac <LORAWAN_RxDone+0x998>
    dbe0:	2008      	movs	r0, #8
    dbe2:	4b08      	ldr	r3, [pc, #32]	; (dc04 <LORAWAN_RxDone+0x9f0>)
    dbe4:	4798      	blx	r3
    dbe6:	e7e1      	b.n	dbac <LORAWAN_RxDone+0x998>
    dbe8:	20001a44 	.word	0x20001a44
    dbec:	000070b5 	.word	0x000070b5
    dbf0:	0000cf7d 	.word	0x0000cf7d
    dbf4:	20001d44 	.word	0x20001d44
    dbf8:	20001a79 	.word	0x20001a79
    dbfc:	0000bbb1 	.word	0x0000bbb1
    dc00:	0000cd4d 	.word	0x0000cd4d
    dc04:	0000bc71 	.word	0x0000bc71
    dc08:	000083e9 	.word	0x000083e9
    dc0c:	0000b149 	.word	0x0000b149
    dc10:	0000c061 	.word	0x0000c061
    dc14:	20001ac0 	.word	0x20001ac0
    dc18:	20001ad0 	.word	0x20001ad0
    dc1c:	00006971 	.word	0x00006971
    dc20:	0000ae75 	.word	0x0000ae75
    dc24:	0000ac2d 	.word	0x0000ac2d
    dc28:	20001d3c 	.word	0x20001d3c
    dc2c:	20001a69 	.word	0x20001a69
    dc30:	0000b0d5 	.word	0x0000b0d5
    dc34:	2b04      	cmp	r3, #4
    dc36:	d1ce      	bne.n	dbd6 <LORAWAN_RxDone+0x9c2>
    dc38:	0023      	movs	r3, r4
    dc3a:	33e8      	adds	r3, #232	; 0xe8
    dc3c:	7818      	ldrb	r0, [r3, #0]
    dc3e:	4b43      	ldr	r3, [pc, #268]	; (dd4c <LORAWAN_RxDone+0xb38>)
    dc40:	4798      	blx	r3
    dc42:	e7c8      	b.n	dbd6 <LORAWAN_RxDone+0x9c2>
    dc44:	35ff      	adds	r5, #255	; 0xff
    dc46:	7c6b      	ldrb	r3, [r5, #17]
    dc48:	079a      	lsls	r2, r3, #30
    dc4a:	d521      	bpl.n	dc90 <LORAWAN_RxDone+0xa7c>
    dc4c:	aa10      	add	r2, sp, #64	; 0x40
    dc4e:	0031      	movs	r1, r6
    dc50:	2026      	movs	r0, #38	; 0x26
    dc52:	47b8      	blx	r7
    dc54:	9b10      	ldr	r3, [sp, #64]	; 0x40
    dc56:	1c5a      	adds	r2, r3, #1
    dc58:	d001      	beq.n	dc5e <LORAWAN_RxDone+0xa4a>
    dc5a:	3314      	adds	r3, #20
    dc5c:	9310      	str	r3, [sp, #64]	; 0x40
    dc5e:	0021      	movs	r1, r4
    dc60:	220e      	movs	r2, #14
    dc62:	317c      	adds	r1, #124	; 0x7c
    dc64:	780b      	ldrb	r3, [r1, #0]
    dc66:	4393      	bics	r3, r2
    dc68:	001a      	movs	r2, r3
    dc6a:	230c      	movs	r3, #12
    dc6c:	4313      	orrs	r3, r2
    dc6e:	700b      	strb	r3, [r1, #0]
    dc70:	23e0      	movs	r3, #224	; 0xe0
    dc72:	33ff      	adds	r3, #255	; 0xff
    dc74:	5ce3      	ldrb	r3, [r4, r3]
    dc76:	9a10      	ldr	r2, [sp, #64]	; 0x40
    dc78:	21fa      	movs	r1, #250	; 0xfa
    dc7a:	1ad3      	subs	r3, r2, r3
    dc7c:	2200      	movs	r2, #0
    dc7e:	0089      	lsls	r1, r1, #2
    dc80:	4359      	muls	r1, r3
    dc82:	34e6      	adds	r4, #230	; 0xe6
    dc84:	4b32      	ldr	r3, [pc, #200]	; (dd50 <LORAWAN_RxDone+0xb3c>)
    dc86:	7820      	ldrb	r0, [r4, #0]
    dc88:	9200      	str	r2, [sp, #0]
    dc8a:	4c32      	ldr	r4, [pc, #200]	; (dd54 <LORAWAN_RxDone+0xb40>)
    dc8c:	47a0      	blx	r4
    dc8e:	e5d4      	b.n	d83a <LORAWAN_RxDone+0x626>
    dc90:	075b      	lsls	r3, r3, #29
    dc92:	d400      	bmi.n	dc96 <LORAWAN_RxDone+0xa82>
    dc94:	e5d1      	b.n	d83a <LORAWAN_RxDone+0x626>
    dc96:	aa10      	add	r2, sp, #64	; 0x40
    dc98:	0031      	movs	r1, r6
    dc9a:	2033      	movs	r0, #51	; 0x33
    dc9c:	47b8      	blx	r7
    dc9e:	220e      	movs	r2, #14
    dca0:	4b2d      	ldr	r3, [pc, #180]	; (dd58 <LORAWAN_RxDone+0xb44>)
    dca2:	781b      	ldrb	r3, [r3, #0]
    dca4:	4393      	bics	r3, r2
    dca6:	001a      	movs	r2, r3
    dca8:	230c      	movs	r3, #12
    dcaa:	4313      	orrs	r3, r2
    dcac:	4a2a      	ldr	r2, [pc, #168]	; (dd58 <LORAWAN_RxDone+0xb44>)
    dcae:	7013      	strb	r3, [r2, #0]
    dcb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    dcb2:	1c5a      	adds	r2, r3, #1
    dcb4:	d001      	beq.n	dcba <LORAWAN_RxDone+0xaa6>
    dcb6:	3301      	adds	r3, #1
    dcb8:	9310      	str	r3, [sp, #64]	; 0x40
    dcba:	23e0      	movs	r3, #224	; 0xe0
    dcbc:	33ff      	adds	r3, #255	; 0xff
    dcbe:	5ce3      	ldrb	r3, [r4, r3]
    dcc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    dcc2:	21fa      	movs	r1, #250	; 0xfa
    dcc4:	1ad3      	subs	r3, r2, r3
    dcc6:	2200      	movs	r2, #0
    dcc8:	0089      	lsls	r1, r1, #2
    dcca:	34e9      	adds	r4, #233	; 0xe9
    dccc:	4359      	muls	r1, r3
    dcce:	7820      	ldrb	r0, [r4, #0]
    dcd0:	4b22      	ldr	r3, [pc, #136]	; (dd5c <LORAWAN_RxDone+0xb48>)
    dcd2:	9200      	str	r2, [sp, #0]
    dcd4:	e7d9      	b.n	dc8a <LORAWAN_RxDone+0xa76>
    dcd6:	35f4      	adds	r5, #244	; 0xf4
    dcd8:	782b      	ldrb	r3, [r5, #0]
    dcda:	2b04      	cmp	r3, #4
    dcdc:	d000      	beq.n	dce0 <LORAWAN_RxDone+0xacc>
    dcde:	e5ac      	b.n	d83a <LORAWAN_RxDone+0x626>
    dce0:	0038      	movs	r0, r7
    dce2:	4b1f      	ldr	r3, [pc, #124]	; (dd60 <LORAWAN_RxDone+0xb4c>)
    dce4:	4798      	blx	r3
    dce6:	e5a8      	b.n	d83a <LORAWAN_RxDone+0x626>
    dce8:	220e      	movs	r2, #14
    dcea:	4013      	ands	r3, r2
    dcec:	2b0a      	cmp	r3, #10
    dcee:	d008      	beq.n	dd02 <LORAWAN_RxDone+0xaee>
    dcf0:	2b06      	cmp	r3, #6
    dcf2:	d000      	beq.n	dcf6 <LORAWAN_RxDone+0xae2>
    dcf4:	e4da      	b.n	d6ac <LORAWAN_RxDone+0x498>
    dcf6:	0023      	movs	r3, r4
    dcf8:	33f0      	adds	r3, #240	; 0xf0
    dcfa:	781b      	ldrb	r3, [r3, #0]
    dcfc:	2b00      	cmp	r3, #0
    dcfe:	d100      	bne.n	dd02 <LORAWAN_RxDone+0xaee>
    dd00:	e4d4      	b.n	d6ac <LORAWAN_RxDone+0x498>
    dd02:	2220      	movs	r2, #32
    dd04:	348c      	adds	r4, #140	; 0x8c
    dd06:	7823      	ldrb	r3, [r4, #0]
    dd08:	2019      	movs	r0, #25
    dd0a:	4393      	bics	r3, r2
    dd0c:	7023      	strb	r3, [r4, #0]
    dd0e:	e4da      	b.n	d6c6 <LORAWAN_RxDone+0x4b2>
    dd10:	4914      	ldr	r1, [pc, #80]	; (dd64 <LORAWAN_RxDone+0xb50>)
    dd12:	784a      	ldrb	r2, [r1, #1]
    dd14:	780b      	ldrb	r3, [r1, #0]
    dd16:	0212      	lsls	r2, r2, #8
    dd18:	431a      	orrs	r2, r3
    dd1a:	788b      	ldrb	r3, [r1, #2]
    dd1c:	041b      	lsls	r3, r3, #16
    dd1e:	431a      	orrs	r2, r3
    dd20:	78cb      	ldrb	r3, [r1, #3]
    dd22:	061b      	lsls	r3, r3, #24
    dd24:	4313      	orrs	r3, r2
    dd26:	d100      	bne.n	dd2a <LORAWAN_RxDone+0xb16>
    dd28:	e587      	b.n	d83a <LORAWAN_RxDone+0x626>
    dd2a:	4b0f      	ldr	r3, [pc, #60]	; (dd68 <LORAWAN_RxDone+0xb54>)
    dd2c:	4c0f      	ldr	r4, [pc, #60]	; (dd6c <LORAWAN_RxDone+0xb58>)
    dd2e:	781b      	ldrb	r3, [r3, #0]
    dd30:	2b10      	cmp	r3, #16
    dd32:	d105      	bne.n	dd40 <LORAWAN_RxDone+0xb2c>
    dd34:	0001      	movs	r1, r0
    dd36:	2000      	movs	r0, #0
    dd38:	9a07      	ldr	r2, [sp, #28]
    dd3a:	3b0c      	subs	r3, #12
    dd3c:	47a0      	blx	r4
    dd3e:	e57c      	b.n	d83a <LORAWAN_RxDone+0x626>
    dd40:	2300      	movs	r3, #0
    dd42:	0001      	movs	r1, r0
    dd44:	9a07      	ldr	r2, [sp, #28]
    dd46:	0018      	movs	r0, r3
    dd48:	e7f8      	b.n	dd3c <LORAWAN_RxDone+0xb28>
    dd4a:	46c0      	nop			; (mov r8, r8)
    dd4c:	000083e9 	.word	0x000083e9
    dd50:	0000af6d 	.word	0x0000af6d
    dd54:	000080dd 	.word	0x000080dd
    dd58:	20001ac0 	.word	0x20001ac0
    dd5c:	0000b975 	.word	0x0000b975
    dd60:	0000e5c9 	.word	0x0000e5c9
    dd64:	20001d3c 	.word	0x20001d3c
    dd68:	20001c28 	.word	0x20001c28
    dd6c:	0000c015 	.word	0x0000c015

0000dd70 <LorawanSetEdClass>:
    dd70:	23ea      	movs	r3, #234	; 0xea
    dd72:	b537      	push	{r0, r1, r2, r4, r5, lr}
    dd74:	4d19      	ldr	r5, [pc, #100]	; (dddc <LorawanSetEdClass+0x6c>)
    dd76:	005b      	lsls	r3, r3, #1
    dd78:	5ceb      	ldrb	r3, [r5, r3]
    dd7a:	0004      	movs	r4, r0
    dd7c:	2011      	movs	r0, #17
    dd7e:	2b00      	cmp	r3, #0
    dd80:	d013      	beq.n	ddaa <LorawanSetEdClass+0x3a>
    dd82:	002b      	movs	r3, r5
    dd84:	33f5      	adds	r3, #245	; 0xf5
    dd86:	781b      	ldrb	r3, [r3, #0]
    dd88:	3807      	subs	r0, #7
    dd8a:	4223      	tst	r3, r4
    dd8c:	d00d      	beq.n	ddaa <LorawanSetEdClass+0x3a>
    dd8e:	002b      	movs	r3, r5
    dd90:	33f4      	adds	r3, #244	; 0xf4
    dd92:	7819      	ldrb	r1, [r3, #0]
    dd94:	428c      	cmp	r4, r1
    dd96:	d007      	beq.n	dda8 <LorawanSetEdClass+0x38>
    dd98:	2901      	cmp	r1, #1
    dd9a:	d107      	bne.n	ddac <LorawanSetEdClass+0x3c>
    dd9c:	2c04      	cmp	r4, #4
    dd9e:	d104      	bne.n	ddaa <LorawanSetEdClass+0x3a>
    dda0:	701c      	strb	r4, [r3, #0]
    dda2:	2000      	movs	r0, #0
    dda4:	4b0e      	ldr	r3, [pc, #56]	; (dde0 <LorawanSetEdClass+0x70>)
    dda6:	4798      	blx	r3
    dda8:	2008      	movs	r0, #8
    ddaa:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ddac:	2904      	cmp	r1, #4
    ddae:	d1fc      	bne.n	ddaa <LorawanSetEdClass+0x3a>
    ddb0:	2c01      	cmp	r4, #1
    ddb2:	d1fa      	bne.n	ddaa <LorawanSetEdClass+0x3a>
    ddb4:	701c      	strb	r4, [r3, #0]
    ddb6:	0021      	movs	r1, r4
    ddb8:	4b09      	ldr	r3, [pc, #36]	; (dde0 <LorawanSetEdClass+0x70>)
    ddba:	2000      	movs	r0, #0
    ddbc:	4798      	blx	r3
    ddbe:	002a      	movs	r2, r5
    ddc0:	210e      	movs	r1, #14
    ddc2:	327c      	adds	r2, #124	; 0x7c
    ddc4:	7813      	ldrb	r3, [r2, #0]
    ddc6:	a801      	add	r0, sp, #4
    ddc8:	438b      	bics	r3, r1
    ddca:	7013      	strb	r3, [r2, #0]
    ddcc:	35ff      	adds	r5, #255	; 0xff
    ddce:	4b05      	ldr	r3, [pc, #20]	; (dde4 <LorawanSetEdClass+0x74>)
    ddd0:	7004      	strb	r4, [r0, #0]
    ddd2:	4798      	blx	r3
    ddd4:	7f68      	ldrb	r0, [r5, #29]
    ddd6:	4b04      	ldr	r3, [pc, #16]	; (dde8 <LorawanSetEdClass+0x78>)
    ddd8:	4798      	blx	r3
    ddda:	e7e5      	b.n	dda8 <LorawanSetEdClass+0x38>
    dddc:	20001a44 	.word	0x20001a44
    dde0:	000070b5 	.word	0x000070b5
    dde4:	000100a5 	.word	0x000100a5
    dde8:	000083e9 	.word	0x000083e9

0000ddec <LORAWAN_SetAttr>:
    ddec:	23ea      	movs	r3, #234	; 0xea
    ddee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ddf0:	4cbf      	ldr	r4, [pc, #764]	; (e0f0 <LORAWAN_SetAttr+0x304>)
    ddf2:	005b      	lsls	r3, r3, #1
    ddf4:	5ce3      	ldrb	r3, [r4, r3]
    ddf6:	000d      	movs	r5, r1
    ddf8:	2611      	movs	r6, #17
    ddfa:	2b00      	cmp	r3, #0
    ddfc:	d100      	bne.n	de00 <LORAWAN_SetAttr+0x14>
    ddfe:	e113      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    de00:	2839      	cmp	r0, #57	; 0x39
    de02:	d86b      	bhi.n	dedc <LORAWAN_SetAttr+0xf0>
    de04:	f002 fd40 	bl	10888 <__gnu_thumb1_case_uhi>
    de08:	0086003a 	.word	0x0086003a
    de0c:	00ef00a5 	.word	0x00ef00a5
    de10:	00d900b8 	.word	0x00d900b8
    de14:	01280112 	.word	0x01280112
    de18:	015a0148 	.word	0x015a0148
    de1c:	016b0160 	.word	0x016b0160
    de20:	0197017e 	.word	0x0197017e
    de24:	01a1019c 	.word	0x01a1019c
    de28:	01ab01a6 	.word	0x01ab01a6
    de2c:	01b501b0 	.word	0x01b501b0
    de30:	01dc01ba 	.word	0x01dc01ba
    de34:	01be01c1 	.word	0x01be01c1
    de38:	01e101e5 	.word	0x01e101e5
    de3c:	01d301d7 	.word	0x01d301d7
    de40:	006a01cd 	.word	0x006a01cd
    de44:	018f006a 	.word	0x018f006a
    de48:	006a006a 	.word	0x006a006a
    de4c:	006a006a 	.word	0x006a006a
    de50:	006a006a 	.word	0x006a006a
    de54:	005901e9 	.word	0x005901e9
    de58:	01fa01ec 	.word	0x01fa01ec
    de5c:	01f101f6 	.word	0x01f101f6
    de60:	01fe006a 	.word	0x01fe006a
    de64:	006a021e 	.word	0x006a021e
    de68:	006a006a 	.word	0x006a006a
    de6c:	006a006a 	.word	0x006a006a
    de70:	006a006a 	.word	0x006a006a
    de74:	006a006a 	.word	0x006a006a
    de78:	023f0235 	.word	0x023f0235
    de7c:	260a      	movs	r6, #10
    de7e:	2900      	cmp	r1, #0
    de80:	d100      	bne.n	de84 <LORAWAN_SetAttr+0x98>
    de82:	e0d1      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    de84:	0020      	movs	r0, r4
    de86:	2208      	movs	r2, #8
    de88:	4b9a      	ldr	r3, [pc, #616]	; (e0f4 <LORAWAN_SetAttr+0x308>)
    de8a:	305d      	adds	r0, #93	; 0x5d
    de8c:	4798      	blx	r3
    de8e:	2108      	movs	r1, #8
    de90:	4e99      	ldr	r6, [pc, #612]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    de92:	2001      	movs	r0, #1
    de94:	47b0      	blx	r6
    de96:	0022      	movs	r2, r4
    de98:	2501      	movs	r5, #1
    de9a:	32d6      	adds	r2, #214	; 0xd6
    de9c:	7813      	ldrb	r3, [r2, #0]
    de9e:	2109      	movs	r1, #9
    dea0:	432b      	orrs	r3, r5
    dea2:	347c      	adds	r4, #124	; 0x7c
    dea4:	0028      	movs	r0, r5
    dea6:	7013      	strb	r3, [r2, #0]
    dea8:	47b0      	blx	r6
    deaa:	7823      	ldrb	r3, [r4, #0]
    deac:	210b      	movs	r1, #11
    deae:	43ab      	bics	r3, r5
    deb0:	0028      	movs	r0, r5
    deb2:	7023      	strb	r3, [r4, #0]
    deb4:	47b0      	blx	r6
    deb6:	2608      	movs	r6, #8
    deb8:	e0b6      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    deba:	0023      	movs	r3, r4
    debc:	33ff      	adds	r3, #255	; 0xff
    debe:	7c5b      	ldrb	r3, [r3, #17]
    dec0:	260a      	movs	r6, #10
    dec2:	075b      	lsls	r3, r3, #29
    dec4:	d400      	bmi.n	dec8 <LORAWAN_SetAttr+0xdc>
    dec6:	e0af      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    dec8:	79ca      	ldrb	r2, [r1, #7]
    deca:	4b8c      	ldr	r3, [pc, #560]	; (e0fc <LORAWAN_SetAttr+0x310>)
    decc:	2a00      	cmp	r2, #0
    dece:	d10e      	bne.n	deee <LORAWAN_SetAttr+0x102>
    ded0:	4669      	mov	r1, sp
    ded2:	201d      	movs	r0, #29
    ded4:	714a      	strb	r2, [r1, #5]
    ded6:	4798      	blx	r3
    ded8:	2800      	cmp	r0, #0
    deda:	d001      	beq.n	dee0 <LORAWAN_SetAttr+0xf4>
    dedc:	260a      	movs	r6, #10
    dede:	e0a3      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    dee0:	2109      	movs	r1, #9
    dee2:	34fe      	adds	r4, #254	; 0xfe
    dee4:	82e0      	strh	r0, [r4, #22]
    dee6:	82a0      	strh	r0, [r4, #20]
    dee8:	4b83      	ldr	r3, [pc, #524]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    deea:	4798      	blx	r3
    deec:	e7e3      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    deee:	2002      	movs	r0, #2
    def0:	5e2a      	ldrsh	r2, [r5, r0]
    def2:	88ae      	ldrh	r6, [r5, #4]
    def4:	79a8      	ldrb	r0, [r5, #6]
    def6:	466d      	mov	r5, sp
    def8:	806a      	strh	r2, [r5, #2]
    defa:	2201      	movs	r2, #1
    defc:	8809      	ldrh	r1, [r1, #0]
    defe:	7128      	strb	r0, [r5, #4]
    df00:	8029      	strh	r1, [r5, #0]
    df02:	201d      	movs	r0, #29
    df04:	4669      	mov	r1, sp
    df06:	716a      	strb	r2, [r5, #5]
    df08:	4798      	blx	r3
    df0a:	2800      	cmp	r0, #0
    df0c:	d1e6      	bne.n	dedc <LORAWAN_SetAttr+0xf0>
    df0e:	34fe      	adds	r4, #254	; 0xfe
    df10:	82e6      	strh	r6, [r4, #22]
    df12:	e7d0      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    df14:	260a      	movs	r6, #10
    df16:	2900      	cmp	r1, #0
    df18:	d100      	bne.n	df1c <LORAWAN_SetAttr+0x130>
    df1a:	e085      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    df1c:	0020      	movs	r0, r4
    df1e:	2208      	movs	r2, #8
    df20:	4b74      	ldr	r3, [pc, #464]	; (e0f4 <LORAWAN_SetAttr+0x308>)
    df22:	3055      	adds	r0, #85	; 0x55
    df24:	4798      	blx	r3
    df26:	2107      	movs	r1, #7
    df28:	4d73      	ldr	r5, [pc, #460]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    df2a:	2001      	movs	r0, #1
    df2c:	47a8      	blx	r5
    df2e:	0022      	movs	r2, r4
    df30:	2302      	movs	r3, #2
    df32:	32d6      	adds	r2, #214	; 0xd6
    df34:	7811      	ldrb	r1, [r2, #0]
    df36:	2001      	movs	r0, #1
    df38:	430b      	orrs	r3, r1
    df3a:	2109      	movs	r1, #9
    df3c:	7013      	strb	r3, [r2, #0]
    df3e:	47a8      	blx	r5
    df40:	2001      	movs	r0, #1
    df42:	347c      	adds	r4, #124	; 0x7c
    df44:	7823      	ldrb	r3, [r4, #0]
    df46:	210b      	movs	r1, #11
    df48:	4383      	bics	r3, r0
    df4a:	7023      	strb	r3, [r4, #0]
    df4c:	47a8      	blx	r5
    df4e:	3e02      	subs	r6, #2
    df50:	e06a      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    df52:	680b      	ldr	r3, [r1, #0]
    df54:	2001      	movs	r0, #1
    df56:	0a19      	lsrs	r1, r3, #8
    df58:	70a1      	strb	r1, [r4, #2]
    df5a:	0c19      	lsrs	r1, r3, #16
    df5c:	7063      	strb	r3, [r4, #1]
    df5e:	70e1      	strb	r1, [r4, #3]
    df60:	0e1b      	lsrs	r3, r3, #24
    df62:	2103      	movs	r1, #3
    df64:	4d64      	ldr	r5, [pc, #400]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    df66:	7123      	strb	r3, [r4, #4]
    df68:	47a8      	blx	r5
    df6a:	0022      	movs	r2, r4
    df6c:	2304      	movs	r3, #4
    df6e:	32d6      	adds	r2, #214	; 0xd6
    df70:	7811      	ldrb	r1, [r2, #0]
    df72:	430b      	orrs	r3, r1
    df74:	7013      	strb	r3, [r2, #0]
    df76:	e015      	b.n	dfa4 <LORAWAN_SetAttr+0x1b8>
    df78:	260a      	movs	r6, #10
    df7a:	2900      	cmp	r1, #0
    df7c:	d054      	beq.n	e028 <LORAWAN_SetAttr+0x23c>
    df7e:	3606      	adds	r6, #6
    df80:	0032      	movs	r2, r6
    df82:	4f5c      	ldr	r7, [pc, #368]	; (e0f4 <LORAWAN_SetAttr+0x308>)
    df84:	1d60      	adds	r0, r4, #5
    df86:	47b8      	blx	r7
    df88:	0020      	movs	r0, r4
    df8a:	0032      	movs	r2, r6
    df8c:	0029      	movs	r1, r5
    df8e:	3025      	adds	r0, #37	; 0x25
    df90:	47b8      	blx	r7
    df92:	2104      	movs	r1, #4
    df94:	2001      	movs	r0, #1
    df96:	4d58      	ldr	r5, [pc, #352]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    df98:	47a8      	blx	r5
    df9a:	0023      	movs	r3, r4
    df9c:	33d6      	adds	r3, #214	; 0xd6
    df9e:	781a      	ldrb	r2, [r3, #0]
    dfa0:	4316      	orrs	r6, r2
    dfa2:	701e      	strb	r6, [r3, #0]
    dfa4:	2109      	movs	r1, #9
    dfa6:	2001      	movs	r0, #1
    dfa8:	47a8      	blx	r5
    dfaa:	2001      	movs	r0, #1
    dfac:	210b      	movs	r1, #11
    dfae:	347c      	adds	r4, #124	; 0x7c
    dfb0:	7823      	ldrb	r3, [r4, #0]
    dfb2:	4383      	bics	r3, r0
    dfb4:	7023      	strb	r3, [r4, #0]
    dfb6:	47a8      	blx	r5
    dfb8:	e77d      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    dfba:	260a      	movs	r6, #10
    dfbc:	2900      	cmp	r1, #0
    dfbe:	d033      	beq.n	e028 <LORAWAN_SetAttr+0x23c>
    dfc0:	0020      	movs	r0, r4
    dfc2:	2210      	movs	r2, #16
    dfc4:	4e4b      	ldr	r6, [pc, #300]	; (e0f4 <LORAWAN_SetAttr+0x308>)
    dfc6:	3015      	adds	r0, #21
    dfc8:	47b0      	blx	r6
    dfca:	0020      	movs	r0, r4
    dfcc:	2210      	movs	r2, #16
    dfce:	0029      	movs	r1, r5
    dfd0:	3035      	adds	r0, #53	; 0x35
    dfd2:	47b0      	blx	r6
    dfd4:	2105      	movs	r1, #5
    dfd6:	2001      	movs	r0, #1
    dfd8:	4d47      	ldr	r5, [pc, #284]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    dfda:	47a8      	blx	r5
    dfdc:	0022      	movs	r2, r4
    dfde:	32d6      	adds	r2, #214	; 0xd6
    dfe0:	7811      	ldrb	r1, [r2, #0]
    dfe2:	2320      	movs	r3, #32
    dfe4:	e7c5      	b.n	df72 <LORAWAN_SetAttr+0x186>
    dfe6:	260a      	movs	r6, #10
    dfe8:	2900      	cmp	r1, #0
    dfea:	d01d      	beq.n	e028 <LORAWAN_SetAttr+0x23c>
    dfec:	23e2      	movs	r3, #226	; 0xe2
    dfee:	33ff      	adds	r3, #255	; 0xff
    dff0:	5ce3      	ldrb	r3, [r4, r3]
    dff2:	3e02      	subs	r6, #2
    dff4:	2b00      	cmp	r3, #0
    dff6:	d117      	bne.n	e028 <LORAWAN_SetAttr+0x23c>
    dff8:	0020      	movs	r0, r4
    dffa:	2210      	movs	r2, #16
    dffc:	4b3d      	ldr	r3, [pc, #244]	; (e0f4 <LORAWAN_SetAttr+0x308>)
    dffe:	3045      	adds	r0, #69	; 0x45
    e000:	4798      	blx	r3
    e002:	2106      	movs	r1, #6
    e004:	4d3c      	ldr	r5, [pc, #240]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    e006:	2001      	movs	r0, #1
    e008:	47a8      	blx	r5
    e00a:	0022      	movs	r2, r4
    e00c:	32d6      	adds	r2, #214	; 0xd6
    e00e:	7813      	ldrb	r3, [r2, #0]
    e010:	2109      	movs	r1, #9
    e012:	4333      	orrs	r3, r6
    e014:	2001      	movs	r0, #1
    e016:	7013      	strb	r3, [r2, #0]
    e018:	47a8      	blx	r5
    e01a:	2001      	movs	r0, #1
    e01c:	347c      	adds	r4, #124	; 0x7c
    e01e:	7823      	ldrb	r3, [r4, #0]
    e020:	210b      	movs	r1, #11
    e022:	4383      	bics	r3, r0
    e024:	7023      	strb	r3, [r4, #0]
    e026:	47a8      	blx	r5
    e028:	0030      	movs	r0, r6
    e02a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e02c:	780b      	ldrb	r3, [r1, #0]
    e02e:	2001      	movs	r0, #1
    e030:	0021      	movs	r1, r4
    e032:	2520      	movs	r5, #32
    e034:	317c      	adds	r1, #124	; 0x7c
    e036:	4003      	ands	r3, r0
    e038:	015a      	lsls	r2, r3, #5
    e03a:	780b      	ldrb	r3, [r1, #0]
    e03c:	43ab      	bics	r3, r5
    e03e:	4313      	orrs	r3, r2
    e040:	700b      	strb	r3, [r1, #0]
    e042:	0023      	movs	r3, r4
    e044:	2200      	movs	r2, #0
    e046:	33c2      	adds	r3, #194	; 0xc2
    e048:	348c      	adds	r4, #140	; 0x8c
    e04a:	801a      	strh	r2, [r3, #0]
    e04c:	7823      	ldrb	r3, [r4, #0]
    e04e:	3210      	adds	r2, #16
    e050:	4393      	bics	r3, r2
    e052:	7023      	strb	r3, [r4, #0]
    e054:	210b      	movs	r1, #11
    e056:	e747      	b.n	dee8 <LORAWAN_SetAttr+0xfc>
    e058:	466a      	mov	r2, sp
    e05a:	780b      	ldrb	r3, [r1, #0]
    e05c:	7013      	strb	r3, [r2, #0]
    e05e:	0022      	movs	r2, r4
    e060:	32ea      	adds	r2, #234	; 0xea
    e062:	7812      	ldrb	r2, [r2, #0]
    e064:	429a      	cmp	r2, r3
    e066:	d900      	bls.n	e06a <LORAWAN_SetAttr+0x27e>
    e068:	e738      	b.n	dedc <LORAWAN_SetAttr+0xf0>
    e06a:	0022      	movs	r2, r4
    e06c:	32eb      	adds	r2, #235	; 0xeb
    e06e:	7812      	ldrb	r2, [r2, #0]
    e070:	429a      	cmp	r2, r3
    e072:	d200      	bcs.n	e076 <LORAWAN_SetAttr+0x28a>
    e074:	e732      	b.n	dedc <LORAWAN_SetAttr+0xf0>
    e076:	4669      	mov	r1, sp
    e078:	2010      	movs	r0, #16
    e07a:	4b21      	ldr	r3, [pc, #132]	; (e100 <LORAWAN_SetAttr+0x314>)
    e07c:	4798      	blx	r3
    e07e:	0006      	movs	r6, r0
    e080:	2808      	cmp	r0, #8
    e082:	d000      	beq.n	e086 <LORAWAN_SetAttr+0x29a>
    e084:	e72a      	b.n	dedc <LORAWAN_SetAttr+0xf0>
    e086:	466b      	mov	r3, sp
    e088:	210c      	movs	r1, #12
    e08a:	2001      	movs	r0, #1
    e08c:	781b      	ldrb	r3, [r3, #0]
    e08e:	34df      	adds	r4, #223	; 0xdf
    e090:	7023      	strb	r3, [r4, #0]
    e092:	4b19      	ldr	r3, [pc, #100]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    e094:	4798      	blx	r3
    e096:	e7c7      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    e098:	466a      	mov	r2, sp
    e09a:	780b      	ldrb	r3, [r1, #0]
    e09c:	201d      	movs	r0, #29
    e09e:	7013      	strb	r3, [r2, #0]
    e0a0:	4669      	mov	r1, sp
    e0a2:	4b17      	ldr	r3, [pc, #92]	; (e100 <LORAWAN_SetAttr+0x314>)
    e0a4:	4798      	blx	r3
    e0a6:	0006      	movs	r6, r0
    e0a8:	2808      	cmp	r0, #8
    e0aa:	d000      	beq.n	e0ae <LORAWAN_SetAttr+0x2c2>
    e0ac:	e716      	b.n	dedc <LORAWAN_SetAttr+0xf0>
    e0ae:	466b      	mov	r3, sp
    e0b0:	781b      	ldrb	r3, [r3, #0]
    e0b2:	34e1      	adds	r4, #225	; 0xe1
    e0b4:	7023      	strb	r3, [r4, #0]
    e0b6:	210a      	movs	r1, #10
    e0b8:	2000      	movs	r0, #0
    e0ba:	e7ea      	b.n	e092 <LORAWAN_SetAttr+0x2a6>
    e0bc:	780b      	ldrb	r3, [r1, #0]
    e0be:	2103      	movs	r1, #3
    e0c0:	34f7      	adds	r4, #247	; 0xf7
    e0c2:	7023      	strb	r3, [r4, #0]
    e0c4:	2000      	movs	r0, #0
    e0c6:	e70f      	b.n	dee8 <LORAWAN_SetAttr+0xfc>
    e0c8:	680b      	ldr	r3, [r1, #0]
    e0ca:	260a      	movs	r6, #10
    e0cc:	1c5a      	adds	r2, r3, #1
    e0ce:	d0ab      	beq.n	e028 <LORAWAN_SetAttr+0x23c>
    e0d0:	2116      	movs	r1, #22
    e0d2:	2000      	movs	r0, #0
    e0d4:	3404      	adds	r4, #4
    e0d6:	67e3      	str	r3, [r4, #124]	; 0x7c
    e0d8:	4b07      	ldr	r3, [pc, #28]	; (e0f8 <LORAWAN_SetAttr+0x30c>)
    e0da:	4798      	blx	r3
    e0dc:	e737      	b.n	df4e <LORAWAN_SetAttr+0x162>
    e0de:	680b      	ldr	r3, [r1, #0]
    e0e0:	260a      	movs	r6, #10
    e0e2:	1c5a      	adds	r2, r3, #1
    e0e4:	d0a0      	beq.n	e028 <LORAWAN_SetAttr+0x23c>
    e0e6:	0031      	movs	r1, r6
    e0e8:	3408      	adds	r4, #8
    e0ea:	67e3      	str	r3, [r4, #124]	; 0x7c
    e0ec:	2001      	movs	r0, #1
    e0ee:	e7f3      	b.n	e0d8 <LORAWAN_SetAttr+0x2ec>
    e0f0:	20001a44 	.word	0x20001a44
    e0f4:	00013a4d 	.word	0x00013a4d
    e0f8:	000070b5 	.word	0x000070b5
    e0fc:	0000ee81 	.word	0x0000ee81
    e100:	0000698d 	.word	0x0000698d
    e104:	0026      	movs	r6, r4
    e106:	880b      	ldrh	r3, [r1, #0]
    e108:	36c8      	adds	r6, #200	; 0xc8
    e10a:	210c      	movs	r1, #12
    e10c:	2000      	movs	r0, #0
    e10e:	4d60      	ldr	r5, [pc, #384]	; (e290 <LORAWAN_SetAttr+0x4a4>)
    e110:	8033      	strh	r3, [r6, #0]
    e112:	47a8      	blx	r5
    e114:	22fa      	movs	r2, #250	; 0xfa
    e116:	8833      	ldrh	r3, [r6, #0]
    e118:	0092      	lsls	r2, r2, #2
    e11a:	189b      	adds	r3, r3, r2
    e11c:	34ca      	adds	r4, #202	; 0xca
    e11e:	8023      	strh	r3, [r4, #0]
    e120:	210d      	movs	r1, #13
    e122:	2000      	movs	r0, #0
    e124:	e747      	b.n	dfb6 <LORAWAN_SetAttr+0x1ca>
    e126:	780b      	ldrb	r3, [r1, #0]
    e128:	260a      	movs	r6, #10
    e12a:	2b0f      	cmp	r3, #15
    e12c:	d900      	bls.n	e130 <LORAWAN_SetAttr+0x344>
    e12e:	e77b      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    e130:	3490      	adds	r4, #144	; 0x90
    e132:	7023      	strb	r3, [r4, #0]
    e134:	e70b      	b.n	df4e <LORAWAN_SetAttr+0x162>
    e136:	880b      	ldrh	r3, [r1, #0]
    e138:	34cc      	adds	r4, #204	; 0xcc
    e13a:	8023      	strh	r3, [r4, #0]
    e13c:	210e      	movs	r1, #14
    e13e:	e7c1      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e140:	880b      	ldrh	r3, [r1, #0]
    e142:	34ce      	adds	r4, #206	; 0xce
    e144:	8023      	strh	r3, [r4, #0]
    e146:	210f      	movs	r1, #15
    e148:	e7bc      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e14a:	880b      	ldrh	r3, [r1, #0]
    e14c:	34d0      	adds	r4, #208	; 0xd0
    e14e:	8023      	strh	r3, [r4, #0]
    e150:	2110      	movs	r1, #16
    e152:	e7b7      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e154:	780b      	ldrb	r3, [r1, #0]
    e156:	34d4      	adds	r4, #212	; 0xd4
    e158:	7023      	strb	r3, [r4, #0]
    e15a:	2112      	movs	r1, #18
    e15c:	e7b2      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e15e:	780b      	ldrb	r3, [r1, #0]
    e160:	34d5      	adds	r4, #213	; 0xd5
    e162:	7023      	strb	r3, [r4, #0]
    e164:	2113      	movs	r1, #19
    e166:	e7ad      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e168:	880b      	ldrh	r3, [r1, #0]
    e16a:	34d2      	adds	r4, #210	; 0xd2
    e16c:	8023      	strh	r3, [r4, #0]
    e16e:	2111      	movs	r1, #17
    e170:	e7a8      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e172:	780b      	ldrb	r3, [r1, #0]
    e174:	34da      	adds	r4, #218	; 0xda
    e176:	7023      	strb	r3, [r4, #0]
    e178:	2115      	movs	r1, #21
    e17a:	e7a3      	b.n	e0c4 <LORAWAN_SetAttr+0x2d8>
    e17c:	780b      	ldrb	r3, [r1, #0]
    e17e:	34d9      	adds	r4, #217	; 0xd9
    e180:	7023      	strb	r3, [r4, #0]
    e182:	e698      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e184:	780b      	ldrb	r3, [r1, #0]
    e186:	34e0      	adds	r4, #224	; 0xe0
    e188:	e7fa      	b.n	e180 <LORAWAN_SetAttr+0x394>
    e18a:	2001      	movs	r0, #1
    e18c:	780b      	ldrb	r3, [r1, #0]
    e18e:	2110      	movs	r1, #16
    e190:	347c      	adds	r4, #124	; 0x7c
    e192:	4003      	ands	r3, r0
    e194:	011a      	lsls	r2, r3, #4
    e196:	7823      	ldrb	r3, [r4, #0]
    e198:	438b      	bics	r3, r1
    e19a:	4313      	orrs	r3, r2
    e19c:	7023      	strb	r3, [r4, #0]
    e19e:	3905      	subs	r1, #5
    e1a0:	e6a2      	b.n	dee8 <LORAWAN_SetAttr+0xfc>
    e1a2:	7909      	ldrb	r1, [r1, #4]
    e1a4:	7828      	ldrb	r0, [r5, #0]
    e1a6:	4b3b      	ldr	r3, [pc, #236]	; (e294 <LORAWAN_SetAttr+0x4a8>)
    e1a8:	4798      	blx	r3
    e1aa:	0006      	movs	r6, r0
    e1ac:	e73c      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    e1ae:	7909      	ldrb	r1, [r1, #4]
    e1b0:	7828      	ldrb	r0, [r5, #0]
    e1b2:	4b39      	ldr	r3, [pc, #228]	; (e298 <LORAWAN_SetAttr+0x4ac>)
    e1b4:	e7f8      	b.n	e1a8 <LORAWAN_SetAttr+0x3bc>
    e1b6:	7808      	ldrb	r0, [r1, #0]
    e1b8:	4b38      	ldr	r3, [pc, #224]	; (e29c <LORAWAN_SetAttr+0x4b0>)
    e1ba:	6849      	ldr	r1, [r1, #4]
    e1bc:	4798      	blx	r3
    e1be:	e7f4      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e1c0:	7909      	ldrb	r1, [r1, #4]
    e1c2:	6828      	ldr	r0, [r5, #0]
    e1c4:	4b36      	ldr	r3, [pc, #216]	; (e2a0 <LORAWAN_SetAttr+0x4b4>)
    e1c6:	4798      	blx	r3
    e1c8:	e7ef      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e1ca:	7808      	ldrb	r0, [r1, #0]
    e1cc:	4b35      	ldr	r3, [pc, #212]	; (e2a4 <LORAWAN_SetAttr+0x4b8>)
    e1ce:	4798      	blx	r3
    e1d0:	e7eb      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e1d2:	8808      	ldrh	r0, [r1, #0]
    e1d4:	4b34      	ldr	r3, [pc, #208]	; (e2a8 <LORAWAN_SetAttr+0x4bc>)
    e1d6:	4798      	blx	r3
    e1d8:	e66d      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e1da:	4b34      	ldr	r3, [pc, #208]	; (e2ac <LORAWAN_SetAttr+0x4c0>)
    e1dc:	6019      	str	r1, [r3, #0]
    e1de:	e67d      	b.n	dedc <LORAWAN_SetAttr+0xf0>
    e1e0:	7809      	ldrb	r1, [r1, #0]
    e1e2:	7868      	ldrb	r0, [r5, #1]
    e1e4:	4b32      	ldr	r3, [pc, #200]	; (e2b0 <LORAWAN_SetAttr+0x4c4>)
    e1e6:	4798      	blx	r3
    e1e8:	e7df      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e1ea:	7809      	ldrb	r1, [r1, #0]
    e1ec:	4b31      	ldr	r3, [pc, #196]	; (e2b4 <LORAWAN_SetAttr+0x4c8>)
    e1ee:	1c68      	adds	r0, r5, #1
    e1f0:	4798      	blx	r3
    e1f2:	e7da      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e1f4:	7809      	ldrb	r1, [r1, #0]
    e1f6:	1c68      	adds	r0, r5, #1
    e1f8:	4b2f      	ldr	r3, [pc, #188]	; (e2b8 <LORAWAN_SetAttr+0x4cc>)
    e1fa:	e7f9      	b.n	e1f0 <LORAWAN_SetAttr+0x404>
    e1fc:	7809      	ldrb	r1, [r1, #0]
    e1fe:	6868      	ldr	r0, [r5, #4]
    e200:	4b2e      	ldr	r3, [pc, #184]	; (e2bc <LORAWAN_SetAttr+0x4d0>)
    e202:	e7f5      	b.n	e1f0 <LORAWAN_SetAttr+0x404>
    e204:	2300      	movs	r3, #0
    e206:	466a      	mov	r2, sp
    e208:	7809      	ldrb	r1, [r1, #0]
    e20a:	7013      	strb	r3, [r2, #0]
    e20c:	4299      	cmp	r1, r3
    e20e:	d014      	beq.n	e23a <LORAWAN_SetAttr+0x44e>
    e210:	0022      	movs	r2, r4
    e212:	2102      	movs	r1, #2
    e214:	32ff      	adds	r2, #255	; 0xff
    e216:	7c53      	ldrb	r3, [r2, #17]
    e218:	420b      	tst	r3, r1
    e21a:	d001      	beq.n	e220 <LORAWAN_SetAttr+0x434>
    e21c:	438b      	bics	r3, r1
    e21e:	7453      	strb	r3, [r2, #17]
    e220:	2220      	movs	r2, #32
    e222:	34ff      	adds	r4, #255	; 0xff
    e224:	7c63      	ldrb	r3, [r4, #17]
    e226:	4213      	tst	r3, r2
    e228:	d100      	bne.n	e22c <LORAWAN_SetAttr+0x440>
    e22a:	e644      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e22c:	4393      	bics	r3, r2
    e22e:	7463      	strb	r3, [r4, #17]
    e230:	4669      	mov	r1, sp
    e232:	4b23      	ldr	r3, [pc, #140]	; (e2c0 <LORAWAN_SetAttr+0x4d4>)
    e234:	2039      	movs	r0, #57	; 0x39
    e236:	4798      	blx	r3
    e238:	e63d      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e23a:	4a22      	ldr	r2, [pc, #136]	; (e2c4 <LORAWAN_SetAttr+0x4d8>)
    e23c:	4b22      	ldr	r3, [pc, #136]	; (e2c8 <LORAWAN_SetAttr+0x4dc>)
    e23e:	200e      	movs	r0, #14
    e240:	4798      	blx	r3
    e242:	e638      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e244:	466b      	mov	r3, sp
    e246:	780a      	ldrb	r2, [r1, #0]
    e248:	34ff      	adds	r4, #255	; 0xff
    e24a:	701a      	strb	r2, [r3, #0]
    e24c:	2320      	movs	r3, #32
    e24e:	2a00      	cmp	r2, #0
    e250:	d007      	beq.n	e262 <LORAWAN_SetAttr+0x476>
    e252:	7c62      	ldrb	r2, [r4, #17]
    e254:	4313      	orrs	r3, r2
    e256:	7463      	strb	r3, [r4, #17]
    e258:	4669      	mov	r1, sp
    e25a:	4b19      	ldr	r3, [pc, #100]	; (e2c0 <LORAWAN_SetAttr+0x4d4>)
    e25c:	2039      	movs	r0, #57	; 0x39
    e25e:	4798      	blx	r3
    e260:	e7a3      	b.n	e1aa <LORAWAN_SetAttr+0x3be>
    e262:	7c62      	ldrb	r2, [r4, #17]
    e264:	260a      	movs	r6, #10
    e266:	421a      	tst	r2, r3
    e268:	d100      	bne.n	e26c <LORAWAN_SetAttr+0x480>
    e26a:	e6dd      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    e26c:	439a      	bics	r2, r3
    e26e:	7462      	strb	r2, [r4, #17]
    e270:	e7f2      	b.n	e258 <LORAWAN_SetAttr+0x46c>
    e272:	780b      	ldrb	r3, [r1, #0]
    e274:	260a      	movs	r6, #10
    e276:	2b08      	cmp	r3, #8
    e278:	d900      	bls.n	e27c <LORAWAN_SetAttr+0x490>
    e27a:	e6d5      	b.n	e028 <LORAWAN_SetAttr+0x23c>
    e27c:	22f0      	movs	r2, #240	; 0xf0
    e27e:	0052      	lsls	r2, r2, #1
    e280:	54a3      	strb	r3, [r4, r2]
    e282:	210d      	movs	r1, #13
    e284:	e732      	b.n	e0ec <LORAWAN_SetAttr+0x300>
    e286:	23e2      	movs	r3, #226	; 0xe2
    e288:	780a      	ldrb	r2, [r1, #0]
    e28a:	33ff      	adds	r3, #255	; 0xff
    e28c:	54e2      	strb	r2, [r4, r3]
    e28e:	e612      	b.n	deb6 <LORAWAN_SetAttr+0xca>
    e290:	000070b5 	.word	0x000070b5
    e294:	0000d1c5 	.word	0x0000d1c5
    e298:	0000d155 	.word	0x0000d155
    e29c:	0000c14d 	.word	0x0000c14d
    e2a0:	0000c111 	.word	0x0000c111
    e2a4:	0000dd71 	.word	0x0000dd71
    e2a8:	0000afb1 	.word	0x0000afb1
    e2ac:	20001d38 	.word	0x20001d38
    e2b0:	0000e769 	.word	0x0000e769
    e2b4:	0000e9a9 	.word	0x0000e9a9
    e2b8:	0000e9fd 	.word	0x0000e9fd
    e2bc:	0000e959 	.word	0x0000e959
    e2c0:	00006a7d 	.word	0x00006a7d
    e2c4:	20001b54 	.word	0x20001b54
    e2c8:	00006971 	.word	0x00006971

0000e2cc <LORAWAN_Reset>:
    e2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    e2ce:	b087      	sub	sp, #28
    e2d0:	ab02      	add	r3, sp, #8
    e2d2:	1ddd      	adds	r5, r3, #7
    e2d4:	23ff      	movs	r3, #255	; 0xff
    e2d6:	4c80      	ldr	r4, [pc, #512]	; (e4d8 <LORAWAN_Reset+0x20c>)
    e2d8:	702b      	strb	r3, [r5, #0]
    e2da:	0023      	movs	r3, r4
    e2dc:	9001      	str	r0, [sp, #4]
    e2de:	33ef      	adds	r3, #239	; 0xef
    e2e0:	781b      	ldrb	r3, [r3, #0]
    e2e2:	2b00      	cmp	r3, #0
    e2e4:	d001      	beq.n	e2ea <LORAWAN_Reset+0x1e>
    e2e6:	4b7d      	ldr	r3, [pc, #500]	; (e4dc <LORAWAN_Reset+0x210>)
    e2e8:	4798      	blx	r3
    e2ea:	002a      	movs	r2, r5
    e2ec:	4b7c      	ldr	r3, [pc, #496]	; (e4e0 <LORAWAN_Reset+0x214>)
    e2ee:	2100      	movs	r1, #0
    e2f0:	2023      	movs	r0, #35	; 0x23
    e2f2:	4798      	blx	r3
    e2f4:	782b      	ldrb	r3, [r5, #0]
    e2f6:	9a01      	ldr	r2, [sp, #4]
    e2f8:	4293      	cmp	r3, r2
    e2fa:	d001      	beq.n	e300 <LORAWAN_Reset+0x34>
    e2fc:	4b79      	ldr	r3, [pc, #484]	; (e4e4 <LORAWAN_Reset+0x218>)
    e2fe:	4798      	blx	r3
    e300:	0021      	movs	r1, r4
    e302:	2334      	movs	r3, #52	; 0x34
    e304:	31f7      	adds	r1, #247	; 0xf7
    e306:	700b      	strb	r3, [r1, #0]
    e308:	2000      	movs	r0, #0
    e30a:	4b77      	ldr	r3, [pc, #476]	; (e4e8 <LORAWAN_Reset+0x21c>)
    e30c:	4798      	blx	r3
    e30e:	0023      	movs	r3, r4
    e310:	2201      	movs	r2, #1
    e312:	33f4      	adds	r3, #244	; 0xf4
    e314:	701a      	strb	r2, [r3, #0]
    e316:	0023      	movs	r3, r4
    e318:	2205      	movs	r2, #5
    e31a:	33f5      	adds	r3, #245	; 0xf5
    e31c:	701a      	strb	r2, [r3, #0]
    e31e:	0023      	movs	r3, r4
    e320:	32fa      	adds	r2, #250	; 0xfa
    e322:	33dd      	adds	r3, #221	; 0xdd
    e324:	701a      	strb	r2, [r3, #0]
    e326:	0023      	movs	r3, r4
    e328:	2500      	movs	r5, #0
    e32a:	33de      	adds	r3, #222	; 0xde
    e32c:	701d      	strb	r5, [r3, #0]
    e32e:	0023      	movs	r3, r4
    e330:	33c6      	adds	r3, #198	; 0xc6
    e332:	801d      	strh	r5, [r3, #0]
    e334:	0023      	movs	r3, r4
    e336:	3308      	adds	r3, #8
    e338:	67dd      	str	r5, [r3, #124]	; 0x7c
    e33a:	1d23      	adds	r3, r4, #4
    e33c:	67dd      	str	r5, [r3, #124]	; 0x7c
    e33e:	0023      	movs	r3, r4
    e340:	33c4      	adds	r3, #196	; 0xc4
    e342:	801d      	strh	r5, [r3, #0]
    e344:	0023      	movs	r3, r4
    e346:	3390      	adds	r3, #144	; 0x90
    e348:	701d      	strb	r5, [r3, #0]
    e34a:	0023      	movs	r3, r4
    e34c:	33c2      	adds	r3, #194	; 0xc2
    e34e:	801d      	strh	r5, [r3, #0]
    e350:	0023      	movs	r3, r4
    e352:	33ed      	adds	r3, #237	; 0xed
    e354:	701d      	strb	r5, [r3, #0]
    e356:	0023      	movs	r3, r4
    e358:	33ee      	adds	r3, #238	; 0xee
    e35a:	701d      	strb	r5, [r3, #0]
    e35c:	0023      	movs	r3, r4
    e35e:	3af9      	subs	r2, #249	; 0xf9
    e360:	33f8      	adds	r3, #248	; 0xf8
    e362:	601a      	str	r2, [r3, #0]
    e364:	0023      	movs	r3, r4
    e366:	33fc      	adds	r3, #252	; 0xfc
    e368:	601d      	str	r5, [r3, #0]
    e36a:	0023      	movs	r3, r4
    e36c:	33fe      	adds	r3, #254	; 0xfe
    e36e:	829d      	strh	r5, [r3, #20]
    e370:	82dd      	strh	r5, [r3, #22]
    e372:	320a      	adds	r2, #10
    e374:	0029      	movs	r1, r5
    e376:	4b5d      	ldr	r3, [pc, #372]	; (e4ec <LORAWAN_Reset+0x220>)
    e378:	485d      	ldr	r0, [pc, #372]	; (e4f0 <LORAWAN_Reset+0x224>)
    e37a:	4798      	blx	r3
    e37c:	23ea      	movs	r3, #234	; 0xea
    e37e:	2201      	movs	r2, #1
    e380:	2607      	movs	r6, #7
    e382:	005b      	lsls	r3, r3, #1
    e384:	54e2      	strb	r2, [r4, r3]
    e386:	0029      	movs	r1, r5
    e388:	0032      	movs	r2, r6
    e38a:	4b58      	ldr	r3, [pc, #352]	; (e4ec <LORAWAN_Reset+0x220>)
    e38c:	4859      	ldr	r0, [pc, #356]	; (e4f4 <LORAWAN_Reset+0x228>)
    e38e:	4798      	blx	r3
    e390:	23f0      	movs	r3, #240	; 0xf0
    e392:	2201      	movs	r2, #1
    e394:	005b      	lsls	r3, r3, #1
    e396:	54e2      	strb	r2, [r4, r3]
    e398:	0023      	movs	r3, r4
    e39a:	338c      	adds	r3, #140	; 0x8c
    e39c:	801d      	strh	r5, [r3, #0]
    e39e:	0023      	movs	r3, r4
    e3a0:	33da      	adds	r3, #218	; 0xda
    e3a2:	701e      	strb	r6, [r3, #0]
    e3a4:	0023      	movs	r3, r4
    e3a6:	33d9      	adds	r3, #217	; 0xd9
    e3a8:	701d      	strb	r5, [r3, #0]
    e3aa:	0023      	movs	r3, r4
    e3ac:	33dc      	adds	r3, #220	; 0xdc
    e3ae:	701d      	strb	r5, [r3, #0]
    e3b0:	0023      	movs	r3, r4
    e3b2:	33db      	adds	r3, #219	; 0xdb
    e3b4:	701d      	strb	r5, [r3, #0]
    e3b6:	9801      	ldr	r0, [sp, #4]
    e3b8:	4b4f      	ldr	r3, [pc, #316]	; (e4f8 <LORAWAN_Reset+0x22c>)
    e3ba:	67e5      	str	r5, [r4, #124]	; 0x7c
    e3bc:	4798      	blx	r3
    e3be:	0007      	movs	r7, r0
    e3c0:	2808      	cmp	r0, #8
    e3c2:	d000      	beq.n	e3c6 <LORAWAN_Reset+0xfa>
    e3c4:	e086      	b.n	e4d4 <LORAWAN_Reset+0x208>
    e3c6:	4e4d      	ldr	r6, [pc, #308]	; (e4fc <LORAWAN_Reset+0x230>)
    e3c8:	4a4d      	ldr	r2, [pc, #308]	; (e500 <LORAWAN_Reset+0x234>)
    e3ca:	0029      	movs	r1, r5
    e3cc:	47b0      	blx	r6
    e3ce:	4a4d      	ldr	r2, [pc, #308]	; (e504 <LORAWAN_Reset+0x238>)
    e3d0:	0029      	movs	r1, r5
    e3d2:	200e      	movs	r0, #14
    e3d4:	47b0      	blx	r6
    e3d6:	0023      	movs	r3, r4
    e3d8:	4a4b      	ldr	r2, [pc, #300]	; (e508 <LORAWAN_Reset+0x23c>)
    e3da:	33e0      	adds	r3, #224	; 0xe0
    e3dc:	0029      	movs	r1, r5
    e3de:	2006      	movs	r0, #6
    e3e0:	701d      	strb	r5, [r3, #0]
    e3e2:	47b0      	blx	r6
    e3e4:	4b49      	ldr	r3, [pc, #292]	; (e50c <LORAWAN_Reset+0x240>)
    e3e6:	4798      	blx	r3
    e3e8:	466a      	mov	r2, sp
    e3ea:	0023      	movs	r3, r4
    e3ec:	7912      	ldrb	r2, [r2, #4]
    e3ee:	33f6      	adds	r3, #246	; 0xf6
    e3f0:	701a      	strb	r2, [r3, #0]
    e3f2:	0029      	movs	r1, r5
    e3f4:	4b46      	ldr	r3, [pc, #280]	; (e510 <LORAWAN_Reset+0x244>)
    e3f6:	0028      	movs	r0, r5
    e3f8:	4798      	blx	r3
    e3fa:	2210      	movs	r2, #16
    e3fc:	34ff      	adds	r4, #255	; 0xff
    e3fe:	7c63      	ldrb	r3, [r4, #17]
    e400:	4213      	tst	r3, r2
    e402:	d006      	beq.n	e412 <LORAWAN_Reset+0x146>
    e404:	ab02      	add	r3, sp, #8
    e406:	1d99      	adds	r1, r3, #6
    e408:	2301      	movs	r3, #1
    e40a:	0038      	movs	r0, r7
    e40c:	700b      	strb	r3, [r1, #0]
    e40e:	4b36      	ldr	r3, [pc, #216]	; (e4e8 <LORAWAN_Reset+0x21c>)
    e410:	4798      	blx	r3
    e412:	4b40      	ldr	r3, [pc, #256]	; (e514 <LORAWAN_Reset+0x248>)
    e414:	4940      	ldr	r1, [pc, #256]	; (e518 <LORAWAN_Reset+0x24c>)
    e416:	201e      	movs	r0, #30
    e418:	4798      	blx	r3
    e41a:	4c2f      	ldr	r4, [pc, #188]	; (e4d8 <LORAWAN_Reset+0x20c>)
    e41c:	0023      	movs	r3, r4
    e41e:	33ff      	adds	r3, #255	; 0xff
    e420:	7c5b      	ldrb	r3, [r3, #17]
    e422:	075b      	lsls	r3, r3, #29
    e424:	d507      	bpl.n	e436 <LORAWAN_Reset+0x16a>
    e426:	2100      	movs	r1, #0
    e428:	aa04      	add	r2, sp, #16
    e42a:	2032      	movs	r0, #50	; 0x32
    e42c:	47b0      	blx	r6
    e42e:	a904      	add	r1, sp, #16
    e430:	2027      	movs	r0, #39	; 0x27
    e432:	4b3a      	ldr	r3, [pc, #232]	; (e51c <LORAWAN_Reset+0x250>)
    e434:	4798      	blx	r3
    e436:	4a3a      	ldr	r2, [pc, #232]	; (e520 <LORAWAN_Reset+0x254>)
    e438:	2100      	movs	r1, #0
    e43a:	2009      	movs	r0, #9
    e43c:	47b0      	blx	r6
    e43e:	4a39      	ldr	r2, [pc, #228]	; (e524 <LORAWAN_Reset+0x258>)
    e440:	2100      	movs	r1, #0
    e442:	200a      	movs	r0, #10
    e444:	47b0      	blx	r6
    e446:	4a38      	ldr	r2, [pc, #224]	; (e528 <LORAWAN_Reset+0x25c>)
    e448:	2100      	movs	r1, #0
    e44a:	2036      	movs	r0, #54	; 0x36
    e44c:	47b0      	blx	r6
    e44e:	ad04      	add	r5, sp, #16
    e450:	4a36      	ldr	r2, [pc, #216]	; (e52c <LORAWAN_Reset+0x260>)
    e452:	2100      	movs	r1, #0
    e454:	2037      	movs	r0, #55	; 0x37
    e456:	47b0      	blx	r6
    e458:	002a      	movs	r2, r5
    e45a:	2100      	movs	r1, #0
    e45c:	2014      	movs	r0, #20
    e45e:	47b0      	blx	r6
    e460:	0023      	movs	r3, r4
    e462:	782a      	ldrb	r2, [r5, #0]
    e464:	33ea      	adds	r3, #234	; 0xea
    e466:	701a      	strb	r2, [r3, #0]
    e468:	0023      	movs	r3, r4
    e46a:	786a      	ldrb	r2, [r5, #1]
    e46c:	33eb      	adds	r3, #235	; 0xeb
    e46e:	701a      	strb	r2, [r3, #0]
    e470:	0023      	movs	r3, r4
    e472:	2500      	movs	r5, #0
    e474:	33d6      	adds	r3, #214	; 0xd6
    e476:	801d      	strh	r5, [r3, #0]
    e478:	2265      	movs	r2, #101	; 0x65
    e47a:	0029      	movs	r1, r5
    e47c:	0020      	movs	r0, r4
    e47e:	4b1b      	ldr	r3, [pc, #108]	; (e4ec <LORAWAN_Reset+0x220>)
    e480:	4798      	blx	r3
    e482:	0023      	movs	r3, r4
    e484:	22fa      	movs	r2, #250	; 0xfa
    e486:	33c8      	adds	r3, #200	; 0xc8
    e488:	0092      	lsls	r2, r2, #2
    e48a:	801a      	strh	r2, [r3, #0]
    e48c:	0022      	movs	r2, r4
    e48e:	23fa      	movs	r3, #250	; 0xfa
    e490:	32ca      	adds	r2, #202	; 0xca
    e492:	00db      	lsls	r3, r3, #3
    e494:	8013      	strh	r3, [r2, #0]
    e496:	0022      	movs	r2, r4
    e498:	4925      	ldr	r1, [pc, #148]	; (e530 <LORAWAN_Reset+0x264>)
    e49a:	32cc      	adds	r2, #204	; 0xcc
    e49c:	8011      	strh	r1, [r2, #0]
    e49e:	0022      	movs	r2, r4
    e4a0:	4924      	ldr	r1, [pc, #144]	; (e534 <LORAWAN_Reset+0x268>)
    e4a2:	32ce      	adds	r2, #206	; 0xce
    e4a4:	8011      	strh	r1, [r2, #0]
    e4a6:	0022      	movs	r2, r4
    e4a8:	32d2      	adds	r2, #210	; 0xd2
    e4aa:	8013      	strh	r3, [r2, #0]
    e4ac:	0023      	movs	r3, r4
    e4ae:	2220      	movs	r2, #32
    e4b0:	33d5      	adds	r3, #213	; 0xd5
    e4b2:	701a      	strb	r2, [r3, #0]
    e4b4:	0023      	movs	r3, r4
    e4b6:	1892      	adds	r2, r2, r2
    e4b8:	33d4      	adds	r3, #212	; 0xd4
    e4ba:	701a      	strb	r2, [r3, #0]
    e4bc:	2380      	movs	r3, #128	; 0x80
    e4be:	34d0      	adds	r4, #208	; 0xd0
    e4c0:	01db      	lsls	r3, r3, #7
    e4c2:	8023      	strh	r3, [r4, #0]
    e4c4:	0028      	movs	r0, r5
    e4c6:	4b1c      	ldr	r3, [pc, #112]	; (e538 <LORAWAN_Reset+0x26c>)
    e4c8:	4798      	blx	r3
    e4ca:	4b1c      	ldr	r3, [pc, #112]	; (e53c <LORAWAN_Reset+0x270>)
    e4cc:	4798      	blx	r3
    e4ce:	0038      	movs	r0, r7
    e4d0:	b007      	add	sp, #28
    e4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e4d4:	270a      	movs	r7, #10
    e4d6:	e7fa      	b.n	e4ce <LORAWAN_Reset+0x202>
    e4d8:	20001a44 	.word	0x20001a44
    e4dc:	0000a7e5 	.word	0x0000a7e5
    e4e0:	0000c185 	.word	0x0000c185
    e4e4:	00006bcd 	.word	0x00006bcd
    e4e8:	0000ee81 	.word	0x0000ee81
    e4ec:	00013ad1 	.word	0x00013ad1
    e4f0:	20001b44 	.word	0x20001b44
    e4f4:	20001c1b 	.word	0x20001c1b
    e4f8:	00006af1 	.word	0x00006af1
    e4fc:	00006971 	.word	0x00006971
    e500:	20001aad 	.word	0x20001aad
    e504:	20001b54 	.word	0x20001b54
    e508:	20001b30 	.word	0x20001b30
    e50c:	0000f09d 	.word	0x0000f09d
    e510:	000070b5 	.word	0x000070b5
    e514:	0000ed91 	.word	0x0000ed91
    e518:	20001c23 	.word	0x20001c23
    e51c:	0000dded 	.word	0x0000dded
    e520:	20001ab2 	.word	0x20001ab2
    e524:	20001aae 	.word	0x20001aae
    e528:	20001b25 	.word	0x20001b25
    e52c:	20001b23 	.word	0x20001b23
    e530:	00001388 	.word	0x00001388
    e534:	00001770 	.word	0x00001770
    e538:	0000afb1 	.word	0x0000afb1
    e53c:	0000e719 	.word	0x0000e719

0000e540 <LORAWAN_ReadyToSleep>:
    e540:	4b08      	ldr	r3, [pc, #32]	; (e564 <LORAWAN_ReadyToSleep+0x24>)
    e542:	001a      	movs	r2, r3
    e544:	32f4      	adds	r2, #244	; 0xf4
    e546:	7812      	ldrb	r2, [r2, #0]
    e548:	2a01      	cmp	r2, #1
    e54a:	d002      	beq.n	e552 <LORAWAN_ReadyToSleep+0x12>
    e54c:	2000      	movs	r0, #0
    e54e:	2a04      	cmp	r2, #4
    e550:	d106      	bne.n	e560 <LORAWAN_ReadyToSleep+0x20>
    e552:	337c      	adds	r3, #124	; 0x7c
    e554:	7818      	ldrb	r0, [r3, #0]
    e556:	230e      	movs	r3, #14
    e558:	4018      	ands	r0, r3
    e55a:	4243      	negs	r3, r0
    e55c:	4158      	adcs	r0, r3
    e55e:	b2c0      	uxtb	r0, r0
    e560:	4770      	bx	lr
    e562:	46c0      	nop			; (mov r8, r8)
    e564:	20001a44 	.word	0x20001a44

0000e568 <LorawanClasscUlAckTimerCallback>:
    e568:	2102      	movs	r1, #2
    e56a:	4b03      	ldr	r3, [pc, #12]	; (e578 <LorawanClasscUlAckTimerCallback+0x10>)
    e56c:	338c      	adds	r3, #140	; 0x8c
    e56e:	781a      	ldrb	r2, [r3, #0]
    e570:	438a      	bics	r2, r1
    e572:	701a      	strb	r2, [r3, #0]
    e574:	4770      	bx	lr
    e576:	46c0      	nop			; (mov r8, r8)
    e578:	20001a44 	.word	0x20001a44

0000e57c <LorawanClasscValidateSend>:
    e57c:	23ea      	movs	r3, #234	; 0xea
    e57e:	b510      	push	{r4, lr}
    e580:	4c0a      	ldr	r4, [pc, #40]	; (e5ac <LorawanClasscValidateSend+0x30>)
    e582:	005b      	lsls	r3, r3, #1
    e584:	5ce3      	ldrb	r3, [r4, r3]
    e586:	2b00      	cmp	r3, #0
    e588:	d008      	beq.n	e59c <LorawanClasscValidateSend+0x20>
    e58a:	220e      	movs	r2, #14
    e58c:	347c      	adds	r4, #124	; 0x7c
    e58e:	7823      	ldrb	r3, [r4, #0]
    e590:	2008      	movs	r0, #8
    e592:	4013      	ands	r3, r2
    e594:	2b02      	cmp	r3, #2
    e596:	d100      	bne.n	e59a <LorawanClasscValidateSend+0x1e>
    e598:	2011      	movs	r0, #17
    e59a:	bd10      	pop	{r4, pc}
    e59c:	0023      	movs	r3, r4
    e59e:	33ff      	adds	r3, #255	; 0xff
    e5a0:	7f58      	ldrb	r0, [r3, #29]
    e5a2:	4b03      	ldr	r3, [pc, #12]	; (e5b0 <LorawanClasscValidateSend+0x34>)
    e5a4:	4798      	blx	r3
    e5a6:	2800      	cmp	r0, #0
    e5a8:	d1ef      	bne.n	e58a <LorawanClasscValidateSend+0xe>
    e5aa:	e7f5      	b.n	e598 <LorawanClasscValidateSend+0x1c>
    e5ac:	20001a44 	.word	0x20001a44
    e5b0:	00008275 	.word	0x00008275

0000e5b4 <LorawanClasscReceiveWindow1Callback>:
    e5b4:	2301      	movs	r3, #1
    e5b6:	b507      	push	{r0, r1, r2, lr}
    e5b8:	a801      	add	r0, sp, #4
    e5ba:	7003      	strb	r3, [r0, #0]
    e5bc:	4b01      	ldr	r3, [pc, #4]	; (e5c4 <LorawanClasscReceiveWindow1Callback+0x10>)
    e5be:	4798      	blx	r3
    e5c0:	bd07      	pop	{r0, r1, r2, pc}
    e5c2:	46c0      	nop			; (mov r8, r8)
    e5c4:	000100a5 	.word	0x000100a5

0000e5c8 <LorawanClasscRxDone>:
    e5c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e5ca:	221f      	movs	r2, #31
    e5cc:	7803      	ldrb	r3, [r0, #0]
    e5ce:	4c13      	ldr	r4, [pc, #76]	; (e61c <LorawanClasscRxDone+0x54>)
    e5d0:	4393      	bics	r3, r2
    e5d2:	2ba0      	cmp	r3, #160	; 0xa0
    e5d4:	d10c      	bne.n	e5f0 <LorawanClasscRxDone+0x28>
    e5d6:	0025      	movs	r5, r4
    e5d8:	35ff      	adds	r5, #255	; 0xff
    e5da:	7f68      	ldrb	r0, [r5, #29]
    e5dc:	4b10      	ldr	r3, [pc, #64]	; (e620 <LorawanClasscRxDone+0x58>)
    e5de:	4798      	blx	r3
    e5e0:	1e02      	subs	r2, r0, #0
    e5e2:	d014      	beq.n	e60e <LorawanClasscRxDone+0x46>
    e5e4:	0022      	movs	r2, r4
    e5e6:	2102      	movs	r1, #2
    e5e8:	328c      	adds	r2, #140	; 0x8c
    e5ea:	7813      	ldrb	r3, [r2, #0]
    e5ec:	438b      	bics	r3, r1
    e5ee:	7013      	strb	r3, [r2, #0]
    e5f0:	347c      	adds	r4, #124	; 0x7c
    e5f2:	7823      	ldrb	r3, [r4, #0]
    e5f4:	220e      	movs	r2, #14
    e5f6:	0019      	movs	r1, r3
    e5f8:	4011      	ands	r1, r2
    e5fa:	2906      	cmp	r1, #6
    e5fc:	d103      	bne.n	e606 <LorawanClasscRxDone+0x3e>
    e5fe:	4393      	bics	r3, r2
    e600:	3a04      	subs	r2, #4
    e602:	4313      	orrs	r3, r2
    e604:	7023      	strb	r3, [r4, #0]
    e606:	2000      	movs	r0, #0
    e608:	4b06      	ldr	r3, [pc, #24]	; (e624 <LorawanClasscRxDone+0x5c>)
    e60a:	4798      	blx	r3
    e60c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    e60e:	7f68      	ldrb	r0, [r5, #29]
    e610:	4b05      	ldr	r3, [pc, #20]	; (e628 <LorawanClasscRxDone+0x60>)
    e612:	9200      	str	r2, [sp, #0]
    e614:	4905      	ldr	r1, [pc, #20]	; (e62c <LorawanClasscRxDone+0x64>)
    e616:	4d06      	ldr	r5, [pc, #24]	; (e630 <LorawanClasscRxDone+0x68>)
    e618:	47a8      	blx	r5
    e61a:	e7e9      	b.n	e5f0 <LorawanClasscRxDone+0x28>
    e61c:	20001a44 	.word	0x20001a44
    e620:	00008275 	.word	0x00008275
    e624:	0000cc29 	.word	0x0000cc29
    e628:	0000e569 	.word	0x0000e569
    e62c:	001e8480 	.word	0x001e8480
    e630:	000080dd 	.word	0x000080dd

0000e634 <LorawanClasscTxDone>:
    e634:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e636:	4c1b      	ldr	r4, [pc, #108]	; (e6a4 <LorawanClasscTxDone+0x70>)
    e638:	0023      	movs	r3, r4
    e63a:	33ca      	adds	r3, #202	; 0xca
    e63c:	881d      	ldrh	r5, [r3, #0]
    e63e:	0023      	movs	r3, r4
    e640:	338c      	adds	r3, #140	; 0x8c
    e642:	781b      	ldrb	r3, [r3, #0]
    e644:	07db      	lsls	r3, r3, #31
    e646:	d525      	bpl.n	e694 <LorawanClasscTxDone+0x60>
    e648:	0023      	movs	r3, r4
    e64a:	0022      	movs	r2, r4
    e64c:	33da      	adds	r3, #218	; 0xda
    e64e:	781b      	ldrb	r3, [r3, #0]
    e650:	32dc      	adds	r2, #220	; 0xdc
    e652:	3301      	adds	r3, #1
    e654:	7812      	ldrb	r2, [r2, #0]
    e656:	4293      	cmp	r3, r2
    e658:	db07      	blt.n	e66a <LorawanClasscTxDone+0x36>
    e65a:	23ef      	movs	r3, #239	; 0xef
    e65c:	005b      	lsls	r3, r3, #1
    e65e:	5ce3      	ldrb	r3, [r4, r3]
    e660:	2b00      	cmp	r3, #0
    e662:	d002      	beq.n	e66a <LorawanClasscTxDone+0x36>
    e664:	23fa      	movs	r3, #250	; 0xfa
    e666:	00db      	lsls	r3, r3, #3
    e668:	18ed      	adds	r5, r5, r3
    e66a:	0023      	movs	r3, r4
    e66c:	33ff      	adds	r3, #255	; 0xff
    e66e:	1945      	adds	r5, r0, r5
    e670:	7f58      	ldrb	r0, [r3, #29]
    e672:	4b0d      	ldr	r3, [pc, #52]	; (e6a8 <LorawanClasscTxDone+0x74>)
    e674:	4798      	blx	r3
    e676:	34e8      	adds	r4, #232	; 0xe8
    e678:	21fa      	movs	r1, #250	; 0xfa
    e67a:	7820      	ldrb	r0, [r4, #0]
    e67c:	2400      	movs	r4, #0
    e67e:	0089      	lsls	r1, r1, #2
    e680:	4369      	muls	r1, r5
    e682:	0022      	movs	r2, r4
    e684:	4d09      	ldr	r5, [pc, #36]	; (e6ac <LorawanClasscTxDone+0x78>)
    e686:	9400      	str	r4, [sp, #0]
    e688:	4b09      	ldr	r3, [pc, #36]	; (e6b0 <LorawanClasscTxDone+0x7c>)
    e68a:	47a8      	blx	r5
    e68c:	0020      	movs	r0, r4
    e68e:	4b09      	ldr	r3, [pc, #36]	; (e6b4 <LorawanClasscTxDone+0x80>)
    e690:	4798      	blx	r3
    e692:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    e694:	0023      	movs	r3, r4
    e696:	0022      	movs	r2, r4
    e698:	33d9      	adds	r3, #217	; 0xd9
    e69a:	781b      	ldrb	r3, [r3, #0]
    e69c:	32db      	adds	r2, #219	; 0xdb
    e69e:	3301      	adds	r3, #1
    e6a0:	e7d8      	b.n	e654 <LorawanClasscTxDone+0x20>
    e6a2:	46c0      	nop			; (mov r8, r8)
    e6a4:	20001a44 	.word	0x20001a44
    e6a8:	000083e9 	.word	0x000083e9
    e6ac:	000080dd 	.word	0x000080dd
    e6b0:	0000caf5 	.word	0x0000caf5
    e6b4:	0000cc29 	.word	0x0000cc29

0000e6b8 <LorawanClasscRxTimeout>:
    e6b8:	b510      	push	{r4, lr}
    e6ba:	4b08      	ldr	r3, [pc, #32]	; (e6dc <LorawanClasscRxTimeout+0x24>)
    e6bc:	210e      	movs	r1, #14
    e6be:	337c      	adds	r3, #124	; 0x7c
    e6c0:	781a      	ldrb	r2, [r3, #0]
    e6c2:	0010      	movs	r0, r2
    e6c4:	4008      	ands	r0, r1
    e6c6:	2806      	cmp	r0, #6
    e6c8:	d106      	bne.n	e6d8 <LorawanClasscRxTimeout+0x20>
    e6ca:	438a      	bics	r2, r1
    e6cc:	3904      	subs	r1, #4
    e6ce:	430a      	orrs	r2, r1
    e6d0:	701a      	strb	r2, [r3, #0]
    e6d2:	2000      	movs	r0, #0
    e6d4:	4b02      	ldr	r3, [pc, #8]	; (e6e0 <LorawanClasscRxTimeout+0x28>)
    e6d6:	4798      	blx	r3
    e6d8:	bd10      	pop	{r4, pc}
    e6da:	46c0      	nop			; (mov r8, r8)
    e6dc:	20001a44 	.word	0x20001a44
    e6e0:	0000cc29 	.word	0x0000cc29

0000e6e4 <LorawanClasscNotifyAppOnReceive>:
    e6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e6e6:	001f      	movs	r7, r3
    e6e8:	4b08      	ldr	r3, [pc, #32]	; (e70c <LorawanClasscNotifyAppOnReceive+0x28>)
    e6ea:	0004      	movs	r4, r0
    e6ec:	33ff      	adds	r3, #255	; 0xff
    e6ee:	7f58      	ldrb	r0, [r3, #29]
    e6f0:	4b07      	ldr	r3, [pc, #28]	; (e710 <LorawanClasscNotifyAppOnReceive+0x2c>)
    e6f2:	000d      	movs	r5, r1
    e6f4:	0016      	movs	r6, r2
    e6f6:	4798      	blx	r3
    e6f8:	2800      	cmp	r0, #0
    e6fa:	d105      	bne.n	e708 <LorawanClasscNotifyAppOnReceive+0x24>
    e6fc:	0020      	movs	r0, r4
    e6fe:	003b      	movs	r3, r7
    e700:	0032      	movs	r2, r6
    e702:	0029      	movs	r1, r5
    e704:	4c03      	ldr	r4, [pc, #12]	; (e714 <LorawanClasscNotifyAppOnReceive+0x30>)
    e706:	47a0      	blx	r4
    e708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e70a:	46c0      	nop			; (mov r8, r8)
    e70c:	20001a44 	.word	0x20001a44
    e710:	00008275 	.word	0x00008275
    e714:	0000c015 	.word	0x0000c015

0000e718 <LorawanMcastInit>:
    e718:	2290      	movs	r2, #144	; 0x90
    e71a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e71c:	2500      	movs	r5, #0
    e71e:	4b0e      	ldr	r3, [pc, #56]	; (e758 <LorawanMcastInit+0x40>)
    e720:	0052      	lsls	r2, r2, #1
    e722:	549d      	strb	r5, [r3, r2]
    e724:	2222      	movs	r2, #34	; 0x22
    e726:	2701      	movs	r7, #1
    e728:	32ff      	adds	r2, #255	; 0xff
    e72a:	4c0c      	ldr	r4, [pc, #48]	; (e75c <LorawanMcastInit+0x44>)
    e72c:	549d      	strb	r5, [r3, r2]
    e72e:	427f      	negs	r7, r7
    e730:	0023      	movs	r3, r4
    e732:	3b14      	subs	r3, #20
    e734:	601f      	str	r7, [r3, #0]
    e736:	2210      	movs	r2, #16
    e738:	2100      	movs	r1, #0
    e73a:	0020      	movs	r0, r4
    e73c:	4e08      	ldr	r6, [pc, #32]	; (e760 <LorawanMcastInit+0x48>)
    e73e:	47b0      	blx	r6
    e740:	0020      	movs	r0, r4
    e742:	2210      	movs	r2, #16
    e744:	3810      	subs	r0, #16
    e746:	2100      	movs	r1, #0
    e748:	47b0      	blx	r6
    e74a:	4b06      	ldr	r3, [pc, #24]	; (e764 <LorawanMcastInit+0x4c>)
    e74c:	6125      	str	r5, [r4, #16]
    e74e:	342c      	adds	r4, #44	; 0x2c
    e750:	429c      	cmp	r4, r3
    e752:	d1ed      	bne.n	e730 <LorawanMcastInit+0x18>
    e754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e756:	46c0      	nop			; (mov r8, r8)
    e758:	20001a44 	.word	0x20001a44
    e75c:	20001b7c 	.word	0x20001b7c
    e760:	00013ad1 	.word	0x00013ad1
    e764:	20001c2c 	.word	0x20001c2c

0000e768 <LorawanMcastEnable>:
    e768:	0002      	movs	r2, r0
    e76a:	b530      	push	{r4, r5, lr}
    e76c:	200a      	movs	r0, #10
    e76e:	2903      	cmp	r1, #3
    e770:	d823      	bhi.n	e7ba <LorawanMcastEnable+0x52>
    e772:	4b1a      	ldr	r3, [pc, #104]	; (e7dc <LorawanMcastEnable+0x74>)
    e774:	2a00      	cmp	r2, #0
    e776:	d021      	beq.n	e7bc <LorawanMcastEnable+0x54>
    e778:	222c      	movs	r2, #44	; 0x2c
    e77a:	434a      	muls	r2, r1
    e77c:	189a      	adds	r2, r3, r2
    e77e:	3249      	adds	r2, #73	; 0x49
    e780:	32ff      	adds	r2, #255	; 0xff
    e782:	7912      	ldrb	r2, [r2, #4]
    e784:	0754      	lsls	r4, r2, #29
    e786:	d513      	bpl.n	e7b0 <LorawanMcastEnable+0x48>
    e788:	0794      	lsls	r4, r2, #30
    e78a:	d511      	bpl.n	e7b0 <LorawanMcastEnable+0x48>
    e78c:	07d2      	lsls	r2, r2, #31
    e78e:	0fd2      	lsrs	r2, r2, #31
    e790:	2a01      	cmp	r2, #1
    e792:	d10d      	bne.n	e7b0 <LorawanMcastEnable+0x48>
    e794:	001c      	movs	r4, r3
    e796:	34f4      	adds	r4, #244	; 0xf4
    e798:	7825      	ldrb	r5, [r4, #0]
    e79a:	2406      	movs	r4, #6
    e79c:	4225      	tst	r5, r4
    e79e:	d007      	beq.n	e7b0 <LorawanMcastEnable+0x48>
    e7a0:	2022      	movs	r0, #34	; 0x22
    e7a2:	408a      	lsls	r2, r1
    e7a4:	30ff      	adds	r0, #255	; 0xff
    e7a6:	5c19      	ldrb	r1, [r3, r0]
    e7a8:	430a      	orrs	r2, r1
    e7aa:	541a      	strb	r2, [r3, r0]
    e7ac:	381a      	subs	r0, #26
    e7ae:	38ff      	subs	r0, #255	; 0xff
    e7b0:	2190      	movs	r1, #144	; 0x90
    e7b2:	0049      	lsls	r1, r1, #1
    e7b4:	5c5a      	ldrb	r2, [r3, r1]
    e7b6:	3201      	adds	r2, #1
    e7b8:	545a      	strb	r2, [r3, r1]
    e7ba:	bd30      	pop	{r4, r5, pc}
    e7bc:	2201      	movs	r2, #1
    e7be:	408a      	lsls	r2, r1
    e7c0:	2022      	movs	r0, #34	; 0x22
    e7c2:	0011      	movs	r1, r2
    e7c4:	30ff      	adds	r0, #255	; 0xff
    e7c6:	5c1a      	ldrb	r2, [r3, r0]
    e7c8:	438a      	bics	r2, r1
    e7ca:	2190      	movs	r1, #144	; 0x90
    e7cc:	541a      	strb	r2, [r3, r0]
    e7ce:	0049      	lsls	r1, r1, #1
    e7d0:	5c5a      	ldrb	r2, [r3, r1]
    e7d2:	381a      	subs	r0, #26
    e7d4:	3a01      	subs	r2, #1
    e7d6:	545a      	strb	r2, [r3, r1]
    e7d8:	38ff      	subs	r0, #255	; 0xff
    e7da:	e7ee      	b.n	e7ba <LorawanMcastEnable+0x52>
    e7dc:	20001a44 	.word	0x20001a44

0000e7e0 <LorawanMcastValidateHdr>:
    e7e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e7e2:	469c      	mov	ip, r3
    e7e4:	2400      	movs	r4, #0
    e7e6:	230a      	movs	r3, #10
    e7e8:	4f18      	ldr	r7, [pc, #96]	; (e84c <LorawanMcastValidateHdr+0x6c>)
    e7ea:	b2e5      	uxtb	r5, r4
    e7ec:	9501      	str	r5, [sp, #4]
    e7ee:	2522      	movs	r5, #34	; 0x22
    e7f0:	35ff      	adds	r5, #255	; 0xff
    e7f2:	5d7d      	ldrb	r5, [r7, r5]
    e7f4:	2601      	movs	r6, #1
    e7f6:	4125      	asrs	r5, r4
    e7f8:	4235      	tst	r5, r6
    e7fa:	d022      	beq.n	e842 <LorawanMcastValidateHdr+0x62>
    e7fc:	7886      	ldrb	r6, [r0, #2]
    e7fe:	7845      	ldrb	r5, [r0, #1]
    e800:	0236      	lsls	r6, r6, #8
    e802:	432e      	orrs	r6, r5
    e804:	78c5      	ldrb	r5, [r0, #3]
    e806:	042d      	lsls	r5, r5, #16
    e808:	432e      	orrs	r6, r5
    e80a:	7905      	ldrb	r5, [r0, #4]
    e80c:	062d      	lsls	r5, r5, #24
    e80e:	4335      	orrs	r5, r6
    e810:	262c      	movs	r6, #44	; 0x2c
    e812:	4366      	muls	r6, r4
    e814:	3625      	adds	r6, #37	; 0x25
    e816:	36ff      	adds	r6, #255	; 0xff
    e818:	59be      	ldr	r6, [r7, r6]
    e81a:	42b5      	cmp	r5, r6
    e81c:	d111      	bne.n	e842 <LorawanMcastValidateHdr+0x62>
    e81e:	4d0c      	ldr	r5, [pc, #48]	; (e850 <LorawanMcastValidateHdr+0x70>)
    e820:	782e      	ldrb	r6, [r5, #0]
    e822:	2506      	movs	r5, #6
    e824:	422e      	tst	r6, r5
    e826:	d00c      	beq.n	e842 <LorawanMcastValidateHdr+0x62>
    e828:	2a00      	cmp	r2, #0
    e82a:	d00a      	beq.n	e842 <LorawanMcastValidateHdr+0x62>
    e82c:	7946      	ldrb	r6, [r0, #5]
    e82e:	3569      	adds	r5, #105	; 0x69
    e830:	422e      	tst	r6, r5
    e832:	d106      	bne.n	e842 <LorawanMcastValidateHdr+0x62>
    e834:	2903      	cmp	r1, #3
    e836:	d104      	bne.n	e842 <LorawanMcastValidateHdr+0x62>
    e838:	466d      	mov	r5, sp
    e83a:	4663      	mov	r3, ip
    e83c:	792d      	ldrb	r5, [r5, #4]
    e83e:	701d      	strb	r5, [r3, #0]
    e840:	2308      	movs	r3, #8
    e842:	3401      	adds	r4, #1
    e844:	2c04      	cmp	r4, #4
    e846:	d1d0      	bne.n	e7ea <LorawanMcastValidateHdr+0xa>
    e848:	0018      	movs	r0, r3
    e84a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e84c:	20001a44 	.word	0x20001a44
    e850:	20001b38 	.word	0x20001b38

0000e854 <LorawanMcastProcessPkt>:
    e854:	b5f0      	push	{r4, r5, r6, r7, lr}
    e856:	b08b      	sub	sp, #44	; 0x2c
    e858:	9007      	str	r0, [sp, #28]
    e85a:	000c      	movs	r4, r1
    e85c:	0015      	movs	r5, r2
    e85e:	7991      	ldrb	r1, [r2, #6]
    e860:	79d2      	ldrb	r2, [r2, #7]
    e862:	4e35      	ldr	r6, [pc, #212]	; (e938 <LorawanMcastProcessPkt+0xe4>)
    e864:	0212      	lsls	r2, r2, #8
    e866:	430a      	orrs	r2, r1
    e868:	212c      	movs	r1, #44	; 0x2c
    e86a:	4359      	muls	r1, r3
    e86c:	1873      	adds	r3, r6, r1
    e86e:	9309      	str	r3, [sp, #36]	; 0x24
    e870:	3349      	adds	r3, #73	; 0x49
    e872:	33ff      	adds	r3, #255	; 0xff
    e874:	9108      	str	r1, [sp, #32]
    e876:	8819      	ldrh	r1, [r3, #0]
    e878:	270a      	movs	r7, #10
    e87a:	4291      	cmp	r1, r2
    e87c:	d845      	bhi.n	e90a <LorawanMcastProcessPkt+0xb6>
    e87e:	801a      	strh	r2, [r3, #0]
    e880:	2105      	movs	r1, #5
    e882:	4b2e      	ldr	r3, [pc, #184]	; (e93c <LorawanMcastProcessPkt+0xe8>)
    e884:	2000      	movs	r0, #0
    e886:	4798      	blx	r3
    e888:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e88a:	0021      	movs	r1, r4
    e88c:	32fc      	adds	r2, #252	; 0xfc
    e88e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    e890:	9807      	ldr	r0, [sp, #28]
    e892:	9304      	str	r3, [sp, #16]
    e894:	4b2a      	ldr	r3, [pc, #168]	; (e940 <LorawanMcastProcessPkt+0xec>)
    e896:	390d      	subs	r1, #13
    e898:	9303      	str	r3, [sp, #12]
    e89a:	2319      	movs	r3, #25
    e89c:	9302      	str	r3, [sp, #8]
    e89e:	3b16      	subs	r3, #22
    e8a0:	9301      	str	r3, [sp, #4]
    e8a2:	9b08      	ldr	r3, [sp, #32]
    e8a4:	b2c9      	uxtb	r1, r1
    e8a6:	3339      	adds	r3, #57	; 0x39
    e8a8:	33ff      	adds	r3, #255	; 0xff
    e8aa:	199b      	adds	r3, r3, r6
    e8ac:	9300      	str	r3, [sp, #0]
    e8ae:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    e8b0:	3009      	adds	r0, #9
    e8b2:	2201      	movs	r2, #1
    e8b4:	4f23      	ldr	r7, [pc, #140]	; (e944 <LorawanMcastProcessPkt+0xf0>)
    e8b6:	47b8      	blx	r7
    e8b8:	2800      	cmp	r0, #0
    e8ba:	d002      	beq.n	e8c2 <LorawanMcastProcessPkt+0x6e>
    e8bc:	201f      	movs	r0, #31
    e8be:	4b22      	ldr	r3, [pc, #136]	; (e948 <LorawanMcastProcessPkt+0xf4>)
    e8c0:	4798      	blx	r3
    e8c2:	4922      	ldr	r1, [pc, #136]	; (e94c <LorawanMcastProcessPkt+0xf8>)
    e8c4:	2708      	movs	r7, #8
    e8c6:	784a      	ldrb	r2, [r1, #1]
    e8c8:	780b      	ldrb	r3, [r1, #0]
    e8ca:	0212      	lsls	r2, r2, #8
    e8cc:	431a      	orrs	r2, r3
    e8ce:	788b      	ldrb	r3, [r1, #2]
    e8d0:	041b      	lsls	r3, r3, #16
    e8d2:	431a      	orrs	r2, r3
    e8d4:	78cb      	ldrb	r3, [r1, #3]
    e8d6:	061b      	lsls	r3, r3, #24
    e8d8:	4313      	orrs	r3, r2
    e8da:	d016      	beq.n	e90a <LorawanMcastProcessPkt+0xb6>
    e8dc:	2220      	movs	r2, #32
    e8de:	368c      	adds	r6, #140	; 0x8c
    e8e0:	7833      	ldrb	r3, [r6, #0]
    e8e2:	9907      	ldr	r1, [sp, #28]
    e8e4:	4393      	bics	r3, r2
    e8e6:	7033      	strb	r3, [r6, #0]
    e8e8:	78ab      	ldrb	r3, [r5, #2]
    e8ea:	0022      	movs	r2, r4
    e8ec:	40bb      	lsls	r3, r7
    e8ee:	7868      	ldrb	r0, [r5, #1]
    e8f0:	3a0c      	subs	r2, #12
    e8f2:	4303      	orrs	r3, r0
    e8f4:	78e8      	ldrb	r0, [r5, #3]
    e8f6:	b2d2      	uxtb	r2, r2
    e8f8:	0400      	lsls	r0, r0, #16
    e8fa:	4303      	orrs	r3, r0
    e8fc:	7928      	ldrb	r0, [r5, #4]
    e8fe:	19c9      	adds	r1, r1, r7
    e900:	0600      	lsls	r0, r0, #24
    e902:	4318      	orrs	r0, r3
    e904:	4c12      	ldr	r4, [pc, #72]	; (e950 <LorawanMcastProcessPkt+0xfc>)
    e906:	003b      	movs	r3, r7
    e908:	47a0      	blx	r4
    e90a:	4a0b      	ldr	r2, [pc, #44]	; (e938 <LorawanMcastProcessPkt+0xe4>)
    e90c:	200e      	movs	r0, #14
    e90e:	0011      	movs	r1, r2
    e910:	317c      	adds	r1, #124	; 0x7c
    e912:	780b      	ldrb	r3, [r1, #0]
    e914:	001c      	movs	r4, r3
    e916:	4004      	ands	r4, r0
    e918:	2c06      	cmp	r4, #6
    e91a:	d107      	bne.n	e92c <LorawanMcastProcessPkt+0xd8>
    e91c:	32f4      	adds	r2, #244	; 0xf4
    e91e:	7812      	ldrb	r2, [r2, #0]
    e920:	2a04      	cmp	r2, #4
    e922:	d103      	bne.n	e92c <LorawanMcastProcessPkt+0xd8>
    e924:	4383      	bics	r3, r0
    e926:	3206      	adds	r2, #6
    e928:	4313      	orrs	r3, r2
    e92a:	700b      	strb	r3, [r1, #0]
    e92c:	2000      	movs	r0, #0
    e92e:	4b09      	ldr	r3, [pc, #36]	; (e954 <LorawanMcastProcessPkt+0x100>)
    e930:	4798      	blx	r3
    e932:	0038      	movs	r0, r7
    e934:	b00b      	add	sp, #44	; 0x2c
    e936:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e938:	20001a44 	.word	0x20001a44
    e93c:	000070b5 	.word	0x000070b5
    e940:	20001d44 	.word	0x20001d44
    e944:	0000bbb1 	.word	0x0000bbb1
    e948:	0000bc71 	.word	0x0000bc71
    e94c:	20001d3c 	.word	0x20001d3c
    e950:	0000c015 	.word	0x0000c015
    e954:	0000cc29 	.word	0x0000cc29

0000e958 <LorawanAddMcastAddr>:
    e958:	4b11      	ldr	r3, [pc, #68]	; (e9a0 <LorawanAddMcastAddr+0x48>)
    e95a:	b570      	push	{r4, r5, r6, lr}
    e95c:	001a      	movs	r2, r3
    e95e:	327c      	adds	r2, #124	; 0x7c
    e960:	7812      	ldrb	r2, [r2, #0]
    e962:	07d2      	lsls	r2, r2, #31
    e964:	d509      	bpl.n	e97a <LorawanAddMcastAddr+0x22>
    e966:	681a      	ldr	r2, [r3, #0]
    e968:	0a15      	lsrs	r5, r2, #8
    e96a:	791a      	ldrb	r2, [r3, #4]
    e96c:	0612      	lsls	r2, r2, #24
    e96e:	432a      	orrs	r2, r5
    e970:	4282      	cmp	r2, r0
    e972:	d102      	bne.n	e97a <LorawanAddMcastAddr+0x22>
    e974:	220a      	movs	r2, #10
    e976:	2903      	cmp	r1, #3
    e978:	d810      	bhi.n	e99c <LorawanAddMcastAddr+0x44>
    e97a:	242c      	movs	r4, #44	; 0x2c
    e97c:	434c      	muls	r4, r1
    e97e:	191c      	adds	r4, r3, r4
    e980:	0023      	movs	r3, r4
    e982:	33fc      	adds	r3, #252	; 0xfc
    e984:	6298      	str	r0, [r3, #40]	; 0x28
    e986:	2106      	movs	r1, #6
    e988:	2000      	movs	r0, #0
    e98a:	4b06      	ldr	r3, [pc, #24]	; (e9a4 <LorawanAddMcastAddr+0x4c>)
    e98c:	4798      	blx	r3
    e98e:	2201      	movs	r2, #1
    e990:	3449      	adds	r4, #73	; 0x49
    e992:	34ff      	adds	r4, #255	; 0xff
    e994:	7921      	ldrb	r1, [r4, #4]
    e996:	430a      	orrs	r2, r1
    e998:	7122      	strb	r2, [r4, #4]
    e99a:	2208      	movs	r2, #8
    e99c:	0010      	movs	r0, r2
    e99e:	bd70      	pop	{r4, r5, r6, pc}
    e9a0:	20001a44 	.word	0x20001a44
    e9a4:	000070b5 	.word	0x000070b5

0000e9a8 <LorawanAddMcastAppskey>:
    e9a8:	b570      	push	{r4, r5, r6, lr}
    e9aa:	4c11      	ldr	r4, [pc, #68]	; (e9f0 <LorawanAddMcastAppskey+0x48>)
    e9ac:	0006      	movs	r6, r0
    e9ae:	0023      	movs	r3, r4
    e9b0:	337c      	adds	r3, #124	; 0x7c
    e9b2:	781b      	ldrb	r3, [r3, #0]
    e9b4:	07db      	lsls	r3, r3, #31
    e9b6:	d504      	bpl.n	e9c2 <LorawanAddMcastAppskey+0x1a>
    e9b8:	2800      	cmp	r0, #0
    e9ba:	d102      	bne.n	e9c2 <LorawanAddMcastAppskey+0x1a>
    e9bc:	200a      	movs	r0, #10
    e9be:	2903      	cmp	r1, #3
    e9c0:	d815      	bhi.n	e9ee <LorawanAddMcastAppskey+0x46>
    e9c2:	252c      	movs	r5, #44	; 0x2c
    e9c4:	434d      	muls	r5, r1
    e9c6:	0028      	movs	r0, r5
    e9c8:	3039      	adds	r0, #57	; 0x39
    e9ca:	30ff      	adds	r0, #255	; 0xff
    e9cc:	2210      	movs	r2, #16
    e9ce:	1820      	adds	r0, r4, r0
    e9d0:	0031      	movs	r1, r6
    e9d2:	4b08      	ldr	r3, [pc, #32]	; (e9f4 <LorawanAddMcastAppskey+0x4c>)
    e9d4:	4798      	blx	r3
    e9d6:	4b08      	ldr	r3, [pc, #32]	; (e9f8 <LorawanAddMcastAppskey+0x50>)
    e9d8:	2107      	movs	r1, #7
    e9da:	2000      	movs	r0, #0
    e9dc:	4798      	blx	r3
    e9de:	2304      	movs	r3, #4
    e9e0:	2008      	movs	r0, #8
    e9e2:	1964      	adds	r4, r4, r5
    e9e4:	3449      	adds	r4, #73	; 0x49
    e9e6:	34ff      	adds	r4, #255	; 0xff
    e9e8:	7922      	ldrb	r2, [r4, #4]
    e9ea:	4313      	orrs	r3, r2
    e9ec:	7123      	strb	r3, [r4, #4]
    e9ee:	bd70      	pop	{r4, r5, r6, pc}
    e9f0:	20001a44 	.word	0x20001a44
    e9f4:	00013a4d 	.word	0x00013a4d
    e9f8:	000070b5 	.word	0x000070b5

0000e9fc <LorawanAddMcastNwkskey>:
    e9fc:	b570      	push	{r4, r5, r6, lr}
    e9fe:	4c11      	ldr	r4, [pc, #68]	; (ea44 <LorawanAddMcastNwkskey+0x48>)
    ea00:	0006      	movs	r6, r0
    ea02:	0023      	movs	r3, r4
    ea04:	337c      	adds	r3, #124	; 0x7c
    ea06:	781b      	ldrb	r3, [r3, #0]
    ea08:	07db      	lsls	r3, r3, #31
    ea0a:	d504      	bpl.n	ea16 <LorawanAddMcastNwkskey+0x1a>
    ea0c:	2800      	cmp	r0, #0
    ea0e:	d102      	bne.n	ea16 <LorawanAddMcastNwkskey+0x1a>
    ea10:	200a      	movs	r0, #10
    ea12:	2903      	cmp	r1, #3
    ea14:	d815      	bhi.n	ea42 <LorawanAddMcastNwkskey+0x46>
    ea16:	252c      	movs	r5, #44	; 0x2c
    ea18:	434d      	muls	r5, r1
    ea1a:	0028      	movs	r0, r5
    ea1c:	3029      	adds	r0, #41	; 0x29
    ea1e:	30ff      	adds	r0, #255	; 0xff
    ea20:	2210      	movs	r2, #16
    ea22:	1820      	adds	r0, r4, r0
    ea24:	0031      	movs	r1, r6
    ea26:	4b08      	ldr	r3, [pc, #32]	; (ea48 <LorawanAddMcastNwkskey+0x4c>)
    ea28:	4798      	blx	r3
    ea2a:	4b08      	ldr	r3, [pc, #32]	; (ea4c <LorawanAddMcastNwkskey+0x50>)
    ea2c:	2108      	movs	r1, #8
    ea2e:	2000      	movs	r0, #0
    ea30:	4798      	blx	r3
    ea32:	2302      	movs	r3, #2
    ea34:	2008      	movs	r0, #8
    ea36:	1964      	adds	r4, r4, r5
    ea38:	3449      	adds	r4, #73	; 0x49
    ea3a:	34ff      	adds	r4, #255	; 0xff
    ea3c:	7922      	ldrb	r2, [r4, #4]
    ea3e:	4313      	orrs	r3, r2
    ea40:	7123      	strb	r3, [r4, #4]
    ea42:	bd70      	pop	{r4, r5, r6, pc}
    ea44:	20001a44 	.word	0x20001a44
    ea48:	00013a4d 	.word	0x00013a4d
    ea4c:	000070b5 	.word	0x000070b5

0000ea50 <Lorawan_Pds_fid1_CB>:
    ea50:	4770      	bx	lr
	...

0000ea54 <Lorawan_Pds_fid2_CB>:
    ea54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ea56:	23f0      	movs	r3, #240	; 0xf0
    ea58:	4c25      	ldr	r4, [pc, #148]	; (eaf0 <Lorawan_Pds_fid2_CB+0x9c>)
    ea5a:	005b      	lsls	r3, r3, #1
    ea5c:	5ce2      	ldrb	r2, [r4, r3]
    ea5e:	2a00      	cmp	r2, #0
    ea60:	d010      	beq.n	ea84 <Lorawan_Pds_fid2_CB+0x30>
    ea62:	3be0      	subs	r3, #224	; 0xe0
    ea64:	3bff      	subs	r3, #255	; 0xff
    ea66:	4093      	lsls	r3, r2
    ea68:	1d21      	adds	r1, r4, #4
    ea6a:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    ea6c:	18d2      	adds	r2, r2, r3
    ea6e:	67ca      	str	r2, [r1, #124]	; 0x7c
    ea70:	0021      	movs	r1, r4
    ea72:	3108      	adds	r1, #8
    ea74:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    ea76:	18d2      	adds	r2, r2, r3
    ea78:	67ca      	str	r2, [r1, #124]	; 0x7c
    ea7a:	0022      	movs	r2, r4
    ea7c:	32fc      	adds	r2, #252	; 0xfc
    ea7e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    ea80:	18cb      	adds	r3, r1, r3
    ea82:	64d3      	str	r3, [r2, #76]	; 0x4c
    ea84:	0025      	movs	r5, r4
    ea86:	2271      	movs	r2, #113	; 0x71
    ea88:	2701      	movs	r7, #1
    ea8a:	357c      	adds	r5, #124	; 0x7c
    ea8c:	782b      	ldrb	r3, [r5, #0]
    ea8e:	4013      	ands	r3, r2
    ea90:	702b      	strb	r3, [r5, #0]
    ea92:	786b      	ldrb	r3, [r5, #1]
    ea94:	43bb      	bics	r3, r7
    ea96:	706b      	strb	r3, [r5, #1]
    ea98:	23e2      	movs	r3, #226	; 0xe2
    ea9a:	33ff      	adds	r3, #255	; 0xff
    ea9c:	5ce3      	ldrb	r3, [r4, r3]
    ea9e:	2b00      	cmp	r3, #0
    eaa0:	d018      	beq.n	ead4 <Lorawan_Pds_fid2_CB+0x80>
    eaa2:	4914      	ldr	r1, [pc, #80]	; (eaf4 <Lorawan_Pds_fid2_CB+0xa0>)
    eaa4:	2006      	movs	r0, #6
    eaa6:	4e14      	ldr	r6, [pc, #80]	; (eaf8 <Lorawan_Pds_fid2_CB+0xa4>)
    eaa8:	47b0      	blx	r6
    eaaa:	2800      	cmp	r0, #0
    eaac:	d002      	beq.n	eab4 <Lorawan_Pds_fid2_CB+0x60>
    eaae:	782b      	ldrb	r3, [r5, #0]
    eab0:	43bb      	bics	r3, r7
    eab2:	702b      	strb	r3, [r5, #0]
    eab4:	0023      	movs	r3, r4
    eab6:	2501      	movs	r5, #1
    eab8:	337c      	adds	r3, #124	; 0x7c
    eaba:	781b      	ldrb	r3, [r3, #0]
    eabc:	422b      	tst	r3, r5
    eabe:	d008      	beq.n	ead2 <Lorawan_Pds_fid2_CB+0x7e>
    eac0:	7823      	ldrb	r3, [r4, #0]
    eac2:	2b00      	cmp	r3, #0
    eac4:	d106      	bne.n	ead4 <Lorawan_Pds_fid2_CB+0x80>
    eac6:	490d      	ldr	r1, [pc, #52]	; (eafc <Lorawan_Pds_fid2_CB+0xa8>)
    eac8:	2002      	movs	r0, #2
    eaca:	47b0      	blx	r6
    eacc:	490c      	ldr	r1, [pc, #48]	; (eb00 <Lorawan_Pds_fid2_CB+0xac>)
    eace:	0028      	movs	r0, r5
    ead0:	47b0      	blx	r6
    ead2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ead4:	0020      	movs	r0, r4
    ead6:	0021      	movs	r1, r4
    ead8:	2210      	movs	r2, #16
    eada:	3115      	adds	r1, #21
    eadc:	4d09      	ldr	r5, [pc, #36]	; (eb04 <Lorawan_Pds_fid2_CB+0xb0>)
    eade:	3035      	adds	r0, #53	; 0x35
    eae0:	47a8      	blx	r5
    eae2:	0020      	movs	r0, r4
    eae4:	1d61      	adds	r1, r4, #5
    eae6:	2210      	movs	r2, #16
    eae8:	3025      	adds	r0, #37	; 0x25
    eaea:	47a8      	blx	r5
    eaec:	e7f1      	b.n	ead2 <Lorawan_Pds_fid2_CB+0x7e>
    eaee:	46c0      	nop			; (mov r8, r8)
    eaf0:	20001a44 	.word	0x20001a44
    eaf4:	20001a99 	.word	0x20001a99
    eaf8:	00006c7d 	.word	0x00006c7d
    eafc:	20001a69 	.word	0x20001a69
    eb00:	20001a79 	.word	0x20001a79
    eb04:	00013a4d 	.word	0x00013a4d

0000eb08 <LORAWAN_TxHandler>:
    eb08:	b5f0      	push	{r4, r5, r6, r7, lr}
    eb0a:	b087      	sub	sp, #28
    eb0c:	466b      	mov	r3, sp
    eb0e:	2501      	movs	r5, #1
    eb10:	4c30      	ldr	r4, [pc, #192]	; (ebd4 <LORAWAN_TxHandler+0xcc>)
    eb12:	701d      	strb	r5, [r3, #0]
    eb14:	0023      	movs	r3, r4
    eb16:	466a      	mov	r2, sp
    eb18:	33e1      	adds	r3, #225	; 0xe1
    eb1a:	781b      	ldrb	r3, [r3, #0]
    eb1c:	4669      	mov	r1, sp
    eb1e:	7053      	strb	r3, [r2, #1]
    eb20:	0023      	movs	r3, r4
    eb22:	33df      	adds	r3, #223	; 0xdf
    eb24:	781b      	ldrb	r3, [r3, #0]
    eb26:	202f      	movs	r0, #47	; 0x2f
    eb28:	7093      	strb	r3, [r2, #2]
    eb2a:	aa03      	add	r2, sp, #12
    eb2c:	4b2a      	ldr	r3, [pc, #168]	; (ebd8 <LORAWAN_TxHandler+0xd0>)
    eb2e:	4798      	blx	r3
    eb30:	2808      	cmp	r0, #8
    eb32:	d004      	beq.n	eb3e <LORAWAN_TxHandler+0x36>
    eb34:	4b29      	ldr	r3, [pc, #164]	; (ebdc <LORAWAN_TxHandler+0xd4>)
    eb36:	4798      	blx	r3
    eb38:	2000      	movs	r0, #0
    eb3a:	b007      	add	sp, #28
    eb3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eb3e:	0023      	movs	r3, r4
    eb40:	33f4      	adds	r3, #244	; 0xf4
    eb42:	781b      	ldrb	r3, [r3, #0]
    eb44:	ae01      	add	r6, sp, #4
    eb46:	2b04      	cmp	r3, #4
    eb48:	d103      	bne.n	eb52 <LORAWAN_TxHandler+0x4a>
    eb4a:	0030      	movs	r0, r6
    eb4c:	4b24      	ldr	r3, [pc, #144]	; (ebe0 <LORAWAN_TxHandler+0xd8>)
    eb4e:	7035      	strb	r5, [r6, #0]
    eb50:	4798      	blx	r3
    eb52:	4b24      	ldr	r3, [pc, #144]	; (ebe4 <LORAWAN_TxHandler+0xdc>)
    eb54:	9803      	ldr	r0, [sp, #12]
    eb56:	9904      	ldr	r1, [sp, #16]
    eb58:	9a05      	ldr	r2, [sp, #20]
    eb5a:	4798      	blx	r3
    eb5c:	0023      	movs	r3, r4
    eb5e:	33fc      	adds	r3, #252	; 0xfc
    eb60:	681d      	ldr	r5, [r3, #0]
    eb62:	23ef      	movs	r3, #239	; 0xef
    eb64:	4f20      	ldr	r7, [pc, #128]	; (ebe8 <LORAWAN_TxHandler+0xe0>)
    eb66:	005b      	lsls	r3, r3, #1
    eb68:	2d00      	cmp	r5, #0
    eb6a:	d023      	beq.n	ebb4 <LORAWAN_TxHandler+0xac>
    eb6c:	2201      	movs	r2, #1
    eb6e:	54e2      	strb	r2, [r4, r3]
    eb70:	7828      	ldrb	r0, [r5, #0]
    eb72:	7a2b      	ldrb	r3, [r5, #8]
    eb74:	1e42      	subs	r2, r0, #1
    eb76:	4190      	sbcs	r0, r2
    eb78:	7869      	ldrb	r1, [r5, #1]
    eb7a:	686a      	ldr	r2, [r5, #4]
    eb7c:	b2c0      	uxtb	r0, r0
    eb7e:	47b8      	blx	r7
    eb80:	0023      	movs	r3, r4
    eb82:	33c6      	adds	r3, #198	; 0xc6
    eb84:	881b      	ldrh	r3, [r3, #0]
    eb86:	0030      	movs	r0, r6
    eb88:	7033      	strb	r3, [r6, #0]
    eb8a:	4b18      	ldr	r3, [pc, #96]	; (ebec <LORAWAN_TxHandler+0xe4>)
    eb8c:	6073      	str	r3, [r6, #4]
    eb8e:	4b18      	ldr	r3, [pc, #96]	; (ebf0 <LORAWAN_TxHandler+0xe8>)
    eb90:	4798      	blx	r3
    eb92:	2800      	cmp	r0, #0
    eb94:	d114      	bne.n	ebc0 <LORAWAN_TxHandler+0xb8>
    eb96:	0021      	movs	r1, r4
    eb98:	220e      	movs	r2, #14
    eb9a:	317c      	adds	r1, #124	; 0x7c
    eb9c:	780b      	ldrb	r3, [r1, #0]
    eb9e:	4393      	bics	r3, r2
    eba0:	001a      	movs	r2, r3
    eba2:	2302      	movs	r3, #2
    eba4:	4313      	orrs	r3, r2
    eba6:	700b      	strb	r3, [r1, #0]
    eba8:	2208      	movs	r2, #8
    ebaa:	348c      	adds	r4, #140	; 0x8c
    ebac:	7823      	ldrb	r3, [r4, #0]
    ebae:	4393      	bics	r3, r2
    ebb0:	7023      	strb	r3, [r4, #0]
    ebb2:	e7c1      	b.n	eb38 <LORAWAN_TxHandler+0x30>
    ebb4:	54e5      	strb	r5, [r4, r3]
    ebb6:	002a      	movs	r2, r5
    ebb8:	002b      	movs	r3, r5
    ebba:	0029      	movs	r1, r5
    ebbc:	0028      	movs	r0, r5
    ebbe:	e7de      	b.n	eb7e <LORAWAN_TxHandler+0x76>
    ebc0:	0022      	movs	r2, r4
    ebc2:	2120      	movs	r1, #32
    ebc4:	328c      	adds	r2, #140	; 0x8c
    ebc6:	7813      	ldrb	r3, [r2, #0]
    ebc8:	438b      	bics	r3, r1
    ebca:	7013      	strb	r3, [r2, #0]
    ebcc:	4b03      	ldr	r3, [pc, #12]	; (ebdc <LORAWAN_TxHandler+0xd4>)
    ebce:	4798      	blx	r3
    ebd0:	e7ea      	b.n	eba8 <LORAWAN_TxHandler+0xa0>
    ebd2:	46c0      	nop			; (mov r8, r8)
    ebd4:	20001a44 	.word	0x20001a44
    ebd8:	00006971 	.word	0x00006971
    ebdc:	0000bc71 	.word	0x0000bc71
    ebe0:	000100a5 	.word	0x000100a5
    ebe4:	0000b701 	.word	0x0000b701
    ebe8:	0000bcd9 	.word	0x0000bcd9
    ebec:	20001c39 	.word	0x20001c39
    ebf0:	0000f7d1 	.word	0x0000f7d1

0000ebf4 <LORAWAN_JoinReqHandler>:
    ebf4:	b530      	push	{r4, r5, lr}
    ebf6:	b087      	sub	sp, #28
    ebf8:	466a      	mov	r2, sp
    ebfa:	2300      	movs	r3, #0
    ebfc:	4c2a      	ldr	r4, [pc, #168]	; (eca8 <LORAWAN_JoinReqHandler+0xb4>)
    ebfe:	7013      	strb	r3, [r2, #0]
    ec00:	0023      	movs	r3, r4
    ec02:	33e1      	adds	r3, #225	; 0xe1
    ec04:	781b      	ldrb	r3, [r3, #0]
    ec06:	7053      	strb	r3, [r2, #1]
    ec08:	0023      	movs	r3, r4
    ec0a:	33df      	adds	r3, #223	; 0xdf
    ec0c:	781b      	ldrb	r3, [r3, #0]
    ec0e:	7093      	strb	r3, [r2, #2]
    ec10:	0023      	movs	r3, r4
    ec12:	33ff      	adds	r3, #255	; 0xff
    ec14:	7c5b      	ldrb	r3, [r3, #17]
    ec16:	069b      	lsls	r3, r3, #26
    ec18:	d511      	bpl.n	ec3e <LORAWAN_JoinReqHandler+0x4a>
    ec1a:	0023      	movs	r3, r4
    ec1c:	336f      	adds	r3, #111	; 0x6f
    ec1e:	781a      	ldrb	r2, [r3, #0]
    ec20:	6f23      	ldr	r3, [r4, #112]	; 0x70
    ec22:	021b      	lsls	r3, r3, #8
    ec24:	4313      	orrs	r3, r2
    ec26:	0022      	movs	r2, r4
    ec28:	3273      	adds	r2, #115	; 0x73
    ec2a:	7811      	ldrb	r1, [r2, #0]
    ec2c:	6f62      	ldr	r2, [r4, #116]	; 0x74
    ec2e:	0212      	lsls	r2, r2, #8
    ec30:	430a      	orrs	r2, r1
    ec32:	4313      	orrs	r3, r2
    ec34:	d103      	bne.n	ec3e <LORAWAN_JoinReqHandler+0x4a>
    ec36:	0023      	movs	r3, r4
    ec38:	2201      	movs	r2, #1
    ec3a:	337b      	adds	r3, #123	; 0x7b
    ec3c:	701a      	strb	r2, [r3, #0]
    ec3e:	aa03      	add	r2, sp, #12
    ec40:	4669      	mov	r1, sp
    ec42:	202f      	movs	r0, #47	; 0x2f
    ec44:	4b19      	ldr	r3, [pc, #100]	; (ecac <LORAWAN_JoinReqHandler+0xb8>)
    ec46:	4798      	blx	r3
    ec48:	2808      	cmp	r0, #8
    ec4a:	d004      	beq.n	ec56 <LORAWAN_JoinReqHandler+0x62>
    ec4c:	4b18      	ldr	r3, [pc, #96]	; (ecb0 <LORAWAN_JoinReqHandler+0xbc>)
    ec4e:	4798      	blx	r3
    ec50:	2000      	movs	r0, #0
    ec52:	b007      	add	sp, #28
    ec54:	bd30      	pop	{r4, r5, pc}
    ec56:	4b17      	ldr	r3, [pc, #92]	; (ecb4 <LORAWAN_JoinReqHandler+0xc0>)
    ec58:	9803      	ldr	r0, [sp, #12]
    ec5a:	9904      	ldr	r1, [sp, #16]
    ec5c:	9a05      	ldr	r2, [sp, #20]
    ec5e:	4798      	blx	r3
    ec60:	0023      	movs	r3, r4
    ec62:	33f4      	adds	r3, #244	; 0xf4
    ec64:	781b      	ldrb	r3, [r3, #0]
    ec66:	ad01      	add	r5, sp, #4
    ec68:	2b04      	cmp	r3, #4
    ec6a:	d104      	bne.n	ec76 <LORAWAN_JoinReqHandler+0x82>
    ec6c:	3b03      	subs	r3, #3
    ec6e:	702b      	strb	r3, [r5, #0]
    ec70:	0028      	movs	r0, r5
    ec72:	4b11      	ldr	r3, [pc, #68]	; (ecb8 <LORAWAN_JoinReqHandler+0xc4>)
    ec74:	4798      	blx	r3
    ec76:	23ef      	movs	r3, #239	; 0xef
    ec78:	2200      	movs	r2, #0
    ec7a:	005b      	lsls	r3, r3, #1
    ec7c:	54e2      	strb	r2, [r4, r3]
    ec7e:	4b0f      	ldr	r3, [pc, #60]	; (ecbc <LORAWAN_JoinReqHandler+0xc8>)
    ec80:	4798      	blx	r3
    ec82:	4b0f      	ldr	r3, [pc, #60]	; (ecc0 <LORAWAN_JoinReqHandler+0xcc>)
    ec84:	7028      	strb	r0, [r5, #0]
    ec86:	606b      	str	r3, [r5, #4]
    ec88:	0028      	movs	r0, r5
    ec8a:	4b0e      	ldr	r3, [pc, #56]	; (ecc4 <LORAWAN_JoinReqHandler+0xd0>)
    ec8c:	4798      	blx	r3
    ec8e:	2800      	cmp	r0, #0
    ec90:	d001      	beq.n	ec96 <LORAWAN_JoinReqHandler+0xa2>
    ec92:	201b      	movs	r0, #27
    ec94:	e7da      	b.n	ec4c <LORAWAN_JoinReqHandler+0x58>
    ec96:	220e      	movs	r2, #14
    ec98:	347c      	adds	r4, #124	; 0x7c
    ec9a:	7823      	ldrb	r3, [r4, #0]
    ec9c:	4393      	bics	r3, r2
    ec9e:	001a      	movs	r2, r3
    eca0:	2302      	movs	r3, #2
    eca2:	4313      	orrs	r3, r2
    eca4:	7023      	strb	r3, [r4, #0]
    eca6:	e7d3      	b.n	ec50 <LORAWAN_JoinReqHandler+0x5c>
    eca8:	20001a44 	.word	0x20001a44
    ecac:	00006971 	.word	0x00006971
    ecb0:	0000b19d 	.word	0x0000b19d
    ecb4:	0000b701 	.word	0x0000b701
    ecb8:	000100a5 	.word	0x000100a5
    ecbc:	0000b54d 	.word	0x0000b54d
    ecc0:	20001c29 	.word	0x20001c29
    ecc4:	0000f7d1 	.word	0x0000f7d1

0000ecc8 <LORAWAN_RxHandler>:
    ecc8:	b513      	push	{r0, r1, r4, lr}
    ecca:	4b0c      	ldr	r3, [pc, #48]	; (ecfc <LORAWAN_RxHandler+0x34>)
    eccc:	781b      	ldrb	r3, [r3, #0]
    ecce:	2b08      	cmp	r3, #8
    ecd0:	d011      	beq.n	ecf6 <LORAWAN_RxHandler+0x2e>
    ecd2:	2b10      	cmp	r3, #16
    ecd4:	d001      	beq.n	ecda <LORAWAN_RxHandler+0x12>
    ecd6:	2b01      	cmp	r3, #1
    ecd8:	d10b      	bne.n	ecf2 <LORAWAN_RxHandler+0x2a>
    ecda:	466b      	mov	r3, sp
    ecdc:	1c9c      	adds	r4, r3, #2
    ecde:	0021      	movs	r1, r4
    ece0:	a801      	add	r0, sp, #4
    ece2:	4b07      	ldr	r3, [pc, #28]	; (ed00 <LORAWAN_RxHandler+0x38>)
    ece4:	4798      	blx	r3
    ece6:	9801      	ldr	r0, [sp, #4]
    ece8:	2800      	cmp	r0, #0
    ecea:	d002      	beq.n	ecf2 <LORAWAN_RxHandler+0x2a>
    ecec:	7821      	ldrb	r1, [r4, #0]
    ecee:	4b05      	ldr	r3, [pc, #20]	; (ed04 <LORAWAN_RxHandler+0x3c>)
    ecf0:	4798      	blx	r3
    ecf2:	2000      	movs	r0, #0
    ecf4:	bd16      	pop	{r1, r2, r4, pc}
    ecf6:	4b04      	ldr	r3, [pc, #16]	; (ed08 <LORAWAN_RxHandler+0x40>)
    ecf8:	4798      	blx	r3
    ecfa:	e7fa      	b.n	ecf2 <LORAWAN_RxHandler+0x2a>
    ecfc:	20001c28 	.word	0x20001c28
    ed00:	0000f99d 	.word	0x0000f99d
    ed04:	0000d215 	.word	0x0000d215
    ed08:	0000cb85 	.word	0x0000cb85

0000ed0c <LORAWAN_PostTask>:
    ed0c:	b510      	push	{r4, lr}
    ed0e:	4b08      	ldr	r3, [pc, #32]	; (ed30 <LORAWAN_PostTask+0x24>)
    ed10:	0004      	movs	r4, r0
    ed12:	4798      	blx	r3
    ed14:	2201      	movs	r2, #1
    ed16:	40a2      	lsls	r2, r4
    ed18:	4906      	ldr	r1, [pc, #24]	; (ed34 <LORAWAN_PostTask+0x28>)
    ed1a:	780b      	ldrb	r3, [r1, #0]
    ed1c:	4313      	orrs	r3, r2
    ed1e:	b2db      	uxtb	r3, r3
    ed20:	700b      	strb	r3, [r1, #0]
    ed22:	4b05      	ldr	r3, [pc, #20]	; (ed38 <LORAWAN_PostTask+0x2c>)
    ed24:	4798      	blx	r3
    ed26:	2004      	movs	r0, #4
    ed28:	4b04      	ldr	r3, [pc, #16]	; (ed3c <LORAWAN_PostTask+0x30>)
    ed2a:	4798      	blx	r3
    ed2c:	bd10      	pop	{r4, pc}
    ed2e:	46c0      	nop			; (mov r8, r8)
    ed30:	0000419d 	.word	0x0000419d
    ed34:	20001084 	.word	0x20001084
    ed38:	000041a9 	.word	0x000041a9
    ed3c:	00008709 	.word	0x00008709

0000ed40 <LORAWAN_TaskHandler>:
    ed40:	b570      	push	{r4, r5, r6, lr}
    ed42:	2601      	movs	r6, #1
    ed44:	4d0e      	ldr	r5, [pc, #56]	; (ed80 <LORAWAN_TaskHandler+0x40>)
    ed46:	e015      	b.n	ed74 <LORAWAN_TaskHandler+0x34>
    ed48:	2400      	movs	r4, #0
    ed4a:	782b      	ldrb	r3, [r5, #0]
    ed4c:	4123      	asrs	r3, r4
    ed4e:	4233      	tst	r3, r6
    ed50:	d00d      	beq.n	ed6e <LORAWAN_TaskHandler+0x2e>
    ed52:	4b0c      	ldr	r3, [pc, #48]	; (ed84 <LORAWAN_TaskHandler+0x44>)
    ed54:	4798      	blx	r3
    ed56:	0032      	movs	r2, r6
    ed58:	40a2      	lsls	r2, r4
    ed5a:	782b      	ldrb	r3, [r5, #0]
    ed5c:	00a4      	lsls	r4, r4, #2
    ed5e:	4393      	bics	r3, r2
    ed60:	702b      	strb	r3, [r5, #0]
    ed62:	4b09      	ldr	r3, [pc, #36]	; (ed88 <LORAWAN_TaskHandler+0x48>)
    ed64:	4798      	blx	r3
    ed66:	4b09      	ldr	r3, [pc, #36]	; (ed8c <LORAWAN_TaskHandler+0x4c>)
    ed68:	58e3      	ldr	r3, [r4, r3]
    ed6a:	4798      	blx	r3
    ed6c:	e7ea      	b.n	ed44 <LORAWAN_TaskHandler+0x4>
    ed6e:	3401      	adds	r4, #1
    ed70:	2c03      	cmp	r4, #3
    ed72:	d1ea      	bne.n	ed4a <LORAWAN_TaskHandler+0xa>
    ed74:	7828      	ldrb	r0, [r5, #0]
    ed76:	b2c0      	uxtb	r0, r0
    ed78:	2800      	cmp	r0, #0
    ed7a:	d1e5      	bne.n	ed48 <LORAWAN_TaskHandler+0x8>
    ed7c:	bd70      	pop	{r4, r5, r6, pc}
    ed7e:	46c0      	nop			; (mov r8, r8)
    ed80:	20001084 	.word	0x20001084
    ed84:	0000419d 	.word	0x0000419d
    ed88:	000041a9 	.word	0x000041a9
    ed8c:	0001b694 	.word	0x0001b694

0000ed90 <RADIO_GetAttr>:
    ed90:	b510      	push	{r4, lr}
    ed92:	000b      	movs	r3, r1
    ed94:	281f      	cmp	r0, #31
    ed96:	d900      	bls.n	ed9a <RADIO_GetAttr+0xa>
    ed98:	e069      	b.n	ee6e <RADIO_GetAttr+0xde>
    ed9a:	f001 fd6b 	bl	10874 <__gnu_thumb1_case_uqi>
    ed9e:	1410      	.short	0x1410
    eda0:	68201c19 	.word	0x68201c19
    eda4:	312e2a27 	.word	0x312e2a27
    eda8:	3d3a3734 	.word	0x3d3a3734
    edac:	46434054 	.word	0x46434054
    edb0:	68245149 	.word	0x68245149
    edb4:	68686859 	.word	0x68686859
    edb8:	5c686817 	.word	0x5c686817
    edbc:	6360      	.short	0x6360
    edbe:	4a2d      	ldr	r2, [pc, #180]	; (ee74 <RADIO_GetAttr+0xe4>)
    edc0:	7e12      	ldrb	r2, [r2, #24]
    edc2:	701a      	strb	r2, [r3, #0]
    edc4:	e002      	b.n	edcc <RADIO_GetAttr+0x3c>
    edc6:	4a2b      	ldr	r2, [pc, #172]	; (ee74 <RADIO_GetAttr+0xe4>)
    edc8:	6812      	ldr	r2, [r2, #0]
    edca:	601a      	str	r2, [r3, #0]
    edcc:	2000      	movs	r0, #0
    edce:	bd10      	pop	{r4, pc}
    edd0:	4a28      	ldr	r2, [pc, #160]	; (ee74 <RADIO_GetAttr+0xe4>)
    edd2:	6852      	ldr	r2, [r2, #4]
    edd4:	e7f9      	b.n	edca <RADIO_GetAttr+0x3a>
    edd6:	4a27      	ldr	r2, [pc, #156]	; (ee74 <RADIO_GetAttr+0xe4>)
    edd8:	8a92      	ldrh	r2, [r2, #20]
    edda:	801a      	strh	r2, [r3, #0]
    eddc:	e7f6      	b.n	edcc <RADIO_GetAttr+0x3c>
    edde:	4a25      	ldr	r2, [pc, #148]	; (ee74 <RADIO_GetAttr+0xe4>)
    ede0:	3203      	adds	r2, #3
    ede2:	7fd2      	ldrb	r2, [r2, #31]
    ede4:	e7ed      	b.n	edc2 <RADIO_GetAttr+0x32>
    ede6:	4a23      	ldr	r2, [pc, #140]	; (ee74 <RADIO_GetAttr+0xe4>)
    ede8:	3204      	adds	r2, #4
    edea:	e7fa      	b.n	ede2 <RADIO_GetAttr+0x52>
    edec:	4a21      	ldr	r2, [pc, #132]	; (ee74 <RADIO_GetAttr+0xe4>)
    edee:	3206      	adds	r2, #6
    edf0:	e7f7      	b.n	ede2 <RADIO_GetAttr+0x52>
    edf2:	4a20      	ldr	r2, [pc, #128]	; (ee74 <RADIO_GetAttr+0xe4>)
    edf4:	3236      	adds	r2, #54	; 0x36
    edf6:	7812      	ldrb	r2, [r2, #0]
    edf8:	e7e3      	b.n	edc2 <RADIO_GetAttr+0x32>
    edfa:	4a1e      	ldr	r2, [pc, #120]	; (ee74 <RADIO_GetAttr+0xe4>)
    edfc:	3205      	adds	r2, #5
    edfe:	e7f0      	b.n	ede2 <RADIO_GetAttr+0x52>
    ee00:	4a1c      	ldr	r2, [pc, #112]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee02:	3234      	adds	r2, #52	; 0x34
    ee04:	e7f7      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee06:	4a1b      	ldr	r2, [pc, #108]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee08:	8ad2      	ldrh	r2, [r2, #22]
    ee0a:	e7e6      	b.n	edda <RADIO_GetAttr+0x4a>
    ee0c:	4a19      	ldr	r2, [pc, #100]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee0e:	3233      	adds	r2, #51	; 0x33
    ee10:	e7f1      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee12:	4a18      	ldr	r2, [pc, #96]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee14:	68d2      	ldr	r2, [r2, #12]
    ee16:	e7d8      	b.n	edca <RADIO_GetAttr+0x3a>
    ee18:	4a16      	ldr	r2, [pc, #88]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee1a:	6892      	ldr	r2, [r2, #8]
    ee1c:	e7d5      	b.n	edca <RADIO_GetAttr+0x3a>
    ee1e:	4a15      	ldr	r2, [pc, #84]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee20:	3237      	adds	r2, #55	; 0x37
    ee22:	e7e8      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee24:	4a13      	ldr	r2, [pc, #76]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee26:	3238      	adds	r2, #56	; 0x38
    ee28:	e7e5      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee2a:	4a12      	ldr	r2, [pc, #72]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee2c:	3239      	adds	r2, #57	; 0x39
    ee2e:	e7e2      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee30:	4a10      	ldr	r2, [pc, #64]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee32:	4911      	ldr	r1, [pc, #68]	; (ee78 <RADIO_GetAttr+0xe8>)
    ee34:	3202      	adds	r2, #2
    ee36:	7fd2      	ldrb	r2, [r2, #31]
    ee38:	0018      	movs	r0, r3
    ee3a:	4b10      	ldr	r3, [pc, #64]	; (ee7c <RADIO_GetAttr+0xec>)
    ee3c:	4798      	blx	r3
    ee3e:	e7c5      	b.n	edcc <RADIO_GetAttr+0x3c>
    ee40:	4a0c      	ldr	r2, [pc, #48]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee42:	3202      	adds	r2, #2
    ee44:	e7cd      	b.n	ede2 <RADIO_GetAttr+0x52>
    ee46:	4a0b      	ldr	r2, [pc, #44]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee48:	3232      	adds	r2, #50	; 0x32
    ee4a:	7812      	ldrb	r2, [r2, #0]
    ee4c:	b252      	sxtb	r2, r2
    ee4e:	e7b8      	b.n	edc2 <RADIO_GetAttr+0x32>
    ee50:	4a08      	ldr	r2, [pc, #32]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee52:	3235      	adds	r2, #53	; 0x35
    ee54:	e7cf      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee56:	4907      	ldr	r1, [pc, #28]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee58:	2206      	movs	r2, #6
    ee5a:	313c      	adds	r1, #60	; 0x3c
    ee5c:	e7ec      	b.n	ee38 <RADIO_GetAttr+0xa8>
    ee5e:	4a05      	ldr	r2, [pc, #20]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee60:	3254      	adds	r2, #84	; 0x54
    ee62:	e7c8      	b.n	edf6 <RADIO_GetAttr+0x66>
    ee64:	4a03      	ldr	r2, [pc, #12]	; (ee74 <RADIO_GetAttr+0xe4>)
    ee66:	3256      	adds	r2, #86	; 0x56
    ee68:	2100      	movs	r1, #0
    ee6a:	5e52      	ldrsh	r2, [r2, r1]
    ee6c:	e7b5      	b.n	edda <RADIO_GetAttr+0x4a>
    ee6e:	2005      	movs	r0, #5
    ee70:	e7ad      	b.n	edce <RADIO_GetAttr+0x3e>
    ee72:	46c0      	nop			; (mov r8, r8)
    ee74:	20001868 	.word	0x20001868
    ee78:	20001881 	.word	0x20001881
    ee7c:	00013a4d 	.word	0x00013a4d

0000ee80 <RADIO_SetAttr>:
    ee80:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee82:	4b77      	ldr	r3, [pc, #476]	; (f060 <RADIO_SetAttr+0x1e0>)
    ee84:	b085      	sub	sp, #20
    ee86:	0006      	movs	r6, r0
    ee88:	000d      	movs	r5, r1
    ee8a:	4798      	blx	r3
    ee8c:	2404      	movs	r4, #4
    ee8e:	2801      	cmp	r0, #1
    ee90:	d11a      	bne.n	eec8 <RADIO_SetAttr+0x48>
    ee92:	2e1d      	cmp	r6, #29
    ee94:	d900      	bls.n	ee98 <RADIO_SetAttr+0x18>
    ee96:	e0e0      	b.n	f05a <RADIO_SetAttr+0x1da>
    ee98:	0030      	movs	r0, r6
    ee9a:	f001 fceb 	bl	10874 <__gnu_thumb1_case_uqi>
    ee9e:	514d      	.short	0x514d
    eea0:	de6d6965 	.word	0xde6d6965
    eea4:	8f8b8179 	.word	0x8f8b8179
    eea8:	a7a49b97 	.word	0xa7a49b97
    eeac:	bcb3abde 	.word	0xbcb3abde
    eeb0:	de72cdc5 	.word	0xde72cdc5
    eeb4:	dededed5 	.word	0xdededed5
    eeb8:	18dede0f 	.word	0x18dede0f
    eebc:	2403      	movs	r4, #3
    eebe:	2d00      	cmp	r5, #0
    eec0:	d002      	beq.n	eec8 <RADIO_SetAttr+0x48>
    eec2:	4b68      	ldr	r3, [pc, #416]	; (f064 <RADIO_SetAttr+0x1e4>)
    eec4:	611d      	str	r5, [r3, #16]
    eec6:	2400      	movs	r4, #0
    eec8:	0020      	movs	r0, r4
    eeca:	b005      	add	sp, #20
    eecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eece:	796e      	ldrb	r6, [r5, #5]
    eed0:	2e00      	cmp	r6, #0
    eed2:	d109      	bne.n	eee8 <RADIO_SetAttr+0x68>
    eed4:	4b63      	ldr	r3, [pc, #396]	; (f064 <RADIO_SetAttr+0x1e4>)
    eed6:	001a      	movs	r2, r3
    eed8:	649e      	str	r6, [r3, #72]	; 0x48
    eeda:	879e      	strh	r6, [r3, #60]	; 0x3c
    eedc:	87de      	strh	r6, [r3, #62]	; 0x3e
    eede:	3240      	adds	r2, #64	; 0x40
    eee0:	3341      	adds	r3, #65	; 0x41
    eee2:	7016      	strb	r6, [r2, #0]
    eee4:	701e      	strb	r6, [r3, #0]
    eee6:	e7ee      	b.n	eec6 <RADIO_SetAttr+0x46>
    eee8:	882b      	ldrh	r3, [r5, #0]
    eeea:	2403      	movs	r4, #3
    eeec:	9301      	str	r3, [sp, #4]
    eeee:	2b00      	cmp	r3, #0
    eef0:	d0ea      	beq.n	eec8 <RADIO_SetAttr+0x48>
    eef2:	792f      	ldrb	r7, [r5, #4]
    eef4:	2f00      	cmp	r7, #0
    eef6:	d0e7      	beq.n	eec8 <RADIO_SetAttr+0x48>
    eef8:	20fa      	movs	r0, #250	; 0xfa
    eefa:	0080      	lsls	r0, r0, #2
    eefc:	0039      	movs	r1, r7
    eefe:	4358      	muls	r0, r3
    ef00:	4b59      	ldr	r3, [pc, #356]	; (f068 <RADIO_SetAttr+0x1e8>)
    ef02:	4798      	blx	r3
    ef04:	4b59      	ldr	r3, [pc, #356]	; (f06c <RADIO_SetAttr+0x1ec>)
    ef06:	4798      	blx	r3
    ef08:	4959      	ldr	r1, [pc, #356]	; (f070 <RADIO_SetAttr+0x1f0>)
    ef0a:	9002      	str	r0, [sp, #8]
    ef0c:	4b59      	ldr	r3, [pc, #356]	; (f074 <RADIO_SetAttr+0x1f4>)
    ef0e:	4798      	blx	r3
    ef10:	9003      	str	r0, [sp, #12]
    ef12:	2800      	cmp	r0, #0
    ef14:	d1d8      	bne.n	eec8 <RADIO_SetAttr+0x48>
    ef16:	2302      	movs	r3, #2
    ef18:	5eed      	ldrsh	r5, [r5, r3]
    ef1a:	9802      	ldr	r0, [sp, #8]
    ef1c:	4b56      	ldr	r3, [pc, #344]	; (f078 <RADIO_SetAttr+0x1f8>)
    ef1e:	4798      	blx	r3
    ef20:	466b      	mov	r3, sp
    ef22:	4c50      	ldr	r4, [pc, #320]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef24:	889b      	ldrh	r3, [r3, #4]
    ef26:	64a0      	str	r0, [r4, #72]	; 0x48
    ef28:	87a3      	strh	r3, [r4, #60]	; 0x3c
    ef2a:	0023      	movs	r3, r4
    ef2c:	87e5      	strh	r5, [r4, #62]	; 0x3e
    ef2e:	3340      	adds	r3, #64	; 0x40
    ef30:	3441      	adds	r4, #65	; 0x41
    ef32:	701f      	strb	r7, [r3, #0]
    ef34:	7026      	strb	r6, [r4, #0]
    ef36:	e7c6      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef38:	782a      	ldrb	r2, [r5, #0]
    ef3a:	4b4a      	ldr	r3, [pc, #296]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef3c:	761a      	strb	r2, [r3, #24]
    ef3e:	e7c2      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef40:	4a4e      	ldr	r2, [pc, #312]	; (f07c <RADIO_SetAttr+0x1fc>)
    ef42:	682b      	ldr	r3, [r5, #0]
    ef44:	1899      	adds	r1, r3, r2
    ef46:	4a4e      	ldr	r2, [pc, #312]	; (f080 <RADIO_SetAttr+0x200>)
    ef48:	4291      	cmp	r1, r2
    ef4a:	d90a      	bls.n	ef62 <RADIO_SetAttr+0xe2>
    ef4c:	4a4d      	ldr	r2, [pc, #308]	; (f084 <RADIO_SetAttr+0x204>)
    ef4e:	494e      	ldr	r1, [pc, #312]	; (f088 <RADIO_SetAttr+0x208>)
    ef50:	189a      	adds	r2, r3, r2
    ef52:	428a      	cmp	r2, r1
    ef54:	d905      	bls.n	ef62 <RADIO_SetAttr+0xe2>
    ef56:	4a4d      	ldr	r2, [pc, #308]	; (f08c <RADIO_SetAttr+0x20c>)
    ef58:	494d      	ldr	r1, [pc, #308]	; (f090 <RADIO_SetAttr+0x210>)
    ef5a:	189a      	adds	r2, r3, r2
    ef5c:	2405      	movs	r4, #5
    ef5e:	428a      	cmp	r2, r1
    ef60:	d8b2      	bhi.n	eec8 <RADIO_SetAttr+0x48>
    ef62:	4a40      	ldr	r2, [pc, #256]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef64:	6013      	str	r3, [r2, #0]
    ef66:	e7ae      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef68:	682a      	ldr	r2, [r5, #0]
    ef6a:	4b3e      	ldr	r3, [pc, #248]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef6c:	605a      	str	r2, [r3, #4]
    ef6e:	e7aa      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef70:	882a      	ldrh	r2, [r5, #0]
    ef72:	4b3c      	ldr	r3, [pc, #240]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef74:	829a      	strh	r2, [r3, #20]
    ef76:	e7a6      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef78:	4b3a      	ldr	r3, [pc, #232]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef7a:	782a      	ldrb	r2, [r5, #0]
    ef7c:	3303      	adds	r3, #3
    ef7e:	77da      	strb	r2, [r3, #31]
    ef80:	e7a1      	b.n	eec6 <RADIO_SetAttr+0x46>
    ef82:	782a      	ldrb	r2, [r5, #0]
    ef84:	2405      	movs	r4, #5
    ef86:	2a01      	cmp	r2, #1
    ef88:	d89e      	bhi.n	eec8 <RADIO_SetAttr+0x48>
    ef8a:	4b36      	ldr	r3, [pc, #216]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef8c:	3304      	adds	r3, #4
    ef8e:	e7f6      	b.n	ef7e <RADIO_SetAttr+0xfe>
    ef90:	782a      	ldrb	r2, [r5, #0]
    ef92:	2405      	movs	r4, #5
    ef94:	2a01      	cmp	r2, #1
    ef96:	d900      	bls.n	ef9a <RADIO_SetAttr+0x11a>
    ef98:	e796      	b.n	eec8 <RADIO_SetAttr+0x48>
    ef9a:	4b32      	ldr	r3, [pc, #200]	; (f064 <RADIO_SetAttr+0x1e4>)
    ef9c:	3306      	adds	r3, #6
    ef9e:	e7ee      	b.n	ef7e <RADIO_SetAttr+0xfe>
    efa0:	782a      	ldrb	r2, [r5, #0]
    efa2:	2405      	movs	r4, #5
    efa4:	1fd3      	subs	r3, r2, #7
    efa6:	2b02      	cmp	r3, #2
    efa8:	d900      	bls.n	efac <RADIO_SetAttr+0x12c>
    efaa:	e78d      	b.n	eec8 <RADIO_SetAttr+0x48>
    efac:	4b2d      	ldr	r3, [pc, #180]	; (f064 <RADIO_SetAttr+0x1e4>)
    efae:	3336      	adds	r3, #54	; 0x36
    efb0:	701a      	strb	r2, [r3, #0]
    efb2:	e788      	b.n	eec6 <RADIO_SetAttr+0x46>
    efb4:	4b2b      	ldr	r3, [pc, #172]	; (f064 <RADIO_SetAttr+0x1e4>)
    efb6:	782a      	ldrb	r2, [r5, #0]
    efb8:	3305      	adds	r3, #5
    efba:	e7e0      	b.n	ef7e <RADIO_SetAttr+0xfe>
    efbc:	782a      	ldrb	r2, [r5, #0]
    efbe:	2405      	movs	r4, #5
    efc0:	2a01      	cmp	r2, #1
    efc2:	d900      	bls.n	efc6 <RADIO_SetAttr+0x146>
    efc4:	e780      	b.n	eec8 <RADIO_SetAttr+0x48>
    efc6:	4b27      	ldr	r3, [pc, #156]	; (f064 <RADIO_SetAttr+0x1e4>)
    efc8:	3334      	adds	r3, #52	; 0x34
    efca:	e7f1      	b.n	efb0 <RADIO_SetAttr+0x130>
    efcc:	882a      	ldrh	r2, [r5, #0]
    efce:	4b25      	ldr	r3, [pc, #148]	; (f064 <RADIO_SetAttr+0x1e4>)
    efd0:	82da      	strh	r2, [r3, #22]
    efd2:	e778      	b.n	eec6 <RADIO_SetAttr+0x46>
    efd4:	782a      	ldrb	r2, [r5, #0]
    efd6:	2405      	movs	r4, #5
    efd8:	1e53      	subs	r3, r2, #1
    efda:	2b03      	cmp	r3, #3
    efdc:	d900      	bls.n	efe0 <RADIO_SetAttr+0x160>
    efde:	e773      	b.n	eec8 <RADIO_SetAttr+0x48>
    efe0:	4b20      	ldr	r3, [pc, #128]	; (f064 <RADIO_SetAttr+0x1e4>)
    efe2:	3333      	adds	r3, #51	; 0x33
    efe4:	e7e4      	b.n	efb0 <RADIO_SetAttr+0x130>
    efe6:	4b1f      	ldr	r3, [pc, #124]	; (f064 <RADIO_SetAttr+0x1e4>)
    efe8:	682a      	ldr	r2, [r5, #0]
    efea:	60da      	str	r2, [r3, #12]
    efec:	682a      	ldr	r2, [r5, #0]
    efee:	4b1d      	ldr	r3, [pc, #116]	; (f064 <RADIO_SetAttr+0x1e4>)
    eff0:	609a      	str	r2, [r3, #8]
    eff2:	e768      	b.n	eec6 <RADIO_SetAttr+0x46>
    eff4:	782a      	ldrb	r2, [r5, #0]
    eff6:	2405      	movs	r4, #5
    eff8:	2a03      	cmp	r2, #3
    effa:	d900      	bls.n	effe <RADIO_SetAttr+0x17e>
    effc:	e764      	b.n	eec8 <RADIO_SetAttr+0x48>
    effe:	4b19      	ldr	r3, [pc, #100]	; (f064 <RADIO_SetAttr+0x1e4>)
    f000:	3337      	adds	r3, #55	; 0x37
    f002:	e7d5      	b.n	efb0 <RADIO_SetAttr+0x130>
    f004:	782a      	ldrb	r2, [r5, #0]
    f006:	2405      	movs	r4, #5
    f008:	1e53      	subs	r3, r2, #1
    f00a:	2b16      	cmp	r3, #22
    f00c:	d900      	bls.n	f010 <RADIO_SetAttr+0x190>
    f00e:	e75b      	b.n	eec8 <RADIO_SetAttr+0x48>
    f010:	4b14      	ldr	r3, [pc, #80]	; (f064 <RADIO_SetAttr+0x1e4>)
    f012:	3338      	adds	r3, #56	; 0x38
    f014:	e7cc      	b.n	efb0 <RADIO_SetAttr+0x130>
    f016:	782a      	ldrb	r2, [r5, #0]
    f018:	2405      	movs	r4, #5
    f01a:	1e53      	subs	r3, r2, #1
    f01c:	2b16      	cmp	r3, #22
    f01e:	d900      	bls.n	f022 <RADIO_SetAttr+0x1a2>
    f020:	e752      	b.n	eec8 <RADIO_SetAttr+0x48>
    f022:	4b10      	ldr	r3, [pc, #64]	; (f064 <RADIO_SetAttr+0x1e4>)
    f024:	3339      	adds	r3, #57	; 0x39
    f026:	e7c3      	b.n	efb0 <RADIO_SetAttr+0x130>
    f028:	4b0e      	ldr	r3, [pc, #56]	; (f064 <RADIO_SetAttr+0x1e4>)
    f02a:	0029      	movs	r1, r5
    f02c:	3302      	adds	r3, #2
    f02e:	7fda      	ldrb	r2, [r3, #31]
    f030:	4818      	ldr	r0, [pc, #96]	; (f094 <RADIO_SetAttr+0x214>)
    f032:	4b19      	ldr	r3, [pc, #100]	; (f098 <RADIO_SetAttr+0x218>)
    f034:	4798      	blx	r3
    f036:	e746      	b.n	eec6 <RADIO_SetAttr+0x46>
    f038:	782b      	ldrb	r3, [r5, #0]
    f03a:	1c1a      	adds	r2, r3, #0
    f03c:	2b08      	cmp	r3, #8
    f03e:	d900      	bls.n	f042 <RADIO_SetAttr+0x1c2>
    f040:	2208      	movs	r2, #8
    f042:	4b08      	ldr	r3, [pc, #32]	; (f064 <RADIO_SetAttr+0x1e4>)
    f044:	3302      	adds	r3, #2
    f046:	e79a      	b.n	ef7e <RADIO_SetAttr+0xfe>
    f048:	2405      	movs	r4, #5
    f04a:	782a      	ldrb	r2, [r5, #0]
    f04c:	1fd3      	subs	r3, r2, #7
    f04e:	42a3      	cmp	r3, r4
    f050:	d900      	bls.n	f054 <RADIO_SetAttr+0x1d4>
    f052:	e739      	b.n	eec8 <RADIO_SetAttr+0x48>
    f054:	4b03      	ldr	r3, [pc, #12]	; (f064 <RADIO_SetAttr+0x1e4>)
    f056:	3335      	adds	r3, #53	; 0x35
    f058:	e7aa      	b.n	efb0 <RADIO_SetAttr+0x130>
    f05a:	2405      	movs	r4, #5
    f05c:	e734      	b.n	eec8 <RADIO_SetAttr+0x48>
    f05e:	46c0      	nop			; (mov r8, r8)
    f060:	0000f7b5 	.word	0x0000f7b5
    f064:	20001868 	.word	0x20001868
    f068:	000109b1 	.word	0x000109b1
    f06c:	00011b3d 	.word	0x00011b3d
    f070:	43fa0000 	.word	0x43fa0000
    f074:	00010bad 	.word	0x00010bad
    f078:	00010c91 	.word	0x00010c91
    f07c:	f7d58bc0 	.word	0xf7d58bc0
    f080:	0243d580 	.word	0x0243d580
    f084:	e78fe580 	.word	0xe78fe580
    f088:	06dac2c0 	.word	0x06dac2c0
    f08c:	cc9eec80 	.word	0xcc9eec80
    f090:	096ae380 	.word	0x096ae380
    f094:	20001881 	.word	0x20001881
    f098:	00013a4d 	.word	0x00013a4d

0000f09c <RADIO_Init>:
    f09c:	b510      	push	{r4, lr}
    f09e:	4b0c      	ldr	r3, [pc, #48]	; (f0d0 <RADIO_Init+0x34>)
    f0a0:	4798      	blx	r3
    f0a2:	4b0c      	ldr	r3, [pc, #48]	; (f0d4 <RADIO_Init+0x38>)
    f0a4:	201f      	movs	r0, #31
    f0a6:	4798      	blx	r3
    f0a8:	4c0b      	ldr	r4, [pc, #44]	; (f0d8 <RADIO_Init+0x3c>)
    f0aa:	490c      	ldr	r1, [pc, #48]	; (f0dc <RADIO_Init+0x40>)
    f0ac:	2001      	movs	r0, #1
    f0ae:	47a0      	blx	r4
    f0b0:	490b      	ldr	r1, [pc, #44]	; (f0e0 <RADIO_Init+0x44>)
    f0b2:	2002      	movs	r0, #2
    f0b4:	47a0      	blx	r4
    f0b6:	490b      	ldr	r1, [pc, #44]	; (f0e4 <RADIO_Init+0x48>)
    f0b8:	2004      	movs	r0, #4
    f0ba:	47a0      	blx	r4
    f0bc:	490a      	ldr	r1, [pc, #40]	; (f0e8 <RADIO_Init+0x4c>)
    f0be:	2008      	movs	r0, #8
    f0c0:	47a0      	blx	r4
    f0c2:	490a      	ldr	r1, [pc, #40]	; (f0ec <RADIO_Init+0x50>)
    f0c4:	2010      	movs	r0, #16
    f0c6:	47a0      	blx	r4
    f0c8:	4909      	ldr	r1, [pc, #36]	; (f0f0 <RADIO_Init+0x54>)
    f0ca:	2020      	movs	r0, #32
    f0cc:	47a0      	blx	r4
    f0ce:	bd10      	pop	{r4, pc}
    f0d0:	0000feb1 	.word	0x0000feb1
    f0d4:	0000f7c1 	.word	0x0000f7c1
    f0d8:	00003ff9 	.word	0x00003ff9
    f0dc:	0000f54d 	.word	0x0000f54d
    f0e0:	0000f5c5 	.word	0x0000f5c5
    f0e4:	0000f635 	.word	0x0000f635
    f0e8:	0000f685 	.word	0x0000f685
    f0ec:	0000f6ad 	.word	0x0000f6ad
    f0f0:	0000f6d5 	.word	0x0000f6d5

0000f0f4 <Radio_WriteFrequency>:
    f0f4:	b570      	push	{r4, r5, r6, lr}
    f0f6:	490d      	ldr	r1, [pc, #52]	; (f12c <Radio_WriteFrequency+0x38>)
    f0f8:	4d0d      	ldr	r5, [pc, #52]	; (f130 <Radio_WriteFrequency+0x3c>)
    f0fa:	0006      	movs	r6, r0
    f0fc:	47a8      	blx	r5
    f0fe:	4b0d      	ldr	r3, [pc, #52]	; (f134 <Radio_WriteFrequency+0x40>)
    f100:	0004      	movs	r4, r0
    f102:	490a      	ldr	r1, [pc, #40]	; (f12c <Radio_WriteFrequency+0x38>)
    f104:	0030      	movs	r0, r6
    f106:	4798      	blx	r3
    f108:	0208      	lsls	r0, r1, #8
    f10a:	4908      	ldr	r1, [pc, #32]	; (f12c <Radio_WriteFrequency+0x38>)
    f10c:	47a8      	blx	r5
    f10e:	0224      	lsls	r4, r4, #8
    f110:	1904      	adds	r4, r0, r4
    f112:	0c21      	lsrs	r1, r4, #16
    f114:	4d08      	ldr	r5, [pc, #32]	; (f138 <Radio_WriteFrequency+0x44>)
    f116:	b2c9      	uxtb	r1, r1
    f118:	2006      	movs	r0, #6
    f11a:	47a8      	blx	r5
    f11c:	0a21      	lsrs	r1, r4, #8
    f11e:	b2c9      	uxtb	r1, r1
    f120:	2007      	movs	r0, #7
    f122:	47a8      	blx	r5
    f124:	b2e1      	uxtb	r1, r4
    f126:	2008      	movs	r0, #8
    f128:	47a8      	blx	r5
    f12a:	bd70      	pop	{r4, r5, r6, pc}
    f12c:	00003d09 	.word	0x00003d09
    f130:	0001089d 	.word	0x0001089d
    f134:	000109a9 	.word	0x000109a9
    f138:	00003f25 	.word	0x00003f25

0000f13c <Radio_WriteConfiguration>:
    f13c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f13e:	4cb0      	ldr	r4, [pc, #704]	; (f400 <Radio_WriteConfiguration+0x2c4>)
    f140:	2200      	movs	r2, #0
    f142:	0023      	movs	r3, r4
    f144:	b085      	sub	sp, #20
    f146:	9002      	str	r0, [sp, #8]
    f148:	3334      	adds	r3, #52	; 0x34
    f14a:	0010      	movs	r0, r2
    f14c:	7819      	ldrb	r1, [r3, #0]
    f14e:	4bad      	ldr	r3, [pc, #692]	; (f404 <Radio_WriteConfiguration+0x2c8>)
    f150:	4798      	blx	r3
    f152:	4bad      	ldr	r3, [pc, #692]	; (f408 <Radio_WriteConfiguration+0x2cc>)
    f154:	6820      	ldr	r0, [r4, #0]
    f156:	4798      	blx	r3
    f158:	1ce3      	adds	r3, r4, #3
    f15a:	1d62      	adds	r2, r4, #5
    f15c:	7fdb      	ldrb	r3, [r3, #31]
    f15e:	7fd2      	ldrb	r2, [r2, #31]
    f160:	b25b      	sxtb	r3, r3
    f162:	4eaa      	ldr	r6, [pc, #680]	; (f40c <Radio_WriteConfiguration+0x2d0>)
    f164:	4daa      	ldr	r5, [pc, #680]	; (f410 <Radio_WriteConfiguration+0x2d4>)
    f166:	2a00      	cmp	r2, #0
    f168:	d000      	beq.n	f16c <Radio_WriteConfiguration+0x30>
    f16a:	e0fc      	b.n	f366 <Radio_WriteConfiguration+0x22a>
    f16c:	1c1f      	adds	r7, r3, #0
    f16e:	2b0f      	cmp	r3, #15
    f170:	dc00      	bgt.n	f174 <Radio_WriteConfiguration+0x38>
    f172:	e0ec      	b.n	f34e <Radio_WriteConfiguration+0x212>
    f174:	270f      	movs	r7, #15
    f176:	b27b      	sxtb	r3, r7
    f178:	204d      	movs	r0, #77	; 0x4d
    f17a:	9301      	str	r3, [sp, #4]
    f17c:	47b0      	blx	r6
    f17e:	21f8      	movs	r1, #248	; 0xf8
    f180:	4008      	ands	r0, r1
    f182:	39f4      	subs	r1, #244	; 0xf4
    f184:	4301      	orrs	r1, r0
    f186:	204d      	movs	r0, #77	; 0x4d
    f188:	47a8      	blx	r5
    f18a:	b27b      	sxtb	r3, r7
    f18c:	2b00      	cmp	r3, #0
    f18e:	db00      	blt.n	f192 <Radio_WriteConfiguration+0x56>
    f190:	e0e4      	b.n	f35c <Radio_WriteConfiguration+0x220>
    f192:	3703      	adds	r7, #3
    f194:	b2f9      	uxtb	r1, r7
    f196:	2720      	movs	r7, #32
    f198:	4339      	orrs	r1, r7
    f19a:	2009      	movs	r0, #9
    f19c:	47a8      	blx	r5
    f19e:	0023      	movs	r3, r4
    f1a0:	3334      	adds	r3, #52	; 0x34
    f1a2:	781f      	ldrb	r7, [r3, #0]
    f1a4:	2f01      	cmp	r7, #1
    f1a6:	d000      	beq.n	f1aa <Radio_WriteConfiguration+0x6e>
    f1a8:	e144      	b.n	f434 <Radio_WriteConfiguration+0x2f8>
    f1aa:	7e21      	ldrb	r1, [r4, #24]
    f1ac:	2039      	movs	r0, #57	; 0x39
    f1ae:	47a8      	blx	r5
    f1b0:	4b98      	ldr	r3, [pc, #608]	; (f414 <Radio_WriteConfiguration+0x2d8>)
    f1b2:	201d      	movs	r0, #29
    f1b4:	7819      	ldrb	r1, [r3, #0]
    f1b6:	0023      	movs	r3, r4
    f1b8:	3333      	adds	r3, #51	; 0x33
    f1ba:	781b      	ldrb	r3, [r3, #0]
    f1bc:	0109      	lsls	r1, r1, #4
    f1be:	005b      	lsls	r3, r3, #1
    f1c0:	4319      	orrs	r1, r3
    f1c2:	1de3      	adds	r3, r4, #7
    f1c4:	7fdb      	ldrb	r3, [r3, #31]
    f1c6:	401f      	ands	r7, r3
    f1c8:	4339      	orrs	r1, r7
    f1ca:	b2c9      	uxtb	r1, r1
    f1cc:	47a8      	blx	r5
    f1ce:	1d23      	adds	r3, r4, #4
    f1d0:	7fd9      	ldrb	r1, [r3, #31]
    f1d2:	2304      	movs	r3, #4
    f1d4:	0089      	lsls	r1, r1, #2
    f1d6:	4019      	ands	r1, r3
    f1d8:	0023      	movs	r3, r4
    f1da:	3335      	adds	r3, #53	; 0x35
    f1dc:	781b      	ldrb	r3, [r3, #0]
    f1de:	201e      	movs	r0, #30
    f1e0:	011b      	lsls	r3, r3, #4
    f1e2:	4319      	orrs	r1, r3
    f1e4:	9b02      	ldr	r3, [sp, #8]
    f1e6:	059b      	lsls	r3, r3, #22
    f1e8:	0f9b      	lsrs	r3, r3, #30
    f1ea:	4319      	orrs	r1, r3
    f1ec:	b2c9      	uxtb	r1, r1
    f1ee:	47a8      	blx	r5
    f1f0:	2300      	movs	r3, #0
    f1f2:	8ae1      	ldrh	r1, [r4, #22]
    f1f4:	4299      	cmp	r1, r3
    f1f6:	d011      	beq.n	f21c <Radio_WriteConfiguration+0xe0>
    f1f8:	4a86      	ldr	r2, [pc, #536]	; (f414 <Radio_WriteConfiguration+0x2d8>)
    f1fa:	7812      	ldrb	r2, [r2, #0]
    f1fc:	2a08      	cmp	r2, #8
    f1fe:	d100      	bne.n	f202 <Radio_WriteConfiguration+0xc6>
    f200:	e0e4      	b.n	f3cc <Radio_WriteConfiguration+0x290>
    f202:	2a09      	cmp	r2, #9
    f204:	d100      	bne.n	f208 <Radio_WriteConfiguration+0xcc>
    f206:	e0e3      	b.n	f3d0 <Radio_WriteConfiguration+0x294>
    f208:	2a07      	cmp	r2, #7
    f20a:	d000      	beq.n	f20e <Radio_WriteConfiguration+0xd2>
    f20c:	e0e3      	b.n	f3d6 <Radio_WriteConfiguration+0x29a>
    f20e:	337d      	adds	r3, #125	; 0x7d
    f210:	4359      	muls	r1, r3
    f212:	0023      	movs	r3, r4
    f214:	3335      	adds	r3, #53	; 0x35
    f216:	781b      	ldrb	r3, [r3, #0]
    f218:	40d9      	lsrs	r1, r3
    f21a:	000b      	movs	r3, r1
    f21c:	b2d9      	uxtb	r1, r3
    f21e:	2024      	movs	r0, #36	; 0x24
    f220:	4d7b      	ldr	r5, [pc, #492]	; (f410 <Radio_WriteConfiguration+0x2d4>)
    f222:	47a8      	blx	r5
    f224:	466b      	mov	r3, sp
    f226:	201f      	movs	r0, #31
    f228:	7a19      	ldrb	r1, [r3, #8]
    f22a:	47a8      	blx	r5
    f22c:	2026      	movs	r0, #38	; 0x26
    f22e:	47b0      	blx	r6
    f230:	0023      	movs	r3, r4
    f232:	3335      	adds	r3, #53	; 0x35
    f234:	781b      	ldrb	r3, [r3, #0]
    f236:	2b0c      	cmp	r3, #12
    f238:	d105      	bne.n	f246 <Radio_WriteConfiguration+0x10a>
    f23a:	0023      	movs	r3, r4
    f23c:	3336      	adds	r3, #54	; 0x36
    f23e:	781b      	ldrb	r3, [r3, #0]
    f240:	3b07      	subs	r3, #7
    f242:	2b01      	cmp	r3, #1
    f244:	d906      	bls.n	f254 <Radio_WriteConfiguration+0x118>
    f246:	6b62      	ldr	r2, [r4, #52]	; 0x34
    f248:	4b73      	ldr	r3, [pc, #460]	; (f418 <Radio_WriteConfiguration+0x2dc>)
    f24a:	4013      	ands	r3, r2
    f24c:	4a73      	ldr	r2, [pc, #460]	; (f41c <Radio_WriteConfiguration+0x2e0>)
    f24e:	4293      	cmp	r3, r2
    f250:	d000      	beq.n	f254 <Radio_WriteConfiguration+0x118>
    f252:	e0c2      	b.n	f3da <Radio_WriteConfiguration+0x29e>
    f254:	2108      	movs	r1, #8
    f256:	4308      	orrs	r0, r1
    f258:	b2c0      	uxtb	r0, r0
    f25a:	2104      	movs	r1, #4
    f25c:	4301      	orrs	r1, r0
    f25e:	2026      	movs	r0, #38	; 0x26
    f260:	47a8      	blx	r5
    f262:	2031      	movs	r0, #49	; 0x31
    f264:	47b0      	blx	r6
    f266:	21f8      	movs	r1, #248	; 0xf8
    f268:	4008      	ands	r0, r1
    f26a:	39f5      	subs	r1, #245	; 0xf5
    f26c:	4301      	orrs	r1, r0
    f26e:	2031      	movs	r0, #49	; 0x31
    f270:	47a8      	blx	r5
    f272:	210a      	movs	r1, #10
    f274:	2037      	movs	r0, #55	; 0x37
    f276:	47a8      	blx	r5
    f278:	0023      	movs	r3, r4
    f27a:	3331      	adds	r3, #49	; 0x31
    f27c:	781b      	ldrb	r3, [r3, #0]
    f27e:	2b12      	cmp	r3, #18
    f280:	d11e      	bne.n	f2c0 <Radio_WriteConfiguration+0x184>
    f282:	0023      	movs	r3, r4
    f284:	3336      	adds	r3, #54	; 0x36
    f286:	781b      	ldrb	r3, [r3, #0]
    f288:	3b07      	subs	r3, #7
    f28a:	2b01      	cmp	r3, #1
    f28c:	d80b      	bhi.n	f2a6 <Radio_WriteConfiguration+0x16a>
    f28e:	2031      	movs	r0, #49	; 0x31
    f290:	47b0      	blx	r6
    f292:	217f      	movs	r1, #127	; 0x7f
    f294:	4001      	ands	r1, r0
    f296:	2031      	movs	r0, #49	; 0x31
    f298:	47a8      	blx	r5
    f29a:	2140      	movs	r1, #64	; 0x40
    f29c:	202f      	movs	r0, #47	; 0x2f
    f29e:	47a8      	blx	r5
    f2a0:	2100      	movs	r1, #0
    f2a2:	2030      	movs	r0, #48	; 0x30
    f2a4:	47a8      	blx	r5
    f2a6:	0023      	movs	r3, r4
    f2a8:	3336      	adds	r3, #54	; 0x36
    f2aa:	781b      	ldrb	r3, [r3, #0]
    f2ac:	2b09      	cmp	r3, #9
    f2ae:	d107      	bne.n	f2c0 <Radio_WriteConfiguration+0x184>
    f2b0:	2031      	movs	r0, #49	; 0x31
    f2b2:	47b0      	blx	r6
    f2b4:	2180      	movs	r1, #128	; 0x80
    f2b6:	4249      	negs	r1, r1
    f2b8:	4301      	orrs	r1, r0
    f2ba:	b2c9      	uxtb	r1, r1
    f2bc:	2031      	movs	r0, #49	; 0x31
    f2be:	47a8      	blx	r5
    f2c0:	2033      	movs	r0, #51	; 0x33
    f2c2:	47b0      	blx	r6
    f2c4:	1da3      	adds	r3, r4, #6
    f2c6:	7fd9      	ldrb	r1, [r3, #31]
    f2c8:	2340      	movs	r3, #64	; 0x40
    f2ca:	0189      	lsls	r1, r1, #6
    f2cc:	4398      	bics	r0, r3
    f2ce:	4019      	ands	r1, r3
    f2d0:	4301      	orrs	r1, r0
    f2d2:	b2c9      	uxtb	r1, r1
    f2d4:	2033      	movs	r0, #51	; 0x33
    f2d6:	47a8      	blx	r5
    f2d8:	8aa1      	ldrh	r1, [r4, #20]
    f2da:	2020      	movs	r0, #32
    f2dc:	0a09      	lsrs	r1, r1, #8
    f2de:	47a8      	blx	r5
    f2e0:	7d21      	ldrb	r1, [r4, #20]
    f2e2:	2021      	movs	r0, #33	; 0x21
    f2e4:	47a8      	blx	r5
    f2e6:	2100      	movs	r1, #0
    f2e8:	200d      	movs	r0, #13
    f2ea:	47a8      	blx	r5
    f2ec:	2100      	movs	r1, #0
    f2ee:	200e      	movs	r0, #14
    f2f0:	47a8      	blx	r5
    f2f2:	2100      	movs	r1, #0
    f2f4:	200f      	movs	r0, #15
    f2f6:	47a8      	blx	r5
    f2f8:	0023      	movs	r3, r4
    f2fa:	3331      	adds	r3, #49	; 0x31
    f2fc:	781b      	ldrb	r3, [r3, #0]
    f2fe:	2b12      	cmp	r3, #18
    f300:	d120      	bne.n	f344 <Radio_WriteConfiguration+0x208>
    f302:	0023      	movs	r3, r4
    f304:	3336      	adds	r3, #54	; 0x36
    f306:	781b      	ldrb	r3, [r3, #0]
    f308:	2b09      	cmp	r3, #9
    f30a:	d000      	beq.n	f30e <Radio_WriteConfiguration+0x1d2>
    f30c:	e072      	b.n	f3f4 <Radio_WriteConfiguration+0x2b8>
    f30e:	4a44      	ldr	r2, [pc, #272]	; (f420 <Radio_WriteConfiguration+0x2e4>)
    f310:	6823      	ldr	r3, [r4, #0]
    f312:	1899      	adds	r1, r3, r2
    f314:	4a43      	ldr	r2, [pc, #268]	; (f424 <Radio_WriteConfiguration+0x2e8>)
    f316:	4291      	cmp	r1, r2
    f318:	d862      	bhi.n	f3e0 <Radio_WriteConfiguration+0x2a4>
    f31a:	2102      	movs	r1, #2
    f31c:	2036      	movs	r0, #54	; 0x36
    f31e:	47a8      	blx	r5
    f320:	2164      	movs	r1, #100	; 0x64
    f322:	203a      	movs	r0, #58	; 0x3a
    f324:	47a8      	blx	r5
    f326:	0023      	movs	r3, r4
    f328:	3336      	adds	r3, #54	; 0x36
    f32a:	781b      	ldrb	r3, [r3, #0]
    f32c:	2165      	movs	r1, #101	; 0x65
    f32e:	203a      	movs	r0, #58	; 0x3a
    f330:	2b09      	cmp	r3, #9
    f332:	d162      	bne.n	f3fa <Radio_WriteConfiguration+0x2be>
    f334:	3406      	adds	r4, #6
    f336:	7fe3      	ldrb	r3, [r4, #31]
    f338:	2b01      	cmp	r3, #1
    f33a:	d15e      	bne.n	f3fa <Radio_WriteConfiguration+0x2be>
    f33c:	47a8      	blx	r5
    f33e:	2119      	movs	r1, #25
    f340:	203b      	movs	r0, #59	; 0x3b
    f342:	47a8      	blx	r5
    f344:	21ff      	movs	r1, #255	; 0xff
    f346:	2012      	movs	r0, #18
    f348:	47a8      	blx	r5
    f34a:	b005      	add	sp, #20
    f34c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f34e:	b25b      	sxtb	r3, r3
    f350:	3303      	adds	r3, #3
    f352:	db00      	blt.n	f356 <Radio_WriteConfiguration+0x21a>
    f354:	e70f      	b.n	f176 <Radio_WriteConfiguration+0x3a>
    f356:	4b34      	ldr	r3, [pc, #208]	; (f428 <Radio_WriteConfiguration+0x2ec>)
    f358:	781f      	ldrb	r7, [r3, #0]
    f35a:	e70c      	b.n	f176 <Radio_WriteConfiguration+0x3a>
    f35c:	2170      	movs	r1, #112	; 0x70
    f35e:	9b01      	ldr	r3, [sp, #4]
    f360:	4319      	orrs	r1, r3
    f362:	b2c9      	uxtb	r1, r1
    f364:	e719      	b.n	f19a <Radio_WriteConfiguration+0x5e>
    f366:	2b01      	cmp	r3, #1
    f368:	dd07      	ble.n	f37a <Radio_WriteConfiguration+0x23e>
    f36a:	2714      	movs	r7, #20
    f36c:	2b13      	cmp	r3, #19
    f36e:	dc06      	bgt.n	f37e <Radio_WriteConfiguration+0x242>
    f370:	1c1f      	adds	r7, r3, #0
    f372:	2b11      	cmp	r3, #17
    f374:	dd02      	ble.n	f37c <Radio_WriteConfiguration+0x240>
    f376:	2711      	movs	r7, #17
    f378:	e000      	b.n	f37c <Radio_WriteConfiguration+0x240>
    f37a:	2702      	movs	r7, #2
    f37c:	b27f      	sxtb	r7, r7
    f37e:	200b      	movs	r0, #11
    f380:	47b0      	blx	r6
    f382:	9003      	str	r0, [sp, #12]
    f384:	204d      	movs	r0, #77	; 0x4d
    f386:	47b0      	blx	r6
    f388:	2307      	movs	r3, #7
    f38a:	4398      	bics	r0, r3
    f38c:	b2c1      	uxtb	r1, r0
    f38e:	2f14      	cmp	r7, #20
    f390:	d112      	bne.n	f3b8 <Radio_WriteConfiguration+0x27c>
    f392:	4319      	orrs	r1, r3
    f394:	9b03      	ldr	r3, [sp, #12]
    f396:	37cb      	adds	r7, #203	; 0xcb
    f398:	403b      	ands	r3, r7
    f39a:	001f      	movs	r7, r3
    f39c:	230f      	movs	r3, #15
    f39e:	9301      	str	r3, [sp, #4]
    f3a0:	204d      	movs	r0, #77	; 0x4d
    f3a2:	47a8      	blx	r5
    f3a4:	2180      	movs	r1, #128	; 0x80
    f3a6:	9b01      	ldr	r3, [sp, #4]
    f3a8:	4249      	negs	r1, r1
    f3aa:	4319      	orrs	r1, r3
    f3ac:	b2c9      	uxtb	r1, r1
    f3ae:	2009      	movs	r0, #9
    f3b0:	47a8      	blx	r5
    f3b2:	0039      	movs	r1, r7
    f3b4:	200b      	movs	r0, #11
    f3b6:	e6f1      	b.n	f19c <Radio_WriteConfiguration+0x60>
    f3b8:	3f02      	subs	r7, #2
    f3ba:	b27b      	sxtb	r3, r7
    f3bc:	2720      	movs	r7, #32
    f3be:	2004      	movs	r0, #4
    f3c0:	9301      	str	r3, [sp, #4]
    f3c2:	9b03      	ldr	r3, [sp, #12]
    f3c4:	4301      	orrs	r1, r0
    f3c6:	431f      	orrs	r7, r3
    f3c8:	b2ff      	uxtb	r7, r7
    f3ca:	e7e9      	b.n	f3a0 <Radio_WriteConfiguration+0x264>
    f3cc:	23fa      	movs	r3, #250	; 0xfa
    f3ce:	e71f      	b.n	f210 <Radio_WriteConfiguration+0xd4>
    f3d0:	23fa      	movs	r3, #250	; 0xfa
    f3d2:	005b      	lsls	r3, r3, #1
    f3d4:	e71c      	b.n	f210 <Radio_WriteConfiguration+0xd4>
    f3d6:	0019      	movs	r1, r3
    f3d8:	e71b      	b.n	f212 <Radio_WriteConfiguration+0xd6>
    f3da:	21f7      	movs	r1, #247	; 0xf7
    f3dc:	4008      	ands	r0, r1
    f3de:	e73c      	b.n	f25a <Radio_WriteConfiguration+0x11e>
    f3e0:	4a12      	ldr	r2, [pc, #72]	; (f42c <Radio_WriteConfiguration+0x2f0>)
    f3e2:	189b      	adds	r3, r3, r2
    f3e4:	4a12      	ldr	r2, [pc, #72]	; (f430 <Radio_WriteConfiguration+0x2f4>)
    f3e6:	4293      	cmp	r3, r2
    f3e8:	d804      	bhi.n	f3f4 <Radio_WriteConfiguration+0x2b8>
    f3ea:	2102      	movs	r1, #2
    f3ec:	2036      	movs	r0, #54	; 0x36
    f3ee:	47a8      	blx	r5
    f3f0:	217f      	movs	r1, #127	; 0x7f
    f3f2:	e796      	b.n	f322 <Radio_WriteConfiguration+0x1e6>
    f3f4:	2103      	movs	r1, #3
    f3f6:	2036      	movs	r0, #54	; 0x36
    f3f8:	e794      	b.n	f324 <Radio_WriteConfiguration+0x1e8>
    f3fa:	47a8      	blx	r5
    f3fc:	211d      	movs	r1, #29
    f3fe:	e79f      	b.n	f340 <Radio_WriteConfiguration+0x204>
    f400:	20001868 	.word	0x20001868
    f404:	00008741 	.word	0x00008741
    f408:	0000f0f5 	.word	0x0000f0f5
    f40c:	00003f4d 	.word	0x00003f4d
    f410:	00003f25 	.word	0x00003f25
    f414:	2000189e 	.word	0x2000189e
    f418:	00ffff00 	.word	0x00ffff00
    f41c:	00070b00 	.word	0x00070b00
    f420:	cc9eec80 	.word	0xcc9eec80
    f424:	096ae380 	.word	0x096ae380
    f428:	0001b6a0 	.word	0x0001b6a0
    f42c:	e78fe580 	.word	0xe78fe580
    f430:	06dac2c0 	.word	0x06dac2c0
    f434:	6863      	ldr	r3, [r4, #4]
    f436:	492c      	ldr	r1, [pc, #176]	; (f4e8 <Radio_WriteConfiguration+0x3ac>)
    f438:	0218      	lsls	r0, r3, #8
    f43a:	4b2c      	ldr	r3, [pc, #176]	; (f4ec <Radio_WriteConfiguration+0x3b0>)
    f43c:	4798      	blx	r3
    f43e:	0007      	movs	r7, r0
    f440:	0a01      	lsrs	r1, r0, #8
    f442:	b2c9      	uxtb	r1, r1
    f444:	2004      	movs	r0, #4
    f446:	47a8      	blx	r5
    f448:	b2f9      	uxtb	r1, r7
    f44a:	2005      	movs	r0, #5
    f44c:	47a8      	blx	r5
    f44e:	4b27      	ldr	r3, [pc, #156]	; (f4ec <Radio_WriteConfiguration+0x3b0>)
    f450:	68a1      	ldr	r1, [r4, #8]
    f452:	4827      	ldr	r0, [pc, #156]	; (f4f0 <Radio_WriteConfiguration+0x3b4>)
    f454:	4798      	blx	r3
    f456:	0007      	movs	r7, r0
    f458:	0a01      	lsrs	r1, r0, #8
    f45a:	b2c9      	uxtb	r1, r1
    f45c:	2002      	movs	r0, #2
    f45e:	47a8      	blx	r5
    f460:	b2f9      	uxtb	r1, r7
    f462:	2003      	movs	r0, #3
    f464:	47a8      	blx	r5
    f466:	2100      	movs	r1, #0
    f468:	205d      	movs	r0, #93	; 0x5d
    f46a:	47a8      	blx	r5
    f46c:	8aa1      	ldrh	r1, [r4, #20]
    f46e:	2025      	movs	r0, #37	; 0x25
    f470:	0a09      	lsrs	r1, r1, #8
    f472:	47a8      	blx	r5
    f474:	7d21      	ldrb	r1, [r4, #20]
    f476:	2026      	movs	r0, #38	; 0x26
    f478:	47a8      	blx	r5
    f47a:	219e      	movs	r1, #158	; 0x9e
    f47c:	200d      	movs	r0, #13
    f47e:	47a8      	blx	r5
    f480:	21bf      	movs	r1, #191	; 0xbf
    f482:	2035      	movs	r0, #53	; 0x35
    f484:	47a8      	blx	r5
    f486:	200a      	movs	r0, #10
    f488:	47b0      	blx	r6
    f48a:	0023      	movs	r3, r4
    f48c:	3337      	adds	r3, #55	; 0x37
    f48e:	7819      	ldrb	r1, [r3, #0]
    f490:	2360      	movs	r3, #96	; 0x60
    f492:	0149      	lsls	r1, r1, #5
    f494:	4398      	bics	r0, r3
    f496:	4301      	orrs	r1, r0
    f498:	b2c9      	uxtb	r1, r1
    f49a:	200a      	movs	r0, #10
    f49c:	47a8      	blx	r5
    f49e:	1d23      	adds	r3, r4, #4
    f4a0:	7fdb      	ldrb	r3, [r3, #31]
    f4a2:	21c0      	movs	r1, #192	; 0xc0
    f4a4:	2b00      	cmp	r3, #0
    f4a6:	d000      	beq.n	f4aa <Radio_WriteConfiguration+0x36e>
    f4a8:	3110      	adds	r1, #16
    f4aa:	2030      	movs	r0, #48	; 0x30
    f4ac:	47a8      	blx	r5
    f4ae:	2600      	movs	r6, #0
    f4b0:	1ca3      	adds	r3, r4, #2
    f4b2:	7fd9      	ldrb	r1, [r3, #31]
    f4b4:	428e      	cmp	r6, r1
    f4b6:	d30d      	bcc.n	f4d4 <Radio_WriteConfiguration+0x398>
    f4b8:	2900      	cmp	r1, #0
    f4ba:	d003      	beq.n	f4c4 <Radio_WriteConfiguration+0x388>
    f4bc:	2310      	movs	r3, #16
    f4be:	3901      	subs	r1, #1
    f4c0:	4319      	orrs	r1, r3
    f4c2:	b2c9      	uxtb	r1, r1
    f4c4:	2027      	movs	r0, #39	; 0x27
    f4c6:	47a8      	blx	r5
    f4c8:	21ff      	movs	r1, #255	; 0xff
    f4ca:	203e      	movs	r0, #62	; 0x3e
    f4cc:	47a8      	blx	r5
    f4ce:	21ff      	movs	r1, #255	; 0xff
    f4d0:	203f      	movs	r0, #63	; 0x3f
    f4d2:	e739      	b.n	f348 <Radio_WriteConfiguration+0x20c>
    f4d4:	0030      	movs	r0, r6
    f4d6:	19a3      	adds	r3, r4, r6
    f4d8:	3028      	adds	r0, #40	; 0x28
    f4da:	7e59      	ldrb	r1, [r3, #25]
    f4dc:	b2c0      	uxtb	r0, r0
    f4de:	3601      	adds	r6, #1
    f4e0:	47a8      	blx	r5
    f4e2:	b2f6      	uxtb	r6, r6
    f4e4:	e7e4      	b.n	f4b0 <Radio_WriteConfiguration+0x374>
    f4e6:	46c0      	nop			; (mov r8, r8)
    f4e8:	00003d09 	.word	0x00003d09
    f4ec:	0001089d 	.word	0x0001089d
    f4f0:	01e84800 	.word	0x01e84800

0000f4f4 <RADIO_getMappingAndOpmode>:
    f4f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f4f6:	0006      	movs	r6, r0
    f4f8:	4d06      	ldr	r5, [pc, #24]	; (f514 <RADIO_getMappingAndOpmode+0x20>)
    f4fa:	2040      	movs	r0, #64	; 0x40
    f4fc:	001f      	movs	r7, r3
    f4fe:	0014      	movs	r4, r2
    f500:	9101      	str	r1, [sp, #4]
    f502:	47a8      	blx	r5
    f504:	4004      	ands	r4, r0
    f506:	413c      	asrs	r4, r7
    f508:	2001      	movs	r0, #1
    f50a:	7034      	strb	r4, [r6, #0]
    f50c:	47a8      	blx	r5
    f50e:	9b01      	ldr	r3, [sp, #4]
    f510:	7018      	strb	r0, [r3, #0]
    f512:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    f514:	00003f4d 	.word	0x00003f4d

0000f518 <RADIO_UnhandledInterrupt.part.0>:
    f518:	b510      	push	{r4, lr}
    f51a:	21ff      	movs	r1, #255	; 0xff
    f51c:	2012      	movs	r0, #18
    f51e:	4b01      	ldr	r3, [pc, #4]	; (f524 <RADIO_UnhandledInterrupt.part.0+0xc>)
    f520:	4798      	blx	r3
    f522:	bd10      	pop	{r4, pc}
    f524:	00003f25 	.word	0x00003f25

0000f528 <RADIO_UnhandledInterrupt>:
    f528:	b510      	push	{r4, lr}
    f52a:	2801      	cmp	r0, #1
    f52c:	d102      	bne.n	f534 <RADIO_UnhandledInterrupt+0xc>
    f52e:	4b05      	ldr	r3, [pc, #20]	; (f544 <RADIO_UnhandledInterrupt+0x1c>)
    f530:	4798      	blx	r3
    f532:	bd10      	pop	{r4, pc}
    f534:	21ff      	movs	r1, #255	; 0xff
    f536:	203e      	movs	r0, #62	; 0x3e
    f538:	4c03      	ldr	r4, [pc, #12]	; (f548 <RADIO_UnhandledInterrupt+0x20>)
    f53a:	47a0      	blx	r4
    f53c:	21ff      	movs	r1, #255	; 0xff
    f53e:	203f      	movs	r0, #63	; 0x3f
    f540:	47a0      	blx	r4
    f542:	e7f6      	b.n	f532 <RADIO_UnhandledInterrupt+0xa>
    f544:	0000f519 	.word	0x0000f519
    f548:	00003f25 	.word	0x00003f25

0000f54c <RADIO_DIO0>:
    f54c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f54e:	466b      	mov	r3, sp
    f550:	1ddc      	adds	r4, r3, #7
    f552:	1d9d      	adds	r5, r3, #6
    f554:	22c0      	movs	r2, #192	; 0xc0
    f556:	2306      	movs	r3, #6
    f558:	0028      	movs	r0, r5
    f55a:	0021      	movs	r1, r4
    f55c:	4e12      	ldr	r6, [pc, #72]	; (f5a8 <RADIO_DIO0+0x5c>)
    f55e:	47b0      	blx	r6
    f560:	7823      	ldrb	r3, [r4, #0]
    f562:	7828      	ldrb	r0, [r5, #0]
    f564:	b25a      	sxtb	r2, r3
    f566:	b2c0      	uxtb	r0, r0
    f568:	2a00      	cmp	r2, #0
    f56a:	da0b      	bge.n	f584 <RADIO_DIO0+0x38>
    f56c:	2800      	cmp	r0, #0
    f56e:	d004      	beq.n	f57a <RADIO_DIO0+0x2e>
    f570:	2801      	cmp	r0, #1
    f572:	d005      	beq.n	f580 <RADIO_DIO0+0x34>
    f574:	4b0d      	ldr	r3, [pc, #52]	; (f5ac <RADIO_DIO0+0x60>)
    f576:	4798      	blx	r3
    f578:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f57a:	4b0d      	ldr	r3, [pc, #52]	; (f5b0 <RADIO_DIO0+0x64>)
    f57c:	4798      	blx	r3
    f57e:	e7fb      	b.n	f578 <RADIO_DIO0+0x2c>
    f580:	4b0c      	ldr	r3, [pc, #48]	; (f5b4 <RADIO_DIO0+0x68>)
    f582:	e7fb      	b.n	f57c <RADIO_DIO0+0x30>
    f584:	2800      	cmp	r0, #0
    f586:	d10a      	bne.n	f59e <RADIO_DIO0+0x52>
    f588:	2207      	movs	r2, #7
    f58a:	4013      	ands	r3, r2
    f58c:	7023      	strb	r3, [r4, #0]
    f58e:	2b03      	cmp	r3, #3
    f590:	d101      	bne.n	f596 <RADIO_DIO0+0x4a>
    f592:	4b09      	ldr	r3, [pc, #36]	; (f5b8 <RADIO_DIO0+0x6c>)
    f594:	e7f2      	b.n	f57c <RADIO_DIO0+0x30>
    f596:	2b05      	cmp	r3, #5
    f598:	d102      	bne.n	f5a0 <RADIO_DIO0+0x54>
    f59a:	4b08      	ldr	r3, [pc, #32]	; (f5bc <RADIO_DIO0+0x70>)
    f59c:	e7ee      	b.n	f57c <RADIO_DIO0+0x30>
    f59e:	2000      	movs	r0, #0
    f5a0:	4b07      	ldr	r3, [pc, #28]	; (f5c0 <RADIO_DIO0+0x74>)
    f5a2:	4798      	blx	r3
    f5a4:	e7e8      	b.n	f578 <RADIO_DIO0+0x2c>
    f5a6:	46c0      	nop			; (mov r8, r8)
    f5a8:	0000f4f5 	.word	0x0000f4f5
    f5ac:	0000f519 	.word	0x0000f519
    f5b0:	0000fcd1 	.word	0x0000fcd1
    f5b4:	0000fbd5 	.word	0x0000fbd5
    f5b8:	0000fc51 	.word	0x0000fc51
    f5bc:	0000fd4d 	.word	0x0000fd4d
    f5c0:	0000f529 	.word	0x0000f529

0000f5c4 <RADIO_DIO1>:
    f5c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f5c6:	466b      	mov	r3, sp
    f5c8:	1ddc      	adds	r4, r3, #7
    f5ca:	1d9d      	adds	r5, r3, #6
    f5cc:	2230      	movs	r2, #48	; 0x30
    f5ce:	2304      	movs	r3, #4
    f5d0:	0021      	movs	r1, r4
    f5d2:	0028      	movs	r0, r5
    f5d4:	4e11      	ldr	r6, [pc, #68]	; (f61c <RADIO_DIO1+0x58>)
    f5d6:	47b0      	blx	r6
    f5d8:	7822      	ldrb	r2, [r4, #0]
    f5da:	782b      	ldrb	r3, [r5, #0]
    f5dc:	b251      	sxtb	r1, r2
    f5de:	2900      	cmp	r1, #0
    f5e0:	da0c      	bge.n	f5fc <RADIO_DIO1+0x38>
    f5e2:	b2db      	uxtb	r3, r3
    f5e4:	2b00      	cmp	r3, #0
    f5e6:	d004      	beq.n	f5f2 <RADIO_DIO1+0x2e>
    f5e8:	2b01      	cmp	r3, #1
    f5ea:	d005      	beq.n	f5f8 <RADIO_DIO1+0x34>
    f5ec:	4b0c      	ldr	r3, [pc, #48]	; (f620 <RADIO_DIO1+0x5c>)
    f5ee:	4798      	blx	r3
    f5f0:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f5f2:	4b0c      	ldr	r3, [pc, #48]	; (f624 <RADIO_DIO1+0x60>)
    f5f4:	4798      	blx	r3
    f5f6:	e7fb      	b.n	f5f0 <RADIO_DIO1+0x2c>
    f5f8:	4b0b      	ldr	r3, [pc, #44]	; (f628 <RADIO_DIO1+0x64>)
    f5fa:	e7fb      	b.n	f5f4 <RADIO_DIO1+0x30>
    f5fc:	2107      	movs	r1, #7
    f5fe:	b2db      	uxtb	r3, r3
    f600:	400a      	ands	r2, r1
    f602:	7022      	strb	r2, [r4, #0]
    f604:	2b00      	cmp	r3, #0
    f606:	d005      	beq.n	f614 <RADIO_DIO1+0x50>
    f608:	2b01      	cmp	r3, #1
    f60a:	d1f1      	bne.n	f5f0 <RADIO_DIO1+0x2c>
    f60c:	2a03      	cmp	r2, #3
    f60e:	d1ef      	bne.n	f5f0 <RADIO_DIO1+0x2c>
    f610:	4b06      	ldr	r3, [pc, #24]	; (f62c <RADIO_DIO1+0x68>)
    f612:	e7ef      	b.n	f5f4 <RADIO_DIO1+0x30>
    f614:	4b06      	ldr	r3, [pc, #24]	; (f630 <RADIO_DIO1+0x6c>)
    f616:	2a05      	cmp	r2, #5
    f618:	d1ea      	bne.n	f5f0 <RADIO_DIO1+0x2c>
    f61a:	e7eb      	b.n	f5f4 <RADIO_DIO1+0x30>
    f61c:	0000f4f5 	.word	0x0000f4f5
    f620:	0000f519 	.word	0x0000f519
    f624:	0000fb59 	.word	0x0000fb59
    f628:	00008825 	.word	0x00008825
    f62c:	0000f981 	.word	0x0000f981
    f630:	0000f8e5 	.word	0x0000f8e5

0000f634 <RADIO_DIO2>:
    f634:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f636:	466b      	mov	r3, sp
    f638:	1ddc      	adds	r4, r3, #7
    f63a:	1d9d      	adds	r5, r3, #6
    f63c:	220c      	movs	r2, #12
    f63e:	2302      	movs	r3, #2
    f640:	0021      	movs	r1, r4
    f642:	0028      	movs	r0, r5
    f644:	4e0b      	ldr	r6, [pc, #44]	; (f674 <RADIO_DIO2+0x40>)
    f646:	47b0      	blx	r6
    f648:	7823      	ldrb	r3, [r4, #0]
    f64a:	782a      	ldrb	r2, [r5, #0]
    f64c:	b259      	sxtb	r1, r3
    f64e:	2900      	cmp	r1, #0
    f650:	da05      	bge.n	f65e <RADIO_DIO2+0x2a>
    f652:	4b09      	ldr	r3, [pc, #36]	; (f678 <RADIO_DIO2+0x44>)
    f654:	2a02      	cmp	r2, #2
    f656:	d90a      	bls.n	f66e <RADIO_DIO2+0x3a>
    f658:	4b08      	ldr	r3, [pc, #32]	; (f67c <RADIO_DIO2+0x48>)
    f65a:	4798      	blx	r3
    f65c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f65e:	2107      	movs	r1, #7
    f660:	400b      	ands	r3, r1
    f662:	7023      	strb	r3, [r4, #0]
    f664:	2a03      	cmp	r2, #3
    f666:	d1f9      	bne.n	f65c <RADIO_DIO2+0x28>
    f668:	2b05      	cmp	r3, #5
    f66a:	d1f7      	bne.n	f65c <RADIO_DIO2+0x28>
    f66c:	4b04      	ldr	r3, [pc, #16]	; (f680 <RADIO_DIO2+0x4c>)
    f66e:	4798      	blx	r3
    f670:	e7f4      	b.n	f65c <RADIO_DIO2+0x28>
    f672:	46c0      	nop			; (mov r8, r8)
    f674:	0000f4f5 	.word	0x0000f4f5
    f678:	00008825 	.word	0x00008825
    f67c:	0000f519 	.word	0x0000f519
    f680:	0000f8b5 	.word	0x0000f8b5

0000f684 <RADIO_DIO3>:
    f684:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f686:	466b      	mov	r3, sp
    f688:	4668      	mov	r0, sp
    f68a:	1ddc      	adds	r4, r3, #7
    f68c:	2203      	movs	r2, #3
    f68e:	2300      	movs	r3, #0
    f690:	0021      	movs	r1, r4
    f692:	3006      	adds	r0, #6
    f694:	4d03      	ldr	r5, [pc, #12]	; (f6a4 <RADIO_DIO3+0x20>)
    f696:	47a8      	blx	r5
    f698:	7823      	ldrb	r3, [r4, #0]
    f69a:	2b7f      	cmp	r3, #127	; 0x7f
    f69c:	d901      	bls.n	f6a2 <RADIO_DIO3+0x1e>
    f69e:	4b02      	ldr	r3, [pc, #8]	; (f6a8 <RADIO_DIO3+0x24>)
    f6a0:	4798      	blx	r3
    f6a2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f6a4:	0000f4f5 	.word	0x0000f4f5
    f6a8:	0000f519 	.word	0x0000f519

0000f6ac <RADIO_DIO4>:
    f6ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f6ae:	466b      	mov	r3, sp
    f6b0:	4668      	mov	r0, sp
    f6b2:	1ddc      	adds	r4, r3, #7
    f6b4:	2306      	movs	r3, #6
    f6b6:	22c0      	movs	r2, #192	; 0xc0
    f6b8:	18c0      	adds	r0, r0, r3
    f6ba:	0021      	movs	r1, r4
    f6bc:	4d03      	ldr	r5, [pc, #12]	; (f6cc <RADIO_DIO4+0x20>)
    f6be:	47a8      	blx	r5
    f6c0:	7823      	ldrb	r3, [r4, #0]
    f6c2:	2b7f      	cmp	r3, #127	; 0x7f
    f6c4:	d901      	bls.n	f6ca <RADIO_DIO4+0x1e>
    f6c6:	4b02      	ldr	r3, [pc, #8]	; (f6d0 <RADIO_DIO4+0x24>)
    f6c8:	4798      	blx	r3
    f6ca:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f6cc:	0000f4f5 	.word	0x0000f4f5
    f6d0:	0000f519 	.word	0x0000f519

0000f6d4 <RADIO_DIO5>:
    f6d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f6d6:	466b      	mov	r3, sp
    f6d8:	4668      	mov	r0, sp
    f6da:	1ddc      	adds	r4, r3, #7
    f6dc:	2230      	movs	r2, #48	; 0x30
    f6de:	2304      	movs	r3, #4
    f6e0:	0021      	movs	r1, r4
    f6e2:	3006      	adds	r0, #6
    f6e4:	4d03      	ldr	r5, [pc, #12]	; (f6f4 <RADIO_DIO5+0x20>)
    f6e6:	47a8      	blx	r5
    f6e8:	7823      	ldrb	r3, [r4, #0]
    f6ea:	2b7f      	cmp	r3, #127	; 0x7f
    f6ec:	d901      	bls.n	f6f2 <RADIO_DIO5+0x1e>
    f6ee:	4b02      	ldr	r3, [pc, #8]	; (f6f8 <RADIO_DIO5+0x24>)
    f6f0:	4798      	blx	r3
    f6f2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f6f4:	0000f4f5 	.word	0x0000f4f5
    f6f8:	0000f519 	.word	0x0000f519

0000f6fc <radioPostTask>:
    f6fc:	b510      	push	{r4, lr}
    f6fe:	0004      	movs	r4, r0
    f700:	4b05      	ldr	r3, [pc, #20]	; (f718 <radioPostTask+0x1c>)
    f702:	4798      	blx	r3
    f704:	4b05      	ldr	r3, [pc, #20]	; (f71c <radioPostTask+0x20>)
    f706:	8818      	ldrh	r0, [r3, #0]
    f708:	4320      	orrs	r0, r4
    f70a:	8018      	strh	r0, [r3, #0]
    f70c:	4b04      	ldr	r3, [pc, #16]	; (f720 <radioPostTask+0x24>)
    f70e:	4798      	blx	r3
    f710:	2002      	movs	r0, #2
    f712:	4b04      	ldr	r3, [pc, #16]	; (f724 <radioPostTask+0x28>)
    f714:	4798      	blx	r3
    f716:	bd10      	pop	{r4, pc}
    f718:	0000419d 	.word	0x0000419d
    f71c:	20001086 	.word	0x20001086
    f720:	000041a9 	.word	0x000041a9
    f724:	00008709 	.word	0x00008709

0000f728 <radioClearTask>:
    f728:	b510      	push	{r4, lr}
    f72a:	0004      	movs	r4, r0
    f72c:	4b04      	ldr	r3, [pc, #16]	; (f740 <radioClearTask+0x18>)
    f72e:	4798      	blx	r3
    f730:	4a04      	ldr	r2, [pc, #16]	; (f744 <radioClearTask+0x1c>)
    f732:	8813      	ldrh	r3, [r2, #0]
    f734:	43a3      	bics	r3, r4
    f736:	8013      	strh	r3, [r2, #0]
    f738:	4b03      	ldr	r3, [pc, #12]	; (f748 <radioClearTask+0x20>)
    f73a:	4798      	blx	r3
    f73c:	bd10      	pop	{r4, pc}
    f73e:	46c0      	nop			; (mov r8, r8)
    f740:	0000419d 	.word	0x0000419d
    f744:	20001086 	.word	0x20001086
    f748:	000041a9 	.word	0x000041a9

0000f74c <RADIO_TaskHandler>:
    f74c:	b570      	push	{r4, r5, r6, lr}
    f74e:	2400      	movs	r4, #0
    f750:	4d10      	ldr	r5, [pc, #64]	; (f794 <RADIO_TaskHandler+0x48>)
    f752:	2601      	movs	r6, #1
    f754:	882b      	ldrh	r3, [r5, #0]
    f756:	42a3      	cmp	r3, r4
    f758:	d015      	beq.n	f786 <RADIO_TaskHandler+0x3a>
    f75a:	882b      	ldrh	r3, [r5, #0]
    f75c:	4123      	asrs	r3, r4
    f75e:	4233      	tst	r3, r6
    f760:	d013      	beq.n	f78a <RADIO_TaskHandler+0x3e>
    f762:	40a6      	lsls	r6, r4
    f764:	4b0c      	ldr	r3, [pc, #48]	; (f798 <RADIO_TaskHandler+0x4c>)
    f766:	4798      	blx	r3
    f768:	882b      	ldrh	r3, [r5, #0]
    f76a:	00a4      	lsls	r4, r4, #2
    f76c:	43b3      	bics	r3, r6
    f76e:	802b      	strh	r3, [r5, #0]
    f770:	4b0a      	ldr	r3, [pc, #40]	; (f79c <RADIO_TaskHandler+0x50>)
    f772:	4798      	blx	r3
    f774:	4b0a      	ldr	r3, [pc, #40]	; (f7a0 <RADIO_TaskHandler+0x54>)
    f776:	58e3      	ldr	r3, [r4, r3]
    f778:	4798      	blx	r3
    f77a:	882b      	ldrh	r3, [r5, #0]
    f77c:	2b00      	cmp	r3, #0
    f77e:	d002      	beq.n	f786 <RADIO_TaskHandler+0x3a>
    f780:	2002      	movs	r0, #2
    f782:	4b08      	ldr	r3, [pc, #32]	; (f7a4 <RADIO_TaskHandler+0x58>)
    f784:	4798      	blx	r3
    f786:	2000      	movs	r0, #0
    f788:	bd70      	pop	{r4, r5, r6, pc}
    f78a:	3401      	adds	r4, #1
    f78c:	2c05      	cmp	r4, #5
    f78e:	d1e4      	bne.n	f75a <RADIO_TaskHandler+0xe>
    f790:	e7f9      	b.n	f786 <RADIO_TaskHandler+0x3a>
    f792:	46c0      	nop			; (mov r8, r8)
    f794:	20001086 	.word	0x20001086
    f798:	0000419d 	.word	0x0000419d
    f79c:	000041a9 	.word	0x000041a9
    f7a0:	0001b6a4 	.word	0x0001b6a4
    f7a4:	00008709 	.word	0x00008709

0000f7a8 <RadioSetState>:
    f7a8:	4b01      	ldr	r3, [pc, #4]	; (f7b0 <RadioSetState+0x8>)
    f7aa:	7018      	strb	r0, [r3, #0]
    f7ac:	4770      	bx	lr
    f7ae:	46c0      	nop			; (mov r8, r8)
    f7b0:	20001e57 	.word	0x20001e57

0000f7b4 <RADIO_GetState>:
    f7b4:	4b01      	ldr	r3, [pc, #4]	; (f7bc <RADIO_GetState+0x8>)
    f7b6:	7818      	ldrb	r0, [r3, #0]
    f7b8:	b2c0      	uxtb	r0, r0
    f7ba:	4770      	bx	lr
    f7bc:	20001e57 	.word	0x20001e57

0000f7c0 <RADIO_SetCallbackBitmask>:
    f7c0:	4a02      	ldr	r2, [pc, #8]	; (f7cc <RADIO_SetCallbackBitmask+0xc>)
    f7c2:	7813      	ldrb	r3, [r2, #0]
    f7c4:	4318      	orrs	r0, r3
    f7c6:	7010      	strb	r0, [r2, #0]
    f7c8:	4770      	bx	lr
    f7ca:	46c0      	nop			; (mov r8, r8)
    f7cc:	20001e56 	.word	0x20001e56

0000f7d0 <RADIO_Transmit>:
    f7d0:	b570      	push	{r4, r5, r6, lr}
    f7d2:	4d10      	ldr	r5, [pc, #64]	; (f814 <RADIO_Transmit+0x44>)
    f7d4:	0006      	movs	r6, r0
    f7d6:	782b      	ldrb	r3, [r5, #0]
    f7d8:	2004      	movs	r0, #4
    f7da:	2b01      	cmp	r3, #1
    f7dc:	d118      	bne.n	f810 <RADIO_Transmit+0x40>
    f7de:	4c0e      	ldr	r4, [pc, #56]	; (f818 <RADIO_Transmit+0x48>)
    f7e0:	0023      	movs	r3, r4
    f7e2:	332f      	adds	r3, #47	; 0x2f
    f7e4:	7818      	ldrb	r0, [r3, #0]
    f7e6:	4b0d      	ldr	r3, [pc, #52]	; (f81c <RADIO_Transmit+0x4c>)
    f7e8:	4798      	blx	r3
    f7ea:	4b0d      	ldr	r3, [pc, #52]	; (f820 <RADIO_Transmit+0x50>)
    f7ec:	7832      	ldrb	r2, [r6, #0]
    f7ee:	6871      	ldr	r1, [r6, #4]
    f7f0:	701a      	strb	r2, [r3, #0]
    f7f2:	4b0c      	ldr	r3, [pc, #48]	; (f824 <RADIO_Transmit+0x54>)
    f7f4:	3434      	adds	r4, #52	; 0x34
    f7f6:	6019      	str	r1, [r3, #0]
    f7f8:	7821      	ldrb	r1, [r4, #0]
    f7fa:	2302      	movs	r3, #2
    f7fc:	2900      	cmp	r1, #0
    f7fe:	d102      	bne.n	f806 <RADIO_Transmit+0x36>
    f800:	0018      	movs	r0, r3
    f802:	2a3f      	cmp	r2, #63	; 0x3f
    f804:	d804      	bhi.n	f810 <RADIO_Transmit+0x40>
    f806:	702b      	strb	r3, [r5, #0]
    f808:	2004      	movs	r0, #4
    f80a:	4b07      	ldr	r3, [pc, #28]	; (f828 <RADIO_Transmit+0x58>)
    f80c:	4798      	blx	r3
    f80e:	2000      	movs	r0, #0
    f810:	bd70      	pop	{r4, r5, r6, pc}
    f812:	46c0      	nop			; (mov r8, r8)
    f814:	20001e57 	.word	0x20001e57
    f818:	20001868 	.word	0x20001868
    f81c:	000083e9 	.word	0x000083e9
    f820:	200010ac 	.word	0x200010ac
    f824:	200010a8 	.word	0x200010a8
    f828:	0000f6fd 	.word	0x0000f6fd

0000f82c <Radio_FSKTxPayloadHandler>:
    f82c:	b570      	push	{r4, r5, r6, lr}
    f82e:	4b1c      	ldr	r3, [pc, #112]	; (f8a0 <Radio_FSKTxPayloadHandler+0x74>)
    f830:	000d      	movs	r5, r1
    f832:	4798      	blx	r3
    f834:	4c1b      	ldr	r4, [pc, #108]	; (f8a4 <Radio_FSKTxPayloadHandler+0x78>)
    f836:	3458      	adds	r4, #88	; 0x58
    f838:	7820      	ldrb	r0, [r4, #0]
    f83a:	b2c0      	uxtb	r0, r0
    f83c:	2800      	cmp	r0, #0
    f83e:	d112      	bne.n	f866 <Radio_FSKTxPayloadHandler+0x3a>
    f840:	2d00      	cmp	r5, #0
    f842:	d007      	beq.n	f854 <Radio_FSKTxPayloadHandler+0x28>
    f844:	4918      	ldr	r1, [pc, #96]	; (f8a8 <Radio_FSKTxPayloadHandler+0x7c>)
    f846:	4b19      	ldr	r3, [pc, #100]	; (f8ac <Radio_FSKTxPayloadHandler+0x80>)
    f848:	2d3e      	cmp	r5, #62	; 0x3e
    f84a:	d806      	bhi.n	f85a <Radio_FSKTxPayloadHandler+0x2e>
    f84c:	002a      	movs	r2, r5
    f84e:	6809      	ldr	r1, [r1, #0]
    f850:	4798      	blx	r3
    f852:	7025      	strb	r5, [r4, #0]
    f854:	4b16      	ldr	r3, [pc, #88]	; (f8b0 <Radio_FSKTxPayloadHandler+0x84>)
    f856:	4798      	blx	r3
    f858:	bd70      	pop	{r4, r5, r6, pc}
    f85a:	223f      	movs	r2, #63	; 0x3f
    f85c:	6809      	ldr	r1, [r1, #0]
    f85e:	4798      	blx	r3
    f860:	233f      	movs	r3, #63	; 0x3f
    f862:	7023      	strb	r3, [r4, #0]
    f864:	e7f6      	b.n	f854 <Radio_FSKTxPayloadHandler+0x28>
    f866:	7823      	ldrb	r3, [r4, #0]
    f868:	429d      	cmp	r5, r3
    f86a:	d0f3      	beq.n	f854 <Radio_FSKTxPayloadHandler+0x28>
    f86c:	7822      	ldrb	r2, [r4, #0]
    f86e:	480e      	ldr	r0, [pc, #56]	; (f8a8 <Radio_FSKTxPayloadHandler+0x7c>)
    f870:	1aaa      	subs	r2, r5, r2
    f872:	b2d2      	uxtb	r2, r2
    f874:	4b0d      	ldr	r3, [pc, #52]	; (f8ac <Radio_FSKTxPayloadHandler+0x80>)
    f876:	2a3f      	cmp	r2, #63	; 0x3f
    f878:	d807      	bhi.n	f88a <Radio_FSKTxPayloadHandler+0x5e>
    f87a:	7826      	ldrb	r6, [r4, #0]
    f87c:	7822      	ldrb	r2, [r4, #0]
    f87e:	6801      	ldr	r1, [r0, #0]
    f880:	1aaa      	subs	r2, r5, r2
    f882:	b2d2      	uxtb	r2, r2
    f884:	1989      	adds	r1, r1, r6
    f886:	2000      	movs	r0, #0
    f888:	e7e2      	b.n	f850 <Radio_FSKTxPayloadHandler+0x24>
    f88a:	7822      	ldrb	r2, [r4, #0]
    f88c:	6801      	ldr	r1, [r0, #0]
    f88e:	2000      	movs	r0, #0
    f890:	1889      	adds	r1, r1, r2
    f892:	223f      	movs	r2, #63	; 0x3f
    f894:	4798      	blx	r3
    f896:	7823      	ldrb	r3, [r4, #0]
    f898:	333f      	adds	r3, #63	; 0x3f
    f89a:	b2db      	uxtb	r3, r3
    f89c:	e7e1      	b.n	f862 <Radio_FSKTxPayloadHandler+0x36>
    f89e:	46c0      	nop			; (mov r8, r8)
    f8a0:	000001ad 	.word	0x000001ad
    f8a4:	20001868 	.word	0x20001868
    f8a8:	200010a8 	.word	0x200010a8
    f8ac:	00003f79 	.word	0x00003f79
    f8b0:	000001ed 	.word	0x000001ed

0000f8b4 <RADIO_FSKSyncAddr>:
    f8b4:	4b08      	ldr	r3, [pc, #32]	; (f8d8 <RADIO_FSKSyncAddr+0x24>)
    f8b6:	b510      	push	{r4, lr}
    f8b8:	4798      	blx	r3
    f8ba:	4b08      	ldr	r3, [pc, #32]	; (f8dc <RADIO_FSKSyncAddr+0x28>)
    f8bc:	001a      	movs	r2, r3
    f8be:	3234      	adds	r2, #52	; 0x34
    f8c0:	7812      	ldrb	r2, [r2, #0]
    f8c2:	2a00      	cmp	r2, #0
    f8c4:	d104      	bne.n	f8d0 <RADIO_FSKSyncAddr+0x1c>
    f8c6:	0019      	movs	r1, r3
    f8c8:	3358      	adds	r3, #88	; 0x58
    f8ca:	312c      	adds	r1, #44	; 0x2c
    f8cc:	700a      	strb	r2, [r1, #0]
    f8ce:	701a      	strb	r2, [r3, #0]
    f8d0:	4b03      	ldr	r3, [pc, #12]	; (f8e0 <RADIO_FSKSyncAddr+0x2c>)
    f8d2:	4798      	blx	r3
    f8d4:	bd10      	pop	{r4, pc}
    f8d6:	46c0      	nop			; (mov r8, r8)
    f8d8:	000001ad 	.word	0x000001ad
    f8dc:	20001868 	.word	0x20001868
    f8e0:	000001ed 	.word	0x000001ed

0000f8e4 <RADIO_FSKFifoLevel>:
    f8e4:	b570      	push	{r4, r5, r6, lr}
    f8e6:	4b22      	ldr	r3, [pc, #136]	; (f970 <RADIO_FSKFifoLevel+0x8c>)
    f8e8:	4798      	blx	r3
    f8ea:	4d22      	ldr	r5, [pc, #136]	; (f974 <RADIO_FSKFifoLevel+0x90>)
    f8ec:	002a      	movs	r2, r5
    f8ee:	002b      	movs	r3, r5
    f8f0:	322c      	adds	r2, #44	; 0x2c
    f8f2:	3358      	adds	r3, #88	; 0x58
    f8f4:	7810      	ldrb	r0, [r2, #0]
    f8f6:	7819      	ldrb	r1, [r3, #0]
    f8f8:	4288      	cmp	r0, r1
    f8fa:	d105      	bne.n	f908 <RADIO_FSKFifoLevel+0x24>
    f8fc:	7812      	ldrb	r2, [r2, #0]
    f8fe:	2a00      	cmp	r2, #0
    f900:	d002      	beq.n	f908 <RADIO_FSKFifoLevel+0x24>
    f902:	781b      	ldrb	r3, [r3, #0]
    f904:	2b00      	cmp	r3, #0
    f906:	d11f      	bne.n	f948 <RADIO_FSKFifoLevel+0x64>
    f908:	0029      	movs	r1, r5
    f90a:	312c      	adds	r1, #44	; 0x2c
    f90c:	7808      	ldrb	r0, [r1, #0]
    f90e:	b2c0      	uxtb	r0, r0
    f910:	2800      	cmp	r0, #0
    f912:	d102      	bne.n	f91a <RADIO_FSKFifoLevel+0x36>
    f914:	2201      	movs	r2, #1
    f916:	4b18      	ldr	r3, [pc, #96]	; (f978 <RADIO_FSKFifoLevel+0x94>)
    f918:	4798      	blx	r3
    f91a:	002e      	movs	r6, r5
    f91c:	002c      	movs	r4, r5
    f91e:	362c      	adds	r6, #44	; 0x2c
    f920:	3458      	adds	r4, #88	; 0x58
    f922:	7833      	ldrb	r3, [r6, #0]
    f924:	7822      	ldrb	r2, [r4, #0]
    f926:	1a9b      	subs	r3, r3, r2
    f928:	b2db      	uxtb	r3, r3
    f92a:	2b3e      	cmp	r3, #62	; 0x3e
    f92c:	d80f      	bhi.n	f94e <RADIO_FSKFifoLevel+0x6a>
    f92e:	7823      	ldrb	r3, [r4, #0]
    f930:	7832      	ldrb	r2, [r6, #0]
    f932:	7821      	ldrb	r1, [r4, #0]
    f934:	2000      	movs	r0, #0
    f936:	1a52      	subs	r2, r2, r1
    f938:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    f93a:	b2d2      	uxtb	r2, r2
    f93c:	18c9      	adds	r1, r1, r3
    f93e:	4b0e      	ldr	r3, [pc, #56]	; (f978 <RADIO_FSKFifoLevel+0x94>)
    f940:	4798      	blx	r3
    f942:	7833      	ldrb	r3, [r6, #0]
    f944:	b2db      	uxtb	r3, r3
    f946:	7023      	strb	r3, [r4, #0]
    f948:	4b0c      	ldr	r3, [pc, #48]	; (f97c <RADIO_FSKFifoLevel+0x98>)
    f94a:	4798      	blx	r3
    f94c:	bd70      	pop	{r4, r5, r6, pc}
    f94e:	7833      	ldrb	r3, [r6, #0]
    f950:	7822      	ldrb	r2, [r4, #0]
    f952:	1a9b      	subs	r3, r3, r2
    f954:	b2db      	uxtb	r3, r3
    f956:	2b3f      	cmp	r3, #63	; 0x3f
    f958:	d9f6      	bls.n	f948 <RADIO_FSKFifoLevel+0x64>
    f95a:	7823      	ldrb	r3, [r4, #0]
    f95c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    f95e:	223f      	movs	r2, #63	; 0x3f
    f960:	18c9      	adds	r1, r1, r3
    f962:	2000      	movs	r0, #0
    f964:	4b04      	ldr	r3, [pc, #16]	; (f978 <RADIO_FSKFifoLevel+0x94>)
    f966:	4798      	blx	r3
    f968:	7823      	ldrb	r3, [r4, #0]
    f96a:	333f      	adds	r3, #63	; 0x3f
    f96c:	e7ea      	b.n	f944 <RADIO_FSKFifoLevel+0x60>
    f96e:	46c0      	nop			; (mov r8, r8)
    f970:	000001ad 	.word	0x000001ad
    f974:	20001868 	.word	0x20001868
    f978:	00003fb9 	.word	0x00003fb9
    f97c:	000001ed 	.word	0x000001ed

0000f980 <RADIO_FSKFifoEmpty>:
    f980:	b510      	push	{r4, lr}
    f982:	4b03      	ldr	r3, [pc, #12]	; (f990 <RADIO_FSKFifoEmpty+0x10>)
    f984:	7819      	ldrb	r1, [r3, #0]
    f986:	4b03      	ldr	r3, [pc, #12]	; (f994 <RADIO_FSKFifoEmpty+0x14>)
    f988:	6818      	ldr	r0, [r3, #0]
    f98a:	4b03      	ldr	r3, [pc, #12]	; (f998 <RADIO_FSKFifoEmpty+0x18>)
    f98c:	4798      	blx	r3
    f98e:	bd10      	pop	{r4, pc}
    f990:	200010ac 	.word	0x200010ac
    f994:	200010a8 	.word	0x200010a8
    f998:	0000f82d 	.word	0x0000f82d

0000f99c <RADIO_GetData>:
    f99c:	4b03      	ldr	r3, [pc, #12]	; (f9ac <RADIO_GetData+0x10>)
    f99e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    f9a0:	332c      	adds	r3, #44	; 0x2c
    f9a2:	6002      	str	r2, [r0, #0]
    f9a4:	781b      	ldrb	r3, [r3, #0]
    f9a6:	2000      	movs	r0, #0
    f9a8:	800b      	strh	r3, [r1, #0]
    f9aa:	4770      	bx	lr
    f9ac:	20001868 	.word	0x20001868

0000f9b0 <Radio_EnableRfControl>:
    f9b0:	b510      	push	{r4, lr}
    f9b2:	4b08      	ldr	r3, [pc, #32]	; (f9d4 <Radio_EnableRfControl+0x24>)
    f9b4:	0001      	movs	r1, r0
    f9b6:	681a      	ldr	r2, [r3, #0]
    f9b8:	4807      	ldr	r0, [pc, #28]	; (f9d8 <Radio_EnableRfControl+0x28>)
    f9ba:	4c08      	ldr	r4, [pc, #32]	; (f9dc <Radio_EnableRfControl+0x2c>)
    f9bc:	1812      	adds	r2, r2, r0
    f9be:	2000      	movs	r0, #0
    f9c0:	42a2      	cmp	r2, r4
    f9c2:	d804      	bhi.n	f9ce <Radio_EnableRfControl+0x1e>
    f9c4:	3305      	adds	r3, #5
    f9c6:	7fdb      	ldrb	r3, [r3, #31]
    f9c8:	1e58      	subs	r0, r3, #1
    f9ca:	4183      	sbcs	r3, r0
    f9cc:	1c58      	adds	r0, r3, #1
    f9ce:	4b04      	ldr	r3, [pc, #16]	; (f9e0 <Radio_EnableRfControl+0x30>)
    f9d0:	4798      	blx	r3
    f9d2:	bd10      	pop	{r4, pc}
    f9d4:	20001868 	.word	0x20001868
    f9d8:	cc9eec80 	.word	0xcc9eec80
    f9dc:	096ae380 	.word	0x096ae380
    f9e0:	00004025 	.word	0x00004025

0000f9e4 <RADIO_RxHandler>:
    f9e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f9e6:	4b33      	ldr	r3, [pc, #204]	; (fab4 <RADIO_RxHandler+0xd0>)
    f9e8:	2000      	movs	r0, #0
    f9ea:	4798      	blx	r3
    f9ec:	4e32      	ldr	r6, [pc, #200]	; (fab8 <RADIO_RxHandler+0xd4>)
    f9ee:	4b33      	ldr	r3, [pc, #204]	; (fabc <RADIO_RxHandler+0xd8>)
    f9f0:	8830      	ldrh	r0, [r6, #0]
    f9f2:	2800      	cmp	r0, #0
    f9f4:	d100      	bne.n	f9f8 <RADIO_RxHandler+0x14>
    f9f6:	3004      	adds	r0, #4
    f9f8:	4798      	blx	r3
    f9fa:	4c31      	ldr	r4, [pc, #196]	; (fac0 <RADIO_RxHandler+0xdc>)
    f9fc:	4d31      	ldr	r5, [pc, #196]	; (fac4 <RADIO_RxHandler+0xe0>)
    f9fe:	0023      	movs	r3, r4
    fa00:	3334      	adds	r3, #52	; 0x34
    fa02:	7819      	ldrb	r1, [r3, #0]
    fa04:	2901      	cmp	r1, #1
    fa06:	d122      	bne.n	fa4e <RADIO_RxHandler+0x6a>
    fa08:	2022      	movs	r0, #34	; 0x22
    fa0a:	47a8      	blx	r5
    fa0c:	2100      	movs	r1, #0
    fa0e:	2040      	movs	r0, #64	; 0x40
    fa10:	47a8      	blx	r5
    fa12:	2100      	movs	r1, #0
    fa14:	2041      	movs	r0, #65	; 0x41
    fa16:	47a8      	blx	r5
    fa18:	8832      	ldrh	r2, [r6, #0]
    fa1a:	4b2b      	ldr	r3, [pc, #172]	; (fac8 <RADIO_RxHandler+0xe4>)
    fa1c:	2a00      	cmp	r2, #0
    fa1e:	d131      	bne.n	fa84 <RADIO_RxHandler+0xa0>
    fa20:	0021      	movs	r1, r4
    fa22:	2005      	movs	r0, #5
    fa24:	3134      	adds	r1, #52	; 0x34
    fa26:	7809      	ldrb	r1, [r1, #0]
    fa28:	4798      	blx	r3
    fa2a:	68e3      	ldr	r3, [r4, #12]
    fa2c:	2b00      	cmp	r3, #0
    fa2e:	d00c      	beq.n	fa4a <RADIO_RxHandler+0x66>
    fa30:	8832      	ldrh	r2, [r6, #0]
    fa32:	2a00      	cmp	r2, #0
    fa34:	d009      	beq.n	fa4a <RADIO_RxHandler+0x66>
    fa36:	21fa      	movs	r1, #250	; 0xfa
    fa38:	2200      	movs	r2, #0
    fa3a:	342f      	adds	r4, #47	; 0x2f
    fa3c:	0089      	lsls	r1, r1, #2
    fa3e:	7820      	ldrb	r0, [r4, #0]
    fa40:	4359      	muls	r1, r3
    fa42:	9200      	str	r2, [sp, #0]
    fa44:	4b21      	ldr	r3, [pc, #132]	; (facc <RADIO_RxHandler+0xe8>)
    fa46:	4c22      	ldr	r4, [pc, #136]	; (fad0 <RADIO_RxHandler+0xec>)
    fa48:	47a0      	blx	r4
    fa4a:	2000      	movs	r0, #0
    fa4c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    fa4e:	0023      	movs	r3, r4
    fa50:	3338      	adds	r3, #56	; 0x38
    fa52:	7819      	ldrb	r1, [r3, #0]
    fa54:	2012      	movs	r0, #18
    fa56:	47a8      	blx	r5
    fa58:	0023      	movs	r3, r4
    fa5a:	3339      	adds	r3, #57	; 0x39
    fa5c:	7819      	ldrb	r1, [r3, #0]
    fa5e:	2013      	movs	r0, #19
    fa60:	47a8      	blx	r5
    fa62:	210c      	movs	r1, #12
    fa64:	2040      	movs	r0, #64	; 0x40
    fa66:	47a8      	blx	r5
    fa68:	2100      	movs	r1, #0
    fa6a:	2041      	movs	r0, #65	; 0x41
    fa6c:	47a8      	blx	r5
    fa6e:	0022      	movs	r2, r4
    fa70:	2300      	movs	r3, #0
    fa72:	3256      	adds	r2, #86	; 0x56
    fa74:	8013      	strh	r3, [r2, #0]
    fa76:	0022      	movs	r2, r4
    fa78:	322c      	adds	r2, #44	; 0x2c
    fa7a:	7013      	strb	r3, [r2, #0]
    fa7c:	0022      	movs	r2, r4
    fa7e:	3258      	adds	r2, #88	; 0x58
    fa80:	7013      	strb	r3, [r2, #0]
    fa82:	e7c9      	b.n	fa18 <RADIO_RxHandler+0x34>
    fa84:	0022      	movs	r2, r4
    fa86:	3234      	adds	r2, #52	; 0x34
    fa88:	7811      	ldrb	r1, [r2, #0]
    fa8a:	2200      	movs	r2, #0
    fa8c:	2901      	cmp	r1, #1
    fa8e:	d101      	bne.n	fa94 <RADIO_RxHandler+0xb0>
    fa90:	2006      	movs	r0, #6
    fa92:	e7c9      	b.n	fa28 <RADIO_RxHandler+0x44>
    fa94:	0011      	movs	r1, r2
    fa96:	2005      	movs	r0, #5
    fa98:	4798      	blx	r3
    fa9a:	21fa      	movs	r1, #250	; 0xfa
    fa9c:	8833      	ldrh	r3, [r6, #0]
    fa9e:	0089      	lsls	r1, r1, #2
    faa0:	4359      	muls	r1, r3
    faa2:	0023      	movs	r3, r4
    faa4:	2200      	movs	r2, #0
    faa6:	332e      	adds	r3, #46	; 0x2e
    faa8:	7818      	ldrb	r0, [r3, #0]
    faaa:	4d09      	ldr	r5, [pc, #36]	; (fad0 <RADIO_RxHandler+0xec>)
    faac:	9200      	str	r2, [sp, #0]
    faae:	4b09      	ldr	r3, [pc, #36]	; (fad4 <RADIO_RxHandler+0xf0>)
    fab0:	47a8      	blx	r5
    fab2:	e7ba      	b.n	fa2a <RADIO_RxHandler+0x46>
    fab4:	0000f9b1 	.word	0x0000f9b1
    fab8:	20001098 	.word	0x20001098
    fabc:	0000f13d 	.word	0x0000f13d
    fac0:	20001868 	.word	0x20001868
    fac4:	00003f25 	.word	0x00003f25
    fac8:	00008741 	.word	0x00008741
    facc:	0000fb0d 	.word	0x0000fb0d
    fad0:	000080dd 	.word	0x000080dd
    fad4:	0000fb9d 	.word	0x0000fb9d

0000fad8 <Radio_DisableRfControl>:
    fad8:	b510      	push	{r4, lr}
    fada:	4b08      	ldr	r3, [pc, #32]	; (fafc <Radio_DisableRfControl+0x24>)
    fadc:	0001      	movs	r1, r0
    fade:	681a      	ldr	r2, [r3, #0]
    fae0:	4807      	ldr	r0, [pc, #28]	; (fb00 <Radio_DisableRfControl+0x28>)
    fae2:	4c08      	ldr	r4, [pc, #32]	; (fb04 <Radio_DisableRfControl+0x2c>)
    fae4:	1812      	adds	r2, r2, r0
    fae6:	2000      	movs	r0, #0
    fae8:	42a2      	cmp	r2, r4
    faea:	d804      	bhi.n	faf6 <Radio_DisableRfControl+0x1e>
    faec:	3305      	adds	r3, #5
    faee:	7fdb      	ldrb	r3, [r3, #31]
    faf0:	1e58      	subs	r0, r3, #1
    faf2:	4183      	sbcs	r3, r0
    faf4:	1c58      	adds	r0, r3, #1
    faf6:	4b04      	ldr	r3, [pc, #16]	; (fb08 <Radio_DisableRfControl+0x30>)
    faf8:	4798      	blx	r3
    fafa:	bd10      	pop	{r4, pc}
    fafc:	20001868 	.word	0x20001868
    fb00:	cc9eec80 	.word	0xcc9eec80
    fb04:	096ae380 	.word	0x096ae380
    fb08:	0000404d 	.word	0x0000404d

0000fb0c <Radio_WatchdogTimeout>:
    fb0c:	b510      	push	{r4, lr}
    fb0e:	4b0e      	ldr	r3, [pc, #56]	; (fb48 <Radio_WatchdogTimeout+0x3c>)
    fb10:	781a      	ldrb	r2, [r3, #0]
    fb12:	2a04      	cmp	r2, #4
    fb14:	d10b      	bne.n	fb2e <Radio_WatchdogTimeout+0x22>
    fb16:	2320      	movs	r3, #32
    fb18:	4a0c      	ldr	r2, [pc, #48]	; (fb4c <Radio_WatchdogTimeout+0x40>)
    fb1a:	2000      	movs	r0, #0
    fb1c:	8811      	ldrh	r1, [r2, #0]
    fb1e:	430b      	orrs	r3, r1
    fb20:	8013      	strh	r3, [r2, #0]
    fb22:	4b0b      	ldr	r3, [pc, #44]	; (fb50 <Radio_WatchdogTimeout+0x44>)
    fb24:	4798      	blx	r3
    fb26:	2002      	movs	r0, #2
    fb28:	4b0a      	ldr	r3, [pc, #40]	; (fb54 <Radio_WatchdogTimeout+0x48>)
    fb2a:	4798      	blx	r3
    fb2c:	bd10      	pop	{r4, pc}
    fb2e:	781b      	ldrb	r3, [r3, #0]
    fb30:	2b02      	cmp	r3, #2
    fb32:	d1fb      	bne.n	fb2c <Radio_WatchdogTimeout+0x20>
    fb34:	4a05      	ldr	r2, [pc, #20]	; (fb4c <Radio_WatchdogTimeout+0x40>)
    fb36:	330e      	adds	r3, #14
    fb38:	8811      	ldrh	r1, [r2, #0]
    fb3a:	2001      	movs	r0, #1
    fb3c:	430b      	orrs	r3, r1
    fb3e:	8013      	strh	r3, [r2, #0]
    fb40:	4b03      	ldr	r3, [pc, #12]	; (fb50 <Radio_WatchdogTimeout+0x44>)
    fb42:	4798      	blx	r3
    fb44:	2001      	movs	r0, #1
    fb46:	e7ef      	b.n	fb28 <Radio_WatchdogTimeout+0x1c>
    fb48:	20001e57 	.word	0x20001e57
    fb4c:	20001e54 	.word	0x20001e54
    fb50:	0000fad9 	.word	0x0000fad9
    fb54:	0000f6fd 	.word	0x0000f6fd

0000fb58 <RADIO_RxTimeout>:
    fb58:	b510      	push	{r4, lr}
    fb5a:	4b0a      	ldr	r3, [pc, #40]	; (fb84 <RADIO_RxTimeout+0x2c>)
    fb5c:	332f      	adds	r3, #47	; 0x2f
    fb5e:	7818      	ldrb	r0, [r3, #0]
    fb60:	4b09      	ldr	r3, [pc, #36]	; (fb88 <RADIO_RxTimeout+0x30>)
    fb62:	4798      	blx	r3
    fb64:	2000      	movs	r0, #0
    fb66:	4b09      	ldr	r3, [pc, #36]	; (fb8c <RADIO_RxTimeout+0x34>)
    fb68:	4798      	blx	r3
    fb6a:	2180      	movs	r1, #128	; 0x80
    fb6c:	2012      	movs	r0, #18
    fb6e:	4b08      	ldr	r3, [pc, #32]	; (fb90 <RADIO_RxTimeout+0x38>)
    fb70:	4798      	blx	r3
    fb72:	2340      	movs	r3, #64	; 0x40
    fb74:	4a07      	ldr	r2, [pc, #28]	; (fb94 <RADIO_RxTimeout+0x3c>)
    fb76:	2002      	movs	r0, #2
    fb78:	8811      	ldrh	r1, [r2, #0]
    fb7a:	430b      	orrs	r3, r1
    fb7c:	8013      	strh	r3, [r2, #0]
    fb7e:	4b06      	ldr	r3, [pc, #24]	; (fb98 <RADIO_RxTimeout+0x40>)
    fb80:	4798      	blx	r3
    fb82:	bd10      	pop	{r4, pc}
    fb84:	20001868 	.word	0x20001868
    fb88:	000083e9 	.word	0x000083e9
    fb8c:	0000fad9 	.word	0x0000fad9
    fb90:	00003f25 	.word	0x00003f25
    fb94:	20001e54 	.word	0x20001e54
    fb98:	0000f6fd 	.word	0x0000f6fd

0000fb9c <Radio_RxFSKTimeout>:
    fb9c:	b510      	push	{r4, lr}
    fb9e:	4b08      	ldr	r3, [pc, #32]	; (fbc0 <Radio_RxFSKTimeout+0x24>)
    fba0:	332f      	adds	r3, #47	; 0x2f
    fba2:	7818      	ldrb	r0, [r3, #0]
    fba4:	4b07      	ldr	r3, [pc, #28]	; (fbc4 <Radio_RxFSKTimeout+0x28>)
    fba6:	4798      	blx	r3
    fba8:	2000      	movs	r0, #0
    fbaa:	4b07      	ldr	r3, [pc, #28]	; (fbc8 <Radio_RxFSKTimeout+0x2c>)
    fbac:	4798      	blx	r3
    fbae:	2380      	movs	r3, #128	; 0x80
    fbb0:	4a06      	ldr	r2, [pc, #24]	; (fbcc <Radio_RxFSKTimeout+0x30>)
    fbb2:	2002      	movs	r0, #2
    fbb4:	8811      	ldrh	r1, [r2, #0]
    fbb6:	430b      	orrs	r3, r1
    fbb8:	8013      	strh	r3, [r2, #0]
    fbba:	4b05      	ldr	r3, [pc, #20]	; (fbd0 <Radio_RxFSKTimeout+0x34>)
    fbbc:	4798      	blx	r3
    fbbe:	bd10      	pop	{r4, pc}
    fbc0:	20001868 	.word	0x20001868
    fbc4:	000083e9 	.word	0x000083e9
    fbc8:	0000fad9 	.word	0x0000fad9
    fbcc:	20001e54 	.word	0x20001e54
    fbd0:	0000f6fd 	.word	0x0000f6fd

0000fbd4 <RADIO_TxDone>:
    fbd4:	b570      	push	{r4, r5, r6, lr}
    fbd6:	4b14      	ldr	r3, [pc, #80]	; (fc28 <RADIO_TxDone+0x54>)
    fbd8:	332f      	adds	r3, #47	; 0x2f
    fbda:	7818      	ldrb	r0, [r3, #0]
    fbdc:	4b13      	ldr	r3, [pc, #76]	; (fc2c <RADIO_TxDone+0x58>)
    fbde:	4798      	blx	r3
    fbe0:	2001      	movs	r0, #1
    fbe2:	4b13      	ldr	r3, [pc, #76]	; (fc30 <RADIO_TxDone+0x5c>)
    fbe4:	4798      	blx	r3
    fbe6:	4b13      	ldr	r3, [pc, #76]	; (fc34 <RADIO_TxDone+0x60>)
    fbe8:	2108      	movs	r1, #8
    fbea:	2012      	movs	r0, #18
    fbec:	4798      	blx	r3
    fbee:	4b12      	ldr	r3, [pc, #72]	; (fc38 <RADIO_TxDone+0x64>)
    fbf0:	781a      	ldrb	r2, [r3, #0]
    fbf2:	4b12      	ldr	r3, [pc, #72]	; (fc3c <RADIO_TxDone+0x68>)
    fbf4:	2a02      	cmp	r2, #2
    fbf6:	d002      	beq.n	fbfe <RADIO_TxDone+0x2a>
    fbf8:	881a      	ldrh	r2, [r3, #0]
    fbfa:	0692      	lsls	r2, r2, #26
    fbfc:	d413      	bmi.n	fc26 <RADIO_TxDone+0x52>
    fbfe:	2001      	movs	r0, #1
    fc00:	881a      	ldrh	r2, [r3, #0]
    fc02:	4302      	orrs	r2, r0
    fc04:	801a      	strh	r2, [r3, #0]
    fc06:	4b0e      	ldr	r3, [pc, #56]	; (fc40 <RADIO_TxDone+0x6c>)
    fc08:	4798      	blx	r3
    fc0a:	4b0e      	ldr	r3, [pc, #56]	; (fc44 <RADIO_TxDone+0x70>)
    fc0c:	4798      	blx	r3
    fc0e:	4c0e      	ldr	r4, [pc, #56]	; (fc48 <RADIO_TxDone+0x74>)
    fc10:	4d0e      	ldr	r5, [pc, #56]	; (fc4c <RADIO_TxDone+0x78>)
    fc12:	6822      	ldr	r2, [r4, #0]
    fc14:	6863      	ldr	r3, [r4, #4]
    fc16:	1a80      	subs	r0, r0, r2
    fc18:	4199      	sbcs	r1, r3
    fc1a:	22fa      	movs	r2, #250	; 0xfa
    fc1c:	2300      	movs	r3, #0
    fc1e:	0092      	lsls	r2, r2, #2
    fc20:	47a8      	blx	r5
    fc22:	6020      	str	r0, [r4, #0]
    fc24:	6061      	str	r1, [r4, #4]
    fc26:	bd70      	pop	{r4, r5, r6, pc}
    fc28:	20001868 	.word	0x20001868
    fc2c:	000083e9 	.word	0x000083e9
    fc30:	0000fad9 	.word	0x0000fad9
    fc34:	00003f25 	.word	0x00003f25
    fc38:	20001e57 	.word	0x20001e57
    fc3c:	20001e54 	.word	0x20001e54
    fc40:	0000f6fd 	.word	0x0000f6fd
    fc44:	00008085 	.word	0x00008085
    fc48:	200010a0 	.word	0x200010a0
    fc4c:	00010bfd 	.word	0x00010bfd

0000fc50 <RADIO_FSKPacketSent>:
    fc50:	b570      	push	{r4, r5, r6, lr}
    fc52:	4b15      	ldr	r3, [pc, #84]	; (fca8 <RADIO_FSKPacketSent+0x58>)
    fc54:	203f      	movs	r0, #63	; 0x3f
    fc56:	4798      	blx	r3
    fc58:	0703      	lsls	r3, r0, #28
    fc5a:	d524      	bpl.n	fca6 <RADIO_FSKPacketSent+0x56>
    fc5c:	4b13      	ldr	r3, [pc, #76]	; (fcac <RADIO_FSKPacketSent+0x5c>)
    fc5e:	332f      	adds	r3, #47	; 0x2f
    fc60:	7818      	ldrb	r0, [r3, #0]
    fc62:	4b13      	ldr	r3, [pc, #76]	; (fcb0 <RADIO_FSKPacketSent+0x60>)
    fc64:	4798      	blx	r3
    fc66:	4b13      	ldr	r3, [pc, #76]	; (fcb4 <RADIO_FSKPacketSent+0x64>)
    fc68:	2001      	movs	r0, #1
    fc6a:	4798      	blx	r3
    fc6c:	4b12      	ldr	r3, [pc, #72]	; (fcb8 <RADIO_FSKPacketSent+0x68>)
    fc6e:	4c13      	ldr	r4, [pc, #76]	; (fcbc <RADIO_FSKPacketSent+0x6c>)
    fc70:	781b      	ldrb	r3, [r3, #0]
    fc72:	2b02      	cmp	r3, #2
    fc74:	d002      	beq.n	fc7c <RADIO_FSKPacketSent+0x2c>
    fc76:	8823      	ldrh	r3, [r4, #0]
    fc78:	069b      	lsls	r3, r3, #26
    fc7a:	d414      	bmi.n	fca6 <RADIO_FSKPacketSent+0x56>
    fc7c:	4b10      	ldr	r3, [pc, #64]	; (fcc0 <RADIO_FSKPacketSent+0x70>)
    fc7e:	4798      	blx	r3
    fc80:	4d10      	ldr	r5, [pc, #64]	; (fcc4 <RADIO_FSKPacketSent+0x74>)
    fc82:	4e11      	ldr	r6, [pc, #68]	; (fcc8 <RADIO_FSKPacketSent+0x78>)
    fc84:	682a      	ldr	r2, [r5, #0]
    fc86:	686b      	ldr	r3, [r5, #4]
    fc88:	1a80      	subs	r0, r0, r2
    fc8a:	4199      	sbcs	r1, r3
    fc8c:	22fa      	movs	r2, #250	; 0xfa
    fc8e:	2300      	movs	r3, #0
    fc90:	0092      	lsls	r2, r2, #2
    fc92:	47b0      	blx	r6
    fc94:	4b0d      	ldr	r3, [pc, #52]	; (fccc <RADIO_FSKPacketSent+0x7c>)
    fc96:	6028      	str	r0, [r5, #0]
    fc98:	6069      	str	r1, [r5, #4]
    fc9a:	2001      	movs	r0, #1
    fc9c:	4798      	blx	r3
    fc9e:	2304      	movs	r3, #4
    fca0:	8822      	ldrh	r2, [r4, #0]
    fca2:	4313      	orrs	r3, r2
    fca4:	8023      	strh	r3, [r4, #0]
    fca6:	bd70      	pop	{r4, r5, r6, pc}
    fca8:	00003f4d 	.word	0x00003f4d
    fcac:	20001868 	.word	0x20001868
    fcb0:	000083e9 	.word	0x000083e9
    fcb4:	0000fad9 	.word	0x0000fad9
    fcb8:	20001e57 	.word	0x20001e57
    fcbc:	20001e54 	.word	0x20001e54
    fcc0:	00008085 	.word	0x00008085
    fcc4:	200010a0 	.word	0x200010a0
    fcc8:	00010bfd 	.word	0x00010bfd
    fccc:	0000f6fd 	.word	0x0000f6fd

0000fcd0 <RADIO_RxDone>:
    fcd0:	b570      	push	{r4, r5, r6, lr}
    fcd2:	2012      	movs	r0, #18
    fcd4:	4e16      	ldr	r6, [pc, #88]	; (fd30 <RADIO_RxDone+0x60>)
    fcd6:	47b0      	blx	r6
    fcd8:	4b16      	ldr	r3, [pc, #88]	; (fd34 <RADIO_RxDone+0x64>)
    fcda:	0005      	movs	r5, r0
    fcdc:	2170      	movs	r1, #112	; 0x70
    fcde:	2012      	movs	r0, #18
    fce0:	4798      	blx	r3
    fce2:	2350      	movs	r3, #80	; 0x50
    fce4:	402b      	ands	r3, r5
    fce6:	2b50      	cmp	r3, #80	; 0x50
    fce8:	d119      	bne.n	fd1e <RADIO_RxDone+0x4e>
    fcea:	4c13      	ldr	r4, [pc, #76]	; (fd38 <RADIO_RxDone+0x68>)
    fcec:	0023      	movs	r3, r4
    fcee:	332f      	adds	r3, #47	; 0x2f
    fcf0:	7818      	ldrb	r0, [r3, #0]
    fcf2:	4b12      	ldr	r3, [pc, #72]	; (fd3c <RADIO_RxDone+0x6c>)
    fcf4:	4798      	blx	r3
    fcf6:	4b12      	ldr	r3, [pc, #72]	; (fd40 <RADIO_RxDone+0x70>)
    fcf8:	2000      	movs	r0, #0
    fcfa:	4798      	blx	r3
    fcfc:	3404      	adds	r4, #4
    fcfe:	201c      	movs	r0, #28
    fd00:	47b0      	blx	r6
    fd02:	7fe2      	ldrb	r2, [r4, #31]
    fd04:	4b0f      	ldr	r3, [pc, #60]	; (fd44 <RADIO_RxDone+0x74>)
    fd06:	4910      	ldr	r1, [pc, #64]	; (fd48 <RADIO_RxDone+0x78>)
    fd08:	2a00      	cmp	r2, #0
    fd0a:	d003      	beq.n	fd14 <RADIO_RxDone+0x44>
    fd0c:	06aa      	lsls	r2, r5, #26
    fd0e:	d407      	bmi.n	fd20 <RADIO_RxDone+0x50>
    fd10:	0642      	lsls	r2, r0, #25
    fd12:	d505      	bpl.n	fd20 <RADIO_RxDone+0x50>
    fd14:	2002      	movs	r0, #2
    fd16:	881a      	ldrh	r2, [r3, #0]
    fd18:	4302      	orrs	r2, r0
    fd1a:	801a      	strh	r2, [r3, #0]
    fd1c:	4788      	blx	r1
    fd1e:	bd70      	pop	{r4, r5, r6, pc}
    fd20:	2280      	movs	r2, #128	; 0x80
    fd22:	8818      	ldrh	r0, [r3, #0]
    fd24:	0052      	lsls	r2, r2, #1
    fd26:	4302      	orrs	r2, r0
    fd28:	801a      	strh	r2, [r3, #0]
    fd2a:	2002      	movs	r0, #2
    fd2c:	e7f6      	b.n	fd1c <RADIO_RxDone+0x4c>
    fd2e:	46c0      	nop			; (mov r8, r8)
    fd30:	00003f4d 	.word	0x00003f4d
    fd34:	00003f25 	.word	0x00003f25
    fd38:	20001868 	.word	0x20001868
    fd3c:	000083e9 	.word	0x000083e9
    fd40:	0000fad9 	.word	0x0000fad9
    fd44:	20001e54 	.word	0x20001e54
    fd48:	0000f6fd 	.word	0x0000f6fd

0000fd4c <RADIO_FSKPayloadReady>:
    fd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fd4e:	203f      	movs	r0, #63	; 0x3f
    fd50:	4b39      	ldr	r3, [pc, #228]	; (fe38 <RADIO_FSKPayloadReady+0xec>)
    fd52:	4798      	blx	r3
    fd54:	0743      	lsls	r3, r0, #29
    fd56:	d559      	bpl.n	fe0c <RADIO_FSKPayloadReady+0xc0>
    fd58:	4c38      	ldr	r4, [pc, #224]	; (fe3c <RADIO_FSKPayloadReady+0xf0>)
    fd5a:	4d39      	ldr	r5, [pc, #228]	; (fe40 <RADIO_FSKPayloadReady+0xf4>)
    fd5c:	1d23      	adds	r3, r4, #4
    fd5e:	7fdb      	ldrb	r3, [r3, #31]
    fd60:	2b01      	cmp	r3, #1
    fd62:	d154      	bne.n	fe0e <RADIO_FSKPayloadReady+0xc2>
    fd64:	2202      	movs	r2, #2
    fd66:	4210      	tst	r0, r2
    fd68:	d048      	beq.n	fdfc <RADIO_FSKPayloadReady+0xb0>
    fd6a:	0023      	movs	r3, r4
    fd6c:	332f      	adds	r3, #47	; 0x2f
    fd6e:	7818      	ldrb	r0, [r3, #0]
    fd70:	4e34      	ldr	r6, [pc, #208]	; (fe44 <RADIO_FSKPayloadReady+0xf8>)
    fd72:	47b0      	blx	r6
    fd74:	0023      	movs	r3, r4
    fd76:	332e      	adds	r3, #46	; 0x2e
    fd78:	7818      	ldrb	r0, [r3, #0]
    fd7a:	47b0      	blx	r6
    fd7c:	4b32      	ldr	r3, [pc, #200]	; (fe48 <RADIO_FSKPayloadReady+0xfc>)
    fd7e:	4798      	blx	r3
    fd80:	0022      	movs	r2, r4
    fd82:	0023      	movs	r3, r4
    fd84:	322c      	adds	r2, #44	; 0x2c
    fd86:	3358      	adds	r3, #88	; 0x58
    fd88:	7810      	ldrb	r0, [r2, #0]
    fd8a:	7819      	ldrb	r1, [r3, #0]
    fd8c:	4288      	cmp	r0, r1
    fd8e:	d105      	bne.n	fd9c <RADIO_FSKPayloadReady+0x50>
    fd90:	7812      	ldrb	r2, [r2, #0]
    fd92:	2a00      	cmp	r2, #0
    fd94:	d002      	beq.n	fd9c <RADIO_FSKPayloadReady+0x50>
    fd96:	781b      	ldrb	r3, [r3, #0]
    fd98:	2b00      	cmp	r3, #0
    fd9a:	d118      	bne.n	fdce <RADIO_FSKPayloadReady+0x82>
    fd9c:	0021      	movs	r1, r4
    fd9e:	312c      	adds	r1, #44	; 0x2c
    fda0:	7808      	ldrb	r0, [r1, #0]
    fda2:	b2c0      	uxtb	r0, r0
    fda4:	2800      	cmp	r0, #0
    fda6:	d102      	bne.n	fdae <RADIO_FSKPayloadReady+0x62>
    fda8:	2201      	movs	r2, #1
    fdaa:	4b28      	ldr	r3, [pc, #160]	; (fe4c <RADIO_FSKPayloadReady+0x100>)
    fdac:	4798      	blx	r3
    fdae:	0026      	movs	r6, r4
    fdb0:	0027      	movs	r7, r4
    fdb2:	3658      	adds	r6, #88	; 0x58
    fdb4:	7830      	ldrb	r0, [r6, #0]
    fdb6:	372c      	adds	r7, #44	; 0x2c
    fdb8:	b2c0      	uxtb	r0, r0
    fdba:	2800      	cmp	r0, #0
    fdbc:	d110      	bne.n	fde0 <RADIO_FSKPayloadReady+0x94>
    fdbe:	783a      	ldrb	r2, [r7, #0]
    fdc0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    fdc2:	b2d2      	uxtb	r2, r2
    fdc4:	4b21      	ldr	r3, [pc, #132]	; (fe4c <RADIO_FSKPayloadReady+0x100>)
    fdc6:	4798      	blx	r3
    fdc8:	783b      	ldrb	r3, [r7, #0]
    fdca:	b2db      	uxtb	r3, r3
    fdcc:	7033      	strb	r3, [r6, #0]
    fdce:	4b20      	ldr	r3, [pc, #128]	; (fe50 <RADIO_FSKPayloadReady+0x104>)
    fdd0:	4798      	blx	r3
    fdd2:	4b20      	ldr	r3, [pc, #128]	; (fe54 <RADIO_FSKPayloadReady+0x108>)
    fdd4:	2000      	movs	r0, #0
    fdd6:	4798      	blx	r3
    fdd8:	2308      	movs	r3, #8
    fdda:	882a      	ldrh	r2, [r5, #0]
    fddc:	4313      	orrs	r3, r2
    fdde:	e011      	b.n	fe04 <RADIO_FSKPayloadReady+0xb8>
    fde0:	783b      	ldrb	r3, [r7, #0]
    fde2:	7832      	ldrb	r2, [r6, #0]
    fde4:	1a9b      	subs	r3, r3, r2
    fde6:	2b00      	cmp	r3, #0
    fde8:	ddf1      	ble.n	fdce <RADIO_FSKPayloadReady+0x82>
    fdea:	7833      	ldrb	r3, [r6, #0]
    fdec:	783a      	ldrb	r2, [r7, #0]
    fdee:	7831      	ldrb	r1, [r6, #0]
    fdf0:	2000      	movs	r0, #0
    fdf2:	1a52      	subs	r2, r2, r1
    fdf4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    fdf6:	b2d2      	uxtb	r2, r2
    fdf8:	18c9      	adds	r1, r1, r3
    fdfa:	e7e3      	b.n	fdc4 <RADIO_FSKPayloadReady+0x78>
    fdfc:	2380      	movs	r3, #128	; 0x80
    fdfe:	8829      	ldrh	r1, [r5, #0]
    fe00:	005b      	lsls	r3, r3, #1
    fe02:	430b      	orrs	r3, r1
    fe04:	802b      	strh	r3, [r5, #0]
    fe06:	2002      	movs	r0, #2
    fe08:	4b13      	ldr	r3, [pc, #76]	; (fe58 <RADIO_FSKPayloadReady+0x10c>)
    fe0a:	4798      	blx	r3
    fe0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fe0e:	0023      	movs	r3, r4
    fe10:	332f      	adds	r3, #47	; 0x2f
    fe12:	4e0c      	ldr	r6, [pc, #48]	; (fe44 <RADIO_FSKPayloadReady+0xf8>)
    fe14:	7818      	ldrb	r0, [r3, #0]
    fe16:	47b0      	blx	r6
    fe18:	0023      	movs	r3, r4
    fe1a:	332e      	adds	r3, #46	; 0x2e
    fe1c:	7818      	ldrb	r0, [r3, #0]
    fe1e:	47b0      	blx	r6
    fe20:	4e0e      	ldr	r6, [pc, #56]	; (fe5c <RADIO_FSKPayloadReady+0x110>)
    fe22:	2201      	movs	r2, #1
    fe24:	0031      	movs	r1, r6
    fe26:	2000      	movs	r0, #0
    fe28:	4f08      	ldr	r7, [pc, #32]	; (fe4c <RADIO_FSKPayloadReady+0x100>)
    fe2a:	47b8      	blx	r7
    fe2c:	7832      	ldrb	r2, [r6, #0]
    fe2e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    fe30:	b2d2      	uxtb	r2, r2
    fe32:	2000      	movs	r0, #0
    fe34:	47b8      	blx	r7
    fe36:	e7cc      	b.n	fdd2 <RADIO_FSKPayloadReady+0x86>
    fe38:	00003f4d 	.word	0x00003f4d
    fe3c:	20001868 	.word	0x20001868
    fe40:	20001e54 	.word	0x20001e54
    fe44:	000083e9 	.word	0x000083e9
    fe48:	000001ad 	.word	0x000001ad
    fe4c:	00003fb9 	.word	0x00003fb9
    fe50:	000001ed 	.word	0x000001ed
    fe54:	0000fad9 	.word	0x0000fad9
    fe58:	0000f6fd 	.word	0x0000f6fd
    fe5c:	20001894 	.word	0x20001894

0000fe60 <Radio_SetClockInput>:
    fe60:	b510      	push	{r4, lr}
    fe62:	4b08      	ldr	r3, [pc, #32]	; (fe84 <Radio_SetClockInput+0x24>)
    fe64:	3355      	adds	r3, #85	; 0x55
    fe66:	781b      	ldrb	r3, [r3, #0]
    fe68:	2b00      	cmp	r3, #0
    fe6a:	d10a      	bne.n	fe82 <Radio_SetClockInput+0x22>
    fe6c:	4b06      	ldr	r3, [pc, #24]	; (fe88 <Radio_SetClockInput+0x28>)
    fe6e:	204b      	movs	r0, #75	; 0x4b
    fe70:	4798      	blx	r3
    fe72:	2110      	movs	r1, #16
    fe74:	4301      	orrs	r1, r0
    fe76:	4b05      	ldr	r3, [pc, #20]	; (fe8c <Radio_SetClockInput+0x2c>)
    fe78:	b2c9      	uxtb	r1, r1
    fe7a:	204b      	movs	r0, #75	; 0x4b
    fe7c:	4798      	blx	r3
    fe7e:	4b04      	ldr	r3, [pc, #16]	; (fe90 <Radio_SetClockInput+0x30>)
    fe80:	4798      	blx	r3
    fe82:	bd10      	pop	{r4, pc}
    fe84:	20001868 	.word	0x20001868
    fe88:	00003f4d 	.word	0x00003f4d
    fe8c:	00003f25 	.word	0x00003f25
    fe90:	0000406d 	.word	0x0000406d

0000fe94 <Radio_ResetClockInput>:
    fe94:	b510      	push	{r4, lr}
    fe96:	4b04      	ldr	r3, [pc, #16]	; (fea8 <Radio_ResetClockInput+0x14>)
    fe98:	3355      	adds	r3, #85	; 0x55
    fe9a:	781b      	ldrb	r3, [r3, #0]
    fe9c:	2b00      	cmp	r3, #0
    fe9e:	d101      	bne.n	fea4 <Radio_ResetClockInput+0x10>
    fea0:	4b02      	ldr	r3, [pc, #8]	; (feac <Radio_ResetClockInput+0x18>)
    fea2:	4798      	blx	r3
    fea4:	bd10      	pop	{r4, pc}
    fea6:	46c0      	nop			; (mov r8, r8)
    fea8:	20001868 	.word	0x20001868
    feac:	00004089 	.word	0x00004089

0000feb0 <RADIO_InitDefaultAttributes>:
    feb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    feb2:	2501      	movs	r5, #1
    feb4:	4b64      	ldr	r3, [pc, #400]	; (10048 <RADIO_InitDefaultAttributes+0x198>)
    feb6:	4c65      	ldr	r4, [pc, #404]	; (1004c <RADIO_InitDefaultAttributes+0x19c>)
    feb8:	701d      	strb	r5, [r3, #0]
    feba:	4b65      	ldr	r3, [pc, #404]	; (10050 <RADIO_InitDefaultAttributes+0x1a0>)
    febc:	2207      	movs	r2, #7
    febe:	6023      	str	r3, [r4, #0]
    fec0:	4b64      	ldr	r3, [pc, #400]	; (10054 <RADIO_InitDefaultAttributes+0x1a4>)
    fec2:	18a1      	adds	r1, r4, r2
    fec4:	6063      	str	r3, [r4, #4]
    fec6:	4b64      	ldr	r3, [pc, #400]	; (10058 <RADIO_InitDefaultAttributes+0x1a8>)
    fec8:	0027      	movs	r7, r4
    feca:	60a3      	str	r3, [r4, #8]
    fecc:	0023      	movs	r3, r4
    fece:	3334      	adds	r3, #52	; 0x34
    fed0:	701d      	strb	r5, [r3, #0]
    fed2:	0023      	movs	r3, r4
    fed4:	3336      	adds	r3, #54	; 0x36
    fed6:	701a      	strb	r2, [r3, #0]
    fed8:	1ce3      	adds	r3, r4, #3
    feda:	77dd      	strb	r5, [r3, #31]
    fedc:	0023      	movs	r3, r4
    fede:	3333      	adds	r3, #51	; 0x33
    fee0:	701d      	strb	r5, [r3, #0]
    fee2:	2300      	movs	r3, #0
    fee4:	77cb      	strb	r3, [r1, #31]
    fee6:	2108      	movs	r1, #8
    fee8:	82a1      	strh	r1, [r4, #20]
    feea:	0021      	movs	r1, r4
    feec:	3135      	adds	r1, #53	; 0x35
    feee:	700a      	strb	r2, [r1, #0]
    fef0:	1d22      	adds	r2, r4, #4
    fef2:	77d5      	strb	r5, [r2, #31]
    fef4:	1d62      	adds	r2, r4, #5
    fef6:	77d3      	strb	r3, [r2, #31]
    fef8:	1da2      	adds	r2, r4, #6
    fefa:	77d3      	strb	r3, [r2, #31]
    fefc:	2194      	movs	r1, #148	; 0x94
    fefe:	22c1      	movs	r2, #193	; 0xc1
    ff00:	76a1      	strb	r1, [r4, #26]
    ff02:	7662      	strb	r2, [r4, #25]
    ff04:	76e2      	strb	r2, [r4, #27]
    ff06:	3991      	subs	r1, #145	; 0x91
    ff08:	1ca2      	adds	r2, r4, #2
    ff0a:	77d1      	strb	r1, [r2, #31]
    ff0c:	2234      	movs	r2, #52	; 0x34
    ff0e:	7622      	strb	r2, [r4, #24]
    ff10:	0022      	movs	r2, r4
    ff12:	317d      	adds	r1, #125	; 0x7d
    ff14:	3232      	adds	r2, #50	; 0x32
    ff16:	7011      	strb	r1, [r2, #0]
    ff18:	4a50      	ldr	r2, [pc, #320]	; (1005c <RADIO_InitDefaultAttributes+0x1ac>)
    ff1a:	397e      	subs	r1, #126	; 0x7e
    ff1c:	60e2      	str	r2, [r4, #12]
    ff1e:	0022      	movs	r2, r4
    ff20:	3237      	adds	r2, #55	; 0x37
    ff22:	7011      	strb	r1, [r2, #0]
    ff24:	0022      	movs	r2, r4
    ff26:	3109      	adds	r1, #9
    ff28:	3238      	adds	r2, #56	; 0x38
    ff2a:	7011      	strb	r1, [r2, #0]
    ff2c:	0022      	movs	r2, r4
    ff2e:	3107      	adds	r1, #7
    ff30:	3239      	adds	r2, #57	; 0x39
    ff32:	7011      	strb	r1, [r2, #0]
    ff34:	0022      	movs	r2, r4
    ff36:	322c      	adds	r2, #44	; 0x2c
    ff38:	7013      	strb	r3, [r2, #0]
    ff3a:	4a49      	ldr	r2, [pc, #292]	; (10060 <RADIO_InitDefaultAttributes+0x1b0>)
    ff3c:	82e3      	strh	r3, [r4, #22]
    ff3e:	62a2      	str	r2, [r4, #40]	; 0x28
    ff40:	0022      	movs	r2, r4
    ff42:	324c      	adds	r2, #76	; 0x4c
    ff44:	8013      	strh	r3, [r2, #0]
    ff46:	0022      	movs	r2, r4
    ff48:	324e      	adds	r2, #78	; 0x4e
    ff4a:	7013      	strb	r3, [r2, #0]
    ff4c:	0022      	movs	r2, r4
    ff4e:	324f      	adds	r2, #79	; 0x4f
    ff50:	7013      	strb	r3, [r2, #0]
    ff52:	0022      	movs	r2, r4
    ff54:	3240      	adds	r2, #64	; 0x40
    ff56:	7013      	strb	r3, [r2, #0]
    ff58:	0022      	movs	r2, r4
    ff5a:	3241      	adds	r2, #65	; 0x41
    ff5c:	7013      	strb	r3, [r2, #0]
    ff5e:	0022      	movs	r2, r4
    ff60:	3254      	adds	r2, #84	; 0x54
    ff62:	7013      	strb	r3, [r2, #0]
    ff64:	0022      	movs	r2, r4
    ff66:	3255      	adds	r2, #85	; 0x55
    ff68:	7015      	strb	r5, [r2, #0]
    ff6a:	0022      	movs	r2, r4
    ff6c:	3258      	adds	r2, #88	; 0x58
    ff6e:	6463      	str	r3, [r4, #68]	; 0x44
    ff70:	64a3      	str	r3, [r4, #72]	; 0x48
    ff72:	87a3      	strh	r3, [r4, #60]	; 0x3c
    ff74:	87e3      	strh	r3, [r4, #62]	; 0x3e
    ff76:	7013      	strb	r3, [r2, #0]
    ff78:	3730      	adds	r7, #48	; 0x30
    ff7a:	783b      	ldrb	r3, [r7, #0]
    ff7c:	2b00      	cmp	r3, #0
    ff7e:	d151      	bne.n	10024 <RADIO_InitDefaultAttributes+0x174>
    ff80:	4838      	ldr	r0, [pc, #224]	; (10064 <RADIO_InitDefaultAttributes+0x1b4>)
    ff82:	4e39      	ldr	r6, [pc, #228]	; (10068 <RADIO_InitDefaultAttributes+0x1b8>)
    ff84:	47b0      	blx	r6
    ff86:	2808      	cmp	r0, #8
    ff88:	d149      	bne.n	1001e <RADIO_InitDefaultAttributes+0x16e>
    ff8a:	4838      	ldr	r0, [pc, #224]	; (1006c <RADIO_InitDefaultAttributes+0x1bc>)
    ff8c:	47b0      	blx	r6
    ff8e:	2808      	cmp	r0, #8
    ff90:	d145      	bne.n	1001e <RADIO_InitDefaultAttributes+0x16e>
    ff92:	4837      	ldr	r0, [pc, #220]	; (10070 <RADIO_InitDefaultAttributes+0x1c0>)
    ff94:	47b0      	blx	r6
    ff96:	2808      	cmp	r0, #8
    ff98:	d141      	bne.n	1001e <RADIO_InitDefaultAttributes+0x16e>
    ff9a:	4836      	ldr	r0, [pc, #216]	; (10074 <RADIO_InitDefaultAttributes+0x1c4>)
    ff9c:	47b0      	blx	r6
    ff9e:	2808      	cmp	r0, #8
    ffa0:	d13d      	bne.n	1001e <RADIO_InitDefaultAttributes+0x16e>
    ffa2:	703d      	strb	r5, [r7, #0]
    ffa4:	4b34      	ldr	r3, [pc, #208]	; (10078 <RADIO_InitDefaultAttributes+0x1c8>)
    ffa6:	4798      	blx	r3
    ffa8:	4b34      	ldr	r3, [pc, #208]	; (1007c <RADIO_InitDefaultAttributes+0x1cc>)
    ffaa:	4798      	blx	r3
    ffac:	2800      	cmp	r0, #0
    ffae:	d107      	bne.n	ffc0 <RADIO_InitDefaultAttributes+0x110>
    ffb0:	0023      	movs	r3, r4
    ffb2:	3355      	adds	r3, #85	; 0x55
    ffb4:	7018      	strb	r0, [r3, #0]
    ffb6:	4b32      	ldr	r3, [pc, #200]	; (10080 <RADIO_InitDefaultAttributes+0x1d0>)
    ffb8:	4798      	blx	r3
    ffba:	0023      	movs	r3, r4
    ffbc:	3354      	adds	r3, #84	; 0x54
    ffbe:	7018      	strb	r0, [r3, #0]
    ffc0:	4b30      	ldr	r3, [pc, #192]	; (10084 <RADIO_InitDefaultAttributes+0x1d4>)
    ffc2:	4798      	blx	r3
    ffc4:	2201      	movs	r2, #1
    ffc6:	2100      	movs	r1, #0
    ffc8:	0010      	movs	r0, r2
    ffca:	4f2f      	ldr	r7, [pc, #188]	; (10088 <RADIO_InitDefaultAttributes+0x1d8>)
    ffcc:	47b8      	blx	r7
    ffce:	6820      	ldr	r0, [r4, #0]
    ffd0:	4b2e      	ldr	r3, [pc, #184]	; (1008c <RADIO_InitDefaultAttributes+0x1dc>)
    ffd2:	4798      	blx	r3
    ffd4:	2142      	movs	r1, #66	; 0x42
    ffd6:	203b      	movs	r0, #59	; 0x3b
    ffd8:	4d2d      	ldr	r5, [pc, #180]	; (10090 <RADIO_InitDefaultAttributes+0x1e0>)
    ffda:	47a8      	blx	r5
    ffdc:	203b      	movs	r0, #59	; 0x3b
    ffde:	4b2d      	ldr	r3, [pc, #180]	; (10094 <RADIO_InitDefaultAttributes+0x1e4>)
    ffe0:	4798      	blx	r3
    ffe2:	2620      	movs	r6, #32
    ffe4:	4006      	ands	r6, r0
    ffe6:	d1f9      	bne.n	ffdc <RADIO_InitDefaultAttributes+0x12c>
    ffe8:	2123      	movs	r1, #35	; 0x23
    ffea:	200c      	movs	r0, #12
    ffec:	47a8      	blx	r5
    ffee:	21aa      	movs	r1, #170	; 0xaa
    fff0:	201f      	movs	r0, #31
    fff2:	47a8      	blx	r5
    fff4:	21ff      	movs	r1, #255	; 0xff
    fff6:	2032      	movs	r0, #50	; 0x32
    fff8:	47a8      	blx	r5
    fffa:	2140      	movs	r1, #64	; 0x40
    fffc:	2031      	movs	r0, #49	; 0x31
    fffe:	47a8      	blx	r5
   10000:	2201      	movs	r2, #1
   10002:	0030      	movs	r0, r6
   10004:	0011      	movs	r1, r2
   10006:	47b8      	blx	r7
   10008:	21ff      	movs	r1, #255	; 0xff
   1000a:	2023      	movs	r0, #35	; 0x23
   1000c:	47a8      	blx	r5
   1000e:	4b21      	ldr	r3, [pc, #132]	; (10094 <RADIO_InitDefaultAttributes+0x1e4>)
   10010:	2042      	movs	r0, #66	; 0x42
   10012:	4798      	blx	r3
   10014:	3431      	adds	r4, #49	; 0x31
   10016:	4b20      	ldr	r3, [pc, #128]	; (10098 <RADIO_InitDefaultAttributes+0x1e8>)
   10018:	7020      	strb	r0, [r4, #0]
   1001a:	4798      	blx	r3
   1001c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1001e:	4b1f      	ldr	r3, [pc, #124]	; (1009c <RADIO_InitDefaultAttributes+0x1ec>)
   10020:	4798      	blx	r3
   10022:	e7bf      	b.n	ffa4 <RADIO_InitDefaultAttributes+0xf4>
   10024:	0023      	movs	r3, r4
   10026:	332d      	adds	r3, #45	; 0x2d
   10028:	4d1d      	ldr	r5, [pc, #116]	; (100a0 <RADIO_InitDefaultAttributes+0x1f0>)
   1002a:	7818      	ldrb	r0, [r3, #0]
   1002c:	47a8      	blx	r5
   1002e:	0023      	movs	r3, r4
   10030:	332e      	adds	r3, #46	; 0x2e
   10032:	7818      	ldrb	r0, [r3, #0]
   10034:	47a8      	blx	r5
   10036:	0023      	movs	r3, r4
   10038:	332f      	adds	r3, #47	; 0x2f
   1003a:	7818      	ldrb	r0, [r3, #0]
   1003c:	47a8      	blx	r5
   1003e:	0023      	movs	r3, r4
   10040:	3350      	adds	r3, #80	; 0x50
   10042:	7818      	ldrb	r0, [r3, #0]
   10044:	47a8      	blx	r5
   10046:	e7ad      	b.n	ffa4 <RADIO_InitDefaultAttributes+0xf4>
   10048:	20001e57 	.word	0x20001e57
   1004c:	20001868 	.word	0x20001868
   10050:	33be27a0 	.word	0x33be27a0
   10054:	000061a8 	.word	0x000061a8
   10058:	0000c350 	.word	0x0000c350
   1005c:	00003a98 	.word	0x00003a98
   10060:	20001d54 	.word	0x20001d54
   10064:	20001895 	.word	0x20001895
   10068:	000080a9 	.word	0x000080a9
   1006c:	20001896 	.word	0x20001896
   10070:	20001897 	.word	0x20001897
   10074:	200018b8 	.word	0x200018b8
   10078:	00003ee5 	.word	0x00003ee5
   1007c:	00004069 	.word	0x00004069
   10080:	00004065 	.word	0x00004065
   10084:	0000fe61 	.word	0x0000fe61
   10088:	00008741 	.word	0x00008741
   1008c:	0000f0f5 	.word	0x0000f0f5
   10090:	00003f25 	.word	0x00003f25
   10094:	00003f4d 	.word	0x00003f4d
   10098:	0000fe95 	.word	0x0000fe95
   1009c:	00007fed 	.word	0x00007fed
   100a0:	000083e9 	.word	0x000083e9

000100a4 <RADIO_Receive>:
   100a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   100a6:	7803      	ldrb	r3, [r0, #0]
   100a8:	0006      	movs	r6, r0
   100aa:	4d24      	ldr	r5, [pc, #144]	; (1013c <RADIO_Receive+0x98>)
   100ac:	2b00      	cmp	r3, #0
   100ae:	d11d      	bne.n	100ec <RADIO_Receive+0x48>
   100b0:	782b      	ldrb	r3, [r5, #0]
   100b2:	2004      	movs	r0, #4
   100b4:	2b01      	cmp	r3, #1
   100b6:	d118      	bne.n	100ea <RADIO_Receive+0x46>
   100b8:	4c21      	ldr	r4, [pc, #132]	; (10140 <RADIO_Receive+0x9c>)
   100ba:	4f22      	ldr	r7, [pc, #136]	; (10144 <RADIO_Receive+0xa0>)
   100bc:	0023      	movs	r3, r4
   100be:	332f      	adds	r3, #47	; 0x2f
   100c0:	7818      	ldrb	r0, [r3, #0]
   100c2:	47b8      	blx	r7
   100c4:	0023      	movs	r3, r4
   100c6:	3334      	adds	r3, #52	; 0x34
   100c8:	781b      	ldrb	r3, [r3, #0]
   100ca:	2b00      	cmp	r3, #0
   100cc:	d102      	bne.n	100d4 <RADIO_Receive+0x30>
   100ce:	342e      	adds	r4, #46	; 0x2e
   100d0:	7820      	ldrb	r0, [r4, #0]
   100d2:	47b8      	blx	r7
   100d4:	8872      	ldrh	r2, [r6, #2]
   100d6:	4b1c      	ldr	r3, [pc, #112]	; (10148 <RADIO_Receive+0xa4>)
   100d8:	2008      	movs	r0, #8
   100da:	801a      	strh	r2, [r3, #0]
   100dc:	2304      	movs	r3, #4
   100de:	702b      	strb	r3, [r5, #0]
   100e0:	4b1a      	ldr	r3, [pc, #104]	; (1014c <RADIO_Receive+0xa8>)
   100e2:	4798      	blx	r3
   100e4:	4b1a      	ldr	r3, [pc, #104]	; (10150 <RADIO_Receive+0xac>)
   100e6:	4798      	blx	r3
   100e8:	2000      	movs	r0, #0
   100ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   100ec:	782b      	ldrb	r3, [r5, #0]
   100ee:	2000      	movs	r0, #0
   100f0:	2b01      	cmp	r3, #1
   100f2:	d0fa      	beq.n	100ea <RADIO_Receive+0x46>
   100f4:	782b      	ldrb	r3, [r5, #0]
   100f6:	3003      	adds	r0, #3
   100f8:	2b04      	cmp	r3, #4
   100fa:	d1f6      	bne.n	100ea <RADIO_Receive+0x46>
   100fc:	4c10      	ldr	r4, [pc, #64]	; (10140 <RADIO_Receive+0x9c>)
   100fe:	4e11      	ldr	r6, [pc, #68]	; (10144 <RADIO_Receive+0xa0>)
   10100:	0023      	movs	r3, r4
   10102:	332f      	adds	r3, #47	; 0x2f
   10104:	7818      	ldrb	r0, [r3, #0]
   10106:	47b0      	blx	r6
   10108:	0023      	movs	r3, r4
   1010a:	3334      	adds	r3, #52	; 0x34
   1010c:	781b      	ldrb	r3, [r3, #0]
   1010e:	2b00      	cmp	r3, #0
   10110:	d103      	bne.n	1011a <RADIO_Receive+0x76>
   10112:	0023      	movs	r3, r4
   10114:	332e      	adds	r3, #46	; 0x2e
   10116:	7818      	ldrb	r0, [r3, #0]
   10118:	47b0      	blx	r6
   1011a:	2200      	movs	r2, #0
   1011c:	3434      	adds	r4, #52	; 0x34
   1011e:	7821      	ldrb	r1, [r4, #0]
   10120:	0010      	movs	r0, r2
   10122:	4b0c      	ldr	r3, [pc, #48]	; (10154 <RADIO_Receive+0xb0>)
   10124:	4798      	blx	r3
   10126:	4b0c      	ldr	r3, [pc, #48]	; (10158 <RADIO_Receive+0xb4>)
   10128:	4798      	blx	r3
   1012a:	2301      	movs	r3, #1
   1012c:	2008      	movs	r0, #8
   1012e:	4c0b      	ldr	r4, [pc, #44]	; (1015c <RADIO_Receive+0xb8>)
   10130:	702b      	strb	r3, [r5, #0]
   10132:	47a0      	blx	r4
   10134:	2002      	movs	r0, #2
   10136:	47a0      	blx	r4
   10138:	e7d6      	b.n	100e8 <RADIO_Receive+0x44>
   1013a:	46c0      	nop			; (mov r8, r8)
   1013c:	20001e57 	.word	0x20001e57
   10140:	20001868 	.word	0x20001868
   10144:	000083e9 	.word	0x000083e9
   10148:	20001098 	.word	0x20001098
   1014c:	0000f6fd 	.word	0x0000f6fd
   10150:	0000fe61 	.word	0x0000fe61
   10154:	00008741 	.word	0x00008741
   10158:	0000fe95 	.word	0x0000fe95
   1015c:	0000f729 	.word	0x0000f729

00010160 <RADIO_TxHandler>:
   10160:	b5f0      	push	{r4, r5, r6, r7, lr}
   10162:	4c5d      	ldr	r4, [pc, #372]	; (102d8 <RADIO_TxHandler+0x178>)
   10164:	b087      	sub	sp, #28
   10166:	47a0      	blx	r4
   10168:	4d5c      	ldr	r5, [pc, #368]	; (102dc <RADIO_TxHandler+0x17c>)
   1016a:	002b      	movs	r3, r5
   1016c:	332d      	adds	r3, #45	; 0x2d
   1016e:	7818      	ldrb	r0, [r3, #0]
   10170:	4b5b      	ldr	r3, [pc, #364]	; (102e0 <RADIO_TxHandler+0x180>)
   10172:	4798      	blx	r3
   10174:	002b      	movs	r3, r5
   10176:	3341      	adds	r3, #65	; 0x41
   10178:	781b      	ldrb	r3, [r3, #0]
   1017a:	2b00      	cmp	r3, #0
   1017c:	d035      	beq.n	101ea <RADIO_TxHandler+0x8a>
   1017e:	8faf      	ldrh	r7, [r5, #60]	; 0x3c
   10180:	47a0      	blx	r4
   10182:	2000      	movs	r0, #0
   10184:	4b57      	ldr	r3, [pc, #348]	; (102e4 <RADIO_TxHandler+0x184>)
   10186:	4798      	blx	r3
   10188:	6828      	ldr	r0, [r5, #0]
   1018a:	4b57      	ldr	r3, [pc, #348]	; (102e8 <RADIO_TxHandler+0x188>)
   1018c:	4798      	blx	r3
   1018e:	2400      	movs	r4, #0
   10190:	002b      	movs	r3, r5
   10192:	2201      	movs	r2, #1
   10194:	334c      	adds	r3, #76	; 0x4c
   10196:	0021      	movs	r1, r4
   10198:	0020      	movs	r0, r4
   1019a:	4e54      	ldr	r6, [pc, #336]	; (102ec <RADIO_TxHandler+0x18c>)
   1019c:	801c      	strh	r4, [r3, #0]
   1019e:	47b0      	blx	r6
   101a0:	4b53      	ldr	r3, [pc, #332]	; (102f0 <RADIO_TxHandler+0x190>)
   101a2:	2109      	movs	r1, #9
   101a4:	2012      	movs	r0, #18
   101a6:	4798      	blx	r3
   101a8:	2201      	movs	r2, #1
   101aa:	0021      	movs	r1, r4
   101ac:	2005      	movs	r0, #5
   101ae:	47b0      	blx	r6
   101b0:	4b50      	ldr	r3, [pc, #320]	; (102f4 <RADIO_TxHandler+0x194>)
   101b2:	4798      	blx	r3
   101b4:	22fa      	movs	r2, #250	; 0xfa
   101b6:	2300      	movs	r3, #0
   101b8:	0092      	lsls	r2, r2, #2
   101ba:	4c4f      	ldr	r4, [pc, #316]	; (102f8 <RADIO_TxHandler+0x198>)
   101bc:	47a0      	blx	r4
   101be:	4b4f      	ldr	r3, [pc, #316]	; (102fc <RADIO_TxHandler+0x19c>)
   101c0:	3701      	adds	r7, #1
   101c2:	6018      	str	r0, [r3, #0]
   101c4:	6059      	str	r1, [r3, #4]
   101c6:	b2bf      	uxth	r7, r7
   101c8:	4b4a      	ldr	r3, [pc, #296]	; (102f4 <RADIO_TxHandler+0x194>)
   101ca:	4798      	blx	r3
   101cc:	22fa      	movs	r2, #250	; 0xfa
   101ce:	2300      	movs	r3, #0
   101d0:	0092      	lsls	r2, r2, #2
   101d2:	4e49      	ldr	r6, [pc, #292]	; (102f8 <RADIO_TxHandler+0x198>)
   101d4:	47b0      	blx	r6
   101d6:	4b49      	ldr	r3, [pc, #292]	; (102fc <RADIO_TxHandler+0x19c>)
   101d8:	2400      	movs	r4, #0
   101da:	681a      	ldr	r2, [r3, #0]
   101dc:	685b      	ldr	r3, [r3, #4]
   101de:	1a80      	subs	r0, r0, r2
   101e0:	4199      	sbcs	r1, r3
   101e2:	428c      	cmp	r4, r1
   101e4:	d101      	bne.n	101ea <RADIO_TxHandler+0x8a>
   101e6:	4287      	cmp	r7, r0
   101e8:	d845      	bhi.n	10276 <RADIO_TxHandler+0x116>
   101ea:	2001      	movs	r0, #1
   101ec:	4b3d      	ldr	r3, [pc, #244]	; (102e4 <RADIO_TxHandler+0x184>)
   101ee:	4798      	blx	r3
   101f0:	4b43      	ldr	r3, [pc, #268]	; (10300 <RADIO_TxHandler+0x1a0>)
   101f2:	2004      	movs	r0, #4
   101f4:	4798      	blx	r3
   101f6:	4b43      	ldr	r3, [pc, #268]	; (10304 <RADIO_TxHandler+0x1a4>)
   101f8:	4c3d      	ldr	r4, [pc, #244]	; (102f0 <RADIO_TxHandler+0x190>)
   101fa:	781e      	ldrb	r6, [r3, #0]
   101fc:	4f42      	ldr	r7, [pc, #264]	; (10308 <RADIO_TxHandler+0x1a8>)
   101fe:	2e01      	cmp	r6, #1
   10200:	d158      	bne.n	102b4 <RADIO_TxHandler+0x154>
   10202:	7839      	ldrb	r1, [r7, #0]
   10204:	2022      	movs	r0, #34	; 0x22
   10206:	47a0      	blx	r4
   10208:	4b40      	ldr	r3, [pc, #256]	; (1030c <RADIO_TxHandler+0x1ac>)
   1020a:	200a      	movs	r0, #10
   1020c:	4798      	blx	r3
   1020e:	21f0      	movs	r1, #240	; 0xf0
   10210:	4008      	ands	r0, r1
   10212:	39e8      	subs	r1, #232	; 0xe8
   10214:	4301      	orrs	r1, r0
   10216:	200a      	movs	r0, #10
   10218:	47a0      	blx	r4
   1021a:	2140      	movs	r1, #64	; 0x40
   1021c:	0008      	movs	r0, r1
   1021e:	47a0      	blx	r4
   10220:	2100      	movs	r1, #0
   10222:	2041      	movs	r0, #65	; 0x41
   10224:	47a0      	blx	r4
   10226:	4b37      	ldr	r3, [pc, #220]	; (10304 <RADIO_TxHandler+0x1a4>)
   10228:	0032      	movs	r2, r6
   1022a:	7819      	ldrb	r1, [r3, #0]
   1022c:	0030      	movs	r0, r6
   1022e:	4b2f      	ldr	r3, [pc, #188]	; (102ec <RADIO_TxHandler+0x18c>)
   10230:	4798      	blx	r3
   10232:	4b37      	ldr	r3, [pc, #220]	; (10310 <RADIO_TxHandler+0x1b0>)
   10234:	783a      	ldrb	r2, [r7, #0]
   10236:	6819      	ldr	r1, [r3, #0]
   10238:	2000      	movs	r0, #0
   1023a:	4b36      	ldr	r3, [pc, #216]	; (10314 <RADIO_TxHandler+0x1b4>)
   1023c:	4798      	blx	r3
   1023e:	002b      	movs	r3, r5
   10240:	3334      	adds	r3, #52	; 0x34
   10242:	7819      	ldrb	r1, [r3, #0]
   10244:	2200      	movs	r2, #0
   10246:	2003      	movs	r0, #3
   10248:	4b28      	ldr	r3, [pc, #160]	; (102ec <RADIO_TxHandler+0x18c>)
   1024a:	4798      	blx	r3
   1024c:	4b29      	ldr	r3, [pc, #164]	; (102f4 <RADIO_TxHandler+0x194>)
   1024e:	4798      	blx	r3
   10250:	4b31      	ldr	r3, [pc, #196]	; (10318 <RADIO_TxHandler+0x1b8>)
   10252:	6018      	str	r0, [r3, #0]
   10254:	6059      	str	r1, [r3, #4]
   10256:	68eb      	ldr	r3, [r5, #12]
   10258:	2b00      	cmp	r3, #0
   1025a:	d009      	beq.n	10270 <RADIO_TxHandler+0x110>
   1025c:	21fa      	movs	r1, #250	; 0xfa
   1025e:	2200      	movs	r2, #0
   10260:	0089      	lsls	r1, r1, #2
   10262:	352f      	adds	r5, #47	; 0x2f
   10264:	4359      	muls	r1, r3
   10266:	7828      	ldrb	r0, [r5, #0]
   10268:	4b2c      	ldr	r3, [pc, #176]	; (1031c <RADIO_TxHandler+0x1bc>)
   1026a:	9200      	str	r2, [sp, #0]
   1026c:	4c2c      	ldr	r4, [pc, #176]	; (10320 <RADIO_TxHandler+0x1c0>)
   1026e:	47a0      	blx	r4
   10270:	2000      	movs	r0, #0
   10272:	b007      	add	sp, #28
   10274:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10276:	4e2b      	ldr	r6, [pc, #172]	; (10324 <RADIO_TxHandler+0x1c4>)
   10278:	4b2b      	ldr	r3, [pc, #172]	; (10328 <RADIO_TxHandler+0x1c8>)
   1027a:	0030      	movs	r0, r6
   1027c:	4798      	blx	r3
   1027e:	233e      	movs	r3, #62	; 0x3e
   10280:	5eea      	ldrsh	r2, [r5, r3]
   10282:	2100      	movs	r1, #0
   10284:	5e73      	ldrsh	r3, [r6, r1]
   10286:	429a      	cmp	r2, r3
   10288:	da9e      	bge.n	101c8 <RADIO_TxHandler+0x68>
   1028a:	0020      	movs	r0, r4
   1028c:	4b27      	ldr	r3, [pc, #156]	; (1032c <RADIO_TxHandler+0x1cc>)
   1028e:	4798      	blx	r3
   10290:	4b27      	ldr	r3, [pc, #156]	; (10330 <RADIO_TxHandler+0x1d0>)
   10292:	4798      	blx	r3
   10294:	2307      	movs	r3, #7
   10296:	2201      	movs	r2, #1
   10298:	a903      	add	r1, sp, #12
   1029a:	700b      	strb	r3, [r1, #0]
   1029c:	4b25      	ldr	r3, [pc, #148]	; (10334 <RADIO_TxHandler+0x1d4>)
   1029e:	701a      	strb	r2, [r3, #0]
   102a0:	4b25      	ldr	r3, [pc, #148]	; (10338 <RADIO_TxHandler+0x1d8>)
   102a2:	781b      	ldrb	r3, [r3, #0]
   102a4:	079b      	lsls	r3, r3, #30
   102a6:	d5a0      	bpl.n	101ea <RADIO_TxHandler+0x8a>
   102a8:	692b      	ldr	r3, [r5, #16]
   102aa:	2b00      	cmp	r3, #0
   102ac:	d09d      	beq.n	101ea <RADIO_TxHandler+0x8a>
   102ae:	2002      	movs	r0, #2
   102b0:	4798      	blx	r3
   102b2:	e79a      	b.n	101ea <RADIO_TxHandler+0x8a>
   102b4:	2100      	movs	r1, #0
   102b6:	2040      	movs	r0, #64	; 0x40
   102b8:	47a0      	blx	r4
   102ba:	2100      	movs	r1, #0
   102bc:	2041      	movs	r0, #65	; 0x41
   102be:	47a0      	blx	r4
   102c0:	002b      	movs	r3, r5
   102c2:	2000      	movs	r0, #0
   102c4:	3358      	adds	r3, #88	; 0x58
   102c6:	7839      	ldrb	r1, [r7, #0]
   102c8:	7018      	strb	r0, [r3, #0]
   102ca:	47a0      	blx	r4
   102cc:	4b10      	ldr	r3, [pc, #64]	; (10310 <RADIO_TxHandler+0x1b0>)
   102ce:	7839      	ldrb	r1, [r7, #0]
   102d0:	6818      	ldr	r0, [r3, #0]
   102d2:	4b1a      	ldr	r3, [pc, #104]	; (1033c <RADIO_TxHandler+0x1dc>)
   102d4:	4798      	blx	r3
   102d6:	e7b2      	b.n	1023e <RADIO_TxHandler+0xde>
   102d8:	0000fe61 	.word	0x0000fe61
   102dc:	20001868 	.word	0x20001868
   102e0:	000083e9 	.word	0x000083e9
   102e4:	0000f9b1 	.word	0x0000f9b1
   102e8:	0000f0f5 	.word	0x0000f0f5
   102ec:	00008741 	.word	0x00008741
   102f0:	00003f25 	.word	0x00003f25
   102f4:	00008085 	.word	0x00008085
   102f8:	00010bfd 	.word	0x00010bfd
   102fc:	20001090 	.word	0x20001090
   10300:	0000f13d 	.word	0x0000f13d
   10304:	2000189c 	.word	0x2000189c
   10308:	200010ac 	.word	0x200010ac
   1030c:	00003f4d 	.word	0x00003f4d
   10310:	200010a8 	.word	0x200010a8
   10314:	00003f79 	.word	0x00003f79
   10318:	200010a0 	.word	0x200010a0
   1031c:	0000fb0d 	.word	0x0000fb0d
   10320:	000080dd 	.word	0x000080dd
   10324:	20001088 	.word	0x20001088
   10328:	00008905 	.word	0x00008905
   1032c:	0000fad9 	.word	0x0000fad9
   10330:	0000fe95 	.word	0x0000fe95
   10334:	20001e57 	.word	0x20001e57
   10338:	20001e56 	.word	0x20001e56
   1033c:	0000f82d 	.word	0x0000f82d

00010340 <RADIO_TxDoneHandler>:
   10340:	b5f0      	push	{r4, r5, r6, r7, lr}
   10342:	4b35      	ldr	r3, [pc, #212]	; (10418 <RADIO_TxDoneHandler+0xd8>)
   10344:	b087      	sub	sp, #28
   10346:	881a      	ldrh	r2, [r3, #0]
   10348:	06d2      	lsls	r2, r2, #27
   1034a:	0fd2      	lsrs	r2, r2, #31
   1034c:	9200      	str	r2, [sp, #0]
   1034e:	466a      	mov	r2, sp
   10350:	7810      	ldrb	r0, [r2, #0]
   10352:	881a      	ldrh	r2, [r3, #0]
   10354:	2801      	cmp	r0, #1
   10356:	d12b      	bne.n	103b0 <RADIO_TxDoneHandler+0x70>
   10358:	4c30      	ldr	r4, [pc, #192]	; (1041c <RADIO_TxDoneHandler+0xdc>)
   1035a:	2110      	movs	r1, #16
   1035c:	0027      	movs	r7, r4
   1035e:	2500      	movs	r5, #0
   10360:	438a      	bics	r2, r1
   10362:	801a      	strh	r2, [r3, #0]
   10364:	3734      	adds	r7, #52	; 0x34
   10366:	0002      	movs	r2, r0
   10368:	7839      	ldrb	r1, [r7, #0]
   1036a:	4b2d      	ldr	r3, [pc, #180]	; (10420 <RADIO_TxDoneHandler+0xe0>)
   1036c:	4798      	blx	r3
   1036e:	68e3      	ldr	r3, [r4, #12]
   10370:	ae03      	add	r6, sp, #12
   10372:	9304      	str	r3, [sp, #16]
   10374:	7035      	strb	r5, [r6, #0]
   10376:	002a      	movs	r2, r5
   10378:	4b29      	ldr	r3, [pc, #164]	; (10420 <RADIO_TxDoneHandler+0xe0>)
   1037a:	7839      	ldrb	r1, [r7, #0]
   1037c:	0028      	movs	r0, r5
   1037e:	4798      	blx	r3
   10380:	466a      	mov	r2, sp
   10382:	4b28      	ldr	r3, [pc, #160]	; (10424 <RADIO_TxDoneHandler+0xe4>)
   10384:	7812      	ldrb	r2, [r2, #0]
   10386:	701a      	strb	r2, [r3, #0]
   10388:	0023      	movs	r3, r4
   1038a:	3358      	adds	r3, #88	; 0x58
   1038c:	701d      	strb	r5, [r3, #0]
   1038e:	4b26      	ldr	r3, [pc, #152]	; (10428 <RADIO_TxDoneHandler+0xe8>)
   10390:	781b      	ldrb	r3, [r3, #0]
   10392:	075b      	lsls	r3, r3, #29
   10394:	d505      	bpl.n	103a2 <RADIO_TxDoneHandler+0x62>
   10396:	6923      	ldr	r3, [r4, #16]
   10398:	42ab      	cmp	r3, r5
   1039a:	d002      	beq.n	103a2 <RADIO_TxDoneHandler+0x62>
   1039c:	0031      	movs	r1, r6
   1039e:	2004      	movs	r0, #4
   103a0:	4798      	blx	r3
   103a2:	4b22      	ldr	r3, [pc, #136]	; (1042c <RADIO_TxDoneHandler+0xec>)
   103a4:	4798      	blx	r3
   103a6:	4b22      	ldr	r3, [pc, #136]	; (10430 <RADIO_TxDoneHandler+0xf0>)
   103a8:	4798      	blx	r3
   103aa:	2000      	movs	r0, #0
   103ac:	b007      	add	sp, #28
   103ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   103b0:	07d2      	lsls	r2, r2, #31
   103b2:	d402      	bmi.n	103ba <RADIO_TxDoneHandler+0x7a>
   103b4:	881a      	ldrh	r2, [r3, #0]
   103b6:	0752      	lsls	r2, r2, #29
   103b8:	d527      	bpl.n	1040a <RADIO_TxDoneHandler+0xca>
   103ba:	2601      	movs	r6, #1
   103bc:	2104      	movs	r1, #4
   103be:	881a      	ldrh	r2, [r3, #0]
   103c0:	4f16      	ldr	r7, [pc, #88]	; (1041c <RADIO_TxDoneHandler+0xdc>)
   103c2:	43b2      	bics	r2, r6
   103c4:	801a      	strh	r2, [r3, #0]
   103c6:	881a      	ldrh	r2, [r3, #0]
   103c8:	2400      	movs	r4, #0
   103ca:	438a      	bics	r2, r1
   103cc:	801a      	strh	r2, [r3, #0]
   103ce:	4b19      	ldr	r3, [pc, #100]	; (10434 <RADIO_TxDoneHandler+0xf4>)
   103d0:	ad03      	add	r5, sp, #12
   103d2:	681b      	ldr	r3, [r3, #0]
   103d4:	702c      	strb	r4, [r5, #0]
   103d6:	9304      	str	r3, [sp, #16]
   103d8:	003b      	movs	r3, r7
   103da:	3334      	adds	r3, #52	; 0x34
   103dc:	7819      	ldrb	r1, [r3, #0]
   103de:	0022      	movs	r2, r4
   103e0:	0020      	movs	r0, r4
   103e2:	4b0f      	ldr	r3, [pc, #60]	; (10420 <RADIO_TxDoneHandler+0xe0>)
   103e4:	4798      	blx	r3
   103e6:	4b14      	ldr	r3, [pc, #80]	; (10438 <RADIO_TxDoneHandler+0xf8>)
   103e8:	4798      	blx	r3
   103ea:	4b0e      	ldr	r3, [pc, #56]	; (10424 <RADIO_TxDoneHandler+0xe4>)
   103ec:	701e      	strb	r6, [r3, #0]
   103ee:	003b      	movs	r3, r7
   103f0:	3358      	adds	r3, #88	; 0x58
   103f2:	701c      	strb	r4, [r3, #0]
   103f4:	4b0c      	ldr	r3, [pc, #48]	; (10428 <RADIO_TxDoneHandler+0xe8>)
   103f6:	781b      	ldrb	r3, [r3, #0]
   103f8:	079b      	lsls	r3, r3, #30
   103fa:	d5d6      	bpl.n	103aa <RADIO_TxDoneHandler+0x6a>
   103fc:	693b      	ldr	r3, [r7, #16]
   103fe:	42a3      	cmp	r3, r4
   10400:	d0d3      	beq.n	103aa <RADIO_TxDoneHandler+0x6a>
   10402:	0029      	movs	r1, r5
   10404:	2002      	movs	r0, #2
   10406:	4798      	blx	r3
   10408:	e7cf      	b.n	103aa <RADIO_TxDoneHandler+0x6a>
   1040a:	881b      	ldrh	r3, [r3, #0]
   1040c:	059b      	lsls	r3, r3, #22
   1040e:	d5cc      	bpl.n	103aa <RADIO_TxDoneHandler+0x6a>
   10410:	4b0a      	ldr	r3, [pc, #40]	; (1043c <RADIO_TxDoneHandler+0xfc>)
   10412:	4798      	blx	r3
   10414:	e7c9      	b.n	103aa <RADIO_TxDoneHandler+0x6a>
   10416:	46c0      	nop			; (mov r8, r8)
   10418:	20001e54 	.word	0x20001e54
   1041c:	20001868 	.word	0x20001868
   10420:	00008741 	.word	0x00008741
   10424:	20001e57 	.word	0x20001e57
   10428:	20001e56 	.word	0x20001e56
   1042c:	00003ee5 	.word	0x00003ee5
   10430:	0000feb1 	.word	0x0000feb1
   10434:	200010a0 	.word	0x200010a0
   10438:	0000fe95 	.word	0x0000fe95
   1043c:	000107d9 	.word	0x000107d9

00010440 <RADIO_RxDoneHandler>:
   10440:	b5f0      	push	{r4, r5, r6, r7, lr}
   10442:	4b97      	ldr	r3, [pc, #604]	; (106a0 <RADIO_RxDoneHandler+0x260>)
   10444:	b085      	sub	sp, #20
   10446:	881c      	ldrh	r4, [r3, #0]
   10448:	881a      	ldrh	r2, [r3, #0]
   1044a:	06a4      	lsls	r4, r4, #26
   1044c:	0fe4      	lsrs	r4, r4, #31
   1044e:	b2e0      	uxtb	r0, r4
   10450:	2801      	cmp	r0, #1
   10452:	d126      	bne.n	104a2 <RADIO_RxDoneHandler+0x62>
   10454:	4d93      	ldr	r5, [pc, #588]	; (106a4 <RADIO_RxDoneHandler+0x264>)
   10456:	2120      	movs	r1, #32
   10458:	002e      	movs	r6, r5
   1045a:	438a      	bics	r2, r1
   1045c:	801a      	strh	r2, [r3, #0]
   1045e:	3634      	adds	r6, #52	; 0x34
   10460:	0002      	movs	r2, r0
   10462:	7831      	ldrb	r1, [r6, #0]
   10464:	4f90      	ldr	r7, [pc, #576]	; (106a8 <RADIO_RxDoneHandler+0x268>)
   10466:	47b8      	blx	r7
   10468:	2200      	movs	r2, #0
   1046a:	7831      	ldrb	r1, [r6, #0]
   1046c:	0010      	movs	r0, r2
   1046e:	47b8      	blx	r7
   10470:	4b8e      	ldr	r3, [pc, #568]	; (106ac <RADIO_RxDoneHandler+0x26c>)
   10472:	4798      	blx	r3
   10474:	4b8e      	ldr	r3, [pc, #568]	; (106b0 <RADIO_RxDoneHandler+0x270>)
   10476:	002a      	movs	r2, r5
   10478:	701c      	strb	r4, [r3, #0]
   1047a:	2300      	movs	r3, #0
   1047c:	322c      	adds	r2, #44	; 0x2c
   1047e:	7013      	strb	r3, [r2, #0]
   10480:	002a      	movs	r2, r5
   10482:	a901      	add	r1, sp, #4
   10484:	3258      	adds	r2, #88	; 0x58
   10486:	7013      	strb	r3, [r2, #0]
   10488:	700b      	strb	r3, [r1, #0]
   1048a:	4b8a      	ldr	r3, [pc, #552]	; (106b4 <RADIO_RxDoneHandler+0x274>)
   1048c:	781b      	ldrb	r3, [r3, #0]
   1048e:	071b      	lsls	r3, r3, #28
   10490:	d504      	bpl.n	1049c <RADIO_RxDoneHandler+0x5c>
   10492:	692b      	ldr	r3, [r5, #16]
   10494:	2008      	movs	r0, #8
   10496:	2b00      	cmp	r3, #0
   10498:	d000      	beq.n	1049c <RADIO_RxDoneHandler+0x5c>
   1049a:	e084      	b.n	105a6 <RADIO_RxDoneHandler+0x166>
   1049c:	2000      	movs	r0, #0
   1049e:	b005      	add	sp, #20
   104a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   104a2:	0652      	lsls	r2, r2, #25
   104a4:	d402      	bmi.n	104ac <RADIO_RxDoneHandler+0x6c>
   104a6:	881a      	ldrh	r2, [r3, #0]
   104a8:	0612      	lsls	r2, r2, #24
   104aa:	d523      	bpl.n	104f4 <RADIO_RxDoneHandler+0xb4>
   104ac:	2140      	movs	r1, #64	; 0x40
   104ae:	881a      	ldrh	r2, [r3, #0]
   104b0:	4c7c      	ldr	r4, [pc, #496]	; (106a4 <RADIO_RxDoneHandler+0x264>)
   104b2:	438a      	bics	r2, r1
   104b4:	801a      	strh	r2, [r3, #0]
   104b6:	881a      	ldrh	r2, [r3, #0]
   104b8:	1849      	adds	r1, r1, r1
   104ba:	438a      	bics	r2, r1
   104bc:	801a      	strh	r2, [r3, #0]
   104be:	0023      	movs	r3, r4
   104c0:	2200      	movs	r2, #0
   104c2:	3334      	adds	r3, #52	; 0x34
   104c4:	7819      	ldrb	r1, [r3, #0]
   104c6:	0010      	movs	r0, r2
   104c8:	4b77      	ldr	r3, [pc, #476]	; (106a8 <RADIO_RxDoneHandler+0x268>)
   104ca:	4798      	blx	r3
   104cc:	4b77      	ldr	r3, [pc, #476]	; (106ac <RADIO_RxDoneHandler+0x26c>)
   104ce:	4798      	blx	r3
   104d0:	2201      	movs	r2, #1
   104d2:	4b77      	ldr	r3, [pc, #476]	; (106b0 <RADIO_RxDoneHandler+0x270>)
   104d4:	a901      	add	r1, sp, #4
   104d6:	701a      	strb	r2, [r3, #0]
   104d8:	0022      	movs	r2, r4
   104da:	2300      	movs	r3, #0
   104dc:	322c      	adds	r2, #44	; 0x2c
   104de:	7013      	strb	r3, [r2, #0]
   104e0:	0022      	movs	r2, r4
   104e2:	3258      	adds	r2, #88	; 0x58
   104e4:	7013      	strb	r3, [r2, #0]
   104e6:	700b      	strb	r3, [r1, #0]
   104e8:	4b72      	ldr	r3, [pc, #456]	; (106b4 <RADIO_RxDoneHandler+0x274>)
   104ea:	781b      	ldrb	r3, [r3, #0]
   104ec:	071b      	lsls	r3, r3, #28
   104ee:	d5d5      	bpl.n	1049c <RADIO_RxDoneHandler+0x5c>
   104f0:	6923      	ldr	r3, [r4, #16]
   104f2:	e7cf      	b.n	10494 <RADIO_RxDoneHandler+0x54>
   104f4:	881a      	ldrh	r2, [r3, #0]
   104f6:	0792      	lsls	r2, r2, #30
   104f8:	d571      	bpl.n	105de <RADIO_RxDoneHandler+0x19e>
   104fa:	2102      	movs	r1, #2
   104fc:	881a      	ldrh	r2, [r3, #0]
   104fe:	4d6e      	ldr	r5, [pc, #440]	; (106b8 <RADIO_RxDoneHandler+0x278>)
   10500:	438a      	bics	r2, r1
   10502:	801a      	strh	r2, [r3, #0]
   10504:	2013      	movs	r0, #19
   10506:	47a8      	blx	r5
   10508:	4c66      	ldr	r4, [pc, #408]	; (106a4 <RADIO_RxDoneHandler+0x264>)
   1050a:	2100      	movs	r1, #0
   1050c:	0026      	movs	r6, r4
   1050e:	362c      	adds	r6, #44	; 0x2c
   10510:	7030      	strb	r0, [r6, #0]
   10512:	4b6a      	ldr	r3, [pc, #424]	; (106bc <RADIO_RxDoneHandler+0x27c>)
   10514:	200d      	movs	r0, #13
   10516:	4798      	blx	r3
   10518:	7832      	ldrb	r2, [r6, #0]
   1051a:	4b69      	ldr	r3, [pc, #420]	; (106c0 <RADIO_RxDoneHandler+0x280>)
   1051c:	b2d2      	uxtb	r2, r2
   1051e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10520:	2000      	movs	r0, #0
   10522:	4798      	blx	r3
   10524:	2019      	movs	r0, #25
   10526:	47a8      	blx	r5
   10528:	0023      	movs	r3, r4
   1052a:	b240      	sxtb	r0, r0
   1052c:	3332      	adds	r3, #50	; 0x32
   1052e:	2800      	cmp	r0, #0
   10530:	da3b      	bge.n	105aa <RADIO_RxDoneHandler+0x16a>
   10532:	4240      	negs	r0, r0
   10534:	1080      	asrs	r0, r0, #2
   10536:	4240      	negs	r0, r0
   10538:	7018      	strb	r0, [r3, #0]
   1053a:	201a      	movs	r0, #26
   1053c:	47a8      	blx	r5
   1053e:	0023      	movs	r3, r4
   10540:	3332      	adds	r3, #50	; 0x32
   10542:	781b      	ldrb	r3, [r3, #0]
   10544:	b202      	sxth	r2, r0
   10546:	b25b      	sxtb	r3, r3
   10548:	4d5e      	ldr	r5, [pc, #376]	; (106c4 <RADIO_RxDoneHandler+0x284>)
   1054a:	2b00      	cmp	r3, #0
   1054c:	da36      	bge.n	105bc <RADIO_RxDoneHandler+0x17c>
   1054e:	6821      	ldr	r1, [r4, #0]
   10550:	4e5d      	ldr	r6, [pc, #372]	; (106c8 <RADIO_RxDoneHandler+0x288>)
   10552:	198e      	adds	r6, r1, r6
   10554:	42ae      	cmp	r6, r5
   10556:	d82a      	bhi.n	105ae <RADIO_RxDoneHandler+0x16e>
   10558:	3b9d      	subs	r3, #157	; 0x9d
   1055a:	181b      	adds	r3, r3, r0
   1055c:	1112      	asrs	r2, r2, #4
   1055e:	189b      	adds	r3, r3, r2
   10560:	0022      	movs	r2, r4
   10562:	3256      	adds	r2, #86	; 0x56
   10564:	8013      	strh	r3, [r2, #0]
   10566:	0023      	movs	r3, r4
   10568:	2200      	movs	r2, #0
   1056a:	3334      	adds	r3, #52	; 0x34
   1056c:	7819      	ldrb	r1, [r3, #0]
   1056e:	0010      	movs	r0, r2
   10570:	4b4d      	ldr	r3, [pc, #308]	; (106a8 <RADIO_RxDoneHandler+0x268>)
   10572:	4798      	blx	r3
   10574:	4b4d      	ldr	r3, [pc, #308]	; (106ac <RADIO_RxDoneHandler+0x26c>)
   10576:	4798      	blx	r3
   10578:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1057a:	a901      	add	r1, sp, #4
   1057c:	604b      	str	r3, [r1, #4]
   1057e:	0023      	movs	r3, r4
   10580:	332c      	adds	r3, #44	; 0x2c
   10582:	781b      	ldrb	r3, [r3, #0]
   10584:	2201      	movs	r2, #1
   10586:	720b      	strb	r3, [r1, #8]
   10588:	2300      	movs	r3, #0
   1058a:	700b      	strb	r3, [r1, #0]
   1058c:	4b48      	ldr	r3, [pc, #288]	; (106b0 <RADIO_RxDoneHandler+0x270>)
   1058e:	701a      	strb	r2, [r3, #0]
   10590:	4b48      	ldr	r3, [pc, #288]	; (106b4 <RADIO_RxDoneHandler+0x274>)
   10592:	7818      	ldrb	r0, [r3, #0]
   10594:	07c0      	lsls	r0, r0, #31
   10596:	0fc0      	lsrs	r0, r0, #31
   10598:	4290      	cmp	r0, r2
   1059a:	d000      	beq.n	1059e <RADIO_RxDoneHandler+0x15e>
   1059c:	e77e      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   1059e:	6923      	ldr	r3, [r4, #16]
   105a0:	2b00      	cmp	r3, #0
   105a2:	d100      	bne.n	105a6 <RADIO_RxDoneHandler+0x166>
   105a4:	e77a      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   105a6:	4798      	blx	r3
   105a8:	e778      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   105aa:	1080      	asrs	r0, r0, #2
   105ac:	e7c4      	b.n	10538 <RADIO_RxDoneHandler+0xf8>
   105ae:	4d47      	ldr	r5, [pc, #284]	; (106cc <RADIO_RxDoneHandler+0x28c>)
   105b0:	1949      	adds	r1, r1, r5
   105b2:	4d47      	ldr	r5, [pc, #284]	; (106d0 <RADIO_RxDoneHandler+0x290>)
   105b4:	42a9      	cmp	r1, r5
   105b6:	d8d6      	bhi.n	10566 <RADIO_RxDoneHandler+0x126>
   105b8:	3ba4      	subs	r3, #164	; 0xa4
   105ba:	e7ce      	b.n	1055a <RADIO_RxDoneHandler+0x11a>
   105bc:	6823      	ldr	r3, [r4, #0]
   105be:	4942      	ldr	r1, [pc, #264]	; (106c8 <RADIO_RxDoneHandler+0x288>)
   105c0:	1859      	adds	r1, r3, r1
   105c2:	42a9      	cmp	r1, r5
   105c4:	d802      	bhi.n	105cc <RADIO_RxDoneHandler+0x18c>
   105c6:	0003      	movs	r3, r0
   105c8:	3b9d      	subs	r3, #157	; 0x9d
   105ca:	e7c7      	b.n	1055c <RADIO_RxDoneHandler+0x11c>
   105cc:	493f      	ldr	r1, [pc, #252]	; (106cc <RADIO_RxDoneHandler+0x28c>)
   105ce:	185b      	adds	r3, r3, r1
   105d0:	493f      	ldr	r1, [pc, #252]	; (106d0 <RADIO_RxDoneHandler+0x290>)
   105d2:	428b      	cmp	r3, r1
   105d4:	d8c7      	bhi.n	10566 <RADIO_RxDoneHandler+0x126>
   105d6:	38a4      	subs	r0, #164	; 0xa4
   105d8:	1113      	asrs	r3, r2, #4
   105da:	18c3      	adds	r3, r0, r3
   105dc:	e7c0      	b.n	10560 <RADIO_RxDoneHandler+0x120>
   105de:	881a      	ldrh	r2, [r3, #0]
   105e0:	0712      	lsls	r2, r2, #28
   105e2:	0fd5      	lsrs	r5, r2, #31
   105e4:	2a00      	cmp	r2, #0
   105e6:	da27      	bge.n	10638 <RADIO_RxDoneHandler+0x1f8>
   105e8:	2108      	movs	r1, #8
   105ea:	881a      	ldrh	r2, [r3, #0]
   105ec:	4c2d      	ldr	r4, [pc, #180]	; (106a4 <RADIO_RxDoneHandler+0x264>)
   105ee:	438a      	bics	r2, r1
   105f0:	801a      	strh	r2, [r3, #0]
   105f2:	0023      	movs	r3, r4
   105f4:	2280      	movs	r2, #128	; 0x80
   105f6:	3332      	adds	r3, #50	; 0x32
   105f8:	701a      	strb	r2, [r3, #0]
   105fa:	0023      	movs	r3, r4
   105fc:	2200      	movs	r2, #0
   105fe:	3334      	adds	r3, #52	; 0x34
   10600:	7819      	ldrb	r1, [r3, #0]
   10602:	0010      	movs	r0, r2
   10604:	4b28      	ldr	r3, [pc, #160]	; (106a8 <RADIO_RxDoneHandler+0x268>)
   10606:	4798      	blx	r3
   10608:	4b28      	ldr	r3, [pc, #160]	; (106ac <RADIO_RxDoneHandler+0x26c>)
   1060a:	4798      	blx	r3
   1060c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1060e:	a901      	add	r1, sp, #4
   10610:	604b      	str	r3, [r1, #4]
   10612:	0023      	movs	r3, r4
   10614:	332c      	adds	r3, #44	; 0x2c
   10616:	781b      	ldrb	r3, [r3, #0]
   10618:	0022      	movs	r2, r4
   1061a:	720b      	strb	r3, [r1, #8]
   1061c:	2300      	movs	r3, #0
   1061e:	3258      	adds	r2, #88	; 0x58
   10620:	7013      	strb	r3, [r2, #0]
   10622:	700b      	strb	r3, [r1, #0]
   10624:	4b22      	ldr	r3, [pc, #136]	; (106b0 <RADIO_RxDoneHandler+0x270>)
   10626:	701d      	strb	r5, [r3, #0]
   10628:	4b22      	ldr	r3, [pc, #136]	; (106b4 <RADIO_RxDoneHandler+0x274>)
   1062a:	7818      	ldrb	r0, [r3, #0]
   1062c:	07c0      	lsls	r0, r0, #31
   1062e:	0fc0      	lsrs	r0, r0, #31
   10630:	2801      	cmp	r0, #1
   10632:	d000      	beq.n	10636 <RADIO_RxDoneHandler+0x1f6>
   10634:	e732      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   10636:	e7b2      	b.n	1059e <RADIO_RxDoneHandler+0x15e>
   10638:	881a      	ldrh	r2, [r3, #0]
   1063a:	05d2      	lsls	r2, r2, #23
   1063c:	0fd5      	lsrs	r5, r2, #31
   1063e:	2a00      	cmp	r2, #0
   10640:	db00      	blt.n	10644 <RADIO_RxDoneHandler+0x204>
   10642:	e72b      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   10644:	4c17      	ldr	r4, [pc, #92]	; (106a4 <RADIO_RxDoneHandler+0x264>)
   10646:	881a      	ldrh	r2, [r3, #0]
   10648:	0026      	movs	r6, r4
   1064a:	4922      	ldr	r1, [pc, #136]	; (106d4 <RADIO_RxDoneHandler+0x294>)
   1064c:	362c      	adds	r6, #44	; 0x2c
   1064e:	400a      	ands	r2, r1
   10650:	801a      	strh	r2, [r3, #0]
   10652:	7832      	ldrb	r2, [r6, #0]
   10654:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10656:	b2d2      	uxtb	r2, r2
   10658:	2000      	movs	r0, #0
   1065a:	4b19      	ldr	r3, [pc, #100]	; (106c0 <RADIO_RxDoneHandler+0x280>)
   1065c:	4798      	blx	r3
   1065e:	0023      	movs	r3, r4
   10660:	2200      	movs	r2, #0
   10662:	3334      	adds	r3, #52	; 0x34
   10664:	7819      	ldrb	r1, [r3, #0]
   10666:	0010      	movs	r0, r2
   10668:	4b0f      	ldr	r3, [pc, #60]	; (106a8 <RADIO_RxDoneHandler+0x268>)
   1066a:	4798      	blx	r3
   1066c:	4b0f      	ldr	r3, [pc, #60]	; (106ac <RADIO_RxDoneHandler+0x26c>)
   1066e:	4798      	blx	r3
   10670:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   10672:	a901      	add	r1, sp, #4
   10674:	604b      	str	r3, [r1, #4]
   10676:	7833      	ldrb	r3, [r6, #0]
   10678:	0022      	movs	r2, r4
   1067a:	720b      	strb	r3, [r1, #8]
   1067c:	2300      	movs	r3, #0
   1067e:	3258      	adds	r2, #88	; 0x58
   10680:	7013      	strb	r3, [r2, #0]
   10682:	700b      	strb	r3, [r1, #0]
   10684:	4b0a      	ldr	r3, [pc, #40]	; (106b0 <RADIO_RxDoneHandler+0x270>)
   10686:	701d      	strb	r5, [r3, #0]
   10688:	4b0a      	ldr	r3, [pc, #40]	; (106b4 <RADIO_RxDoneHandler+0x274>)
   1068a:	781b      	ldrb	r3, [r3, #0]
   1068c:	06db      	lsls	r3, r3, #27
   1068e:	d400      	bmi.n	10692 <RADIO_RxDoneHandler+0x252>
   10690:	e704      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   10692:	6923      	ldr	r3, [r4, #16]
   10694:	2b00      	cmp	r3, #0
   10696:	d100      	bne.n	1069a <RADIO_RxDoneHandler+0x25a>
   10698:	e700      	b.n	1049c <RADIO_RxDoneHandler+0x5c>
   1069a:	2010      	movs	r0, #16
   1069c:	e783      	b.n	105a6 <RADIO_RxDoneHandler+0x166>
   1069e:	46c0      	nop			; (mov r8, r8)
   106a0:	20001e54 	.word	0x20001e54
   106a4:	20001868 	.word	0x20001868
   106a8:	00008741 	.word	0x00008741
   106ac:	0000fe95 	.word	0x0000fe95
   106b0:	20001e57 	.word	0x20001e57
   106b4:	20001e56 	.word	0x20001e56
   106b8:	00003f4d 	.word	0x00003f4d
   106bc:	00003f25 	.word	0x00003f25
   106c0:	00003fb9 	.word	0x00003fb9
   106c4:	096ae380 	.word	0x096ae380
   106c8:	cc9eec80 	.word	0xcc9eec80
   106cc:	e78fe580 	.word	0xe78fe580
   106d0:	06dac2c0 	.word	0x06dac2c0
   106d4:	fffffeff 	.word	0xfffffeff

000106d8 <Radio_LBTScanTimeout>:
   106d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   106da:	4c1c      	ldr	r4, [pc, #112]	; (1074c <Radio_LBTScanTimeout+0x74>)
   106dc:	0025      	movs	r5, r4
   106de:	0023      	movs	r3, r4
   106e0:	354f      	adds	r5, #79	; 0x4f
   106e2:	7829      	ldrb	r1, [r5, #0]
   106e4:	3340      	adds	r3, #64	; 0x40
   106e6:	3101      	adds	r1, #1
   106e8:	b2c9      	uxtb	r1, r1
   106ea:	7029      	strb	r1, [r5, #0]
   106ec:	781b      	ldrb	r3, [r3, #0]
   106ee:	428b      	cmp	r3, r1
   106f0:	d315      	bcc.n	1071e <Radio_LBTScanTimeout+0x46>
   106f2:	260e      	movs	r6, #14
   106f4:	446e      	add	r6, sp
   106f6:	4b16      	ldr	r3, [pc, #88]	; (10750 <Radio_LBTScanTimeout+0x78>)
   106f8:	0030      	movs	r0, r6
   106fa:	4798      	blx	r3
   106fc:	2300      	movs	r3, #0
   106fe:	5ef2      	ldrsh	r2, [r6, r3]
   10700:	782b      	ldrb	r3, [r5, #0]
   10702:	4353      	muls	r3, r2
   10704:	6c62      	ldr	r2, [r4, #68]	; 0x44
   10706:	189b      	adds	r3, r3, r2
   10708:	6463      	str	r3, [r4, #68]	; 0x44
   1070a:	0023      	movs	r3, r4
   1070c:	2200      	movs	r2, #0
   1070e:	3350      	adds	r3, #80	; 0x50
   10710:	7818      	ldrb	r0, [r3, #0]
   10712:	9200      	str	r2, [sp, #0]
   10714:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10716:	4b0f      	ldr	r3, [pc, #60]	; (10754 <Radio_LBTScanTimeout+0x7c>)
   10718:	4c0f      	ldr	r4, [pc, #60]	; (10758 <Radio_LBTScanTimeout+0x80>)
   1071a:	47a0      	blx	r4
   1071c:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   1071e:	2380      	movs	r3, #128	; 0x80
   10720:	4a0e      	ldr	r2, [pc, #56]	; (1075c <Radio_LBTScanTimeout+0x84>)
   10722:	009b      	lsls	r3, r3, #2
   10724:	8810      	ldrh	r0, [r2, #0]
   10726:	4303      	orrs	r3, r0
   10728:	8013      	strh	r3, [r2, #0]
   1072a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   1072c:	0058      	lsls	r0, r3, #1
   1072e:	1e4b      	subs	r3, r1, #1
   10730:	4359      	muls	r1, r3
   10732:	4b0b      	ldr	r3, [pc, #44]	; (10760 <Radio_LBTScanTimeout+0x88>)
   10734:	b289      	uxth	r1, r1
   10736:	4798      	blx	r3
   10738:	0023      	movs	r3, r4
   1073a:	334c      	adds	r3, #76	; 0x4c
   1073c:	8018      	strh	r0, [r3, #0]
   1073e:	2300      	movs	r3, #0
   10740:	2001      	movs	r0, #1
   10742:	702b      	strb	r3, [r5, #0]
   10744:	6463      	str	r3, [r4, #68]	; 0x44
   10746:	4b07      	ldr	r3, [pc, #28]	; (10764 <Radio_LBTScanTimeout+0x8c>)
   10748:	4798      	blx	r3
   1074a:	e7e7      	b.n	1071c <Radio_LBTScanTimeout+0x44>
   1074c:	20001868 	.word	0x20001868
   10750:	00008905 	.word	0x00008905
   10754:	000106d9 	.word	0x000106d9
   10758:	000080dd 	.word	0x000080dd
   1075c:	20001e54 	.word	0x20001e54
   10760:	000109b1 	.word	0x000109b1
   10764:	0000f6fd 	.word	0x0000f6fd

00010768 <RADIO_ScanHandler>:
   10768:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1076a:	4b12      	ldr	r3, [pc, #72]	; (107b4 <RADIO_ScanHandler+0x4c>)
   1076c:	4798      	blx	r3
   1076e:	2000      	movs	r0, #0
   10770:	4b11      	ldr	r3, [pc, #68]	; (107b8 <RADIO_ScanHandler+0x50>)
   10772:	4798      	blx	r3
   10774:	4d11      	ldr	r5, [pc, #68]	; (107bc <RADIO_ScanHandler+0x54>)
   10776:	4b12      	ldr	r3, [pc, #72]	; (107c0 <RADIO_ScanHandler+0x58>)
   10778:	6828      	ldr	r0, [r5, #0]
   1077a:	2400      	movs	r4, #0
   1077c:	4798      	blx	r3
   1077e:	002b      	movs	r3, r5
   10780:	4e10      	ldr	r6, [pc, #64]	; (107c4 <RADIO_ScanHandler+0x5c>)
   10782:	334c      	adds	r3, #76	; 0x4c
   10784:	2201      	movs	r2, #1
   10786:	0021      	movs	r1, r4
   10788:	0020      	movs	r0, r4
   1078a:	801c      	strh	r4, [r3, #0]
   1078c:	47b0      	blx	r6
   1078e:	4b0e      	ldr	r3, [pc, #56]	; (107c8 <RADIO_ScanHandler+0x60>)
   10790:	2109      	movs	r1, #9
   10792:	2012      	movs	r0, #18
   10794:	4798      	blx	r3
   10796:	3550      	adds	r5, #80	; 0x50
   10798:	0022      	movs	r2, r4
   1079a:	0021      	movs	r1, r4
   1079c:	2005      	movs	r0, #5
   1079e:	47b0      	blx	r6
   107a0:	7828      	ldrb	r0, [r5, #0]
   107a2:	4b0a      	ldr	r3, [pc, #40]	; (107cc <RADIO_ScanHandler+0x64>)
   107a4:	4d0a      	ldr	r5, [pc, #40]	; (107d0 <RADIO_ScanHandler+0x68>)
   107a6:	9400      	str	r4, [sp, #0]
   107a8:	0022      	movs	r2, r4
   107aa:	490a      	ldr	r1, [pc, #40]	; (107d4 <RADIO_ScanHandler+0x6c>)
   107ac:	47a8      	blx	r5
   107ae:	0020      	movs	r0, r4
   107b0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   107b2:	46c0      	nop			; (mov r8, r8)
   107b4:	0000fe61 	.word	0x0000fe61
   107b8:	0000f9b1 	.word	0x0000f9b1
   107bc:	20001868 	.word	0x20001868
   107c0:	0000f0f5 	.word	0x0000f0f5
   107c4:	00008741 	.word	0x00008741
   107c8:	00003f25 	.word	0x00003f25
   107cc:	000106d9 	.word	0x000106d9
   107d0:	000080dd 	.word	0x000080dd
   107d4:	00002328 	.word	0x00002328

000107d8 <radioScanDoneHandler>:
   107d8:	b530      	push	{r4, r5, lr}
   107da:	4a18      	ldr	r2, [pc, #96]	; (1083c <radioScanDoneHandler+0x64>)
   107dc:	4918      	ldr	r1, [pc, #96]	; (10840 <radioScanDoneHandler+0x68>)
   107de:	8813      	ldrh	r3, [r2, #0]
   107e0:	b085      	sub	sp, #20
   107e2:	400b      	ands	r3, r1
   107e4:	8013      	strh	r3, [r2, #0]
   107e6:	2200      	movs	r2, #0
   107e8:	4b16      	ldr	r3, [pc, #88]	; (10844 <radioScanDoneHandler+0x6c>)
   107ea:	0011      	movs	r1, r2
   107ec:	0010      	movs	r0, r2
   107ee:	4798      	blx	r3
   107f0:	2000      	movs	r0, #0
   107f2:	4b15      	ldr	r3, [pc, #84]	; (10848 <radioScanDoneHandler+0x70>)
   107f4:	4798      	blx	r3
   107f6:	4b15      	ldr	r3, [pc, #84]	; (1084c <radioScanDoneHandler+0x74>)
   107f8:	4798      	blx	r3
   107fa:	4c15      	ldr	r4, [pc, #84]	; (10850 <radioScanDoneHandler+0x78>)
   107fc:	0023      	movs	r3, r4
   107fe:	334c      	adds	r3, #76	; 0x4c
   10800:	2100      	movs	r1, #0
   10802:	5e59      	ldrsh	r1, [r3, r1]
   10804:	233e      	movs	r3, #62	; 0x3e
   10806:	5ee2      	ldrsh	r2, [r4, r3]
   10808:	4b12      	ldr	r3, [pc, #72]	; (10854 <radioScanDoneHandler+0x7c>)
   1080a:	4291      	cmp	r1, r2
   1080c:	da06      	bge.n	1081c <radioScanDoneHandler+0x44>
   1080e:	2002      	movs	r0, #2
   10810:	4798      	blx	r3
   10812:	4b11      	ldr	r3, [pc, #68]	; (10858 <radioScanDoneHandler+0x80>)
   10814:	4798      	blx	r3
   10816:	2000      	movs	r0, #0
   10818:	b005      	add	sp, #20
   1081a:	bd30      	pop	{r4, r5, pc}
   1081c:	2207      	movs	r2, #7
   1081e:	ad01      	add	r5, sp, #4
   10820:	2001      	movs	r0, #1
   10822:	702a      	strb	r2, [r5, #0]
   10824:	4798      	blx	r3
   10826:	4b0d      	ldr	r3, [pc, #52]	; (1085c <radioScanDoneHandler+0x84>)
   10828:	781b      	ldrb	r3, [r3, #0]
   1082a:	079b      	lsls	r3, r3, #30
   1082c:	d5f3      	bpl.n	10816 <radioScanDoneHandler+0x3e>
   1082e:	6923      	ldr	r3, [r4, #16]
   10830:	2b00      	cmp	r3, #0
   10832:	d0f0      	beq.n	10816 <radioScanDoneHandler+0x3e>
   10834:	0029      	movs	r1, r5
   10836:	2002      	movs	r0, #2
   10838:	4798      	blx	r3
   1083a:	e7ec      	b.n	10816 <radioScanDoneHandler+0x3e>
   1083c:	20001e54 	.word	0x20001e54
   10840:	fffffdff 	.word	0xfffffdff
   10844:	00008741 	.word	0x00008741
   10848:	0000fad9 	.word	0x0000fad9
   1084c:	0000fe95 	.word	0x0000fe95
   10850:	20001868 	.word	0x20001868
   10854:	0000f7a9 	.word	0x0000f7a9
   10858:	00010161 	.word	0x00010161
   1085c:	20001e56 	.word	0x20001e56

00010860 <__gnu_thumb1_case_sqi>:
   10860:	b402      	push	{r1}
   10862:	4671      	mov	r1, lr
   10864:	0849      	lsrs	r1, r1, #1
   10866:	0049      	lsls	r1, r1, #1
   10868:	5609      	ldrsb	r1, [r1, r0]
   1086a:	0049      	lsls	r1, r1, #1
   1086c:	448e      	add	lr, r1
   1086e:	bc02      	pop	{r1}
   10870:	4770      	bx	lr
   10872:	46c0      	nop			; (mov r8, r8)

00010874 <__gnu_thumb1_case_uqi>:
   10874:	b402      	push	{r1}
   10876:	4671      	mov	r1, lr
   10878:	0849      	lsrs	r1, r1, #1
   1087a:	0049      	lsls	r1, r1, #1
   1087c:	5c09      	ldrb	r1, [r1, r0]
   1087e:	0049      	lsls	r1, r1, #1
   10880:	448e      	add	lr, r1
   10882:	bc02      	pop	{r1}
   10884:	4770      	bx	lr
   10886:	46c0      	nop			; (mov r8, r8)

00010888 <__gnu_thumb1_case_uhi>:
   10888:	b403      	push	{r0, r1}
   1088a:	4671      	mov	r1, lr
   1088c:	0849      	lsrs	r1, r1, #1
   1088e:	0040      	lsls	r0, r0, #1
   10890:	0049      	lsls	r1, r1, #1
   10892:	5a09      	ldrh	r1, [r1, r0]
   10894:	0049      	lsls	r1, r1, #1
   10896:	448e      	add	lr, r1
   10898:	bc03      	pop	{r0, r1}
   1089a:	4770      	bx	lr

0001089c <__udivsi3>:
   1089c:	2200      	movs	r2, #0
   1089e:	0843      	lsrs	r3, r0, #1
   108a0:	428b      	cmp	r3, r1
   108a2:	d374      	bcc.n	1098e <__udivsi3+0xf2>
   108a4:	0903      	lsrs	r3, r0, #4
   108a6:	428b      	cmp	r3, r1
   108a8:	d35f      	bcc.n	1096a <__udivsi3+0xce>
   108aa:	0a03      	lsrs	r3, r0, #8
   108ac:	428b      	cmp	r3, r1
   108ae:	d344      	bcc.n	1093a <__udivsi3+0x9e>
   108b0:	0b03      	lsrs	r3, r0, #12
   108b2:	428b      	cmp	r3, r1
   108b4:	d328      	bcc.n	10908 <__udivsi3+0x6c>
   108b6:	0c03      	lsrs	r3, r0, #16
   108b8:	428b      	cmp	r3, r1
   108ba:	d30d      	bcc.n	108d8 <__udivsi3+0x3c>
   108bc:	22ff      	movs	r2, #255	; 0xff
   108be:	0209      	lsls	r1, r1, #8
   108c0:	ba12      	rev	r2, r2
   108c2:	0c03      	lsrs	r3, r0, #16
   108c4:	428b      	cmp	r3, r1
   108c6:	d302      	bcc.n	108ce <__udivsi3+0x32>
   108c8:	1212      	asrs	r2, r2, #8
   108ca:	0209      	lsls	r1, r1, #8
   108cc:	d065      	beq.n	1099a <__udivsi3+0xfe>
   108ce:	0b03      	lsrs	r3, r0, #12
   108d0:	428b      	cmp	r3, r1
   108d2:	d319      	bcc.n	10908 <__udivsi3+0x6c>
   108d4:	e000      	b.n	108d8 <__udivsi3+0x3c>
   108d6:	0a09      	lsrs	r1, r1, #8
   108d8:	0bc3      	lsrs	r3, r0, #15
   108da:	428b      	cmp	r3, r1
   108dc:	d301      	bcc.n	108e2 <__udivsi3+0x46>
   108de:	03cb      	lsls	r3, r1, #15
   108e0:	1ac0      	subs	r0, r0, r3
   108e2:	4152      	adcs	r2, r2
   108e4:	0b83      	lsrs	r3, r0, #14
   108e6:	428b      	cmp	r3, r1
   108e8:	d301      	bcc.n	108ee <__udivsi3+0x52>
   108ea:	038b      	lsls	r3, r1, #14
   108ec:	1ac0      	subs	r0, r0, r3
   108ee:	4152      	adcs	r2, r2
   108f0:	0b43      	lsrs	r3, r0, #13
   108f2:	428b      	cmp	r3, r1
   108f4:	d301      	bcc.n	108fa <__udivsi3+0x5e>
   108f6:	034b      	lsls	r3, r1, #13
   108f8:	1ac0      	subs	r0, r0, r3
   108fa:	4152      	adcs	r2, r2
   108fc:	0b03      	lsrs	r3, r0, #12
   108fe:	428b      	cmp	r3, r1
   10900:	d301      	bcc.n	10906 <__udivsi3+0x6a>
   10902:	030b      	lsls	r3, r1, #12
   10904:	1ac0      	subs	r0, r0, r3
   10906:	4152      	adcs	r2, r2
   10908:	0ac3      	lsrs	r3, r0, #11
   1090a:	428b      	cmp	r3, r1
   1090c:	d301      	bcc.n	10912 <__udivsi3+0x76>
   1090e:	02cb      	lsls	r3, r1, #11
   10910:	1ac0      	subs	r0, r0, r3
   10912:	4152      	adcs	r2, r2
   10914:	0a83      	lsrs	r3, r0, #10
   10916:	428b      	cmp	r3, r1
   10918:	d301      	bcc.n	1091e <__udivsi3+0x82>
   1091a:	028b      	lsls	r3, r1, #10
   1091c:	1ac0      	subs	r0, r0, r3
   1091e:	4152      	adcs	r2, r2
   10920:	0a43      	lsrs	r3, r0, #9
   10922:	428b      	cmp	r3, r1
   10924:	d301      	bcc.n	1092a <__udivsi3+0x8e>
   10926:	024b      	lsls	r3, r1, #9
   10928:	1ac0      	subs	r0, r0, r3
   1092a:	4152      	adcs	r2, r2
   1092c:	0a03      	lsrs	r3, r0, #8
   1092e:	428b      	cmp	r3, r1
   10930:	d301      	bcc.n	10936 <__udivsi3+0x9a>
   10932:	020b      	lsls	r3, r1, #8
   10934:	1ac0      	subs	r0, r0, r3
   10936:	4152      	adcs	r2, r2
   10938:	d2cd      	bcs.n	108d6 <__udivsi3+0x3a>
   1093a:	09c3      	lsrs	r3, r0, #7
   1093c:	428b      	cmp	r3, r1
   1093e:	d301      	bcc.n	10944 <__udivsi3+0xa8>
   10940:	01cb      	lsls	r3, r1, #7
   10942:	1ac0      	subs	r0, r0, r3
   10944:	4152      	adcs	r2, r2
   10946:	0983      	lsrs	r3, r0, #6
   10948:	428b      	cmp	r3, r1
   1094a:	d301      	bcc.n	10950 <__udivsi3+0xb4>
   1094c:	018b      	lsls	r3, r1, #6
   1094e:	1ac0      	subs	r0, r0, r3
   10950:	4152      	adcs	r2, r2
   10952:	0943      	lsrs	r3, r0, #5
   10954:	428b      	cmp	r3, r1
   10956:	d301      	bcc.n	1095c <__udivsi3+0xc0>
   10958:	014b      	lsls	r3, r1, #5
   1095a:	1ac0      	subs	r0, r0, r3
   1095c:	4152      	adcs	r2, r2
   1095e:	0903      	lsrs	r3, r0, #4
   10960:	428b      	cmp	r3, r1
   10962:	d301      	bcc.n	10968 <__udivsi3+0xcc>
   10964:	010b      	lsls	r3, r1, #4
   10966:	1ac0      	subs	r0, r0, r3
   10968:	4152      	adcs	r2, r2
   1096a:	08c3      	lsrs	r3, r0, #3
   1096c:	428b      	cmp	r3, r1
   1096e:	d301      	bcc.n	10974 <__udivsi3+0xd8>
   10970:	00cb      	lsls	r3, r1, #3
   10972:	1ac0      	subs	r0, r0, r3
   10974:	4152      	adcs	r2, r2
   10976:	0883      	lsrs	r3, r0, #2
   10978:	428b      	cmp	r3, r1
   1097a:	d301      	bcc.n	10980 <__udivsi3+0xe4>
   1097c:	008b      	lsls	r3, r1, #2
   1097e:	1ac0      	subs	r0, r0, r3
   10980:	4152      	adcs	r2, r2
   10982:	0843      	lsrs	r3, r0, #1
   10984:	428b      	cmp	r3, r1
   10986:	d301      	bcc.n	1098c <__udivsi3+0xf0>
   10988:	004b      	lsls	r3, r1, #1
   1098a:	1ac0      	subs	r0, r0, r3
   1098c:	4152      	adcs	r2, r2
   1098e:	1a41      	subs	r1, r0, r1
   10990:	d200      	bcs.n	10994 <__udivsi3+0xf8>
   10992:	4601      	mov	r1, r0
   10994:	4152      	adcs	r2, r2
   10996:	4610      	mov	r0, r2
   10998:	4770      	bx	lr
   1099a:	e7ff      	b.n	1099c <__udivsi3+0x100>
   1099c:	b501      	push	{r0, lr}
   1099e:	2000      	movs	r0, #0
   109a0:	f000 f8f0 	bl	10b84 <__aeabi_idiv0>
   109a4:	bd02      	pop	{r1, pc}
   109a6:	46c0      	nop			; (mov r8, r8)

000109a8 <__aeabi_uidivmod>:
   109a8:	2900      	cmp	r1, #0
   109aa:	d0f7      	beq.n	1099c <__udivsi3+0x100>
   109ac:	e776      	b.n	1089c <__udivsi3>
   109ae:	4770      	bx	lr

000109b0 <__divsi3>:
   109b0:	4603      	mov	r3, r0
   109b2:	430b      	orrs	r3, r1
   109b4:	d47f      	bmi.n	10ab6 <__divsi3+0x106>
   109b6:	2200      	movs	r2, #0
   109b8:	0843      	lsrs	r3, r0, #1
   109ba:	428b      	cmp	r3, r1
   109bc:	d374      	bcc.n	10aa8 <__divsi3+0xf8>
   109be:	0903      	lsrs	r3, r0, #4
   109c0:	428b      	cmp	r3, r1
   109c2:	d35f      	bcc.n	10a84 <__divsi3+0xd4>
   109c4:	0a03      	lsrs	r3, r0, #8
   109c6:	428b      	cmp	r3, r1
   109c8:	d344      	bcc.n	10a54 <__divsi3+0xa4>
   109ca:	0b03      	lsrs	r3, r0, #12
   109cc:	428b      	cmp	r3, r1
   109ce:	d328      	bcc.n	10a22 <__divsi3+0x72>
   109d0:	0c03      	lsrs	r3, r0, #16
   109d2:	428b      	cmp	r3, r1
   109d4:	d30d      	bcc.n	109f2 <__divsi3+0x42>
   109d6:	22ff      	movs	r2, #255	; 0xff
   109d8:	0209      	lsls	r1, r1, #8
   109da:	ba12      	rev	r2, r2
   109dc:	0c03      	lsrs	r3, r0, #16
   109de:	428b      	cmp	r3, r1
   109e0:	d302      	bcc.n	109e8 <__divsi3+0x38>
   109e2:	1212      	asrs	r2, r2, #8
   109e4:	0209      	lsls	r1, r1, #8
   109e6:	d065      	beq.n	10ab4 <__divsi3+0x104>
   109e8:	0b03      	lsrs	r3, r0, #12
   109ea:	428b      	cmp	r3, r1
   109ec:	d319      	bcc.n	10a22 <__divsi3+0x72>
   109ee:	e000      	b.n	109f2 <__divsi3+0x42>
   109f0:	0a09      	lsrs	r1, r1, #8
   109f2:	0bc3      	lsrs	r3, r0, #15
   109f4:	428b      	cmp	r3, r1
   109f6:	d301      	bcc.n	109fc <__divsi3+0x4c>
   109f8:	03cb      	lsls	r3, r1, #15
   109fa:	1ac0      	subs	r0, r0, r3
   109fc:	4152      	adcs	r2, r2
   109fe:	0b83      	lsrs	r3, r0, #14
   10a00:	428b      	cmp	r3, r1
   10a02:	d301      	bcc.n	10a08 <__divsi3+0x58>
   10a04:	038b      	lsls	r3, r1, #14
   10a06:	1ac0      	subs	r0, r0, r3
   10a08:	4152      	adcs	r2, r2
   10a0a:	0b43      	lsrs	r3, r0, #13
   10a0c:	428b      	cmp	r3, r1
   10a0e:	d301      	bcc.n	10a14 <__divsi3+0x64>
   10a10:	034b      	lsls	r3, r1, #13
   10a12:	1ac0      	subs	r0, r0, r3
   10a14:	4152      	adcs	r2, r2
   10a16:	0b03      	lsrs	r3, r0, #12
   10a18:	428b      	cmp	r3, r1
   10a1a:	d301      	bcc.n	10a20 <__divsi3+0x70>
   10a1c:	030b      	lsls	r3, r1, #12
   10a1e:	1ac0      	subs	r0, r0, r3
   10a20:	4152      	adcs	r2, r2
   10a22:	0ac3      	lsrs	r3, r0, #11
   10a24:	428b      	cmp	r3, r1
   10a26:	d301      	bcc.n	10a2c <__divsi3+0x7c>
   10a28:	02cb      	lsls	r3, r1, #11
   10a2a:	1ac0      	subs	r0, r0, r3
   10a2c:	4152      	adcs	r2, r2
   10a2e:	0a83      	lsrs	r3, r0, #10
   10a30:	428b      	cmp	r3, r1
   10a32:	d301      	bcc.n	10a38 <__divsi3+0x88>
   10a34:	028b      	lsls	r3, r1, #10
   10a36:	1ac0      	subs	r0, r0, r3
   10a38:	4152      	adcs	r2, r2
   10a3a:	0a43      	lsrs	r3, r0, #9
   10a3c:	428b      	cmp	r3, r1
   10a3e:	d301      	bcc.n	10a44 <__divsi3+0x94>
   10a40:	024b      	lsls	r3, r1, #9
   10a42:	1ac0      	subs	r0, r0, r3
   10a44:	4152      	adcs	r2, r2
   10a46:	0a03      	lsrs	r3, r0, #8
   10a48:	428b      	cmp	r3, r1
   10a4a:	d301      	bcc.n	10a50 <__divsi3+0xa0>
   10a4c:	020b      	lsls	r3, r1, #8
   10a4e:	1ac0      	subs	r0, r0, r3
   10a50:	4152      	adcs	r2, r2
   10a52:	d2cd      	bcs.n	109f0 <__divsi3+0x40>
   10a54:	09c3      	lsrs	r3, r0, #7
   10a56:	428b      	cmp	r3, r1
   10a58:	d301      	bcc.n	10a5e <__divsi3+0xae>
   10a5a:	01cb      	lsls	r3, r1, #7
   10a5c:	1ac0      	subs	r0, r0, r3
   10a5e:	4152      	adcs	r2, r2
   10a60:	0983      	lsrs	r3, r0, #6
   10a62:	428b      	cmp	r3, r1
   10a64:	d301      	bcc.n	10a6a <__divsi3+0xba>
   10a66:	018b      	lsls	r3, r1, #6
   10a68:	1ac0      	subs	r0, r0, r3
   10a6a:	4152      	adcs	r2, r2
   10a6c:	0943      	lsrs	r3, r0, #5
   10a6e:	428b      	cmp	r3, r1
   10a70:	d301      	bcc.n	10a76 <__divsi3+0xc6>
   10a72:	014b      	lsls	r3, r1, #5
   10a74:	1ac0      	subs	r0, r0, r3
   10a76:	4152      	adcs	r2, r2
   10a78:	0903      	lsrs	r3, r0, #4
   10a7a:	428b      	cmp	r3, r1
   10a7c:	d301      	bcc.n	10a82 <__divsi3+0xd2>
   10a7e:	010b      	lsls	r3, r1, #4
   10a80:	1ac0      	subs	r0, r0, r3
   10a82:	4152      	adcs	r2, r2
   10a84:	08c3      	lsrs	r3, r0, #3
   10a86:	428b      	cmp	r3, r1
   10a88:	d301      	bcc.n	10a8e <__divsi3+0xde>
   10a8a:	00cb      	lsls	r3, r1, #3
   10a8c:	1ac0      	subs	r0, r0, r3
   10a8e:	4152      	adcs	r2, r2
   10a90:	0883      	lsrs	r3, r0, #2
   10a92:	428b      	cmp	r3, r1
   10a94:	d301      	bcc.n	10a9a <__divsi3+0xea>
   10a96:	008b      	lsls	r3, r1, #2
   10a98:	1ac0      	subs	r0, r0, r3
   10a9a:	4152      	adcs	r2, r2
   10a9c:	0843      	lsrs	r3, r0, #1
   10a9e:	428b      	cmp	r3, r1
   10aa0:	d301      	bcc.n	10aa6 <__divsi3+0xf6>
   10aa2:	004b      	lsls	r3, r1, #1
   10aa4:	1ac0      	subs	r0, r0, r3
   10aa6:	4152      	adcs	r2, r2
   10aa8:	1a41      	subs	r1, r0, r1
   10aaa:	d200      	bcs.n	10aae <__divsi3+0xfe>
   10aac:	4601      	mov	r1, r0
   10aae:	4152      	adcs	r2, r2
   10ab0:	4610      	mov	r0, r2
   10ab2:	4770      	bx	lr
   10ab4:	e05d      	b.n	10b72 <__divsi3+0x1c2>
   10ab6:	0fca      	lsrs	r2, r1, #31
   10ab8:	d000      	beq.n	10abc <__divsi3+0x10c>
   10aba:	4249      	negs	r1, r1
   10abc:	1003      	asrs	r3, r0, #32
   10abe:	d300      	bcc.n	10ac2 <__divsi3+0x112>
   10ac0:	4240      	negs	r0, r0
   10ac2:	4053      	eors	r3, r2
   10ac4:	2200      	movs	r2, #0
   10ac6:	469c      	mov	ip, r3
   10ac8:	0903      	lsrs	r3, r0, #4
   10aca:	428b      	cmp	r3, r1
   10acc:	d32d      	bcc.n	10b2a <__divsi3+0x17a>
   10ace:	0a03      	lsrs	r3, r0, #8
   10ad0:	428b      	cmp	r3, r1
   10ad2:	d312      	bcc.n	10afa <__divsi3+0x14a>
   10ad4:	22fc      	movs	r2, #252	; 0xfc
   10ad6:	0189      	lsls	r1, r1, #6
   10ad8:	ba12      	rev	r2, r2
   10ada:	0a03      	lsrs	r3, r0, #8
   10adc:	428b      	cmp	r3, r1
   10ade:	d30c      	bcc.n	10afa <__divsi3+0x14a>
   10ae0:	0189      	lsls	r1, r1, #6
   10ae2:	1192      	asrs	r2, r2, #6
   10ae4:	428b      	cmp	r3, r1
   10ae6:	d308      	bcc.n	10afa <__divsi3+0x14a>
   10ae8:	0189      	lsls	r1, r1, #6
   10aea:	1192      	asrs	r2, r2, #6
   10aec:	428b      	cmp	r3, r1
   10aee:	d304      	bcc.n	10afa <__divsi3+0x14a>
   10af0:	0189      	lsls	r1, r1, #6
   10af2:	d03a      	beq.n	10b6a <__divsi3+0x1ba>
   10af4:	1192      	asrs	r2, r2, #6
   10af6:	e000      	b.n	10afa <__divsi3+0x14a>
   10af8:	0989      	lsrs	r1, r1, #6
   10afa:	09c3      	lsrs	r3, r0, #7
   10afc:	428b      	cmp	r3, r1
   10afe:	d301      	bcc.n	10b04 <__divsi3+0x154>
   10b00:	01cb      	lsls	r3, r1, #7
   10b02:	1ac0      	subs	r0, r0, r3
   10b04:	4152      	adcs	r2, r2
   10b06:	0983      	lsrs	r3, r0, #6
   10b08:	428b      	cmp	r3, r1
   10b0a:	d301      	bcc.n	10b10 <__divsi3+0x160>
   10b0c:	018b      	lsls	r3, r1, #6
   10b0e:	1ac0      	subs	r0, r0, r3
   10b10:	4152      	adcs	r2, r2
   10b12:	0943      	lsrs	r3, r0, #5
   10b14:	428b      	cmp	r3, r1
   10b16:	d301      	bcc.n	10b1c <__divsi3+0x16c>
   10b18:	014b      	lsls	r3, r1, #5
   10b1a:	1ac0      	subs	r0, r0, r3
   10b1c:	4152      	adcs	r2, r2
   10b1e:	0903      	lsrs	r3, r0, #4
   10b20:	428b      	cmp	r3, r1
   10b22:	d301      	bcc.n	10b28 <__divsi3+0x178>
   10b24:	010b      	lsls	r3, r1, #4
   10b26:	1ac0      	subs	r0, r0, r3
   10b28:	4152      	adcs	r2, r2
   10b2a:	08c3      	lsrs	r3, r0, #3
   10b2c:	428b      	cmp	r3, r1
   10b2e:	d301      	bcc.n	10b34 <__divsi3+0x184>
   10b30:	00cb      	lsls	r3, r1, #3
   10b32:	1ac0      	subs	r0, r0, r3
   10b34:	4152      	adcs	r2, r2
   10b36:	0883      	lsrs	r3, r0, #2
   10b38:	428b      	cmp	r3, r1
   10b3a:	d301      	bcc.n	10b40 <__divsi3+0x190>
   10b3c:	008b      	lsls	r3, r1, #2
   10b3e:	1ac0      	subs	r0, r0, r3
   10b40:	4152      	adcs	r2, r2
   10b42:	d2d9      	bcs.n	10af8 <__divsi3+0x148>
   10b44:	0843      	lsrs	r3, r0, #1
   10b46:	428b      	cmp	r3, r1
   10b48:	d301      	bcc.n	10b4e <__divsi3+0x19e>
   10b4a:	004b      	lsls	r3, r1, #1
   10b4c:	1ac0      	subs	r0, r0, r3
   10b4e:	4152      	adcs	r2, r2
   10b50:	1a41      	subs	r1, r0, r1
   10b52:	d200      	bcs.n	10b56 <__divsi3+0x1a6>
   10b54:	4601      	mov	r1, r0
   10b56:	4663      	mov	r3, ip
   10b58:	4152      	adcs	r2, r2
   10b5a:	105b      	asrs	r3, r3, #1
   10b5c:	4610      	mov	r0, r2
   10b5e:	d301      	bcc.n	10b64 <__divsi3+0x1b4>
   10b60:	4240      	negs	r0, r0
   10b62:	2b00      	cmp	r3, #0
   10b64:	d500      	bpl.n	10b68 <__divsi3+0x1b8>
   10b66:	4249      	negs	r1, r1
   10b68:	4770      	bx	lr
   10b6a:	4663      	mov	r3, ip
   10b6c:	105b      	asrs	r3, r3, #1
   10b6e:	d300      	bcc.n	10b72 <__divsi3+0x1c2>
   10b70:	4240      	negs	r0, r0
   10b72:	b501      	push	{r0, lr}
   10b74:	2000      	movs	r0, #0
   10b76:	f000 f805 	bl	10b84 <__aeabi_idiv0>
   10b7a:	bd02      	pop	{r1, pc}

00010b7c <__aeabi_idivmod>:
   10b7c:	2900      	cmp	r1, #0
   10b7e:	d0f8      	beq.n	10b72 <__divsi3+0x1c2>
   10b80:	e716      	b.n	109b0 <__divsi3>
   10b82:	4770      	bx	lr

00010b84 <__aeabi_idiv0>:
   10b84:	4770      	bx	lr
   10b86:	46c0      	nop			; (mov r8, r8)

00010b88 <__aeabi_cfrcmple>:
   10b88:	4684      	mov	ip, r0
   10b8a:	1c08      	adds	r0, r1, #0
   10b8c:	4661      	mov	r1, ip
   10b8e:	e7ff      	b.n	10b90 <__aeabi_cfcmpeq>

00010b90 <__aeabi_cfcmpeq>:
   10b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   10b92:	f000 fcb5 	bl	11500 <__lesf2>
   10b96:	2800      	cmp	r0, #0
   10b98:	d401      	bmi.n	10b9e <__aeabi_cfcmpeq+0xe>
   10b9a:	2100      	movs	r1, #0
   10b9c:	42c8      	cmn	r0, r1
   10b9e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00010ba0 <__aeabi_fcmpeq>:
   10ba0:	b510      	push	{r4, lr}
   10ba2:	f000 fc47 	bl	11434 <__eqsf2>
   10ba6:	4240      	negs	r0, r0
   10ba8:	3001      	adds	r0, #1
   10baa:	bd10      	pop	{r4, pc}

00010bac <__aeabi_fcmplt>:
   10bac:	b510      	push	{r4, lr}
   10bae:	f000 fca7 	bl	11500 <__lesf2>
   10bb2:	2800      	cmp	r0, #0
   10bb4:	db01      	blt.n	10bba <__aeabi_fcmplt+0xe>
   10bb6:	2000      	movs	r0, #0
   10bb8:	bd10      	pop	{r4, pc}
   10bba:	2001      	movs	r0, #1
   10bbc:	bd10      	pop	{r4, pc}
   10bbe:	46c0      	nop			; (mov r8, r8)

00010bc0 <__aeabi_fcmple>:
   10bc0:	b510      	push	{r4, lr}
   10bc2:	f000 fc9d 	bl	11500 <__lesf2>
   10bc6:	2800      	cmp	r0, #0
   10bc8:	dd01      	ble.n	10bce <__aeabi_fcmple+0xe>
   10bca:	2000      	movs	r0, #0
   10bcc:	bd10      	pop	{r4, pc}
   10bce:	2001      	movs	r0, #1
   10bd0:	bd10      	pop	{r4, pc}
   10bd2:	46c0      	nop			; (mov r8, r8)

00010bd4 <__aeabi_fcmpgt>:
   10bd4:	b510      	push	{r4, lr}
   10bd6:	f000 fc53 	bl	11480 <__gesf2>
   10bda:	2800      	cmp	r0, #0
   10bdc:	dc01      	bgt.n	10be2 <__aeabi_fcmpgt+0xe>
   10bde:	2000      	movs	r0, #0
   10be0:	bd10      	pop	{r4, pc}
   10be2:	2001      	movs	r0, #1
   10be4:	bd10      	pop	{r4, pc}
   10be6:	46c0      	nop			; (mov r8, r8)

00010be8 <__aeabi_fcmpge>:
   10be8:	b510      	push	{r4, lr}
   10bea:	f000 fc49 	bl	11480 <__gesf2>
   10bee:	2800      	cmp	r0, #0
   10bf0:	da01      	bge.n	10bf6 <__aeabi_fcmpge+0xe>
   10bf2:	2000      	movs	r0, #0
   10bf4:	bd10      	pop	{r4, pc}
   10bf6:	2001      	movs	r0, #1
   10bf8:	bd10      	pop	{r4, pc}
   10bfa:	46c0      	nop			; (mov r8, r8)

00010bfc <__aeabi_uldivmod>:
   10bfc:	2b00      	cmp	r3, #0
   10bfe:	d111      	bne.n	10c24 <__aeabi_uldivmod+0x28>
   10c00:	2a00      	cmp	r2, #0
   10c02:	d10f      	bne.n	10c24 <__aeabi_uldivmod+0x28>
   10c04:	2900      	cmp	r1, #0
   10c06:	d100      	bne.n	10c0a <__aeabi_uldivmod+0xe>
   10c08:	2800      	cmp	r0, #0
   10c0a:	d002      	beq.n	10c12 <__aeabi_uldivmod+0x16>
   10c0c:	2100      	movs	r1, #0
   10c0e:	43c9      	mvns	r1, r1
   10c10:	1c08      	adds	r0, r1, #0
   10c12:	b407      	push	{r0, r1, r2}
   10c14:	4802      	ldr	r0, [pc, #8]	; (10c20 <__aeabi_uldivmod+0x24>)
   10c16:	a102      	add	r1, pc, #8	; (adr r1, 10c20 <__aeabi_uldivmod+0x24>)
   10c18:	1840      	adds	r0, r0, r1
   10c1a:	9002      	str	r0, [sp, #8]
   10c1c:	bd03      	pop	{r0, r1, pc}
   10c1e:	46c0      	nop			; (mov r8, r8)
   10c20:	ffffff65 	.word	0xffffff65
   10c24:	b403      	push	{r0, r1}
   10c26:	4668      	mov	r0, sp
   10c28:	b501      	push	{r0, lr}
   10c2a:	9802      	ldr	r0, [sp, #8]
   10c2c:	f000 f868 	bl	10d00 <__udivmoddi4>
   10c30:	9b01      	ldr	r3, [sp, #4]
   10c32:	469e      	mov	lr, r3
   10c34:	b002      	add	sp, #8
   10c36:	bc0c      	pop	{r2, r3}
   10c38:	4770      	bx	lr
   10c3a:	46c0      	nop			; (mov r8, r8)

00010c3c <__aeabi_lmul>:
   10c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c3e:	46ce      	mov	lr, r9
   10c40:	4647      	mov	r7, r8
   10c42:	0415      	lsls	r5, r2, #16
   10c44:	0c2d      	lsrs	r5, r5, #16
   10c46:	002e      	movs	r6, r5
   10c48:	b580      	push	{r7, lr}
   10c4a:	0407      	lsls	r7, r0, #16
   10c4c:	0c14      	lsrs	r4, r2, #16
   10c4e:	0c3f      	lsrs	r7, r7, #16
   10c50:	4699      	mov	r9, r3
   10c52:	0c03      	lsrs	r3, r0, #16
   10c54:	437e      	muls	r6, r7
   10c56:	435d      	muls	r5, r3
   10c58:	4367      	muls	r7, r4
   10c5a:	4363      	muls	r3, r4
   10c5c:	197f      	adds	r7, r7, r5
   10c5e:	0c34      	lsrs	r4, r6, #16
   10c60:	19e4      	adds	r4, r4, r7
   10c62:	469c      	mov	ip, r3
   10c64:	42a5      	cmp	r5, r4
   10c66:	d903      	bls.n	10c70 <__aeabi_lmul+0x34>
   10c68:	2380      	movs	r3, #128	; 0x80
   10c6a:	025b      	lsls	r3, r3, #9
   10c6c:	4698      	mov	r8, r3
   10c6e:	44c4      	add	ip, r8
   10c70:	464b      	mov	r3, r9
   10c72:	4351      	muls	r1, r2
   10c74:	4343      	muls	r3, r0
   10c76:	0436      	lsls	r6, r6, #16
   10c78:	0c36      	lsrs	r6, r6, #16
   10c7a:	0c25      	lsrs	r5, r4, #16
   10c7c:	0424      	lsls	r4, r4, #16
   10c7e:	4465      	add	r5, ip
   10c80:	19a4      	adds	r4, r4, r6
   10c82:	1859      	adds	r1, r3, r1
   10c84:	1949      	adds	r1, r1, r5
   10c86:	0020      	movs	r0, r4
   10c88:	bc0c      	pop	{r2, r3}
   10c8a:	4690      	mov	r8, r2
   10c8c:	4699      	mov	r9, r3
   10c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00010c90 <__aeabi_f2uiz>:
   10c90:	219e      	movs	r1, #158	; 0x9e
   10c92:	b510      	push	{r4, lr}
   10c94:	05c9      	lsls	r1, r1, #23
   10c96:	1c04      	adds	r4, r0, #0
   10c98:	f7ff ffa6 	bl	10be8 <__aeabi_fcmpge>
   10c9c:	2800      	cmp	r0, #0
   10c9e:	d103      	bne.n	10ca8 <__aeabi_f2uiz+0x18>
   10ca0:	1c20      	adds	r0, r4, #0
   10ca2:	f000 ff2b 	bl	11afc <__aeabi_f2iz>
   10ca6:	bd10      	pop	{r4, pc}
   10ca8:	219e      	movs	r1, #158	; 0x9e
   10caa:	1c20      	adds	r0, r4, #0
   10cac:	05c9      	lsls	r1, r1, #23
   10cae:	f000 fd89 	bl	117c4 <__aeabi_fsub>
   10cb2:	f000 ff23 	bl	11afc <__aeabi_f2iz>
   10cb6:	2380      	movs	r3, #128	; 0x80
   10cb8:	061b      	lsls	r3, r3, #24
   10cba:	469c      	mov	ip, r3
   10cbc:	4460      	add	r0, ip
   10cbe:	e7f2      	b.n	10ca6 <__aeabi_f2uiz+0x16>

00010cc0 <__aeabi_f2ulz>:
   10cc0:	b570      	push	{r4, r5, r6, lr}
   10cc2:	f002 fc17 	bl	134f4 <__aeabi_f2d>
   10cc6:	2200      	movs	r2, #0
   10cc8:	4b0b      	ldr	r3, [pc, #44]	; (10cf8 <__aeabi_f2ulz+0x38>)
   10cca:	000d      	movs	r5, r1
   10ccc:	0004      	movs	r4, r0
   10cce:	f001 fe0f 	bl	128f0 <__aeabi_dmul>
   10cd2:	f002 fd15 	bl	13700 <__aeabi_d2uiz>
   10cd6:	0006      	movs	r6, r0
   10cd8:	f002 fbd4 	bl	13484 <__aeabi_ui2d>
   10cdc:	2200      	movs	r2, #0
   10cde:	4b07      	ldr	r3, [pc, #28]	; (10cfc <__aeabi_f2ulz+0x3c>)
   10ce0:	f001 fe06 	bl	128f0 <__aeabi_dmul>
   10ce4:	0002      	movs	r2, r0
   10ce6:	000b      	movs	r3, r1
   10ce8:	0020      	movs	r0, r4
   10cea:	0029      	movs	r1, r5
   10cec:	f002 f880 	bl	12df0 <__aeabi_dsub>
   10cf0:	f002 fd06 	bl	13700 <__aeabi_d2uiz>
   10cf4:	0031      	movs	r1, r6
   10cf6:	bd70      	pop	{r4, r5, r6, pc}
   10cf8:	3df00000 	.word	0x3df00000
   10cfc:	41f00000 	.word	0x41f00000

00010d00 <__udivmoddi4>:
   10d00:	b5f0      	push	{r4, r5, r6, r7, lr}
   10d02:	4657      	mov	r7, sl
   10d04:	464e      	mov	r6, r9
   10d06:	4645      	mov	r5, r8
   10d08:	46de      	mov	lr, fp
   10d0a:	b5e0      	push	{r5, r6, r7, lr}
   10d0c:	0004      	movs	r4, r0
   10d0e:	b083      	sub	sp, #12
   10d10:	000d      	movs	r5, r1
   10d12:	4692      	mov	sl, r2
   10d14:	4699      	mov	r9, r3
   10d16:	428b      	cmp	r3, r1
   10d18:	d82f      	bhi.n	10d7a <__udivmoddi4+0x7a>
   10d1a:	d02c      	beq.n	10d76 <__udivmoddi4+0x76>
   10d1c:	4649      	mov	r1, r9
   10d1e:	4650      	mov	r0, sl
   10d20:	f002 fce2 	bl	136e8 <__clzdi2>
   10d24:	0029      	movs	r1, r5
   10d26:	0006      	movs	r6, r0
   10d28:	0020      	movs	r0, r4
   10d2a:	f002 fcdd 	bl	136e8 <__clzdi2>
   10d2e:	1a33      	subs	r3, r6, r0
   10d30:	4698      	mov	r8, r3
   10d32:	3b20      	subs	r3, #32
   10d34:	469b      	mov	fp, r3
   10d36:	d500      	bpl.n	10d3a <__udivmoddi4+0x3a>
   10d38:	e074      	b.n	10e24 <__udivmoddi4+0x124>
   10d3a:	4653      	mov	r3, sl
   10d3c:	465a      	mov	r2, fp
   10d3e:	4093      	lsls	r3, r2
   10d40:	001f      	movs	r7, r3
   10d42:	4653      	mov	r3, sl
   10d44:	4642      	mov	r2, r8
   10d46:	4093      	lsls	r3, r2
   10d48:	001e      	movs	r6, r3
   10d4a:	42af      	cmp	r7, r5
   10d4c:	d829      	bhi.n	10da2 <__udivmoddi4+0xa2>
   10d4e:	d026      	beq.n	10d9e <__udivmoddi4+0x9e>
   10d50:	465b      	mov	r3, fp
   10d52:	1ba4      	subs	r4, r4, r6
   10d54:	41bd      	sbcs	r5, r7
   10d56:	2b00      	cmp	r3, #0
   10d58:	da00      	bge.n	10d5c <__udivmoddi4+0x5c>
   10d5a:	e079      	b.n	10e50 <__udivmoddi4+0x150>
   10d5c:	2200      	movs	r2, #0
   10d5e:	2300      	movs	r3, #0
   10d60:	9200      	str	r2, [sp, #0]
   10d62:	9301      	str	r3, [sp, #4]
   10d64:	2301      	movs	r3, #1
   10d66:	465a      	mov	r2, fp
   10d68:	4093      	lsls	r3, r2
   10d6a:	9301      	str	r3, [sp, #4]
   10d6c:	2301      	movs	r3, #1
   10d6e:	4642      	mov	r2, r8
   10d70:	4093      	lsls	r3, r2
   10d72:	9300      	str	r3, [sp, #0]
   10d74:	e019      	b.n	10daa <__udivmoddi4+0xaa>
   10d76:	4282      	cmp	r2, r0
   10d78:	d9d0      	bls.n	10d1c <__udivmoddi4+0x1c>
   10d7a:	2200      	movs	r2, #0
   10d7c:	2300      	movs	r3, #0
   10d7e:	9200      	str	r2, [sp, #0]
   10d80:	9301      	str	r3, [sp, #4]
   10d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   10d84:	2b00      	cmp	r3, #0
   10d86:	d001      	beq.n	10d8c <__udivmoddi4+0x8c>
   10d88:	601c      	str	r4, [r3, #0]
   10d8a:	605d      	str	r5, [r3, #4]
   10d8c:	9800      	ldr	r0, [sp, #0]
   10d8e:	9901      	ldr	r1, [sp, #4]
   10d90:	b003      	add	sp, #12
   10d92:	bc3c      	pop	{r2, r3, r4, r5}
   10d94:	4690      	mov	r8, r2
   10d96:	4699      	mov	r9, r3
   10d98:	46a2      	mov	sl, r4
   10d9a:	46ab      	mov	fp, r5
   10d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10d9e:	42a3      	cmp	r3, r4
   10da0:	d9d6      	bls.n	10d50 <__udivmoddi4+0x50>
   10da2:	2200      	movs	r2, #0
   10da4:	2300      	movs	r3, #0
   10da6:	9200      	str	r2, [sp, #0]
   10da8:	9301      	str	r3, [sp, #4]
   10daa:	4643      	mov	r3, r8
   10dac:	2b00      	cmp	r3, #0
   10dae:	d0e8      	beq.n	10d82 <__udivmoddi4+0x82>
   10db0:	07fb      	lsls	r3, r7, #31
   10db2:	0872      	lsrs	r2, r6, #1
   10db4:	431a      	orrs	r2, r3
   10db6:	4646      	mov	r6, r8
   10db8:	087b      	lsrs	r3, r7, #1
   10dba:	e00e      	b.n	10dda <__udivmoddi4+0xda>
   10dbc:	42ab      	cmp	r3, r5
   10dbe:	d101      	bne.n	10dc4 <__udivmoddi4+0xc4>
   10dc0:	42a2      	cmp	r2, r4
   10dc2:	d80c      	bhi.n	10dde <__udivmoddi4+0xde>
   10dc4:	1aa4      	subs	r4, r4, r2
   10dc6:	419d      	sbcs	r5, r3
   10dc8:	2001      	movs	r0, #1
   10dca:	1924      	adds	r4, r4, r4
   10dcc:	416d      	adcs	r5, r5
   10dce:	2100      	movs	r1, #0
   10dd0:	3e01      	subs	r6, #1
   10dd2:	1824      	adds	r4, r4, r0
   10dd4:	414d      	adcs	r5, r1
   10dd6:	2e00      	cmp	r6, #0
   10dd8:	d006      	beq.n	10de8 <__udivmoddi4+0xe8>
   10dda:	42ab      	cmp	r3, r5
   10ddc:	d9ee      	bls.n	10dbc <__udivmoddi4+0xbc>
   10dde:	3e01      	subs	r6, #1
   10de0:	1924      	adds	r4, r4, r4
   10de2:	416d      	adcs	r5, r5
   10de4:	2e00      	cmp	r6, #0
   10de6:	d1f8      	bne.n	10dda <__udivmoddi4+0xda>
   10de8:	465b      	mov	r3, fp
   10dea:	9800      	ldr	r0, [sp, #0]
   10dec:	9901      	ldr	r1, [sp, #4]
   10dee:	1900      	adds	r0, r0, r4
   10df0:	4169      	adcs	r1, r5
   10df2:	2b00      	cmp	r3, #0
   10df4:	db22      	blt.n	10e3c <__udivmoddi4+0x13c>
   10df6:	002b      	movs	r3, r5
   10df8:	465a      	mov	r2, fp
   10dfa:	40d3      	lsrs	r3, r2
   10dfc:	002a      	movs	r2, r5
   10dfe:	4644      	mov	r4, r8
   10e00:	40e2      	lsrs	r2, r4
   10e02:	001c      	movs	r4, r3
   10e04:	465b      	mov	r3, fp
   10e06:	0015      	movs	r5, r2
   10e08:	2b00      	cmp	r3, #0
   10e0a:	db2c      	blt.n	10e66 <__udivmoddi4+0x166>
   10e0c:	0026      	movs	r6, r4
   10e0e:	409e      	lsls	r6, r3
   10e10:	0033      	movs	r3, r6
   10e12:	0026      	movs	r6, r4
   10e14:	4647      	mov	r7, r8
   10e16:	40be      	lsls	r6, r7
   10e18:	0032      	movs	r2, r6
   10e1a:	1a80      	subs	r0, r0, r2
   10e1c:	4199      	sbcs	r1, r3
   10e1e:	9000      	str	r0, [sp, #0]
   10e20:	9101      	str	r1, [sp, #4]
   10e22:	e7ae      	b.n	10d82 <__udivmoddi4+0x82>
   10e24:	4642      	mov	r2, r8
   10e26:	2320      	movs	r3, #32
   10e28:	1a9b      	subs	r3, r3, r2
   10e2a:	4652      	mov	r2, sl
   10e2c:	40da      	lsrs	r2, r3
   10e2e:	4641      	mov	r1, r8
   10e30:	0013      	movs	r3, r2
   10e32:	464a      	mov	r2, r9
   10e34:	408a      	lsls	r2, r1
   10e36:	0017      	movs	r7, r2
   10e38:	431f      	orrs	r7, r3
   10e3a:	e782      	b.n	10d42 <__udivmoddi4+0x42>
   10e3c:	4642      	mov	r2, r8
   10e3e:	2320      	movs	r3, #32
   10e40:	1a9b      	subs	r3, r3, r2
   10e42:	002a      	movs	r2, r5
   10e44:	4646      	mov	r6, r8
   10e46:	409a      	lsls	r2, r3
   10e48:	0023      	movs	r3, r4
   10e4a:	40f3      	lsrs	r3, r6
   10e4c:	4313      	orrs	r3, r2
   10e4e:	e7d5      	b.n	10dfc <__udivmoddi4+0xfc>
   10e50:	4642      	mov	r2, r8
   10e52:	2320      	movs	r3, #32
   10e54:	2100      	movs	r1, #0
   10e56:	1a9b      	subs	r3, r3, r2
   10e58:	2200      	movs	r2, #0
   10e5a:	9100      	str	r1, [sp, #0]
   10e5c:	9201      	str	r2, [sp, #4]
   10e5e:	2201      	movs	r2, #1
   10e60:	40da      	lsrs	r2, r3
   10e62:	9201      	str	r2, [sp, #4]
   10e64:	e782      	b.n	10d6c <__udivmoddi4+0x6c>
   10e66:	4642      	mov	r2, r8
   10e68:	2320      	movs	r3, #32
   10e6a:	0026      	movs	r6, r4
   10e6c:	1a9b      	subs	r3, r3, r2
   10e6e:	40de      	lsrs	r6, r3
   10e70:	002f      	movs	r7, r5
   10e72:	46b4      	mov	ip, r6
   10e74:	4097      	lsls	r7, r2
   10e76:	4666      	mov	r6, ip
   10e78:	003b      	movs	r3, r7
   10e7a:	4333      	orrs	r3, r6
   10e7c:	e7c9      	b.n	10e12 <__udivmoddi4+0x112>
   10e7e:	46c0      	nop			; (mov r8, r8)

00010e80 <__aeabi_fadd>:
   10e80:	b5f0      	push	{r4, r5, r6, r7, lr}
   10e82:	46c6      	mov	lr, r8
   10e84:	024e      	lsls	r6, r1, #9
   10e86:	0247      	lsls	r7, r0, #9
   10e88:	0a76      	lsrs	r6, r6, #9
   10e8a:	0a7b      	lsrs	r3, r7, #9
   10e8c:	0044      	lsls	r4, r0, #1
   10e8e:	0fc5      	lsrs	r5, r0, #31
   10e90:	00f7      	lsls	r7, r6, #3
   10e92:	0048      	lsls	r0, r1, #1
   10e94:	4698      	mov	r8, r3
   10e96:	b500      	push	{lr}
   10e98:	0e24      	lsrs	r4, r4, #24
   10e9a:	002a      	movs	r2, r5
   10e9c:	00db      	lsls	r3, r3, #3
   10e9e:	0e00      	lsrs	r0, r0, #24
   10ea0:	0fc9      	lsrs	r1, r1, #31
   10ea2:	46bc      	mov	ip, r7
   10ea4:	428d      	cmp	r5, r1
   10ea6:	d067      	beq.n	10f78 <__aeabi_fadd+0xf8>
   10ea8:	1a22      	subs	r2, r4, r0
   10eaa:	2a00      	cmp	r2, #0
   10eac:	dc00      	bgt.n	10eb0 <__aeabi_fadd+0x30>
   10eae:	e0a5      	b.n	10ffc <__aeabi_fadd+0x17c>
   10eb0:	2800      	cmp	r0, #0
   10eb2:	d13a      	bne.n	10f2a <__aeabi_fadd+0xaa>
   10eb4:	2f00      	cmp	r7, #0
   10eb6:	d100      	bne.n	10eba <__aeabi_fadd+0x3a>
   10eb8:	e093      	b.n	10fe2 <__aeabi_fadd+0x162>
   10eba:	1e51      	subs	r1, r2, #1
   10ebc:	2900      	cmp	r1, #0
   10ebe:	d000      	beq.n	10ec2 <__aeabi_fadd+0x42>
   10ec0:	e0bc      	b.n	1103c <__aeabi_fadd+0x1bc>
   10ec2:	2401      	movs	r4, #1
   10ec4:	1bdb      	subs	r3, r3, r7
   10ec6:	015a      	lsls	r2, r3, #5
   10ec8:	d546      	bpl.n	10f58 <__aeabi_fadd+0xd8>
   10eca:	019b      	lsls	r3, r3, #6
   10ecc:	099e      	lsrs	r6, r3, #6
   10ece:	0030      	movs	r0, r6
   10ed0:	f002 fbec 	bl	136ac <__clzsi2>
   10ed4:	3805      	subs	r0, #5
   10ed6:	4086      	lsls	r6, r0
   10ed8:	4284      	cmp	r4, r0
   10eda:	dd00      	ble.n	10ede <__aeabi_fadd+0x5e>
   10edc:	e09d      	b.n	1101a <__aeabi_fadd+0x19a>
   10ede:	1b04      	subs	r4, r0, r4
   10ee0:	0032      	movs	r2, r6
   10ee2:	2020      	movs	r0, #32
   10ee4:	3401      	adds	r4, #1
   10ee6:	40e2      	lsrs	r2, r4
   10ee8:	1b04      	subs	r4, r0, r4
   10eea:	40a6      	lsls	r6, r4
   10eec:	0033      	movs	r3, r6
   10eee:	1e5e      	subs	r6, r3, #1
   10ef0:	41b3      	sbcs	r3, r6
   10ef2:	2400      	movs	r4, #0
   10ef4:	4313      	orrs	r3, r2
   10ef6:	075a      	lsls	r2, r3, #29
   10ef8:	d004      	beq.n	10f04 <__aeabi_fadd+0x84>
   10efa:	220f      	movs	r2, #15
   10efc:	401a      	ands	r2, r3
   10efe:	2a04      	cmp	r2, #4
   10f00:	d000      	beq.n	10f04 <__aeabi_fadd+0x84>
   10f02:	3304      	adds	r3, #4
   10f04:	015a      	lsls	r2, r3, #5
   10f06:	d529      	bpl.n	10f5c <__aeabi_fadd+0xdc>
   10f08:	3401      	adds	r4, #1
   10f0a:	2cff      	cmp	r4, #255	; 0xff
   10f0c:	d100      	bne.n	10f10 <__aeabi_fadd+0x90>
   10f0e:	e081      	b.n	11014 <__aeabi_fadd+0x194>
   10f10:	002a      	movs	r2, r5
   10f12:	019b      	lsls	r3, r3, #6
   10f14:	0a5b      	lsrs	r3, r3, #9
   10f16:	b2e4      	uxtb	r4, r4
   10f18:	025b      	lsls	r3, r3, #9
   10f1a:	05e4      	lsls	r4, r4, #23
   10f1c:	0a58      	lsrs	r0, r3, #9
   10f1e:	07d2      	lsls	r2, r2, #31
   10f20:	4320      	orrs	r0, r4
   10f22:	4310      	orrs	r0, r2
   10f24:	bc04      	pop	{r2}
   10f26:	4690      	mov	r8, r2
   10f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10f2a:	2cff      	cmp	r4, #255	; 0xff
   10f2c:	d0e3      	beq.n	10ef6 <__aeabi_fadd+0x76>
   10f2e:	2180      	movs	r1, #128	; 0x80
   10f30:	0038      	movs	r0, r7
   10f32:	04c9      	lsls	r1, r1, #19
   10f34:	4308      	orrs	r0, r1
   10f36:	4684      	mov	ip, r0
   10f38:	2a1b      	cmp	r2, #27
   10f3a:	dd00      	ble.n	10f3e <__aeabi_fadd+0xbe>
   10f3c:	e082      	b.n	11044 <__aeabi_fadd+0x1c4>
   10f3e:	2020      	movs	r0, #32
   10f40:	4661      	mov	r1, ip
   10f42:	40d1      	lsrs	r1, r2
   10f44:	1a82      	subs	r2, r0, r2
   10f46:	4660      	mov	r0, ip
   10f48:	4090      	lsls	r0, r2
   10f4a:	0002      	movs	r2, r0
   10f4c:	1e50      	subs	r0, r2, #1
   10f4e:	4182      	sbcs	r2, r0
   10f50:	430a      	orrs	r2, r1
   10f52:	1a9b      	subs	r3, r3, r2
   10f54:	015a      	lsls	r2, r3, #5
   10f56:	d4b8      	bmi.n	10eca <__aeabi_fadd+0x4a>
   10f58:	075a      	lsls	r2, r3, #29
   10f5a:	d1ce      	bne.n	10efa <__aeabi_fadd+0x7a>
   10f5c:	08de      	lsrs	r6, r3, #3
   10f5e:	002a      	movs	r2, r5
   10f60:	2cff      	cmp	r4, #255	; 0xff
   10f62:	d13a      	bne.n	10fda <__aeabi_fadd+0x15a>
   10f64:	2e00      	cmp	r6, #0
   10f66:	d100      	bne.n	10f6a <__aeabi_fadd+0xea>
   10f68:	e0ae      	b.n	110c8 <__aeabi_fadd+0x248>
   10f6a:	2380      	movs	r3, #128	; 0x80
   10f6c:	03db      	lsls	r3, r3, #15
   10f6e:	4333      	orrs	r3, r6
   10f70:	025b      	lsls	r3, r3, #9
   10f72:	0a5b      	lsrs	r3, r3, #9
   10f74:	24ff      	movs	r4, #255	; 0xff
   10f76:	e7cf      	b.n	10f18 <__aeabi_fadd+0x98>
   10f78:	1a21      	subs	r1, r4, r0
   10f7a:	2900      	cmp	r1, #0
   10f7c:	dd52      	ble.n	11024 <__aeabi_fadd+0x1a4>
   10f7e:	2800      	cmp	r0, #0
   10f80:	d031      	beq.n	10fe6 <__aeabi_fadd+0x166>
   10f82:	2cff      	cmp	r4, #255	; 0xff
   10f84:	d0b7      	beq.n	10ef6 <__aeabi_fadd+0x76>
   10f86:	2080      	movs	r0, #128	; 0x80
   10f88:	003e      	movs	r6, r7
   10f8a:	04c0      	lsls	r0, r0, #19
   10f8c:	4306      	orrs	r6, r0
   10f8e:	46b4      	mov	ip, r6
   10f90:	291b      	cmp	r1, #27
   10f92:	dd00      	ble.n	10f96 <__aeabi_fadd+0x116>
   10f94:	e0aa      	b.n	110ec <__aeabi_fadd+0x26c>
   10f96:	2620      	movs	r6, #32
   10f98:	4660      	mov	r0, ip
   10f9a:	40c8      	lsrs	r0, r1
   10f9c:	1a71      	subs	r1, r6, r1
   10f9e:	4666      	mov	r6, ip
   10fa0:	408e      	lsls	r6, r1
   10fa2:	0031      	movs	r1, r6
   10fa4:	1e4e      	subs	r6, r1, #1
   10fa6:	41b1      	sbcs	r1, r6
   10fa8:	4301      	orrs	r1, r0
   10faa:	185b      	adds	r3, r3, r1
   10fac:	0159      	lsls	r1, r3, #5
   10fae:	d5d3      	bpl.n	10f58 <__aeabi_fadd+0xd8>
   10fb0:	3401      	adds	r4, #1
   10fb2:	2cff      	cmp	r4, #255	; 0xff
   10fb4:	d100      	bne.n	10fb8 <__aeabi_fadd+0x138>
   10fb6:	e087      	b.n	110c8 <__aeabi_fadd+0x248>
   10fb8:	2201      	movs	r2, #1
   10fba:	4978      	ldr	r1, [pc, #480]	; (1119c <__aeabi_fadd+0x31c>)
   10fbc:	401a      	ands	r2, r3
   10fbe:	085b      	lsrs	r3, r3, #1
   10fc0:	400b      	ands	r3, r1
   10fc2:	4313      	orrs	r3, r2
   10fc4:	e797      	b.n	10ef6 <__aeabi_fadd+0x76>
   10fc6:	2c00      	cmp	r4, #0
   10fc8:	d000      	beq.n	10fcc <__aeabi_fadd+0x14c>
   10fca:	e0a7      	b.n	1111c <__aeabi_fadd+0x29c>
   10fcc:	2b00      	cmp	r3, #0
   10fce:	d000      	beq.n	10fd2 <__aeabi_fadd+0x152>
   10fd0:	e0b6      	b.n	11140 <__aeabi_fadd+0x2c0>
   10fd2:	1e3b      	subs	r3, r7, #0
   10fd4:	d162      	bne.n	1109c <__aeabi_fadd+0x21c>
   10fd6:	2600      	movs	r6, #0
   10fd8:	2200      	movs	r2, #0
   10fda:	0273      	lsls	r3, r6, #9
   10fdc:	0a5b      	lsrs	r3, r3, #9
   10fde:	b2e4      	uxtb	r4, r4
   10fe0:	e79a      	b.n	10f18 <__aeabi_fadd+0x98>
   10fe2:	0014      	movs	r4, r2
   10fe4:	e787      	b.n	10ef6 <__aeabi_fadd+0x76>
   10fe6:	2f00      	cmp	r7, #0
   10fe8:	d04d      	beq.n	11086 <__aeabi_fadd+0x206>
   10fea:	1e48      	subs	r0, r1, #1
   10fec:	2800      	cmp	r0, #0
   10fee:	d157      	bne.n	110a0 <__aeabi_fadd+0x220>
   10ff0:	4463      	add	r3, ip
   10ff2:	2401      	movs	r4, #1
   10ff4:	015a      	lsls	r2, r3, #5
   10ff6:	d5af      	bpl.n	10f58 <__aeabi_fadd+0xd8>
   10ff8:	2402      	movs	r4, #2
   10ffa:	e7dd      	b.n	10fb8 <__aeabi_fadd+0x138>
   10ffc:	2a00      	cmp	r2, #0
   10ffe:	d124      	bne.n	1104a <__aeabi_fadd+0x1ca>
   11000:	1c62      	adds	r2, r4, #1
   11002:	b2d2      	uxtb	r2, r2
   11004:	2a01      	cmp	r2, #1
   11006:	ddde      	ble.n	10fc6 <__aeabi_fadd+0x146>
   11008:	1bde      	subs	r6, r3, r7
   1100a:	0172      	lsls	r2, r6, #5
   1100c:	d535      	bpl.n	1107a <__aeabi_fadd+0x1fa>
   1100e:	1afe      	subs	r6, r7, r3
   11010:	000d      	movs	r5, r1
   11012:	e75c      	b.n	10ece <__aeabi_fadd+0x4e>
   11014:	002a      	movs	r2, r5
   11016:	2300      	movs	r3, #0
   11018:	e77e      	b.n	10f18 <__aeabi_fadd+0x98>
   1101a:	0033      	movs	r3, r6
   1101c:	4a60      	ldr	r2, [pc, #384]	; (111a0 <__aeabi_fadd+0x320>)
   1101e:	1a24      	subs	r4, r4, r0
   11020:	4013      	ands	r3, r2
   11022:	e768      	b.n	10ef6 <__aeabi_fadd+0x76>
   11024:	2900      	cmp	r1, #0
   11026:	d163      	bne.n	110f0 <__aeabi_fadd+0x270>
   11028:	1c61      	adds	r1, r4, #1
   1102a:	b2c8      	uxtb	r0, r1
   1102c:	2801      	cmp	r0, #1
   1102e:	dd4e      	ble.n	110ce <__aeabi_fadd+0x24e>
   11030:	29ff      	cmp	r1, #255	; 0xff
   11032:	d049      	beq.n	110c8 <__aeabi_fadd+0x248>
   11034:	4463      	add	r3, ip
   11036:	085b      	lsrs	r3, r3, #1
   11038:	000c      	movs	r4, r1
   1103a:	e75c      	b.n	10ef6 <__aeabi_fadd+0x76>
   1103c:	2aff      	cmp	r2, #255	; 0xff
   1103e:	d041      	beq.n	110c4 <__aeabi_fadd+0x244>
   11040:	000a      	movs	r2, r1
   11042:	e779      	b.n	10f38 <__aeabi_fadd+0xb8>
   11044:	2201      	movs	r2, #1
   11046:	1a9b      	subs	r3, r3, r2
   11048:	e784      	b.n	10f54 <__aeabi_fadd+0xd4>
   1104a:	2c00      	cmp	r4, #0
   1104c:	d01d      	beq.n	1108a <__aeabi_fadd+0x20a>
   1104e:	28ff      	cmp	r0, #255	; 0xff
   11050:	d022      	beq.n	11098 <__aeabi_fadd+0x218>
   11052:	2480      	movs	r4, #128	; 0x80
   11054:	04e4      	lsls	r4, r4, #19
   11056:	4252      	negs	r2, r2
   11058:	4323      	orrs	r3, r4
   1105a:	2a1b      	cmp	r2, #27
   1105c:	dd00      	ble.n	11060 <__aeabi_fadd+0x1e0>
   1105e:	e08a      	b.n	11176 <__aeabi_fadd+0x2f6>
   11060:	001c      	movs	r4, r3
   11062:	2520      	movs	r5, #32
   11064:	40d4      	lsrs	r4, r2
   11066:	1aaa      	subs	r2, r5, r2
   11068:	4093      	lsls	r3, r2
   1106a:	1e5a      	subs	r2, r3, #1
   1106c:	4193      	sbcs	r3, r2
   1106e:	4323      	orrs	r3, r4
   11070:	4662      	mov	r2, ip
   11072:	0004      	movs	r4, r0
   11074:	1ad3      	subs	r3, r2, r3
   11076:	000d      	movs	r5, r1
   11078:	e725      	b.n	10ec6 <__aeabi_fadd+0x46>
   1107a:	2e00      	cmp	r6, #0
   1107c:	d000      	beq.n	11080 <__aeabi_fadd+0x200>
   1107e:	e726      	b.n	10ece <__aeabi_fadd+0x4e>
   11080:	2200      	movs	r2, #0
   11082:	2400      	movs	r4, #0
   11084:	e7a9      	b.n	10fda <__aeabi_fadd+0x15a>
   11086:	000c      	movs	r4, r1
   11088:	e735      	b.n	10ef6 <__aeabi_fadd+0x76>
   1108a:	2b00      	cmp	r3, #0
   1108c:	d04d      	beq.n	1112a <__aeabi_fadd+0x2aa>
   1108e:	43d2      	mvns	r2, r2
   11090:	2a00      	cmp	r2, #0
   11092:	d0ed      	beq.n	11070 <__aeabi_fadd+0x1f0>
   11094:	28ff      	cmp	r0, #255	; 0xff
   11096:	d1e0      	bne.n	1105a <__aeabi_fadd+0x1da>
   11098:	4663      	mov	r3, ip
   1109a:	24ff      	movs	r4, #255	; 0xff
   1109c:	000d      	movs	r5, r1
   1109e:	e72a      	b.n	10ef6 <__aeabi_fadd+0x76>
   110a0:	29ff      	cmp	r1, #255	; 0xff
   110a2:	d00f      	beq.n	110c4 <__aeabi_fadd+0x244>
   110a4:	0001      	movs	r1, r0
   110a6:	e773      	b.n	10f90 <__aeabi_fadd+0x110>
   110a8:	2b00      	cmp	r3, #0
   110aa:	d061      	beq.n	11170 <__aeabi_fadd+0x2f0>
   110ac:	24ff      	movs	r4, #255	; 0xff
   110ae:	2f00      	cmp	r7, #0
   110b0:	d100      	bne.n	110b4 <__aeabi_fadd+0x234>
   110b2:	e720      	b.n	10ef6 <__aeabi_fadd+0x76>
   110b4:	2280      	movs	r2, #128	; 0x80
   110b6:	4641      	mov	r1, r8
   110b8:	03d2      	lsls	r2, r2, #15
   110ba:	4211      	tst	r1, r2
   110bc:	d002      	beq.n	110c4 <__aeabi_fadd+0x244>
   110be:	4216      	tst	r6, r2
   110c0:	d100      	bne.n	110c4 <__aeabi_fadd+0x244>
   110c2:	003b      	movs	r3, r7
   110c4:	24ff      	movs	r4, #255	; 0xff
   110c6:	e716      	b.n	10ef6 <__aeabi_fadd+0x76>
   110c8:	24ff      	movs	r4, #255	; 0xff
   110ca:	2300      	movs	r3, #0
   110cc:	e724      	b.n	10f18 <__aeabi_fadd+0x98>
   110ce:	2c00      	cmp	r4, #0
   110d0:	d1ea      	bne.n	110a8 <__aeabi_fadd+0x228>
   110d2:	2b00      	cmp	r3, #0
   110d4:	d058      	beq.n	11188 <__aeabi_fadd+0x308>
   110d6:	2f00      	cmp	r7, #0
   110d8:	d100      	bne.n	110dc <__aeabi_fadd+0x25c>
   110da:	e70c      	b.n	10ef6 <__aeabi_fadd+0x76>
   110dc:	4463      	add	r3, ip
   110de:	015a      	lsls	r2, r3, #5
   110e0:	d400      	bmi.n	110e4 <__aeabi_fadd+0x264>
   110e2:	e739      	b.n	10f58 <__aeabi_fadd+0xd8>
   110e4:	4a2e      	ldr	r2, [pc, #184]	; (111a0 <__aeabi_fadd+0x320>)
   110e6:	000c      	movs	r4, r1
   110e8:	4013      	ands	r3, r2
   110ea:	e704      	b.n	10ef6 <__aeabi_fadd+0x76>
   110ec:	2101      	movs	r1, #1
   110ee:	e75c      	b.n	10faa <__aeabi_fadd+0x12a>
   110f0:	2c00      	cmp	r4, #0
   110f2:	d11e      	bne.n	11132 <__aeabi_fadd+0x2b2>
   110f4:	2b00      	cmp	r3, #0
   110f6:	d040      	beq.n	1117a <__aeabi_fadd+0x2fa>
   110f8:	43c9      	mvns	r1, r1
   110fa:	2900      	cmp	r1, #0
   110fc:	d00b      	beq.n	11116 <__aeabi_fadd+0x296>
   110fe:	28ff      	cmp	r0, #255	; 0xff
   11100:	d036      	beq.n	11170 <__aeabi_fadd+0x2f0>
   11102:	291b      	cmp	r1, #27
   11104:	dc47      	bgt.n	11196 <__aeabi_fadd+0x316>
   11106:	001c      	movs	r4, r3
   11108:	2620      	movs	r6, #32
   1110a:	40cc      	lsrs	r4, r1
   1110c:	1a71      	subs	r1, r6, r1
   1110e:	408b      	lsls	r3, r1
   11110:	1e59      	subs	r1, r3, #1
   11112:	418b      	sbcs	r3, r1
   11114:	4323      	orrs	r3, r4
   11116:	4463      	add	r3, ip
   11118:	0004      	movs	r4, r0
   1111a:	e747      	b.n	10fac <__aeabi_fadd+0x12c>
   1111c:	2b00      	cmp	r3, #0
   1111e:	d118      	bne.n	11152 <__aeabi_fadd+0x2d2>
   11120:	1e3b      	subs	r3, r7, #0
   11122:	d02d      	beq.n	11180 <__aeabi_fadd+0x300>
   11124:	000d      	movs	r5, r1
   11126:	24ff      	movs	r4, #255	; 0xff
   11128:	e6e5      	b.n	10ef6 <__aeabi_fadd+0x76>
   1112a:	003b      	movs	r3, r7
   1112c:	0004      	movs	r4, r0
   1112e:	000d      	movs	r5, r1
   11130:	e6e1      	b.n	10ef6 <__aeabi_fadd+0x76>
   11132:	28ff      	cmp	r0, #255	; 0xff
   11134:	d01c      	beq.n	11170 <__aeabi_fadd+0x2f0>
   11136:	2480      	movs	r4, #128	; 0x80
   11138:	04e4      	lsls	r4, r4, #19
   1113a:	4249      	negs	r1, r1
   1113c:	4323      	orrs	r3, r4
   1113e:	e7e0      	b.n	11102 <__aeabi_fadd+0x282>
   11140:	2f00      	cmp	r7, #0
   11142:	d100      	bne.n	11146 <__aeabi_fadd+0x2c6>
   11144:	e6d7      	b.n	10ef6 <__aeabi_fadd+0x76>
   11146:	1bde      	subs	r6, r3, r7
   11148:	0172      	lsls	r2, r6, #5
   1114a:	d51f      	bpl.n	1118c <__aeabi_fadd+0x30c>
   1114c:	1afb      	subs	r3, r7, r3
   1114e:	000d      	movs	r5, r1
   11150:	e6d1      	b.n	10ef6 <__aeabi_fadd+0x76>
   11152:	24ff      	movs	r4, #255	; 0xff
   11154:	2f00      	cmp	r7, #0
   11156:	d100      	bne.n	1115a <__aeabi_fadd+0x2da>
   11158:	e6cd      	b.n	10ef6 <__aeabi_fadd+0x76>
   1115a:	2280      	movs	r2, #128	; 0x80
   1115c:	4640      	mov	r0, r8
   1115e:	03d2      	lsls	r2, r2, #15
   11160:	4210      	tst	r0, r2
   11162:	d0af      	beq.n	110c4 <__aeabi_fadd+0x244>
   11164:	4216      	tst	r6, r2
   11166:	d1ad      	bne.n	110c4 <__aeabi_fadd+0x244>
   11168:	003b      	movs	r3, r7
   1116a:	000d      	movs	r5, r1
   1116c:	24ff      	movs	r4, #255	; 0xff
   1116e:	e6c2      	b.n	10ef6 <__aeabi_fadd+0x76>
   11170:	4663      	mov	r3, ip
   11172:	24ff      	movs	r4, #255	; 0xff
   11174:	e6bf      	b.n	10ef6 <__aeabi_fadd+0x76>
   11176:	2301      	movs	r3, #1
   11178:	e77a      	b.n	11070 <__aeabi_fadd+0x1f0>
   1117a:	003b      	movs	r3, r7
   1117c:	0004      	movs	r4, r0
   1117e:	e6ba      	b.n	10ef6 <__aeabi_fadd+0x76>
   11180:	2680      	movs	r6, #128	; 0x80
   11182:	2200      	movs	r2, #0
   11184:	03f6      	lsls	r6, r6, #15
   11186:	e6f0      	b.n	10f6a <__aeabi_fadd+0xea>
   11188:	003b      	movs	r3, r7
   1118a:	e6b4      	b.n	10ef6 <__aeabi_fadd+0x76>
   1118c:	1e33      	subs	r3, r6, #0
   1118e:	d000      	beq.n	11192 <__aeabi_fadd+0x312>
   11190:	e6e2      	b.n	10f58 <__aeabi_fadd+0xd8>
   11192:	2200      	movs	r2, #0
   11194:	e721      	b.n	10fda <__aeabi_fadd+0x15a>
   11196:	2301      	movs	r3, #1
   11198:	e7bd      	b.n	11116 <__aeabi_fadd+0x296>
   1119a:	46c0      	nop			; (mov r8, r8)
   1119c:	7dffffff 	.word	0x7dffffff
   111a0:	fbffffff 	.word	0xfbffffff

000111a4 <__aeabi_fdiv>:
   111a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   111a6:	4657      	mov	r7, sl
   111a8:	464e      	mov	r6, r9
   111aa:	46de      	mov	lr, fp
   111ac:	4645      	mov	r5, r8
   111ae:	b5e0      	push	{r5, r6, r7, lr}
   111b0:	0244      	lsls	r4, r0, #9
   111b2:	0043      	lsls	r3, r0, #1
   111b4:	0fc6      	lsrs	r6, r0, #31
   111b6:	b083      	sub	sp, #12
   111b8:	1c0f      	adds	r7, r1, #0
   111ba:	0a64      	lsrs	r4, r4, #9
   111bc:	0e1b      	lsrs	r3, r3, #24
   111be:	46b2      	mov	sl, r6
   111c0:	d053      	beq.n	1126a <__aeabi_fdiv+0xc6>
   111c2:	2bff      	cmp	r3, #255	; 0xff
   111c4:	d027      	beq.n	11216 <__aeabi_fdiv+0x72>
   111c6:	2280      	movs	r2, #128	; 0x80
   111c8:	00e4      	lsls	r4, r4, #3
   111ca:	04d2      	lsls	r2, r2, #19
   111cc:	4314      	orrs	r4, r2
   111ce:	227f      	movs	r2, #127	; 0x7f
   111d0:	4252      	negs	r2, r2
   111d2:	4690      	mov	r8, r2
   111d4:	4498      	add	r8, r3
   111d6:	2300      	movs	r3, #0
   111d8:	4699      	mov	r9, r3
   111da:	469b      	mov	fp, r3
   111dc:	027d      	lsls	r5, r7, #9
   111de:	0078      	lsls	r0, r7, #1
   111e0:	0ffb      	lsrs	r3, r7, #31
   111e2:	0a6d      	lsrs	r5, r5, #9
   111e4:	0e00      	lsrs	r0, r0, #24
   111e6:	9300      	str	r3, [sp, #0]
   111e8:	d024      	beq.n	11234 <__aeabi_fdiv+0x90>
   111ea:	28ff      	cmp	r0, #255	; 0xff
   111ec:	d046      	beq.n	1127c <__aeabi_fdiv+0xd8>
   111ee:	2380      	movs	r3, #128	; 0x80
   111f0:	2100      	movs	r1, #0
   111f2:	00ed      	lsls	r5, r5, #3
   111f4:	04db      	lsls	r3, r3, #19
   111f6:	431d      	orrs	r5, r3
   111f8:	387f      	subs	r0, #127	; 0x7f
   111fa:	4647      	mov	r7, r8
   111fc:	1a38      	subs	r0, r7, r0
   111fe:	464f      	mov	r7, r9
   11200:	430f      	orrs	r7, r1
   11202:	00bf      	lsls	r7, r7, #2
   11204:	46b9      	mov	r9, r7
   11206:	0033      	movs	r3, r6
   11208:	9a00      	ldr	r2, [sp, #0]
   1120a:	4f87      	ldr	r7, [pc, #540]	; (11428 <__aeabi_fdiv+0x284>)
   1120c:	4053      	eors	r3, r2
   1120e:	464a      	mov	r2, r9
   11210:	58ba      	ldr	r2, [r7, r2]
   11212:	9301      	str	r3, [sp, #4]
   11214:	4697      	mov	pc, r2
   11216:	2c00      	cmp	r4, #0
   11218:	d14e      	bne.n	112b8 <__aeabi_fdiv+0x114>
   1121a:	2308      	movs	r3, #8
   1121c:	4699      	mov	r9, r3
   1121e:	33f7      	adds	r3, #247	; 0xf7
   11220:	4698      	mov	r8, r3
   11222:	3bfd      	subs	r3, #253	; 0xfd
   11224:	469b      	mov	fp, r3
   11226:	027d      	lsls	r5, r7, #9
   11228:	0078      	lsls	r0, r7, #1
   1122a:	0ffb      	lsrs	r3, r7, #31
   1122c:	0a6d      	lsrs	r5, r5, #9
   1122e:	0e00      	lsrs	r0, r0, #24
   11230:	9300      	str	r3, [sp, #0]
   11232:	d1da      	bne.n	111ea <__aeabi_fdiv+0x46>
   11234:	2d00      	cmp	r5, #0
   11236:	d126      	bne.n	11286 <__aeabi_fdiv+0xe2>
   11238:	2000      	movs	r0, #0
   1123a:	2101      	movs	r1, #1
   1123c:	0033      	movs	r3, r6
   1123e:	9a00      	ldr	r2, [sp, #0]
   11240:	4f7a      	ldr	r7, [pc, #488]	; (1142c <__aeabi_fdiv+0x288>)
   11242:	4053      	eors	r3, r2
   11244:	4642      	mov	r2, r8
   11246:	1a10      	subs	r0, r2, r0
   11248:	464a      	mov	r2, r9
   1124a:	430a      	orrs	r2, r1
   1124c:	0092      	lsls	r2, r2, #2
   1124e:	58ba      	ldr	r2, [r7, r2]
   11250:	001d      	movs	r5, r3
   11252:	4697      	mov	pc, r2
   11254:	9b00      	ldr	r3, [sp, #0]
   11256:	002c      	movs	r4, r5
   11258:	469a      	mov	sl, r3
   1125a:	468b      	mov	fp, r1
   1125c:	465b      	mov	r3, fp
   1125e:	2b02      	cmp	r3, #2
   11260:	d131      	bne.n	112c6 <__aeabi_fdiv+0x122>
   11262:	4653      	mov	r3, sl
   11264:	21ff      	movs	r1, #255	; 0xff
   11266:	2400      	movs	r4, #0
   11268:	e038      	b.n	112dc <__aeabi_fdiv+0x138>
   1126a:	2c00      	cmp	r4, #0
   1126c:	d117      	bne.n	1129e <__aeabi_fdiv+0xfa>
   1126e:	2304      	movs	r3, #4
   11270:	4699      	mov	r9, r3
   11272:	2300      	movs	r3, #0
   11274:	4698      	mov	r8, r3
   11276:	3301      	adds	r3, #1
   11278:	469b      	mov	fp, r3
   1127a:	e7af      	b.n	111dc <__aeabi_fdiv+0x38>
   1127c:	20ff      	movs	r0, #255	; 0xff
   1127e:	2d00      	cmp	r5, #0
   11280:	d10b      	bne.n	1129a <__aeabi_fdiv+0xf6>
   11282:	2102      	movs	r1, #2
   11284:	e7da      	b.n	1123c <__aeabi_fdiv+0x98>
   11286:	0028      	movs	r0, r5
   11288:	f002 fa10 	bl	136ac <__clzsi2>
   1128c:	1f43      	subs	r3, r0, #5
   1128e:	409d      	lsls	r5, r3
   11290:	2376      	movs	r3, #118	; 0x76
   11292:	425b      	negs	r3, r3
   11294:	1a18      	subs	r0, r3, r0
   11296:	2100      	movs	r1, #0
   11298:	e7af      	b.n	111fa <__aeabi_fdiv+0x56>
   1129a:	2103      	movs	r1, #3
   1129c:	e7ad      	b.n	111fa <__aeabi_fdiv+0x56>
   1129e:	0020      	movs	r0, r4
   112a0:	f002 fa04 	bl	136ac <__clzsi2>
   112a4:	1f43      	subs	r3, r0, #5
   112a6:	409c      	lsls	r4, r3
   112a8:	2376      	movs	r3, #118	; 0x76
   112aa:	425b      	negs	r3, r3
   112ac:	1a1b      	subs	r3, r3, r0
   112ae:	4698      	mov	r8, r3
   112b0:	2300      	movs	r3, #0
   112b2:	4699      	mov	r9, r3
   112b4:	469b      	mov	fp, r3
   112b6:	e791      	b.n	111dc <__aeabi_fdiv+0x38>
   112b8:	230c      	movs	r3, #12
   112ba:	4699      	mov	r9, r3
   112bc:	33f3      	adds	r3, #243	; 0xf3
   112be:	4698      	mov	r8, r3
   112c0:	3bfc      	subs	r3, #252	; 0xfc
   112c2:	469b      	mov	fp, r3
   112c4:	e78a      	b.n	111dc <__aeabi_fdiv+0x38>
   112c6:	2b03      	cmp	r3, #3
   112c8:	d100      	bne.n	112cc <__aeabi_fdiv+0x128>
   112ca:	e0a5      	b.n	11418 <__aeabi_fdiv+0x274>
   112cc:	4655      	mov	r5, sl
   112ce:	2b01      	cmp	r3, #1
   112d0:	d000      	beq.n	112d4 <__aeabi_fdiv+0x130>
   112d2:	e081      	b.n	113d8 <__aeabi_fdiv+0x234>
   112d4:	2301      	movs	r3, #1
   112d6:	2100      	movs	r1, #0
   112d8:	2400      	movs	r4, #0
   112da:	402b      	ands	r3, r5
   112dc:	0264      	lsls	r4, r4, #9
   112de:	05c9      	lsls	r1, r1, #23
   112e0:	0a60      	lsrs	r0, r4, #9
   112e2:	07db      	lsls	r3, r3, #31
   112e4:	4308      	orrs	r0, r1
   112e6:	4318      	orrs	r0, r3
   112e8:	b003      	add	sp, #12
   112ea:	bc3c      	pop	{r2, r3, r4, r5}
   112ec:	4690      	mov	r8, r2
   112ee:	4699      	mov	r9, r3
   112f0:	46a2      	mov	sl, r4
   112f2:	46ab      	mov	fp, r5
   112f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   112f6:	2480      	movs	r4, #128	; 0x80
   112f8:	2300      	movs	r3, #0
   112fa:	03e4      	lsls	r4, r4, #15
   112fc:	21ff      	movs	r1, #255	; 0xff
   112fe:	e7ed      	b.n	112dc <__aeabi_fdiv+0x138>
   11300:	21ff      	movs	r1, #255	; 0xff
   11302:	2400      	movs	r4, #0
   11304:	e7ea      	b.n	112dc <__aeabi_fdiv+0x138>
   11306:	2301      	movs	r3, #1
   11308:	1a59      	subs	r1, r3, r1
   1130a:	291b      	cmp	r1, #27
   1130c:	dd66      	ble.n	113dc <__aeabi_fdiv+0x238>
   1130e:	9a01      	ldr	r2, [sp, #4]
   11310:	4013      	ands	r3, r2
   11312:	2100      	movs	r1, #0
   11314:	2400      	movs	r4, #0
   11316:	e7e1      	b.n	112dc <__aeabi_fdiv+0x138>
   11318:	2380      	movs	r3, #128	; 0x80
   1131a:	03db      	lsls	r3, r3, #15
   1131c:	421c      	tst	r4, r3
   1131e:	d038      	beq.n	11392 <__aeabi_fdiv+0x1ee>
   11320:	421d      	tst	r5, r3
   11322:	d051      	beq.n	113c8 <__aeabi_fdiv+0x224>
   11324:	431c      	orrs	r4, r3
   11326:	0264      	lsls	r4, r4, #9
   11328:	0a64      	lsrs	r4, r4, #9
   1132a:	0033      	movs	r3, r6
   1132c:	21ff      	movs	r1, #255	; 0xff
   1132e:	e7d5      	b.n	112dc <__aeabi_fdiv+0x138>
   11330:	0163      	lsls	r3, r4, #5
   11332:	016c      	lsls	r4, r5, #5
   11334:	42a3      	cmp	r3, r4
   11336:	d23b      	bcs.n	113b0 <__aeabi_fdiv+0x20c>
   11338:	261b      	movs	r6, #27
   1133a:	2100      	movs	r1, #0
   1133c:	3801      	subs	r0, #1
   1133e:	2501      	movs	r5, #1
   11340:	001f      	movs	r7, r3
   11342:	0049      	lsls	r1, r1, #1
   11344:	005b      	lsls	r3, r3, #1
   11346:	2f00      	cmp	r7, #0
   11348:	db01      	blt.n	1134e <__aeabi_fdiv+0x1aa>
   1134a:	429c      	cmp	r4, r3
   1134c:	d801      	bhi.n	11352 <__aeabi_fdiv+0x1ae>
   1134e:	1b1b      	subs	r3, r3, r4
   11350:	4329      	orrs	r1, r5
   11352:	3e01      	subs	r6, #1
   11354:	2e00      	cmp	r6, #0
   11356:	d1f3      	bne.n	11340 <__aeabi_fdiv+0x19c>
   11358:	001c      	movs	r4, r3
   1135a:	1e63      	subs	r3, r4, #1
   1135c:	419c      	sbcs	r4, r3
   1135e:	430c      	orrs	r4, r1
   11360:	0001      	movs	r1, r0
   11362:	317f      	adds	r1, #127	; 0x7f
   11364:	2900      	cmp	r1, #0
   11366:	ddce      	ble.n	11306 <__aeabi_fdiv+0x162>
   11368:	0763      	lsls	r3, r4, #29
   1136a:	d004      	beq.n	11376 <__aeabi_fdiv+0x1d2>
   1136c:	230f      	movs	r3, #15
   1136e:	4023      	ands	r3, r4
   11370:	2b04      	cmp	r3, #4
   11372:	d000      	beq.n	11376 <__aeabi_fdiv+0x1d2>
   11374:	3404      	adds	r4, #4
   11376:	0123      	lsls	r3, r4, #4
   11378:	d503      	bpl.n	11382 <__aeabi_fdiv+0x1de>
   1137a:	0001      	movs	r1, r0
   1137c:	4b2c      	ldr	r3, [pc, #176]	; (11430 <__aeabi_fdiv+0x28c>)
   1137e:	3180      	adds	r1, #128	; 0x80
   11380:	401c      	ands	r4, r3
   11382:	29fe      	cmp	r1, #254	; 0xfe
   11384:	dd0d      	ble.n	113a2 <__aeabi_fdiv+0x1fe>
   11386:	2301      	movs	r3, #1
   11388:	9a01      	ldr	r2, [sp, #4]
   1138a:	21ff      	movs	r1, #255	; 0xff
   1138c:	4013      	ands	r3, r2
   1138e:	2400      	movs	r4, #0
   11390:	e7a4      	b.n	112dc <__aeabi_fdiv+0x138>
   11392:	2380      	movs	r3, #128	; 0x80
   11394:	03db      	lsls	r3, r3, #15
   11396:	431c      	orrs	r4, r3
   11398:	0264      	lsls	r4, r4, #9
   1139a:	0a64      	lsrs	r4, r4, #9
   1139c:	0033      	movs	r3, r6
   1139e:	21ff      	movs	r1, #255	; 0xff
   113a0:	e79c      	b.n	112dc <__aeabi_fdiv+0x138>
   113a2:	2301      	movs	r3, #1
   113a4:	9a01      	ldr	r2, [sp, #4]
   113a6:	01a4      	lsls	r4, r4, #6
   113a8:	0a64      	lsrs	r4, r4, #9
   113aa:	b2c9      	uxtb	r1, r1
   113ac:	4013      	ands	r3, r2
   113ae:	e795      	b.n	112dc <__aeabi_fdiv+0x138>
   113b0:	1b1b      	subs	r3, r3, r4
   113b2:	261a      	movs	r6, #26
   113b4:	2101      	movs	r1, #1
   113b6:	e7c2      	b.n	1133e <__aeabi_fdiv+0x19a>
   113b8:	9b00      	ldr	r3, [sp, #0]
   113ba:	468b      	mov	fp, r1
   113bc:	469a      	mov	sl, r3
   113be:	2400      	movs	r4, #0
   113c0:	e74c      	b.n	1125c <__aeabi_fdiv+0xb8>
   113c2:	0263      	lsls	r3, r4, #9
   113c4:	d5e5      	bpl.n	11392 <__aeabi_fdiv+0x1ee>
   113c6:	2500      	movs	r5, #0
   113c8:	2480      	movs	r4, #128	; 0x80
   113ca:	03e4      	lsls	r4, r4, #15
   113cc:	432c      	orrs	r4, r5
   113ce:	0264      	lsls	r4, r4, #9
   113d0:	0a64      	lsrs	r4, r4, #9
   113d2:	9b00      	ldr	r3, [sp, #0]
   113d4:	21ff      	movs	r1, #255	; 0xff
   113d6:	e781      	b.n	112dc <__aeabi_fdiv+0x138>
   113d8:	9501      	str	r5, [sp, #4]
   113da:	e7c1      	b.n	11360 <__aeabi_fdiv+0x1bc>
   113dc:	0023      	movs	r3, r4
   113de:	2020      	movs	r0, #32
   113e0:	40cb      	lsrs	r3, r1
   113e2:	1a41      	subs	r1, r0, r1
   113e4:	408c      	lsls	r4, r1
   113e6:	1e61      	subs	r1, r4, #1
   113e8:	418c      	sbcs	r4, r1
   113ea:	431c      	orrs	r4, r3
   113ec:	0763      	lsls	r3, r4, #29
   113ee:	d004      	beq.n	113fa <__aeabi_fdiv+0x256>
   113f0:	230f      	movs	r3, #15
   113f2:	4023      	ands	r3, r4
   113f4:	2b04      	cmp	r3, #4
   113f6:	d000      	beq.n	113fa <__aeabi_fdiv+0x256>
   113f8:	3404      	adds	r4, #4
   113fa:	0163      	lsls	r3, r4, #5
   113fc:	d505      	bpl.n	1140a <__aeabi_fdiv+0x266>
   113fe:	2301      	movs	r3, #1
   11400:	9a01      	ldr	r2, [sp, #4]
   11402:	2101      	movs	r1, #1
   11404:	4013      	ands	r3, r2
   11406:	2400      	movs	r4, #0
   11408:	e768      	b.n	112dc <__aeabi_fdiv+0x138>
   1140a:	2301      	movs	r3, #1
   1140c:	9a01      	ldr	r2, [sp, #4]
   1140e:	01a4      	lsls	r4, r4, #6
   11410:	0a64      	lsrs	r4, r4, #9
   11412:	4013      	ands	r3, r2
   11414:	2100      	movs	r1, #0
   11416:	e761      	b.n	112dc <__aeabi_fdiv+0x138>
   11418:	2380      	movs	r3, #128	; 0x80
   1141a:	03db      	lsls	r3, r3, #15
   1141c:	431c      	orrs	r4, r3
   1141e:	0264      	lsls	r4, r4, #9
   11420:	0a64      	lsrs	r4, r4, #9
   11422:	4653      	mov	r3, sl
   11424:	21ff      	movs	r1, #255	; 0xff
   11426:	e759      	b.n	112dc <__aeabi_fdiv+0x138>
   11428:	0001b6b8 	.word	0x0001b6b8
   1142c:	0001b6f8 	.word	0x0001b6f8
   11430:	f7ffffff 	.word	0xf7ffffff

00011434 <__eqsf2>:
   11434:	b570      	push	{r4, r5, r6, lr}
   11436:	0042      	lsls	r2, r0, #1
   11438:	0245      	lsls	r5, r0, #9
   1143a:	024e      	lsls	r6, r1, #9
   1143c:	004c      	lsls	r4, r1, #1
   1143e:	0fc3      	lsrs	r3, r0, #31
   11440:	0a6d      	lsrs	r5, r5, #9
   11442:	0e12      	lsrs	r2, r2, #24
   11444:	0a76      	lsrs	r6, r6, #9
   11446:	0e24      	lsrs	r4, r4, #24
   11448:	0fc9      	lsrs	r1, r1, #31
   1144a:	2001      	movs	r0, #1
   1144c:	2aff      	cmp	r2, #255	; 0xff
   1144e:	d006      	beq.n	1145e <__eqsf2+0x2a>
   11450:	2cff      	cmp	r4, #255	; 0xff
   11452:	d003      	beq.n	1145c <__eqsf2+0x28>
   11454:	42a2      	cmp	r2, r4
   11456:	d101      	bne.n	1145c <__eqsf2+0x28>
   11458:	42b5      	cmp	r5, r6
   1145a:	d006      	beq.n	1146a <__eqsf2+0x36>
   1145c:	bd70      	pop	{r4, r5, r6, pc}
   1145e:	2d00      	cmp	r5, #0
   11460:	d1fc      	bne.n	1145c <__eqsf2+0x28>
   11462:	2cff      	cmp	r4, #255	; 0xff
   11464:	d1fa      	bne.n	1145c <__eqsf2+0x28>
   11466:	2e00      	cmp	r6, #0
   11468:	d1f8      	bne.n	1145c <__eqsf2+0x28>
   1146a:	428b      	cmp	r3, r1
   1146c:	d006      	beq.n	1147c <__eqsf2+0x48>
   1146e:	2001      	movs	r0, #1
   11470:	2a00      	cmp	r2, #0
   11472:	d1f3      	bne.n	1145c <__eqsf2+0x28>
   11474:	0028      	movs	r0, r5
   11476:	1e45      	subs	r5, r0, #1
   11478:	41a8      	sbcs	r0, r5
   1147a:	e7ef      	b.n	1145c <__eqsf2+0x28>
   1147c:	2000      	movs	r0, #0
   1147e:	e7ed      	b.n	1145c <__eqsf2+0x28>

00011480 <__gesf2>:
   11480:	b5f0      	push	{r4, r5, r6, r7, lr}
   11482:	0042      	lsls	r2, r0, #1
   11484:	0245      	lsls	r5, r0, #9
   11486:	024c      	lsls	r4, r1, #9
   11488:	0fc3      	lsrs	r3, r0, #31
   1148a:	0048      	lsls	r0, r1, #1
   1148c:	0a6d      	lsrs	r5, r5, #9
   1148e:	0e12      	lsrs	r2, r2, #24
   11490:	0a64      	lsrs	r4, r4, #9
   11492:	0e00      	lsrs	r0, r0, #24
   11494:	0fc9      	lsrs	r1, r1, #31
   11496:	2aff      	cmp	r2, #255	; 0xff
   11498:	d01e      	beq.n	114d8 <__gesf2+0x58>
   1149a:	28ff      	cmp	r0, #255	; 0xff
   1149c:	d021      	beq.n	114e2 <__gesf2+0x62>
   1149e:	2a00      	cmp	r2, #0
   114a0:	d10a      	bne.n	114b8 <__gesf2+0x38>
   114a2:	426e      	negs	r6, r5
   114a4:	416e      	adcs	r6, r5
   114a6:	b2f6      	uxtb	r6, r6
   114a8:	2800      	cmp	r0, #0
   114aa:	d10f      	bne.n	114cc <__gesf2+0x4c>
   114ac:	2c00      	cmp	r4, #0
   114ae:	d10d      	bne.n	114cc <__gesf2+0x4c>
   114b0:	2000      	movs	r0, #0
   114b2:	2d00      	cmp	r5, #0
   114b4:	d009      	beq.n	114ca <__gesf2+0x4a>
   114b6:	e005      	b.n	114c4 <__gesf2+0x44>
   114b8:	2800      	cmp	r0, #0
   114ba:	d101      	bne.n	114c0 <__gesf2+0x40>
   114bc:	2c00      	cmp	r4, #0
   114be:	d001      	beq.n	114c4 <__gesf2+0x44>
   114c0:	428b      	cmp	r3, r1
   114c2:	d011      	beq.n	114e8 <__gesf2+0x68>
   114c4:	2101      	movs	r1, #1
   114c6:	4258      	negs	r0, r3
   114c8:	4308      	orrs	r0, r1
   114ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   114cc:	2e00      	cmp	r6, #0
   114ce:	d0f7      	beq.n	114c0 <__gesf2+0x40>
   114d0:	2001      	movs	r0, #1
   114d2:	3901      	subs	r1, #1
   114d4:	4308      	orrs	r0, r1
   114d6:	e7f8      	b.n	114ca <__gesf2+0x4a>
   114d8:	2d00      	cmp	r5, #0
   114da:	d0de      	beq.n	1149a <__gesf2+0x1a>
   114dc:	2002      	movs	r0, #2
   114de:	4240      	negs	r0, r0
   114e0:	e7f3      	b.n	114ca <__gesf2+0x4a>
   114e2:	2c00      	cmp	r4, #0
   114e4:	d0db      	beq.n	1149e <__gesf2+0x1e>
   114e6:	e7f9      	b.n	114dc <__gesf2+0x5c>
   114e8:	4282      	cmp	r2, r0
   114ea:	dceb      	bgt.n	114c4 <__gesf2+0x44>
   114ec:	db04      	blt.n	114f8 <__gesf2+0x78>
   114ee:	42a5      	cmp	r5, r4
   114f0:	d8e8      	bhi.n	114c4 <__gesf2+0x44>
   114f2:	2000      	movs	r0, #0
   114f4:	42a5      	cmp	r5, r4
   114f6:	d2e8      	bcs.n	114ca <__gesf2+0x4a>
   114f8:	2101      	movs	r1, #1
   114fa:	1e58      	subs	r0, r3, #1
   114fc:	4308      	orrs	r0, r1
   114fe:	e7e4      	b.n	114ca <__gesf2+0x4a>

00011500 <__lesf2>:
   11500:	b5f0      	push	{r4, r5, r6, r7, lr}
   11502:	0042      	lsls	r2, r0, #1
   11504:	024d      	lsls	r5, r1, #9
   11506:	004c      	lsls	r4, r1, #1
   11508:	0246      	lsls	r6, r0, #9
   1150a:	0a76      	lsrs	r6, r6, #9
   1150c:	0e12      	lsrs	r2, r2, #24
   1150e:	0fc3      	lsrs	r3, r0, #31
   11510:	0a6d      	lsrs	r5, r5, #9
   11512:	0e24      	lsrs	r4, r4, #24
   11514:	0fc9      	lsrs	r1, r1, #31
   11516:	2aff      	cmp	r2, #255	; 0xff
   11518:	d016      	beq.n	11548 <__lesf2+0x48>
   1151a:	2cff      	cmp	r4, #255	; 0xff
   1151c:	d018      	beq.n	11550 <__lesf2+0x50>
   1151e:	2a00      	cmp	r2, #0
   11520:	d10a      	bne.n	11538 <__lesf2+0x38>
   11522:	4270      	negs	r0, r6
   11524:	4170      	adcs	r0, r6
   11526:	b2c0      	uxtb	r0, r0
   11528:	2c00      	cmp	r4, #0
   1152a:	d015      	beq.n	11558 <__lesf2+0x58>
   1152c:	2800      	cmp	r0, #0
   1152e:	d005      	beq.n	1153c <__lesf2+0x3c>
   11530:	2001      	movs	r0, #1
   11532:	3901      	subs	r1, #1
   11534:	4308      	orrs	r0, r1
   11536:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11538:	2c00      	cmp	r4, #0
   1153a:	d013      	beq.n	11564 <__lesf2+0x64>
   1153c:	4299      	cmp	r1, r3
   1153e:	d014      	beq.n	1156a <__lesf2+0x6a>
   11540:	2001      	movs	r0, #1
   11542:	425b      	negs	r3, r3
   11544:	4318      	orrs	r0, r3
   11546:	e7f6      	b.n	11536 <__lesf2+0x36>
   11548:	2002      	movs	r0, #2
   1154a:	2e00      	cmp	r6, #0
   1154c:	d1f3      	bne.n	11536 <__lesf2+0x36>
   1154e:	e7e4      	b.n	1151a <__lesf2+0x1a>
   11550:	2002      	movs	r0, #2
   11552:	2d00      	cmp	r5, #0
   11554:	d1ef      	bne.n	11536 <__lesf2+0x36>
   11556:	e7e2      	b.n	1151e <__lesf2+0x1e>
   11558:	2d00      	cmp	r5, #0
   1155a:	d1e7      	bne.n	1152c <__lesf2+0x2c>
   1155c:	2000      	movs	r0, #0
   1155e:	2e00      	cmp	r6, #0
   11560:	d0e9      	beq.n	11536 <__lesf2+0x36>
   11562:	e7ed      	b.n	11540 <__lesf2+0x40>
   11564:	2d00      	cmp	r5, #0
   11566:	d1e9      	bne.n	1153c <__lesf2+0x3c>
   11568:	e7ea      	b.n	11540 <__lesf2+0x40>
   1156a:	42a2      	cmp	r2, r4
   1156c:	dc06      	bgt.n	1157c <__lesf2+0x7c>
   1156e:	dbdf      	blt.n	11530 <__lesf2+0x30>
   11570:	42ae      	cmp	r6, r5
   11572:	d803      	bhi.n	1157c <__lesf2+0x7c>
   11574:	2000      	movs	r0, #0
   11576:	42ae      	cmp	r6, r5
   11578:	d3da      	bcc.n	11530 <__lesf2+0x30>
   1157a:	e7dc      	b.n	11536 <__lesf2+0x36>
   1157c:	2001      	movs	r0, #1
   1157e:	4249      	negs	r1, r1
   11580:	4308      	orrs	r0, r1
   11582:	e7d8      	b.n	11536 <__lesf2+0x36>

00011584 <__aeabi_fmul>:
   11584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11586:	4657      	mov	r7, sl
   11588:	464e      	mov	r6, r9
   1158a:	4645      	mov	r5, r8
   1158c:	46de      	mov	lr, fp
   1158e:	b5e0      	push	{r5, r6, r7, lr}
   11590:	0247      	lsls	r7, r0, #9
   11592:	0046      	lsls	r6, r0, #1
   11594:	4688      	mov	r8, r1
   11596:	0a7f      	lsrs	r7, r7, #9
   11598:	0e36      	lsrs	r6, r6, #24
   1159a:	0fc4      	lsrs	r4, r0, #31
   1159c:	2e00      	cmp	r6, #0
   1159e:	d047      	beq.n	11630 <__aeabi_fmul+0xac>
   115a0:	2eff      	cmp	r6, #255	; 0xff
   115a2:	d024      	beq.n	115ee <__aeabi_fmul+0x6a>
   115a4:	00fb      	lsls	r3, r7, #3
   115a6:	2780      	movs	r7, #128	; 0x80
   115a8:	04ff      	lsls	r7, r7, #19
   115aa:	431f      	orrs	r7, r3
   115ac:	2300      	movs	r3, #0
   115ae:	4699      	mov	r9, r3
   115b0:	469a      	mov	sl, r3
   115b2:	3e7f      	subs	r6, #127	; 0x7f
   115b4:	4643      	mov	r3, r8
   115b6:	025d      	lsls	r5, r3, #9
   115b8:	0058      	lsls	r0, r3, #1
   115ba:	0fdb      	lsrs	r3, r3, #31
   115bc:	0a6d      	lsrs	r5, r5, #9
   115be:	0e00      	lsrs	r0, r0, #24
   115c0:	4698      	mov	r8, r3
   115c2:	d043      	beq.n	1164c <__aeabi_fmul+0xc8>
   115c4:	28ff      	cmp	r0, #255	; 0xff
   115c6:	d03b      	beq.n	11640 <__aeabi_fmul+0xbc>
   115c8:	00eb      	lsls	r3, r5, #3
   115ca:	2580      	movs	r5, #128	; 0x80
   115cc:	2200      	movs	r2, #0
   115ce:	04ed      	lsls	r5, r5, #19
   115d0:	431d      	orrs	r5, r3
   115d2:	387f      	subs	r0, #127	; 0x7f
   115d4:	1836      	adds	r6, r6, r0
   115d6:	1c73      	adds	r3, r6, #1
   115d8:	4641      	mov	r1, r8
   115da:	469b      	mov	fp, r3
   115dc:	464b      	mov	r3, r9
   115de:	4061      	eors	r1, r4
   115e0:	4313      	orrs	r3, r2
   115e2:	2b0f      	cmp	r3, #15
   115e4:	d864      	bhi.n	116b0 <__aeabi_fmul+0x12c>
   115e6:	4875      	ldr	r0, [pc, #468]	; (117bc <__aeabi_fmul+0x238>)
   115e8:	009b      	lsls	r3, r3, #2
   115ea:	58c3      	ldr	r3, [r0, r3]
   115ec:	469f      	mov	pc, r3
   115ee:	2f00      	cmp	r7, #0
   115f0:	d142      	bne.n	11678 <__aeabi_fmul+0xf4>
   115f2:	2308      	movs	r3, #8
   115f4:	4699      	mov	r9, r3
   115f6:	3b06      	subs	r3, #6
   115f8:	26ff      	movs	r6, #255	; 0xff
   115fa:	469a      	mov	sl, r3
   115fc:	e7da      	b.n	115b4 <__aeabi_fmul+0x30>
   115fe:	4641      	mov	r1, r8
   11600:	2a02      	cmp	r2, #2
   11602:	d028      	beq.n	11656 <__aeabi_fmul+0xd2>
   11604:	2a03      	cmp	r2, #3
   11606:	d100      	bne.n	1160a <__aeabi_fmul+0x86>
   11608:	e0ce      	b.n	117a8 <__aeabi_fmul+0x224>
   1160a:	2a01      	cmp	r2, #1
   1160c:	d000      	beq.n	11610 <__aeabi_fmul+0x8c>
   1160e:	e0ac      	b.n	1176a <__aeabi_fmul+0x1e6>
   11610:	4011      	ands	r1, r2
   11612:	2000      	movs	r0, #0
   11614:	2200      	movs	r2, #0
   11616:	b2cc      	uxtb	r4, r1
   11618:	0240      	lsls	r0, r0, #9
   1161a:	05d2      	lsls	r2, r2, #23
   1161c:	0a40      	lsrs	r0, r0, #9
   1161e:	07e4      	lsls	r4, r4, #31
   11620:	4310      	orrs	r0, r2
   11622:	4320      	orrs	r0, r4
   11624:	bc3c      	pop	{r2, r3, r4, r5}
   11626:	4690      	mov	r8, r2
   11628:	4699      	mov	r9, r3
   1162a:	46a2      	mov	sl, r4
   1162c:	46ab      	mov	fp, r5
   1162e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11630:	2f00      	cmp	r7, #0
   11632:	d115      	bne.n	11660 <__aeabi_fmul+0xdc>
   11634:	2304      	movs	r3, #4
   11636:	4699      	mov	r9, r3
   11638:	3b03      	subs	r3, #3
   1163a:	2600      	movs	r6, #0
   1163c:	469a      	mov	sl, r3
   1163e:	e7b9      	b.n	115b4 <__aeabi_fmul+0x30>
   11640:	20ff      	movs	r0, #255	; 0xff
   11642:	2202      	movs	r2, #2
   11644:	2d00      	cmp	r5, #0
   11646:	d0c5      	beq.n	115d4 <__aeabi_fmul+0x50>
   11648:	2203      	movs	r2, #3
   1164a:	e7c3      	b.n	115d4 <__aeabi_fmul+0x50>
   1164c:	2d00      	cmp	r5, #0
   1164e:	d119      	bne.n	11684 <__aeabi_fmul+0x100>
   11650:	2000      	movs	r0, #0
   11652:	2201      	movs	r2, #1
   11654:	e7be      	b.n	115d4 <__aeabi_fmul+0x50>
   11656:	2401      	movs	r4, #1
   11658:	22ff      	movs	r2, #255	; 0xff
   1165a:	400c      	ands	r4, r1
   1165c:	2000      	movs	r0, #0
   1165e:	e7db      	b.n	11618 <__aeabi_fmul+0x94>
   11660:	0038      	movs	r0, r7
   11662:	f002 f823 	bl	136ac <__clzsi2>
   11666:	2676      	movs	r6, #118	; 0x76
   11668:	1f43      	subs	r3, r0, #5
   1166a:	409f      	lsls	r7, r3
   1166c:	2300      	movs	r3, #0
   1166e:	4276      	negs	r6, r6
   11670:	1a36      	subs	r6, r6, r0
   11672:	4699      	mov	r9, r3
   11674:	469a      	mov	sl, r3
   11676:	e79d      	b.n	115b4 <__aeabi_fmul+0x30>
   11678:	230c      	movs	r3, #12
   1167a:	4699      	mov	r9, r3
   1167c:	3b09      	subs	r3, #9
   1167e:	26ff      	movs	r6, #255	; 0xff
   11680:	469a      	mov	sl, r3
   11682:	e797      	b.n	115b4 <__aeabi_fmul+0x30>
   11684:	0028      	movs	r0, r5
   11686:	f002 f811 	bl	136ac <__clzsi2>
   1168a:	1f43      	subs	r3, r0, #5
   1168c:	409d      	lsls	r5, r3
   1168e:	2376      	movs	r3, #118	; 0x76
   11690:	425b      	negs	r3, r3
   11692:	1a18      	subs	r0, r3, r0
   11694:	2200      	movs	r2, #0
   11696:	e79d      	b.n	115d4 <__aeabi_fmul+0x50>
   11698:	2080      	movs	r0, #128	; 0x80
   1169a:	2400      	movs	r4, #0
   1169c:	03c0      	lsls	r0, r0, #15
   1169e:	22ff      	movs	r2, #255	; 0xff
   116a0:	e7ba      	b.n	11618 <__aeabi_fmul+0x94>
   116a2:	003d      	movs	r5, r7
   116a4:	4652      	mov	r2, sl
   116a6:	e7ab      	b.n	11600 <__aeabi_fmul+0x7c>
   116a8:	003d      	movs	r5, r7
   116aa:	0021      	movs	r1, r4
   116ac:	4652      	mov	r2, sl
   116ae:	e7a7      	b.n	11600 <__aeabi_fmul+0x7c>
   116b0:	0c3b      	lsrs	r3, r7, #16
   116b2:	469c      	mov	ip, r3
   116b4:	042a      	lsls	r2, r5, #16
   116b6:	0c12      	lsrs	r2, r2, #16
   116b8:	0c2b      	lsrs	r3, r5, #16
   116ba:	0014      	movs	r4, r2
   116bc:	4660      	mov	r0, ip
   116be:	4665      	mov	r5, ip
   116c0:	043f      	lsls	r7, r7, #16
   116c2:	0c3f      	lsrs	r7, r7, #16
   116c4:	437c      	muls	r4, r7
   116c6:	4342      	muls	r2, r0
   116c8:	435d      	muls	r5, r3
   116ca:	437b      	muls	r3, r7
   116cc:	0c27      	lsrs	r7, r4, #16
   116ce:	189b      	adds	r3, r3, r2
   116d0:	18ff      	adds	r7, r7, r3
   116d2:	42ba      	cmp	r2, r7
   116d4:	d903      	bls.n	116de <__aeabi_fmul+0x15a>
   116d6:	2380      	movs	r3, #128	; 0x80
   116d8:	025b      	lsls	r3, r3, #9
   116da:	469c      	mov	ip, r3
   116dc:	4465      	add	r5, ip
   116de:	0424      	lsls	r4, r4, #16
   116e0:	043a      	lsls	r2, r7, #16
   116e2:	0c24      	lsrs	r4, r4, #16
   116e4:	1912      	adds	r2, r2, r4
   116e6:	0193      	lsls	r3, r2, #6
   116e8:	1e5c      	subs	r4, r3, #1
   116ea:	41a3      	sbcs	r3, r4
   116ec:	0c3f      	lsrs	r7, r7, #16
   116ee:	0e92      	lsrs	r2, r2, #26
   116f0:	197d      	adds	r5, r7, r5
   116f2:	431a      	orrs	r2, r3
   116f4:	01ad      	lsls	r5, r5, #6
   116f6:	4315      	orrs	r5, r2
   116f8:	012b      	lsls	r3, r5, #4
   116fa:	d504      	bpl.n	11706 <__aeabi_fmul+0x182>
   116fc:	2301      	movs	r3, #1
   116fe:	465e      	mov	r6, fp
   11700:	086a      	lsrs	r2, r5, #1
   11702:	401d      	ands	r5, r3
   11704:	4315      	orrs	r5, r2
   11706:	0032      	movs	r2, r6
   11708:	327f      	adds	r2, #127	; 0x7f
   1170a:	2a00      	cmp	r2, #0
   1170c:	dd25      	ble.n	1175a <__aeabi_fmul+0x1d6>
   1170e:	076b      	lsls	r3, r5, #29
   11710:	d004      	beq.n	1171c <__aeabi_fmul+0x198>
   11712:	230f      	movs	r3, #15
   11714:	402b      	ands	r3, r5
   11716:	2b04      	cmp	r3, #4
   11718:	d000      	beq.n	1171c <__aeabi_fmul+0x198>
   1171a:	3504      	adds	r5, #4
   1171c:	012b      	lsls	r3, r5, #4
   1171e:	d503      	bpl.n	11728 <__aeabi_fmul+0x1a4>
   11720:	0032      	movs	r2, r6
   11722:	4b27      	ldr	r3, [pc, #156]	; (117c0 <__aeabi_fmul+0x23c>)
   11724:	3280      	adds	r2, #128	; 0x80
   11726:	401d      	ands	r5, r3
   11728:	2afe      	cmp	r2, #254	; 0xfe
   1172a:	dc94      	bgt.n	11656 <__aeabi_fmul+0xd2>
   1172c:	2401      	movs	r4, #1
   1172e:	01a8      	lsls	r0, r5, #6
   11730:	0a40      	lsrs	r0, r0, #9
   11732:	b2d2      	uxtb	r2, r2
   11734:	400c      	ands	r4, r1
   11736:	e76f      	b.n	11618 <__aeabi_fmul+0x94>
   11738:	2080      	movs	r0, #128	; 0x80
   1173a:	03c0      	lsls	r0, r0, #15
   1173c:	4207      	tst	r7, r0
   1173e:	d007      	beq.n	11750 <__aeabi_fmul+0x1cc>
   11740:	4205      	tst	r5, r0
   11742:	d105      	bne.n	11750 <__aeabi_fmul+0x1cc>
   11744:	4328      	orrs	r0, r5
   11746:	0240      	lsls	r0, r0, #9
   11748:	0a40      	lsrs	r0, r0, #9
   1174a:	4644      	mov	r4, r8
   1174c:	22ff      	movs	r2, #255	; 0xff
   1174e:	e763      	b.n	11618 <__aeabi_fmul+0x94>
   11750:	4338      	orrs	r0, r7
   11752:	0240      	lsls	r0, r0, #9
   11754:	0a40      	lsrs	r0, r0, #9
   11756:	22ff      	movs	r2, #255	; 0xff
   11758:	e75e      	b.n	11618 <__aeabi_fmul+0x94>
   1175a:	2401      	movs	r4, #1
   1175c:	1aa3      	subs	r3, r4, r2
   1175e:	2b1b      	cmp	r3, #27
   11760:	dd05      	ble.n	1176e <__aeabi_fmul+0x1ea>
   11762:	400c      	ands	r4, r1
   11764:	2200      	movs	r2, #0
   11766:	2000      	movs	r0, #0
   11768:	e756      	b.n	11618 <__aeabi_fmul+0x94>
   1176a:	465e      	mov	r6, fp
   1176c:	e7cb      	b.n	11706 <__aeabi_fmul+0x182>
   1176e:	002a      	movs	r2, r5
   11770:	2020      	movs	r0, #32
   11772:	40da      	lsrs	r2, r3
   11774:	1ac3      	subs	r3, r0, r3
   11776:	409d      	lsls	r5, r3
   11778:	002b      	movs	r3, r5
   1177a:	1e5d      	subs	r5, r3, #1
   1177c:	41ab      	sbcs	r3, r5
   1177e:	4313      	orrs	r3, r2
   11780:	075a      	lsls	r2, r3, #29
   11782:	d004      	beq.n	1178e <__aeabi_fmul+0x20a>
   11784:	220f      	movs	r2, #15
   11786:	401a      	ands	r2, r3
   11788:	2a04      	cmp	r2, #4
   1178a:	d000      	beq.n	1178e <__aeabi_fmul+0x20a>
   1178c:	3304      	adds	r3, #4
   1178e:	015a      	lsls	r2, r3, #5
   11790:	d504      	bpl.n	1179c <__aeabi_fmul+0x218>
   11792:	2401      	movs	r4, #1
   11794:	2201      	movs	r2, #1
   11796:	400c      	ands	r4, r1
   11798:	2000      	movs	r0, #0
   1179a:	e73d      	b.n	11618 <__aeabi_fmul+0x94>
   1179c:	2401      	movs	r4, #1
   1179e:	019b      	lsls	r3, r3, #6
   117a0:	0a58      	lsrs	r0, r3, #9
   117a2:	400c      	ands	r4, r1
   117a4:	2200      	movs	r2, #0
   117a6:	e737      	b.n	11618 <__aeabi_fmul+0x94>
   117a8:	2080      	movs	r0, #128	; 0x80
   117aa:	2401      	movs	r4, #1
   117ac:	03c0      	lsls	r0, r0, #15
   117ae:	4328      	orrs	r0, r5
   117b0:	0240      	lsls	r0, r0, #9
   117b2:	0a40      	lsrs	r0, r0, #9
   117b4:	400c      	ands	r4, r1
   117b6:	22ff      	movs	r2, #255	; 0xff
   117b8:	e72e      	b.n	11618 <__aeabi_fmul+0x94>
   117ba:	46c0      	nop			; (mov r8, r8)
   117bc:	0001b738 	.word	0x0001b738
   117c0:	f7ffffff 	.word	0xf7ffffff

000117c4 <__aeabi_fsub>:
   117c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   117c6:	464f      	mov	r7, r9
   117c8:	46d6      	mov	lr, sl
   117ca:	4646      	mov	r6, r8
   117cc:	0044      	lsls	r4, r0, #1
   117ce:	b5c0      	push	{r6, r7, lr}
   117d0:	0fc2      	lsrs	r2, r0, #31
   117d2:	0247      	lsls	r7, r0, #9
   117d4:	0248      	lsls	r0, r1, #9
   117d6:	0a40      	lsrs	r0, r0, #9
   117d8:	4684      	mov	ip, r0
   117da:	4666      	mov	r6, ip
   117dc:	0a7b      	lsrs	r3, r7, #9
   117de:	0048      	lsls	r0, r1, #1
   117e0:	0fc9      	lsrs	r1, r1, #31
   117e2:	469a      	mov	sl, r3
   117e4:	0e24      	lsrs	r4, r4, #24
   117e6:	0015      	movs	r5, r2
   117e8:	00db      	lsls	r3, r3, #3
   117ea:	0e00      	lsrs	r0, r0, #24
   117ec:	4689      	mov	r9, r1
   117ee:	00f6      	lsls	r6, r6, #3
   117f0:	28ff      	cmp	r0, #255	; 0xff
   117f2:	d100      	bne.n	117f6 <__aeabi_fsub+0x32>
   117f4:	e08f      	b.n	11916 <__aeabi_fsub+0x152>
   117f6:	2101      	movs	r1, #1
   117f8:	464f      	mov	r7, r9
   117fa:	404f      	eors	r7, r1
   117fc:	0039      	movs	r1, r7
   117fe:	4291      	cmp	r1, r2
   11800:	d066      	beq.n	118d0 <__aeabi_fsub+0x10c>
   11802:	1a22      	subs	r2, r4, r0
   11804:	2a00      	cmp	r2, #0
   11806:	dc00      	bgt.n	1180a <__aeabi_fsub+0x46>
   11808:	e09d      	b.n	11946 <__aeabi_fsub+0x182>
   1180a:	2800      	cmp	r0, #0
   1180c:	d13d      	bne.n	1188a <__aeabi_fsub+0xc6>
   1180e:	2e00      	cmp	r6, #0
   11810:	d100      	bne.n	11814 <__aeabi_fsub+0x50>
   11812:	e08b      	b.n	1192c <__aeabi_fsub+0x168>
   11814:	1e51      	subs	r1, r2, #1
   11816:	2900      	cmp	r1, #0
   11818:	d000      	beq.n	1181c <__aeabi_fsub+0x58>
   1181a:	e0b5      	b.n	11988 <__aeabi_fsub+0x1c4>
   1181c:	2401      	movs	r4, #1
   1181e:	1b9b      	subs	r3, r3, r6
   11820:	015a      	lsls	r2, r3, #5
   11822:	d544      	bpl.n	118ae <__aeabi_fsub+0xea>
   11824:	019b      	lsls	r3, r3, #6
   11826:	099f      	lsrs	r7, r3, #6
   11828:	0038      	movs	r0, r7
   1182a:	f001 ff3f 	bl	136ac <__clzsi2>
   1182e:	3805      	subs	r0, #5
   11830:	4087      	lsls	r7, r0
   11832:	4284      	cmp	r4, r0
   11834:	dd00      	ble.n	11838 <__aeabi_fsub+0x74>
   11836:	e096      	b.n	11966 <__aeabi_fsub+0x1a2>
   11838:	1b04      	subs	r4, r0, r4
   1183a:	003a      	movs	r2, r7
   1183c:	2020      	movs	r0, #32
   1183e:	3401      	adds	r4, #1
   11840:	40e2      	lsrs	r2, r4
   11842:	1b04      	subs	r4, r0, r4
   11844:	40a7      	lsls	r7, r4
   11846:	003b      	movs	r3, r7
   11848:	1e5f      	subs	r7, r3, #1
   1184a:	41bb      	sbcs	r3, r7
   1184c:	2400      	movs	r4, #0
   1184e:	4313      	orrs	r3, r2
   11850:	075a      	lsls	r2, r3, #29
   11852:	d004      	beq.n	1185e <__aeabi_fsub+0x9a>
   11854:	220f      	movs	r2, #15
   11856:	401a      	ands	r2, r3
   11858:	2a04      	cmp	r2, #4
   1185a:	d000      	beq.n	1185e <__aeabi_fsub+0x9a>
   1185c:	3304      	adds	r3, #4
   1185e:	015a      	lsls	r2, r3, #5
   11860:	d527      	bpl.n	118b2 <__aeabi_fsub+0xee>
   11862:	3401      	adds	r4, #1
   11864:	2cff      	cmp	r4, #255	; 0xff
   11866:	d100      	bne.n	1186a <__aeabi_fsub+0xa6>
   11868:	e079      	b.n	1195e <__aeabi_fsub+0x19a>
   1186a:	2201      	movs	r2, #1
   1186c:	019b      	lsls	r3, r3, #6
   1186e:	0a5b      	lsrs	r3, r3, #9
   11870:	b2e4      	uxtb	r4, r4
   11872:	402a      	ands	r2, r5
   11874:	025b      	lsls	r3, r3, #9
   11876:	05e4      	lsls	r4, r4, #23
   11878:	0a58      	lsrs	r0, r3, #9
   1187a:	07d2      	lsls	r2, r2, #31
   1187c:	4320      	orrs	r0, r4
   1187e:	4310      	orrs	r0, r2
   11880:	bc1c      	pop	{r2, r3, r4}
   11882:	4690      	mov	r8, r2
   11884:	4699      	mov	r9, r3
   11886:	46a2      	mov	sl, r4
   11888:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1188a:	2cff      	cmp	r4, #255	; 0xff
   1188c:	d0e0      	beq.n	11850 <__aeabi_fsub+0x8c>
   1188e:	2180      	movs	r1, #128	; 0x80
   11890:	04c9      	lsls	r1, r1, #19
   11892:	430e      	orrs	r6, r1
   11894:	2a1b      	cmp	r2, #27
   11896:	dc7b      	bgt.n	11990 <__aeabi_fsub+0x1cc>
   11898:	0031      	movs	r1, r6
   1189a:	2020      	movs	r0, #32
   1189c:	40d1      	lsrs	r1, r2
   1189e:	1a82      	subs	r2, r0, r2
   118a0:	4096      	lsls	r6, r2
   118a2:	1e72      	subs	r2, r6, #1
   118a4:	4196      	sbcs	r6, r2
   118a6:	430e      	orrs	r6, r1
   118a8:	1b9b      	subs	r3, r3, r6
   118aa:	015a      	lsls	r2, r3, #5
   118ac:	d4ba      	bmi.n	11824 <__aeabi_fsub+0x60>
   118ae:	075a      	lsls	r2, r3, #29
   118b0:	d1d0      	bne.n	11854 <__aeabi_fsub+0x90>
   118b2:	2201      	movs	r2, #1
   118b4:	08df      	lsrs	r7, r3, #3
   118b6:	402a      	ands	r2, r5
   118b8:	2cff      	cmp	r4, #255	; 0xff
   118ba:	d133      	bne.n	11924 <__aeabi_fsub+0x160>
   118bc:	2f00      	cmp	r7, #0
   118be:	d100      	bne.n	118c2 <__aeabi_fsub+0xfe>
   118c0:	e0a8      	b.n	11a14 <__aeabi_fsub+0x250>
   118c2:	2380      	movs	r3, #128	; 0x80
   118c4:	03db      	lsls	r3, r3, #15
   118c6:	433b      	orrs	r3, r7
   118c8:	025b      	lsls	r3, r3, #9
   118ca:	0a5b      	lsrs	r3, r3, #9
   118cc:	24ff      	movs	r4, #255	; 0xff
   118ce:	e7d1      	b.n	11874 <__aeabi_fsub+0xb0>
   118d0:	1a21      	subs	r1, r4, r0
   118d2:	2900      	cmp	r1, #0
   118d4:	dd4c      	ble.n	11970 <__aeabi_fsub+0x1ac>
   118d6:	2800      	cmp	r0, #0
   118d8:	d02a      	beq.n	11930 <__aeabi_fsub+0x16c>
   118da:	2cff      	cmp	r4, #255	; 0xff
   118dc:	d0b8      	beq.n	11850 <__aeabi_fsub+0x8c>
   118de:	2080      	movs	r0, #128	; 0x80
   118e0:	04c0      	lsls	r0, r0, #19
   118e2:	4306      	orrs	r6, r0
   118e4:	291b      	cmp	r1, #27
   118e6:	dd00      	ble.n	118ea <__aeabi_fsub+0x126>
   118e8:	e0af      	b.n	11a4a <__aeabi_fsub+0x286>
   118ea:	0030      	movs	r0, r6
   118ec:	2720      	movs	r7, #32
   118ee:	40c8      	lsrs	r0, r1
   118f0:	1a79      	subs	r1, r7, r1
   118f2:	408e      	lsls	r6, r1
   118f4:	1e71      	subs	r1, r6, #1
   118f6:	418e      	sbcs	r6, r1
   118f8:	4306      	orrs	r6, r0
   118fa:	199b      	adds	r3, r3, r6
   118fc:	0159      	lsls	r1, r3, #5
   118fe:	d5d6      	bpl.n	118ae <__aeabi_fsub+0xea>
   11900:	3401      	adds	r4, #1
   11902:	2cff      	cmp	r4, #255	; 0xff
   11904:	d100      	bne.n	11908 <__aeabi_fsub+0x144>
   11906:	e085      	b.n	11a14 <__aeabi_fsub+0x250>
   11908:	2201      	movs	r2, #1
   1190a:	497a      	ldr	r1, [pc, #488]	; (11af4 <__aeabi_fsub+0x330>)
   1190c:	401a      	ands	r2, r3
   1190e:	085b      	lsrs	r3, r3, #1
   11910:	400b      	ands	r3, r1
   11912:	4313      	orrs	r3, r2
   11914:	e79c      	b.n	11850 <__aeabi_fsub+0x8c>
   11916:	2e00      	cmp	r6, #0
   11918:	d000      	beq.n	1191c <__aeabi_fsub+0x158>
   1191a:	e770      	b.n	117fe <__aeabi_fsub+0x3a>
   1191c:	e76b      	b.n	117f6 <__aeabi_fsub+0x32>
   1191e:	1e3b      	subs	r3, r7, #0
   11920:	d1c5      	bne.n	118ae <__aeabi_fsub+0xea>
   11922:	2200      	movs	r2, #0
   11924:	027b      	lsls	r3, r7, #9
   11926:	0a5b      	lsrs	r3, r3, #9
   11928:	b2e4      	uxtb	r4, r4
   1192a:	e7a3      	b.n	11874 <__aeabi_fsub+0xb0>
   1192c:	0014      	movs	r4, r2
   1192e:	e78f      	b.n	11850 <__aeabi_fsub+0x8c>
   11930:	2e00      	cmp	r6, #0
   11932:	d04d      	beq.n	119d0 <__aeabi_fsub+0x20c>
   11934:	1e48      	subs	r0, r1, #1
   11936:	2800      	cmp	r0, #0
   11938:	d157      	bne.n	119ea <__aeabi_fsub+0x226>
   1193a:	199b      	adds	r3, r3, r6
   1193c:	2401      	movs	r4, #1
   1193e:	015a      	lsls	r2, r3, #5
   11940:	d5b5      	bpl.n	118ae <__aeabi_fsub+0xea>
   11942:	2402      	movs	r4, #2
   11944:	e7e0      	b.n	11908 <__aeabi_fsub+0x144>
   11946:	2a00      	cmp	r2, #0
   11948:	d125      	bne.n	11996 <__aeabi_fsub+0x1d2>
   1194a:	1c62      	adds	r2, r4, #1
   1194c:	b2d2      	uxtb	r2, r2
   1194e:	2a01      	cmp	r2, #1
   11950:	dd72      	ble.n	11a38 <__aeabi_fsub+0x274>
   11952:	1b9f      	subs	r7, r3, r6
   11954:	017a      	lsls	r2, r7, #5
   11956:	d535      	bpl.n	119c4 <__aeabi_fsub+0x200>
   11958:	1af7      	subs	r7, r6, r3
   1195a:	000d      	movs	r5, r1
   1195c:	e764      	b.n	11828 <__aeabi_fsub+0x64>
   1195e:	2201      	movs	r2, #1
   11960:	2300      	movs	r3, #0
   11962:	402a      	ands	r2, r5
   11964:	e786      	b.n	11874 <__aeabi_fsub+0xb0>
   11966:	003b      	movs	r3, r7
   11968:	4a63      	ldr	r2, [pc, #396]	; (11af8 <__aeabi_fsub+0x334>)
   1196a:	1a24      	subs	r4, r4, r0
   1196c:	4013      	ands	r3, r2
   1196e:	e76f      	b.n	11850 <__aeabi_fsub+0x8c>
   11970:	2900      	cmp	r1, #0
   11972:	d16c      	bne.n	11a4e <__aeabi_fsub+0x28a>
   11974:	1c61      	adds	r1, r4, #1
   11976:	b2c8      	uxtb	r0, r1
   11978:	2801      	cmp	r0, #1
   1197a:	dd4e      	ble.n	11a1a <__aeabi_fsub+0x256>
   1197c:	29ff      	cmp	r1, #255	; 0xff
   1197e:	d049      	beq.n	11a14 <__aeabi_fsub+0x250>
   11980:	199b      	adds	r3, r3, r6
   11982:	085b      	lsrs	r3, r3, #1
   11984:	000c      	movs	r4, r1
   11986:	e763      	b.n	11850 <__aeabi_fsub+0x8c>
   11988:	2aff      	cmp	r2, #255	; 0xff
   1198a:	d041      	beq.n	11a10 <__aeabi_fsub+0x24c>
   1198c:	000a      	movs	r2, r1
   1198e:	e781      	b.n	11894 <__aeabi_fsub+0xd0>
   11990:	2601      	movs	r6, #1
   11992:	1b9b      	subs	r3, r3, r6
   11994:	e789      	b.n	118aa <__aeabi_fsub+0xe6>
   11996:	2c00      	cmp	r4, #0
   11998:	d01c      	beq.n	119d4 <__aeabi_fsub+0x210>
   1199a:	28ff      	cmp	r0, #255	; 0xff
   1199c:	d021      	beq.n	119e2 <__aeabi_fsub+0x21e>
   1199e:	2480      	movs	r4, #128	; 0x80
   119a0:	04e4      	lsls	r4, r4, #19
   119a2:	4252      	negs	r2, r2
   119a4:	4323      	orrs	r3, r4
   119a6:	2a1b      	cmp	r2, #27
   119a8:	dd00      	ble.n	119ac <__aeabi_fsub+0x1e8>
   119aa:	e096      	b.n	11ada <__aeabi_fsub+0x316>
   119ac:	001c      	movs	r4, r3
   119ae:	2520      	movs	r5, #32
   119b0:	40d4      	lsrs	r4, r2
   119b2:	1aaa      	subs	r2, r5, r2
   119b4:	4093      	lsls	r3, r2
   119b6:	1e5a      	subs	r2, r3, #1
   119b8:	4193      	sbcs	r3, r2
   119ba:	4323      	orrs	r3, r4
   119bc:	1af3      	subs	r3, r6, r3
   119be:	0004      	movs	r4, r0
   119c0:	000d      	movs	r5, r1
   119c2:	e72d      	b.n	11820 <__aeabi_fsub+0x5c>
   119c4:	2f00      	cmp	r7, #0
   119c6:	d000      	beq.n	119ca <__aeabi_fsub+0x206>
   119c8:	e72e      	b.n	11828 <__aeabi_fsub+0x64>
   119ca:	2200      	movs	r2, #0
   119cc:	2400      	movs	r4, #0
   119ce:	e7a9      	b.n	11924 <__aeabi_fsub+0x160>
   119d0:	000c      	movs	r4, r1
   119d2:	e73d      	b.n	11850 <__aeabi_fsub+0x8c>
   119d4:	2b00      	cmp	r3, #0
   119d6:	d058      	beq.n	11a8a <__aeabi_fsub+0x2c6>
   119d8:	43d2      	mvns	r2, r2
   119da:	2a00      	cmp	r2, #0
   119dc:	d0ee      	beq.n	119bc <__aeabi_fsub+0x1f8>
   119de:	28ff      	cmp	r0, #255	; 0xff
   119e0:	d1e1      	bne.n	119a6 <__aeabi_fsub+0x1e2>
   119e2:	0033      	movs	r3, r6
   119e4:	24ff      	movs	r4, #255	; 0xff
   119e6:	000d      	movs	r5, r1
   119e8:	e732      	b.n	11850 <__aeabi_fsub+0x8c>
   119ea:	29ff      	cmp	r1, #255	; 0xff
   119ec:	d010      	beq.n	11a10 <__aeabi_fsub+0x24c>
   119ee:	0001      	movs	r1, r0
   119f0:	e778      	b.n	118e4 <__aeabi_fsub+0x120>
   119f2:	2b00      	cmp	r3, #0
   119f4:	d06e      	beq.n	11ad4 <__aeabi_fsub+0x310>
   119f6:	24ff      	movs	r4, #255	; 0xff
   119f8:	2e00      	cmp	r6, #0
   119fa:	d100      	bne.n	119fe <__aeabi_fsub+0x23a>
   119fc:	e728      	b.n	11850 <__aeabi_fsub+0x8c>
   119fe:	2280      	movs	r2, #128	; 0x80
   11a00:	4651      	mov	r1, sl
   11a02:	03d2      	lsls	r2, r2, #15
   11a04:	4211      	tst	r1, r2
   11a06:	d003      	beq.n	11a10 <__aeabi_fsub+0x24c>
   11a08:	4661      	mov	r1, ip
   11a0a:	4211      	tst	r1, r2
   11a0c:	d100      	bne.n	11a10 <__aeabi_fsub+0x24c>
   11a0e:	0033      	movs	r3, r6
   11a10:	24ff      	movs	r4, #255	; 0xff
   11a12:	e71d      	b.n	11850 <__aeabi_fsub+0x8c>
   11a14:	24ff      	movs	r4, #255	; 0xff
   11a16:	2300      	movs	r3, #0
   11a18:	e72c      	b.n	11874 <__aeabi_fsub+0xb0>
   11a1a:	2c00      	cmp	r4, #0
   11a1c:	d1e9      	bne.n	119f2 <__aeabi_fsub+0x22e>
   11a1e:	2b00      	cmp	r3, #0
   11a20:	d063      	beq.n	11aea <__aeabi_fsub+0x326>
   11a22:	2e00      	cmp	r6, #0
   11a24:	d100      	bne.n	11a28 <__aeabi_fsub+0x264>
   11a26:	e713      	b.n	11850 <__aeabi_fsub+0x8c>
   11a28:	199b      	adds	r3, r3, r6
   11a2a:	015a      	lsls	r2, r3, #5
   11a2c:	d400      	bmi.n	11a30 <__aeabi_fsub+0x26c>
   11a2e:	e73e      	b.n	118ae <__aeabi_fsub+0xea>
   11a30:	4a31      	ldr	r2, [pc, #196]	; (11af8 <__aeabi_fsub+0x334>)
   11a32:	000c      	movs	r4, r1
   11a34:	4013      	ands	r3, r2
   11a36:	e70b      	b.n	11850 <__aeabi_fsub+0x8c>
   11a38:	2c00      	cmp	r4, #0
   11a3a:	d11e      	bne.n	11a7a <__aeabi_fsub+0x2b6>
   11a3c:	2b00      	cmp	r3, #0
   11a3e:	d12f      	bne.n	11aa0 <__aeabi_fsub+0x2dc>
   11a40:	2e00      	cmp	r6, #0
   11a42:	d04f      	beq.n	11ae4 <__aeabi_fsub+0x320>
   11a44:	0033      	movs	r3, r6
   11a46:	000d      	movs	r5, r1
   11a48:	e702      	b.n	11850 <__aeabi_fsub+0x8c>
   11a4a:	2601      	movs	r6, #1
   11a4c:	e755      	b.n	118fa <__aeabi_fsub+0x136>
   11a4e:	2c00      	cmp	r4, #0
   11a50:	d11f      	bne.n	11a92 <__aeabi_fsub+0x2ce>
   11a52:	2b00      	cmp	r3, #0
   11a54:	d043      	beq.n	11ade <__aeabi_fsub+0x31a>
   11a56:	43c9      	mvns	r1, r1
   11a58:	2900      	cmp	r1, #0
   11a5a:	d00b      	beq.n	11a74 <__aeabi_fsub+0x2b0>
   11a5c:	28ff      	cmp	r0, #255	; 0xff
   11a5e:	d039      	beq.n	11ad4 <__aeabi_fsub+0x310>
   11a60:	291b      	cmp	r1, #27
   11a62:	dc44      	bgt.n	11aee <__aeabi_fsub+0x32a>
   11a64:	001c      	movs	r4, r3
   11a66:	2720      	movs	r7, #32
   11a68:	40cc      	lsrs	r4, r1
   11a6a:	1a79      	subs	r1, r7, r1
   11a6c:	408b      	lsls	r3, r1
   11a6e:	1e59      	subs	r1, r3, #1
   11a70:	418b      	sbcs	r3, r1
   11a72:	4323      	orrs	r3, r4
   11a74:	199b      	adds	r3, r3, r6
   11a76:	0004      	movs	r4, r0
   11a78:	e740      	b.n	118fc <__aeabi_fsub+0x138>
   11a7a:	2b00      	cmp	r3, #0
   11a7c:	d11a      	bne.n	11ab4 <__aeabi_fsub+0x2f0>
   11a7e:	2e00      	cmp	r6, #0
   11a80:	d124      	bne.n	11acc <__aeabi_fsub+0x308>
   11a82:	2780      	movs	r7, #128	; 0x80
   11a84:	2200      	movs	r2, #0
   11a86:	03ff      	lsls	r7, r7, #15
   11a88:	e71b      	b.n	118c2 <__aeabi_fsub+0xfe>
   11a8a:	0033      	movs	r3, r6
   11a8c:	0004      	movs	r4, r0
   11a8e:	000d      	movs	r5, r1
   11a90:	e6de      	b.n	11850 <__aeabi_fsub+0x8c>
   11a92:	28ff      	cmp	r0, #255	; 0xff
   11a94:	d01e      	beq.n	11ad4 <__aeabi_fsub+0x310>
   11a96:	2480      	movs	r4, #128	; 0x80
   11a98:	04e4      	lsls	r4, r4, #19
   11a9a:	4249      	negs	r1, r1
   11a9c:	4323      	orrs	r3, r4
   11a9e:	e7df      	b.n	11a60 <__aeabi_fsub+0x29c>
   11aa0:	2e00      	cmp	r6, #0
   11aa2:	d100      	bne.n	11aa6 <__aeabi_fsub+0x2e2>
   11aa4:	e6d4      	b.n	11850 <__aeabi_fsub+0x8c>
   11aa6:	1b9f      	subs	r7, r3, r6
   11aa8:	017a      	lsls	r2, r7, #5
   11aaa:	d400      	bmi.n	11aae <__aeabi_fsub+0x2ea>
   11aac:	e737      	b.n	1191e <__aeabi_fsub+0x15a>
   11aae:	1af3      	subs	r3, r6, r3
   11ab0:	000d      	movs	r5, r1
   11ab2:	e6cd      	b.n	11850 <__aeabi_fsub+0x8c>
   11ab4:	24ff      	movs	r4, #255	; 0xff
   11ab6:	2e00      	cmp	r6, #0
   11ab8:	d100      	bne.n	11abc <__aeabi_fsub+0x2f8>
   11aba:	e6c9      	b.n	11850 <__aeabi_fsub+0x8c>
   11abc:	2280      	movs	r2, #128	; 0x80
   11abe:	4650      	mov	r0, sl
   11ac0:	03d2      	lsls	r2, r2, #15
   11ac2:	4210      	tst	r0, r2
   11ac4:	d0a4      	beq.n	11a10 <__aeabi_fsub+0x24c>
   11ac6:	4660      	mov	r0, ip
   11ac8:	4210      	tst	r0, r2
   11aca:	d1a1      	bne.n	11a10 <__aeabi_fsub+0x24c>
   11acc:	0033      	movs	r3, r6
   11ace:	000d      	movs	r5, r1
   11ad0:	24ff      	movs	r4, #255	; 0xff
   11ad2:	e6bd      	b.n	11850 <__aeabi_fsub+0x8c>
   11ad4:	0033      	movs	r3, r6
   11ad6:	24ff      	movs	r4, #255	; 0xff
   11ad8:	e6ba      	b.n	11850 <__aeabi_fsub+0x8c>
   11ada:	2301      	movs	r3, #1
   11adc:	e76e      	b.n	119bc <__aeabi_fsub+0x1f8>
   11ade:	0033      	movs	r3, r6
   11ae0:	0004      	movs	r4, r0
   11ae2:	e6b5      	b.n	11850 <__aeabi_fsub+0x8c>
   11ae4:	2700      	movs	r7, #0
   11ae6:	2200      	movs	r2, #0
   11ae8:	e71c      	b.n	11924 <__aeabi_fsub+0x160>
   11aea:	0033      	movs	r3, r6
   11aec:	e6b0      	b.n	11850 <__aeabi_fsub+0x8c>
   11aee:	2301      	movs	r3, #1
   11af0:	e7c0      	b.n	11a74 <__aeabi_fsub+0x2b0>
   11af2:	46c0      	nop			; (mov r8, r8)
   11af4:	7dffffff 	.word	0x7dffffff
   11af8:	fbffffff 	.word	0xfbffffff

00011afc <__aeabi_f2iz>:
   11afc:	0241      	lsls	r1, r0, #9
   11afe:	0043      	lsls	r3, r0, #1
   11b00:	0fc2      	lsrs	r2, r0, #31
   11b02:	0a49      	lsrs	r1, r1, #9
   11b04:	0e1b      	lsrs	r3, r3, #24
   11b06:	2000      	movs	r0, #0
   11b08:	2b7e      	cmp	r3, #126	; 0x7e
   11b0a:	dd0d      	ble.n	11b28 <__aeabi_f2iz+0x2c>
   11b0c:	2b9d      	cmp	r3, #157	; 0x9d
   11b0e:	dc0c      	bgt.n	11b2a <__aeabi_f2iz+0x2e>
   11b10:	2080      	movs	r0, #128	; 0x80
   11b12:	0400      	lsls	r0, r0, #16
   11b14:	4301      	orrs	r1, r0
   11b16:	2b95      	cmp	r3, #149	; 0x95
   11b18:	dc0a      	bgt.n	11b30 <__aeabi_f2iz+0x34>
   11b1a:	2096      	movs	r0, #150	; 0x96
   11b1c:	1ac3      	subs	r3, r0, r3
   11b1e:	40d9      	lsrs	r1, r3
   11b20:	4248      	negs	r0, r1
   11b22:	2a00      	cmp	r2, #0
   11b24:	d100      	bne.n	11b28 <__aeabi_f2iz+0x2c>
   11b26:	0008      	movs	r0, r1
   11b28:	4770      	bx	lr
   11b2a:	4b03      	ldr	r3, [pc, #12]	; (11b38 <__aeabi_f2iz+0x3c>)
   11b2c:	18d0      	adds	r0, r2, r3
   11b2e:	e7fb      	b.n	11b28 <__aeabi_f2iz+0x2c>
   11b30:	3b96      	subs	r3, #150	; 0x96
   11b32:	4099      	lsls	r1, r3
   11b34:	e7f4      	b.n	11b20 <__aeabi_f2iz+0x24>
   11b36:	46c0      	nop			; (mov r8, r8)
   11b38:	7fffffff 	.word	0x7fffffff

00011b3c <__aeabi_i2f>:
   11b3c:	b570      	push	{r4, r5, r6, lr}
   11b3e:	2800      	cmp	r0, #0
   11b40:	d030      	beq.n	11ba4 <__aeabi_i2f+0x68>
   11b42:	17c3      	asrs	r3, r0, #31
   11b44:	18c4      	adds	r4, r0, r3
   11b46:	405c      	eors	r4, r3
   11b48:	0fc5      	lsrs	r5, r0, #31
   11b4a:	0020      	movs	r0, r4
   11b4c:	f001 fdae 	bl	136ac <__clzsi2>
   11b50:	239e      	movs	r3, #158	; 0x9e
   11b52:	1a1b      	subs	r3, r3, r0
   11b54:	2b96      	cmp	r3, #150	; 0x96
   11b56:	dc0d      	bgt.n	11b74 <__aeabi_i2f+0x38>
   11b58:	2296      	movs	r2, #150	; 0x96
   11b5a:	1ad2      	subs	r2, r2, r3
   11b5c:	4094      	lsls	r4, r2
   11b5e:	002a      	movs	r2, r5
   11b60:	0264      	lsls	r4, r4, #9
   11b62:	0a64      	lsrs	r4, r4, #9
   11b64:	b2db      	uxtb	r3, r3
   11b66:	0264      	lsls	r4, r4, #9
   11b68:	05db      	lsls	r3, r3, #23
   11b6a:	0a60      	lsrs	r0, r4, #9
   11b6c:	07d2      	lsls	r2, r2, #31
   11b6e:	4318      	orrs	r0, r3
   11b70:	4310      	orrs	r0, r2
   11b72:	bd70      	pop	{r4, r5, r6, pc}
   11b74:	2b99      	cmp	r3, #153	; 0x99
   11b76:	dc19      	bgt.n	11bac <__aeabi_i2f+0x70>
   11b78:	2299      	movs	r2, #153	; 0x99
   11b7a:	1ad2      	subs	r2, r2, r3
   11b7c:	2a00      	cmp	r2, #0
   11b7e:	dd29      	ble.n	11bd4 <__aeabi_i2f+0x98>
   11b80:	4094      	lsls	r4, r2
   11b82:	0022      	movs	r2, r4
   11b84:	4c14      	ldr	r4, [pc, #80]	; (11bd8 <__aeabi_i2f+0x9c>)
   11b86:	4014      	ands	r4, r2
   11b88:	0751      	lsls	r1, r2, #29
   11b8a:	d004      	beq.n	11b96 <__aeabi_i2f+0x5a>
   11b8c:	210f      	movs	r1, #15
   11b8e:	400a      	ands	r2, r1
   11b90:	2a04      	cmp	r2, #4
   11b92:	d000      	beq.n	11b96 <__aeabi_i2f+0x5a>
   11b94:	3404      	adds	r4, #4
   11b96:	0162      	lsls	r2, r4, #5
   11b98:	d413      	bmi.n	11bc2 <__aeabi_i2f+0x86>
   11b9a:	01a4      	lsls	r4, r4, #6
   11b9c:	0a64      	lsrs	r4, r4, #9
   11b9e:	b2db      	uxtb	r3, r3
   11ba0:	002a      	movs	r2, r5
   11ba2:	e7e0      	b.n	11b66 <__aeabi_i2f+0x2a>
   11ba4:	2200      	movs	r2, #0
   11ba6:	2300      	movs	r3, #0
   11ba8:	2400      	movs	r4, #0
   11baa:	e7dc      	b.n	11b66 <__aeabi_i2f+0x2a>
   11bac:	2205      	movs	r2, #5
   11bae:	0021      	movs	r1, r4
   11bb0:	1a12      	subs	r2, r2, r0
   11bb2:	40d1      	lsrs	r1, r2
   11bb4:	22b9      	movs	r2, #185	; 0xb9
   11bb6:	1ad2      	subs	r2, r2, r3
   11bb8:	4094      	lsls	r4, r2
   11bba:	1e62      	subs	r2, r4, #1
   11bbc:	4194      	sbcs	r4, r2
   11bbe:	430c      	orrs	r4, r1
   11bc0:	e7da      	b.n	11b78 <__aeabi_i2f+0x3c>
   11bc2:	4b05      	ldr	r3, [pc, #20]	; (11bd8 <__aeabi_i2f+0x9c>)
   11bc4:	002a      	movs	r2, r5
   11bc6:	401c      	ands	r4, r3
   11bc8:	239f      	movs	r3, #159	; 0x9f
   11bca:	01a4      	lsls	r4, r4, #6
   11bcc:	1a1b      	subs	r3, r3, r0
   11bce:	0a64      	lsrs	r4, r4, #9
   11bd0:	b2db      	uxtb	r3, r3
   11bd2:	e7c8      	b.n	11b66 <__aeabi_i2f+0x2a>
   11bd4:	0022      	movs	r2, r4
   11bd6:	e7d5      	b.n	11b84 <__aeabi_i2f+0x48>
   11bd8:	fbffffff 	.word	0xfbffffff

00011bdc <__aeabi_ui2f>:
   11bdc:	b510      	push	{r4, lr}
   11bde:	1e04      	subs	r4, r0, #0
   11be0:	d027      	beq.n	11c32 <__aeabi_ui2f+0x56>
   11be2:	f001 fd63 	bl	136ac <__clzsi2>
   11be6:	239e      	movs	r3, #158	; 0x9e
   11be8:	1a1b      	subs	r3, r3, r0
   11bea:	2b96      	cmp	r3, #150	; 0x96
   11bec:	dc0a      	bgt.n	11c04 <__aeabi_ui2f+0x28>
   11bee:	2296      	movs	r2, #150	; 0x96
   11bf0:	1ad2      	subs	r2, r2, r3
   11bf2:	4094      	lsls	r4, r2
   11bf4:	0264      	lsls	r4, r4, #9
   11bf6:	0a64      	lsrs	r4, r4, #9
   11bf8:	b2db      	uxtb	r3, r3
   11bfa:	0264      	lsls	r4, r4, #9
   11bfc:	05db      	lsls	r3, r3, #23
   11bfe:	0a60      	lsrs	r0, r4, #9
   11c00:	4318      	orrs	r0, r3
   11c02:	bd10      	pop	{r4, pc}
   11c04:	2b99      	cmp	r3, #153	; 0x99
   11c06:	dc17      	bgt.n	11c38 <__aeabi_ui2f+0x5c>
   11c08:	2299      	movs	r2, #153	; 0x99
   11c0a:	1ad2      	subs	r2, r2, r3
   11c0c:	2a00      	cmp	r2, #0
   11c0e:	dd27      	ble.n	11c60 <__aeabi_ui2f+0x84>
   11c10:	4094      	lsls	r4, r2
   11c12:	0022      	movs	r2, r4
   11c14:	4c13      	ldr	r4, [pc, #76]	; (11c64 <__aeabi_ui2f+0x88>)
   11c16:	4014      	ands	r4, r2
   11c18:	0751      	lsls	r1, r2, #29
   11c1a:	d004      	beq.n	11c26 <__aeabi_ui2f+0x4a>
   11c1c:	210f      	movs	r1, #15
   11c1e:	400a      	ands	r2, r1
   11c20:	2a04      	cmp	r2, #4
   11c22:	d000      	beq.n	11c26 <__aeabi_ui2f+0x4a>
   11c24:	3404      	adds	r4, #4
   11c26:	0162      	lsls	r2, r4, #5
   11c28:	d412      	bmi.n	11c50 <__aeabi_ui2f+0x74>
   11c2a:	01a4      	lsls	r4, r4, #6
   11c2c:	0a64      	lsrs	r4, r4, #9
   11c2e:	b2db      	uxtb	r3, r3
   11c30:	e7e3      	b.n	11bfa <__aeabi_ui2f+0x1e>
   11c32:	2300      	movs	r3, #0
   11c34:	2400      	movs	r4, #0
   11c36:	e7e0      	b.n	11bfa <__aeabi_ui2f+0x1e>
   11c38:	22b9      	movs	r2, #185	; 0xb9
   11c3a:	0021      	movs	r1, r4
   11c3c:	1ad2      	subs	r2, r2, r3
   11c3e:	4091      	lsls	r1, r2
   11c40:	000a      	movs	r2, r1
   11c42:	1e51      	subs	r1, r2, #1
   11c44:	418a      	sbcs	r2, r1
   11c46:	2105      	movs	r1, #5
   11c48:	1a09      	subs	r1, r1, r0
   11c4a:	40cc      	lsrs	r4, r1
   11c4c:	4314      	orrs	r4, r2
   11c4e:	e7db      	b.n	11c08 <__aeabi_ui2f+0x2c>
   11c50:	4b04      	ldr	r3, [pc, #16]	; (11c64 <__aeabi_ui2f+0x88>)
   11c52:	401c      	ands	r4, r3
   11c54:	239f      	movs	r3, #159	; 0x9f
   11c56:	01a4      	lsls	r4, r4, #6
   11c58:	1a1b      	subs	r3, r3, r0
   11c5a:	0a64      	lsrs	r4, r4, #9
   11c5c:	b2db      	uxtb	r3, r3
   11c5e:	e7cc      	b.n	11bfa <__aeabi_ui2f+0x1e>
   11c60:	0022      	movs	r2, r4
   11c62:	e7d7      	b.n	11c14 <__aeabi_ui2f+0x38>
   11c64:	fbffffff 	.word	0xfbffffff

00011c68 <__aeabi_dadd>:
   11c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11c6a:	4645      	mov	r5, r8
   11c6c:	46de      	mov	lr, fp
   11c6e:	4657      	mov	r7, sl
   11c70:	464e      	mov	r6, r9
   11c72:	030c      	lsls	r4, r1, #12
   11c74:	b5e0      	push	{r5, r6, r7, lr}
   11c76:	004e      	lsls	r6, r1, #1
   11c78:	0fc9      	lsrs	r1, r1, #31
   11c7a:	4688      	mov	r8, r1
   11c7c:	000d      	movs	r5, r1
   11c7e:	0a61      	lsrs	r1, r4, #9
   11c80:	0f44      	lsrs	r4, r0, #29
   11c82:	430c      	orrs	r4, r1
   11c84:	00c7      	lsls	r7, r0, #3
   11c86:	0319      	lsls	r1, r3, #12
   11c88:	0058      	lsls	r0, r3, #1
   11c8a:	0fdb      	lsrs	r3, r3, #31
   11c8c:	469b      	mov	fp, r3
   11c8e:	0a4b      	lsrs	r3, r1, #9
   11c90:	0f51      	lsrs	r1, r2, #29
   11c92:	430b      	orrs	r3, r1
   11c94:	0d76      	lsrs	r6, r6, #21
   11c96:	0d40      	lsrs	r0, r0, #21
   11c98:	0019      	movs	r1, r3
   11c9a:	00d2      	lsls	r2, r2, #3
   11c9c:	45d8      	cmp	r8, fp
   11c9e:	d100      	bne.n	11ca2 <__aeabi_dadd+0x3a>
   11ca0:	e0ae      	b.n	11e00 <__aeabi_dadd+0x198>
   11ca2:	1a35      	subs	r5, r6, r0
   11ca4:	2d00      	cmp	r5, #0
   11ca6:	dc00      	bgt.n	11caa <__aeabi_dadd+0x42>
   11ca8:	e0f6      	b.n	11e98 <__aeabi_dadd+0x230>
   11caa:	2800      	cmp	r0, #0
   11cac:	d10f      	bne.n	11cce <__aeabi_dadd+0x66>
   11cae:	4313      	orrs	r3, r2
   11cb0:	d100      	bne.n	11cb4 <__aeabi_dadd+0x4c>
   11cb2:	e0db      	b.n	11e6c <__aeabi_dadd+0x204>
   11cb4:	1e6b      	subs	r3, r5, #1
   11cb6:	2b00      	cmp	r3, #0
   11cb8:	d000      	beq.n	11cbc <__aeabi_dadd+0x54>
   11cba:	e137      	b.n	11f2c <__aeabi_dadd+0x2c4>
   11cbc:	1aba      	subs	r2, r7, r2
   11cbe:	4297      	cmp	r7, r2
   11cc0:	41bf      	sbcs	r7, r7
   11cc2:	1a64      	subs	r4, r4, r1
   11cc4:	427f      	negs	r7, r7
   11cc6:	1be4      	subs	r4, r4, r7
   11cc8:	2601      	movs	r6, #1
   11cca:	0017      	movs	r7, r2
   11ccc:	e024      	b.n	11d18 <__aeabi_dadd+0xb0>
   11cce:	4bc6      	ldr	r3, [pc, #792]	; (11fe8 <__aeabi_dadd+0x380>)
   11cd0:	429e      	cmp	r6, r3
   11cd2:	d04d      	beq.n	11d70 <__aeabi_dadd+0x108>
   11cd4:	2380      	movs	r3, #128	; 0x80
   11cd6:	041b      	lsls	r3, r3, #16
   11cd8:	4319      	orrs	r1, r3
   11cda:	2d38      	cmp	r5, #56	; 0x38
   11cdc:	dd00      	ble.n	11ce0 <__aeabi_dadd+0x78>
   11cde:	e107      	b.n	11ef0 <__aeabi_dadd+0x288>
   11ce0:	2d1f      	cmp	r5, #31
   11ce2:	dd00      	ble.n	11ce6 <__aeabi_dadd+0x7e>
   11ce4:	e138      	b.n	11f58 <__aeabi_dadd+0x2f0>
   11ce6:	2020      	movs	r0, #32
   11ce8:	1b43      	subs	r3, r0, r5
   11cea:	469a      	mov	sl, r3
   11cec:	000b      	movs	r3, r1
   11cee:	4650      	mov	r0, sl
   11cf0:	4083      	lsls	r3, r0
   11cf2:	4699      	mov	r9, r3
   11cf4:	0013      	movs	r3, r2
   11cf6:	4648      	mov	r0, r9
   11cf8:	40eb      	lsrs	r3, r5
   11cfa:	4318      	orrs	r0, r3
   11cfc:	0003      	movs	r3, r0
   11cfe:	4650      	mov	r0, sl
   11d00:	4082      	lsls	r2, r0
   11d02:	1e50      	subs	r0, r2, #1
   11d04:	4182      	sbcs	r2, r0
   11d06:	40e9      	lsrs	r1, r5
   11d08:	431a      	orrs	r2, r3
   11d0a:	1aba      	subs	r2, r7, r2
   11d0c:	1a61      	subs	r1, r4, r1
   11d0e:	4297      	cmp	r7, r2
   11d10:	41a4      	sbcs	r4, r4
   11d12:	0017      	movs	r7, r2
   11d14:	4264      	negs	r4, r4
   11d16:	1b0c      	subs	r4, r1, r4
   11d18:	0223      	lsls	r3, r4, #8
   11d1a:	d562      	bpl.n	11de2 <__aeabi_dadd+0x17a>
   11d1c:	0264      	lsls	r4, r4, #9
   11d1e:	0a65      	lsrs	r5, r4, #9
   11d20:	2d00      	cmp	r5, #0
   11d22:	d100      	bne.n	11d26 <__aeabi_dadd+0xbe>
   11d24:	e0df      	b.n	11ee6 <__aeabi_dadd+0x27e>
   11d26:	0028      	movs	r0, r5
   11d28:	f001 fcc0 	bl	136ac <__clzsi2>
   11d2c:	0003      	movs	r3, r0
   11d2e:	3b08      	subs	r3, #8
   11d30:	2b1f      	cmp	r3, #31
   11d32:	dd00      	ble.n	11d36 <__aeabi_dadd+0xce>
   11d34:	e0d2      	b.n	11edc <__aeabi_dadd+0x274>
   11d36:	2220      	movs	r2, #32
   11d38:	003c      	movs	r4, r7
   11d3a:	1ad2      	subs	r2, r2, r3
   11d3c:	409d      	lsls	r5, r3
   11d3e:	40d4      	lsrs	r4, r2
   11d40:	409f      	lsls	r7, r3
   11d42:	4325      	orrs	r5, r4
   11d44:	429e      	cmp	r6, r3
   11d46:	dd00      	ble.n	11d4a <__aeabi_dadd+0xe2>
   11d48:	e0c4      	b.n	11ed4 <__aeabi_dadd+0x26c>
   11d4a:	1b9e      	subs	r6, r3, r6
   11d4c:	1c73      	adds	r3, r6, #1
   11d4e:	2b1f      	cmp	r3, #31
   11d50:	dd00      	ble.n	11d54 <__aeabi_dadd+0xec>
   11d52:	e0f1      	b.n	11f38 <__aeabi_dadd+0x2d0>
   11d54:	2220      	movs	r2, #32
   11d56:	0038      	movs	r0, r7
   11d58:	0029      	movs	r1, r5
   11d5a:	1ad2      	subs	r2, r2, r3
   11d5c:	40d8      	lsrs	r0, r3
   11d5e:	4091      	lsls	r1, r2
   11d60:	4097      	lsls	r7, r2
   11d62:	002c      	movs	r4, r5
   11d64:	4301      	orrs	r1, r0
   11d66:	1e78      	subs	r0, r7, #1
   11d68:	4187      	sbcs	r7, r0
   11d6a:	40dc      	lsrs	r4, r3
   11d6c:	2600      	movs	r6, #0
   11d6e:	430f      	orrs	r7, r1
   11d70:	077b      	lsls	r3, r7, #29
   11d72:	d009      	beq.n	11d88 <__aeabi_dadd+0x120>
   11d74:	230f      	movs	r3, #15
   11d76:	403b      	ands	r3, r7
   11d78:	2b04      	cmp	r3, #4
   11d7a:	d005      	beq.n	11d88 <__aeabi_dadd+0x120>
   11d7c:	1d3b      	adds	r3, r7, #4
   11d7e:	42bb      	cmp	r3, r7
   11d80:	41bf      	sbcs	r7, r7
   11d82:	427f      	negs	r7, r7
   11d84:	19e4      	adds	r4, r4, r7
   11d86:	001f      	movs	r7, r3
   11d88:	0223      	lsls	r3, r4, #8
   11d8a:	d52c      	bpl.n	11de6 <__aeabi_dadd+0x17e>
   11d8c:	4b96      	ldr	r3, [pc, #600]	; (11fe8 <__aeabi_dadd+0x380>)
   11d8e:	3601      	adds	r6, #1
   11d90:	429e      	cmp	r6, r3
   11d92:	d100      	bne.n	11d96 <__aeabi_dadd+0x12e>
   11d94:	e09a      	b.n	11ecc <__aeabi_dadd+0x264>
   11d96:	4645      	mov	r5, r8
   11d98:	4b94      	ldr	r3, [pc, #592]	; (11fec <__aeabi_dadd+0x384>)
   11d9a:	08ff      	lsrs	r7, r7, #3
   11d9c:	401c      	ands	r4, r3
   11d9e:	0760      	lsls	r0, r4, #29
   11da0:	0576      	lsls	r6, r6, #21
   11da2:	0264      	lsls	r4, r4, #9
   11da4:	4307      	orrs	r7, r0
   11da6:	0b24      	lsrs	r4, r4, #12
   11da8:	0d76      	lsrs	r6, r6, #21
   11daa:	2100      	movs	r1, #0
   11dac:	0324      	lsls	r4, r4, #12
   11dae:	0b23      	lsrs	r3, r4, #12
   11db0:	0d0c      	lsrs	r4, r1, #20
   11db2:	4a8f      	ldr	r2, [pc, #572]	; (11ff0 <__aeabi_dadd+0x388>)
   11db4:	0524      	lsls	r4, r4, #20
   11db6:	431c      	orrs	r4, r3
   11db8:	4014      	ands	r4, r2
   11dba:	0533      	lsls	r3, r6, #20
   11dbc:	4323      	orrs	r3, r4
   11dbe:	005b      	lsls	r3, r3, #1
   11dc0:	07ed      	lsls	r5, r5, #31
   11dc2:	085b      	lsrs	r3, r3, #1
   11dc4:	432b      	orrs	r3, r5
   11dc6:	0038      	movs	r0, r7
   11dc8:	0019      	movs	r1, r3
   11dca:	bc3c      	pop	{r2, r3, r4, r5}
   11dcc:	4690      	mov	r8, r2
   11dce:	4699      	mov	r9, r3
   11dd0:	46a2      	mov	sl, r4
   11dd2:	46ab      	mov	fp, r5
   11dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11dd6:	4664      	mov	r4, ip
   11dd8:	4304      	orrs	r4, r0
   11dda:	d100      	bne.n	11dde <__aeabi_dadd+0x176>
   11ddc:	e211      	b.n	12202 <__aeabi_dadd+0x59a>
   11dde:	0004      	movs	r4, r0
   11de0:	4667      	mov	r7, ip
   11de2:	077b      	lsls	r3, r7, #29
   11de4:	d1c6      	bne.n	11d74 <__aeabi_dadd+0x10c>
   11de6:	4645      	mov	r5, r8
   11de8:	0760      	lsls	r0, r4, #29
   11dea:	08ff      	lsrs	r7, r7, #3
   11dec:	4307      	orrs	r7, r0
   11dee:	08e4      	lsrs	r4, r4, #3
   11df0:	4b7d      	ldr	r3, [pc, #500]	; (11fe8 <__aeabi_dadd+0x380>)
   11df2:	429e      	cmp	r6, r3
   11df4:	d030      	beq.n	11e58 <__aeabi_dadd+0x1f0>
   11df6:	0324      	lsls	r4, r4, #12
   11df8:	0576      	lsls	r6, r6, #21
   11dfa:	0b24      	lsrs	r4, r4, #12
   11dfc:	0d76      	lsrs	r6, r6, #21
   11dfe:	e7d4      	b.n	11daa <__aeabi_dadd+0x142>
   11e00:	1a33      	subs	r3, r6, r0
   11e02:	469a      	mov	sl, r3
   11e04:	2b00      	cmp	r3, #0
   11e06:	dd78      	ble.n	11efa <__aeabi_dadd+0x292>
   11e08:	2800      	cmp	r0, #0
   11e0a:	d031      	beq.n	11e70 <__aeabi_dadd+0x208>
   11e0c:	4876      	ldr	r0, [pc, #472]	; (11fe8 <__aeabi_dadd+0x380>)
   11e0e:	4286      	cmp	r6, r0
   11e10:	d0ae      	beq.n	11d70 <__aeabi_dadd+0x108>
   11e12:	2080      	movs	r0, #128	; 0x80
   11e14:	0400      	lsls	r0, r0, #16
   11e16:	4301      	orrs	r1, r0
   11e18:	4653      	mov	r3, sl
   11e1a:	2b38      	cmp	r3, #56	; 0x38
   11e1c:	dc00      	bgt.n	11e20 <__aeabi_dadd+0x1b8>
   11e1e:	e0e9      	b.n	11ff4 <__aeabi_dadd+0x38c>
   11e20:	430a      	orrs	r2, r1
   11e22:	1e51      	subs	r1, r2, #1
   11e24:	418a      	sbcs	r2, r1
   11e26:	2100      	movs	r1, #0
   11e28:	19d2      	adds	r2, r2, r7
   11e2a:	42ba      	cmp	r2, r7
   11e2c:	41bf      	sbcs	r7, r7
   11e2e:	1909      	adds	r1, r1, r4
   11e30:	427c      	negs	r4, r7
   11e32:	0017      	movs	r7, r2
   11e34:	190c      	adds	r4, r1, r4
   11e36:	0223      	lsls	r3, r4, #8
   11e38:	d5d3      	bpl.n	11de2 <__aeabi_dadd+0x17a>
   11e3a:	4b6b      	ldr	r3, [pc, #428]	; (11fe8 <__aeabi_dadd+0x380>)
   11e3c:	3601      	adds	r6, #1
   11e3e:	429e      	cmp	r6, r3
   11e40:	d100      	bne.n	11e44 <__aeabi_dadd+0x1dc>
   11e42:	e13a      	b.n	120ba <__aeabi_dadd+0x452>
   11e44:	2001      	movs	r0, #1
   11e46:	4b69      	ldr	r3, [pc, #420]	; (11fec <__aeabi_dadd+0x384>)
   11e48:	401c      	ands	r4, r3
   11e4a:	087b      	lsrs	r3, r7, #1
   11e4c:	4007      	ands	r7, r0
   11e4e:	431f      	orrs	r7, r3
   11e50:	07e0      	lsls	r0, r4, #31
   11e52:	4307      	orrs	r7, r0
   11e54:	0864      	lsrs	r4, r4, #1
   11e56:	e78b      	b.n	11d70 <__aeabi_dadd+0x108>
   11e58:	0023      	movs	r3, r4
   11e5a:	433b      	orrs	r3, r7
   11e5c:	d100      	bne.n	11e60 <__aeabi_dadd+0x1f8>
   11e5e:	e1cb      	b.n	121f8 <__aeabi_dadd+0x590>
   11e60:	2280      	movs	r2, #128	; 0x80
   11e62:	0312      	lsls	r2, r2, #12
   11e64:	4314      	orrs	r4, r2
   11e66:	0324      	lsls	r4, r4, #12
   11e68:	0b24      	lsrs	r4, r4, #12
   11e6a:	e79e      	b.n	11daa <__aeabi_dadd+0x142>
   11e6c:	002e      	movs	r6, r5
   11e6e:	e77f      	b.n	11d70 <__aeabi_dadd+0x108>
   11e70:	0008      	movs	r0, r1
   11e72:	4310      	orrs	r0, r2
   11e74:	d100      	bne.n	11e78 <__aeabi_dadd+0x210>
   11e76:	e0b4      	b.n	11fe2 <__aeabi_dadd+0x37a>
   11e78:	1e58      	subs	r0, r3, #1
   11e7a:	2800      	cmp	r0, #0
   11e7c:	d000      	beq.n	11e80 <__aeabi_dadd+0x218>
   11e7e:	e0de      	b.n	1203e <__aeabi_dadd+0x3d6>
   11e80:	18ba      	adds	r2, r7, r2
   11e82:	42ba      	cmp	r2, r7
   11e84:	419b      	sbcs	r3, r3
   11e86:	1864      	adds	r4, r4, r1
   11e88:	425b      	negs	r3, r3
   11e8a:	18e4      	adds	r4, r4, r3
   11e8c:	0017      	movs	r7, r2
   11e8e:	2601      	movs	r6, #1
   11e90:	0223      	lsls	r3, r4, #8
   11e92:	d5a6      	bpl.n	11de2 <__aeabi_dadd+0x17a>
   11e94:	2602      	movs	r6, #2
   11e96:	e7d5      	b.n	11e44 <__aeabi_dadd+0x1dc>
   11e98:	2d00      	cmp	r5, #0
   11e9a:	d16e      	bne.n	11f7a <__aeabi_dadd+0x312>
   11e9c:	1c70      	adds	r0, r6, #1
   11e9e:	0540      	lsls	r0, r0, #21
   11ea0:	0d40      	lsrs	r0, r0, #21
   11ea2:	2801      	cmp	r0, #1
   11ea4:	dc00      	bgt.n	11ea8 <__aeabi_dadd+0x240>
   11ea6:	e0f9      	b.n	1209c <__aeabi_dadd+0x434>
   11ea8:	1ab8      	subs	r0, r7, r2
   11eaa:	4684      	mov	ip, r0
   11eac:	4287      	cmp	r7, r0
   11eae:	4180      	sbcs	r0, r0
   11eb0:	1ae5      	subs	r5, r4, r3
   11eb2:	4240      	negs	r0, r0
   11eb4:	1a2d      	subs	r5, r5, r0
   11eb6:	0228      	lsls	r0, r5, #8
   11eb8:	d400      	bmi.n	11ebc <__aeabi_dadd+0x254>
   11eba:	e089      	b.n	11fd0 <__aeabi_dadd+0x368>
   11ebc:	1bd7      	subs	r7, r2, r7
   11ebe:	42ba      	cmp	r2, r7
   11ec0:	4192      	sbcs	r2, r2
   11ec2:	1b1c      	subs	r4, r3, r4
   11ec4:	4252      	negs	r2, r2
   11ec6:	1aa5      	subs	r5, r4, r2
   11ec8:	46d8      	mov	r8, fp
   11eca:	e729      	b.n	11d20 <__aeabi_dadd+0xb8>
   11ecc:	4645      	mov	r5, r8
   11ece:	2400      	movs	r4, #0
   11ed0:	2700      	movs	r7, #0
   11ed2:	e76a      	b.n	11daa <__aeabi_dadd+0x142>
   11ed4:	4c45      	ldr	r4, [pc, #276]	; (11fec <__aeabi_dadd+0x384>)
   11ed6:	1af6      	subs	r6, r6, r3
   11ed8:	402c      	ands	r4, r5
   11eda:	e749      	b.n	11d70 <__aeabi_dadd+0x108>
   11edc:	003d      	movs	r5, r7
   11ede:	3828      	subs	r0, #40	; 0x28
   11ee0:	4085      	lsls	r5, r0
   11ee2:	2700      	movs	r7, #0
   11ee4:	e72e      	b.n	11d44 <__aeabi_dadd+0xdc>
   11ee6:	0038      	movs	r0, r7
   11ee8:	f001 fbe0 	bl	136ac <__clzsi2>
   11eec:	3020      	adds	r0, #32
   11eee:	e71d      	b.n	11d2c <__aeabi_dadd+0xc4>
   11ef0:	430a      	orrs	r2, r1
   11ef2:	1e51      	subs	r1, r2, #1
   11ef4:	418a      	sbcs	r2, r1
   11ef6:	2100      	movs	r1, #0
   11ef8:	e707      	b.n	11d0a <__aeabi_dadd+0xa2>
   11efa:	2b00      	cmp	r3, #0
   11efc:	d000      	beq.n	11f00 <__aeabi_dadd+0x298>
   11efe:	e0f3      	b.n	120e8 <__aeabi_dadd+0x480>
   11f00:	1c70      	adds	r0, r6, #1
   11f02:	0543      	lsls	r3, r0, #21
   11f04:	0d5b      	lsrs	r3, r3, #21
   11f06:	2b01      	cmp	r3, #1
   11f08:	dc00      	bgt.n	11f0c <__aeabi_dadd+0x2a4>
   11f0a:	e0ad      	b.n	12068 <__aeabi_dadd+0x400>
   11f0c:	4b36      	ldr	r3, [pc, #216]	; (11fe8 <__aeabi_dadd+0x380>)
   11f0e:	4298      	cmp	r0, r3
   11f10:	d100      	bne.n	11f14 <__aeabi_dadd+0x2ac>
   11f12:	e0d1      	b.n	120b8 <__aeabi_dadd+0x450>
   11f14:	18ba      	adds	r2, r7, r2
   11f16:	42ba      	cmp	r2, r7
   11f18:	41bf      	sbcs	r7, r7
   11f1a:	1864      	adds	r4, r4, r1
   11f1c:	427f      	negs	r7, r7
   11f1e:	19e4      	adds	r4, r4, r7
   11f20:	07e7      	lsls	r7, r4, #31
   11f22:	0852      	lsrs	r2, r2, #1
   11f24:	4317      	orrs	r7, r2
   11f26:	0864      	lsrs	r4, r4, #1
   11f28:	0006      	movs	r6, r0
   11f2a:	e721      	b.n	11d70 <__aeabi_dadd+0x108>
   11f2c:	482e      	ldr	r0, [pc, #184]	; (11fe8 <__aeabi_dadd+0x380>)
   11f2e:	4285      	cmp	r5, r0
   11f30:	d100      	bne.n	11f34 <__aeabi_dadd+0x2cc>
   11f32:	e093      	b.n	1205c <__aeabi_dadd+0x3f4>
   11f34:	001d      	movs	r5, r3
   11f36:	e6d0      	b.n	11cda <__aeabi_dadd+0x72>
   11f38:	0029      	movs	r1, r5
   11f3a:	3e1f      	subs	r6, #31
   11f3c:	40f1      	lsrs	r1, r6
   11f3e:	2b20      	cmp	r3, #32
   11f40:	d100      	bne.n	11f44 <__aeabi_dadd+0x2dc>
   11f42:	e08d      	b.n	12060 <__aeabi_dadd+0x3f8>
   11f44:	2240      	movs	r2, #64	; 0x40
   11f46:	1ad3      	subs	r3, r2, r3
   11f48:	409d      	lsls	r5, r3
   11f4a:	432f      	orrs	r7, r5
   11f4c:	1e7d      	subs	r5, r7, #1
   11f4e:	41af      	sbcs	r7, r5
   11f50:	2400      	movs	r4, #0
   11f52:	430f      	orrs	r7, r1
   11f54:	2600      	movs	r6, #0
   11f56:	e744      	b.n	11de2 <__aeabi_dadd+0x17a>
   11f58:	002b      	movs	r3, r5
   11f5a:	0008      	movs	r0, r1
   11f5c:	3b20      	subs	r3, #32
   11f5e:	40d8      	lsrs	r0, r3
   11f60:	0003      	movs	r3, r0
   11f62:	2d20      	cmp	r5, #32
   11f64:	d100      	bne.n	11f68 <__aeabi_dadd+0x300>
   11f66:	e07d      	b.n	12064 <__aeabi_dadd+0x3fc>
   11f68:	2040      	movs	r0, #64	; 0x40
   11f6a:	1b45      	subs	r5, r0, r5
   11f6c:	40a9      	lsls	r1, r5
   11f6e:	430a      	orrs	r2, r1
   11f70:	1e51      	subs	r1, r2, #1
   11f72:	418a      	sbcs	r2, r1
   11f74:	2100      	movs	r1, #0
   11f76:	431a      	orrs	r2, r3
   11f78:	e6c7      	b.n	11d0a <__aeabi_dadd+0xa2>
   11f7a:	2e00      	cmp	r6, #0
   11f7c:	d050      	beq.n	12020 <__aeabi_dadd+0x3b8>
   11f7e:	4e1a      	ldr	r6, [pc, #104]	; (11fe8 <__aeabi_dadd+0x380>)
   11f80:	42b0      	cmp	r0, r6
   11f82:	d057      	beq.n	12034 <__aeabi_dadd+0x3cc>
   11f84:	2680      	movs	r6, #128	; 0x80
   11f86:	426b      	negs	r3, r5
   11f88:	4699      	mov	r9, r3
   11f8a:	0436      	lsls	r6, r6, #16
   11f8c:	4334      	orrs	r4, r6
   11f8e:	464b      	mov	r3, r9
   11f90:	2b38      	cmp	r3, #56	; 0x38
   11f92:	dd00      	ble.n	11f96 <__aeabi_dadd+0x32e>
   11f94:	e0d6      	b.n	12144 <__aeabi_dadd+0x4dc>
   11f96:	2b1f      	cmp	r3, #31
   11f98:	dd00      	ble.n	11f9c <__aeabi_dadd+0x334>
   11f9a:	e135      	b.n	12208 <__aeabi_dadd+0x5a0>
   11f9c:	2620      	movs	r6, #32
   11f9e:	1af5      	subs	r5, r6, r3
   11fa0:	0026      	movs	r6, r4
   11fa2:	40ae      	lsls	r6, r5
   11fa4:	46b2      	mov	sl, r6
   11fa6:	003e      	movs	r6, r7
   11fa8:	40de      	lsrs	r6, r3
   11faa:	46ac      	mov	ip, r5
   11fac:	0035      	movs	r5, r6
   11fae:	4656      	mov	r6, sl
   11fb0:	432e      	orrs	r6, r5
   11fb2:	4665      	mov	r5, ip
   11fb4:	40af      	lsls	r7, r5
   11fb6:	1e7d      	subs	r5, r7, #1
   11fb8:	41af      	sbcs	r7, r5
   11fba:	40dc      	lsrs	r4, r3
   11fbc:	4337      	orrs	r7, r6
   11fbe:	1bd7      	subs	r7, r2, r7
   11fc0:	42ba      	cmp	r2, r7
   11fc2:	4192      	sbcs	r2, r2
   11fc4:	1b0c      	subs	r4, r1, r4
   11fc6:	4252      	negs	r2, r2
   11fc8:	1aa4      	subs	r4, r4, r2
   11fca:	0006      	movs	r6, r0
   11fcc:	46d8      	mov	r8, fp
   11fce:	e6a3      	b.n	11d18 <__aeabi_dadd+0xb0>
   11fd0:	4664      	mov	r4, ip
   11fd2:	4667      	mov	r7, ip
   11fd4:	432c      	orrs	r4, r5
   11fd6:	d000      	beq.n	11fda <__aeabi_dadd+0x372>
   11fd8:	e6a2      	b.n	11d20 <__aeabi_dadd+0xb8>
   11fda:	2500      	movs	r5, #0
   11fdc:	2600      	movs	r6, #0
   11fde:	2700      	movs	r7, #0
   11fe0:	e706      	b.n	11df0 <__aeabi_dadd+0x188>
   11fe2:	001e      	movs	r6, r3
   11fe4:	e6c4      	b.n	11d70 <__aeabi_dadd+0x108>
   11fe6:	46c0      	nop			; (mov r8, r8)
   11fe8:	000007ff 	.word	0x000007ff
   11fec:	ff7fffff 	.word	0xff7fffff
   11ff0:	800fffff 	.word	0x800fffff
   11ff4:	2b1f      	cmp	r3, #31
   11ff6:	dc63      	bgt.n	120c0 <__aeabi_dadd+0x458>
   11ff8:	2020      	movs	r0, #32
   11ffa:	1ac3      	subs	r3, r0, r3
   11ffc:	0008      	movs	r0, r1
   11ffe:	4098      	lsls	r0, r3
   12000:	469c      	mov	ip, r3
   12002:	4683      	mov	fp, r0
   12004:	4653      	mov	r3, sl
   12006:	0010      	movs	r0, r2
   12008:	40d8      	lsrs	r0, r3
   1200a:	0003      	movs	r3, r0
   1200c:	4658      	mov	r0, fp
   1200e:	4318      	orrs	r0, r3
   12010:	4663      	mov	r3, ip
   12012:	409a      	lsls	r2, r3
   12014:	1e53      	subs	r3, r2, #1
   12016:	419a      	sbcs	r2, r3
   12018:	4653      	mov	r3, sl
   1201a:	4302      	orrs	r2, r0
   1201c:	40d9      	lsrs	r1, r3
   1201e:	e703      	b.n	11e28 <__aeabi_dadd+0x1c0>
   12020:	0026      	movs	r6, r4
   12022:	433e      	orrs	r6, r7
   12024:	d006      	beq.n	12034 <__aeabi_dadd+0x3cc>
   12026:	43eb      	mvns	r3, r5
   12028:	4699      	mov	r9, r3
   1202a:	2b00      	cmp	r3, #0
   1202c:	d0c7      	beq.n	11fbe <__aeabi_dadd+0x356>
   1202e:	4e94      	ldr	r6, [pc, #592]	; (12280 <__aeabi_dadd+0x618>)
   12030:	42b0      	cmp	r0, r6
   12032:	d1ac      	bne.n	11f8e <__aeabi_dadd+0x326>
   12034:	000c      	movs	r4, r1
   12036:	0017      	movs	r7, r2
   12038:	0006      	movs	r6, r0
   1203a:	46d8      	mov	r8, fp
   1203c:	e698      	b.n	11d70 <__aeabi_dadd+0x108>
   1203e:	4b90      	ldr	r3, [pc, #576]	; (12280 <__aeabi_dadd+0x618>)
   12040:	459a      	cmp	sl, r3
   12042:	d00b      	beq.n	1205c <__aeabi_dadd+0x3f4>
   12044:	4682      	mov	sl, r0
   12046:	e6e7      	b.n	11e18 <__aeabi_dadd+0x1b0>
   12048:	2800      	cmp	r0, #0
   1204a:	d000      	beq.n	1204e <__aeabi_dadd+0x3e6>
   1204c:	e09e      	b.n	1218c <__aeabi_dadd+0x524>
   1204e:	0018      	movs	r0, r3
   12050:	4310      	orrs	r0, r2
   12052:	d100      	bne.n	12056 <__aeabi_dadd+0x3ee>
   12054:	e0e9      	b.n	1222a <__aeabi_dadd+0x5c2>
   12056:	001c      	movs	r4, r3
   12058:	0017      	movs	r7, r2
   1205a:	46d8      	mov	r8, fp
   1205c:	4e88      	ldr	r6, [pc, #544]	; (12280 <__aeabi_dadd+0x618>)
   1205e:	e687      	b.n	11d70 <__aeabi_dadd+0x108>
   12060:	2500      	movs	r5, #0
   12062:	e772      	b.n	11f4a <__aeabi_dadd+0x2e2>
   12064:	2100      	movs	r1, #0
   12066:	e782      	b.n	11f6e <__aeabi_dadd+0x306>
   12068:	0023      	movs	r3, r4
   1206a:	433b      	orrs	r3, r7
   1206c:	2e00      	cmp	r6, #0
   1206e:	d000      	beq.n	12072 <__aeabi_dadd+0x40a>
   12070:	e0ab      	b.n	121ca <__aeabi_dadd+0x562>
   12072:	2b00      	cmp	r3, #0
   12074:	d100      	bne.n	12078 <__aeabi_dadd+0x410>
   12076:	e0e7      	b.n	12248 <__aeabi_dadd+0x5e0>
   12078:	000b      	movs	r3, r1
   1207a:	4313      	orrs	r3, r2
   1207c:	d100      	bne.n	12080 <__aeabi_dadd+0x418>
   1207e:	e677      	b.n	11d70 <__aeabi_dadd+0x108>
   12080:	18ba      	adds	r2, r7, r2
   12082:	42ba      	cmp	r2, r7
   12084:	41bf      	sbcs	r7, r7
   12086:	1864      	adds	r4, r4, r1
   12088:	427f      	negs	r7, r7
   1208a:	19e4      	adds	r4, r4, r7
   1208c:	0223      	lsls	r3, r4, #8
   1208e:	d400      	bmi.n	12092 <__aeabi_dadd+0x42a>
   12090:	e0f2      	b.n	12278 <__aeabi_dadd+0x610>
   12092:	4b7c      	ldr	r3, [pc, #496]	; (12284 <__aeabi_dadd+0x61c>)
   12094:	0017      	movs	r7, r2
   12096:	401c      	ands	r4, r3
   12098:	0006      	movs	r6, r0
   1209a:	e669      	b.n	11d70 <__aeabi_dadd+0x108>
   1209c:	0020      	movs	r0, r4
   1209e:	4338      	orrs	r0, r7
   120a0:	2e00      	cmp	r6, #0
   120a2:	d1d1      	bne.n	12048 <__aeabi_dadd+0x3e0>
   120a4:	2800      	cmp	r0, #0
   120a6:	d15b      	bne.n	12160 <__aeabi_dadd+0x4f8>
   120a8:	001c      	movs	r4, r3
   120aa:	4314      	orrs	r4, r2
   120ac:	d100      	bne.n	120b0 <__aeabi_dadd+0x448>
   120ae:	e0a8      	b.n	12202 <__aeabi_dadd+0x59a>
   120b0:	001c      	movs	r4, r3
   120b2:	0017      	movs	r7, r2
   120b4:	46d8      	mov	r8, fp
   120b6:	e65b      	b.n	11d70 <__aeabi_dadd+0x108>
   120b8:	0006      	movs	r6, r0
   120ba:	2400      	movs	r4, #0
   120bc:	2700      	movs	r7, #0
   120be:	e697      	b.n	11df0 <__aeabi_dadd+0x188>
   120c0:	4650      	mov	r0, sl
   120c2:	000b      	movs	r3, r1
   120c4:	3820      	subs	r0, #32
   120c6:	40c3      	lsrs	r3, r0
   120c8:	4699      	mov	r9, r3
   120ca:	4653      	mov	r3, sl
   120cc:	2b20      	cmp	r3, #32
   120ce:	d100      	bne.n	120d2 <__aeabi_dadd+0x46a>
   120d0:	e095      	b.n	121fe <__aeabi_dadd+0x596>
   120d2:	2340      	movs	r3, #64	; 0x40
   120d4:	4650      	mov	r0, sl
   120d6:	1a1b      	subs	r3, r3, r0
   120d8:	4099      	lsls	r1, r3
   120da:	430a      	orrs	r2, r1
   120dc:	1e51      	subs	r1, r2, #1
   120de:	418a      	sbcs	r2, r1
   120e0:	464b      	mov	r3, r9
   120e2:	2100      	movs	r1, #0
   120e4:	431a      	orrs	r2, r3
   120e6:	e69f      	b.n	11e28 <__aeabi_dadd+0x1c0>
   120e8:	2e00      	cmp	r6, #0
   120ea:	d130      	bne.n	1214e <__aeabi_dadd+0x4e6>
   120ec:	0026      	movs	r6, r4
   120ee:	433e      	orrs	r6, r7
   120f0:	d067      	beq.n	121c2 <__aeabi_dadd+0x55a>
   120f2:	43db      	mvns	r3, r3
   120f4:	469a      	mov	sl, r3
   120f6:	2b00      	cmp	r3, #0
   120f8:	d01c      	beq.n	12134 <__aeabi_dadd+0x4cc>
   120fa:	4e61      	ldr	r6, [pc, #388]	; (12280 <__aeabi_dadd+0x618>)
   120fc:	42b0      	cmp	r0, r6
   120fe:	d060      	beq.n	121c2 <__aeabi_dadd+0x55a>
   12100:	4653      	mov	r3, sl
   12102:	2b38      	cmp	r3, #56	; 0x38
   12104:	dd00      	ble.n	12108 <__aeabi_dadd+0x4a0>
   12106:	e096      	b.n	12236 <__aeabi_dadd+0x5ce>
   12108:	2b1f      	cmp	r3, #31
   1210a:	dd00      	ble.n	1210e <__aeabi_dadd+0x4a6>
   1210c:	e09f      	b.n	1224e <__aeabi_dadd+0x5e6>
   1210e:	2620      	movs	r6, #32
   12110:	1af3      	subs	r3, r6, r3
   12112:	0026      	movs	r6, r4
   12114:	409e      	lsls	r6, r3
   12116:	469c      	mov	ip, r3
   12118:	46b3      	mov	fp, r6
   1211a:	4653      	mov	r3, sl
   1211c:	003e      	movs	r6, r7
   1211e:	40de      	lsrs	r6, r3
   12120:	0033      	movs	r3, r6
   12122:	465e      	mov	r6, fp
   12124:	431e      	orrs	r6, r3
   12126:	4663      	mov	r3, ip
   12128:	409f      	lsls	r7, r3
   1212a:	1e7b      	subs	r3, r7, #1
   1212c:	419f      	sbcs	r7, r3
   1212e:	4653      	mov	r3, sl
   12130:	40dc      	lsrs	r4, r3
   12132:	4337      	orrs	r7, r6
   12134:	18bf      	adds	r7, r7, r2
   12136:	4297      	cmp	r7, r2
   12138:	4192      	sbcs	r2, r2
   1213a:	1864      	adds	r4, r4, r1
   1213c:	4252      	negs	r2, r2
   1213e:	18a4      	adds	r4, r4, r2
   12140:	0006      	movs	r6, r0
   12142:	e678      	b.n	11e36 <__aeabi_dadd+0x1ce>
   12144:	4327      	orrs	r7, r4
   12146:	1e7c      	subs	r4, r7, #1
   12148:	41a7      	sbcs	r7, r4
   1214a:	2400      	movs	r4, #0
   1214c:	e737      	b.n	11fbe <__aeabi_dadd+0x356>
   1214e:	4e4c      	ldr	r6, [pc, #304]	; (12280 <__aeabi_dadd+0x618>)
   12150:	42b0      	cmp	r0, r6
   12152:	d036      	beq.n	121c2 <__aeabi_dadd+0x55a>
   12154:	2680      	movs	r6, #128	; 0x80
   12156:	425b      	negs	r3, r3
   12158:	0436      	lsls	r6, r6, #16
   1215a:	469a      	mov	sl, r3
   1215c:	4334      	orrs	r4, r6
   1215e:	e7cf      	b.n	12100 <__aeabi_dadd+0x498>
   12160:	0018      	movs	r0, r3
   12162:	4310      	orrs	r0, r2
   12164:	d100      	bne.n	12168 <__aeabi_dadd+0x500>
   12166:	e603      	b.n	11d70 <__aeabi_dadd+0x108>
   12168:	1ab8      	subs	r0, r7, r2
   1216a:	4684      	mov	ip, r0
   1216c:	4567      	cmp	r7, ip
   1216e:	41ad      	sbcs	r5, r5
   12170:	1ae0      	subs	r0, r4, r3
   12172:	426d      	negs	r5, r5
   12174:	1b40      	subs	r0, r0, r5
   12176:	0205      	lsls	r5, r0, #8
   12178:	d400      	bmi.n	1217c <__aeabi_dadd+0x514>
   1217a:	e62c      	b.n	11dd6 <__aeabi_dadd+0x16e>
   1217c:	1bd7      	subs	r7, r2, r7
   1217e:	42ba      	cmp	r2, r7
   12180:	4192      	sbcs	r2, r2
   12182:	1b1c      	subs	r4, r3, r4
   12184:	4252      	negs	r2, r2
   12186:	1aa4      	subs	r4, r4, r2
   12188:	46d8      	mov	r8, fp
   1218a:	e5f1      	b.n	11d70 <__aeabi_dadd+0x108>
   1218c:	0018      	movs	r0, r3
   1218e:	4310      	orrs	r0, r2
   12190:	d100      	bne.n	12194 <__aeabi_dadd+0x52c>
   12192:	e763      	b.n	1205c <__aeabi_dadd+0x3f4>
   12194:	08f8      	lsrs	r0, r7, #3
   12196:	0767      	lsls	r7, r4, #29
   12198:	4307      	orrs	r7, r0
   1219a:	2080      	movs	r0, #128	; 0x80
   1219c:	08e4      	lsrs	r4, r4, #3
   1219e:	0300      	lsls	r0, r0, #12
   121a0:	4204      	tst	r4, r0
   121a2:	d008      	beq.n	121b6 <__aeabi_dadd+0x54e>
   121a4:	08dd      	lsrs	r5, r3, #3
   121a6:	4205      	tst	r5, r0
   121a8:	d105      	bne.n	121b6 <__aeabi_dadd+0x54e>
   121aa:	08d2      	lsrs	r2, r2, #3
   121ac:	0759      	lsls	r1, r3, #29
   121ae:	4311      	orrs	r1, r2
   121b0:	000f      	movs	r7, r1
   121b2:	002c      	movs	r4, r5
   121b4:	46d8      	mov	r8, fp
   121b6:	0f7b      	lsrs	r3, r7, #29
   121b8:	00e4      	lsls	r4, r4, #3
   121ba:	431c      	orrs	r4, r3
   121bc:	00ff      	lsls	r7, r7, #3
   121be:	4e30      	ldr	r6, [pc, #192]	; (12280 <__aeabi_dadd+0x618>)
   121c0:	e5d6      	b.n	11d70 <__aeabi_dadd+0x108>
   121c2:	000c      	movs	r4, r1
   121c4:	0017      	movs	r7, r2
   121c6:	0006      	movs	r6, r0
   121c8:	e5d2      	b.n	11d70 <__aeabi_dadd+0x108>
   121ca:	2b00      	cmp	r3, #0
   121cc:	d038      	beq.n	12240 <__aeabi_dadd+0x5d8>
   121ce:	000b      	movs	r3, r1
   121d0:	4313      	orrs	r3, r2
   121d2:	d100      	bne.n	121d6 <__aeabi_dadd+0x56e>
   121d4:	e742      	b.n	1205c <__aeabi_dadd+0x3f4>
   121d6:	08f8      	lsrs	r0, r7, #3
   121d8:	0767      	lsls	r7, r4, #29
   121da:	4307      	orrs	r7, r0
   121dc:	2080      	movs	r0, #128	; 0x80
   121de:	08e4      	lsrs	r4, r4, #3
   121e0:	0300      	lsls	r0, r0, #12
   121e2:	4204      	tst	r4, r0
   121e4:	d0e7      	beq.n	121b6 <__aeabi_dadd+0x54e>
   121e6:	08cb      	lsrs	r3, r1, #3
   121e8:	4203      	tst	r3, r0
   121ea:	d1e4      	bne.n	121b6 <__aeabi_dadd+0x54e>
   121ec:	08d2      	lsrs	r2, r2, #3
   121ee:	0749      	lsls	r1, r1, #29
   121f0:	4311      	orrs	r1, r2
   121f2:	000f      	movs	r7, r1
   121f4:	001c      	movs	r4, r3
   121f6:	e7de      	b.n	121b6 <__aeabi_dadd+0x54e>
   121f8:	2700      	movs	r7, #0
   121fa:	2400      	movs	r4, #0
   121fc:	e5d5      	b.n	11daa <__aeabi_dadd+0x142>
   121fe:	2100      	movs	r1, #0
   12200:	e76b      	b.n	120da <__aeabi_dadd+0x472>
   12202:	2500      	movs	r5, #0
   12204:	2700      	movs	r7, #0
   12206:	e5f3      	b.n	11df0 <__aeabi_dadd+0x188>
   12208:	464e      	mov	r6, r9
   1220a:	0025      	movs	r5, r4
   1220c:	3e20      	subs	r6, #32
   1220e:	40f5      	lsrs	r5, r6
   12210:	464b      	mov	r3, r9
   12212:	002e      	movs	r6, r5
   12214:	2b20      	cmp	r3, #32
   12216:	d02d      	beq.n	12274 <__aeabi_dadd+0x60c>
   12218:	2540      	movs	r5, #64	; 0x40
   1221a:	1aed      	subs	r5, r5, r3
   1221c:	40ac      	lsls	r4, r5
   1221e:	4327      	orrs	r7, r4
   12220:	1e7c      	subs	r4, r7, #1
   12222:	41a7      	sbcs	r7, r4
   12224:	2400      	movs	r4, #0
   12226:	4337      	orrs	r7, r6
   12228:	e6c9      	b.n	11fbe <__aeabi_dadd+0x356>
   1222a:	2480      	movs	r4, #128	; 0x80
   1222c:	2500      	movs	r5, #0
   1222e:	0324      	lsls	r4, r4, #12
   12230:	4e13      	ldr	r6, [pc, #76]	; (12280 <__aeabi_dadd+0x618>)
   12232:	2700      	movs	r7, #0
   12234:	e5dc      	b.n	11df0 <__aeabi_dadd+0x188>
   12236:	4327      	orrs	r7, r4
   12238:	1e7c      	subs	r4, r7, #1
   1223a:	41a7      	sbcs	r7, r4
   1223c:	2400      	movs	r4, #0
   1223e:	e779      	b.n	12134 <__aeabi_dadd+0x4cc>
   12240:	000c      	movs	r4, r1
   12242:	0017      	movs	r7, r2
   12244:	4e0e      	ldr	r6, [pc, #56]	; (12280 <__aeabi_dadd+0x618>)
   12246:	e593      	b.n	11d70 <__aeabi_dadd+0x108>
   12248:	000c      	movs	r4, r1
   1224a:	0017      	movs	r7, r2
   1224c:	e590      	b.n	11d70 <__aeabi_dadd+0x108>
   1224e:	4656      	mov	r6, sl
   12250:	0023      	movs	r3, r4
   12252:	3e20      	subs	r6, #32
   12254:	40f3      	lsrs	r3, r6
   12256:	4699      	mov	r9, r3
   12258:	4653      	mov	r3, sl
   1225a:	2b20      	cmp	r3, #32
   1225c:	d00e      	beq.n	1227c <__aeabi_dadd+0x614>
   1225e:	2340      	movs	r3, #64	; 0x40
   12260:	4656      	mov	r6, sl
   12262:	1b9b      	subs	r3, r3, r6
   12264:	409c      	lsls	r4, r3
   12266:	4327      	orrs	r7, r4
   12268:	1e7c      	subs	r4, r7, #1
   1226a:	41a7      	sbcs	r7, r4
   1226c:	464b      	mov	r3, r9
   1226e:	2400      	movs	r4, #0
   12270:	431f      	orrs	r7, r3
   12272:	e75f      	b.n	12134 <__aeabi_dadd+0x4cc>
   12274:	2400      	movs	r4, #0
   12276:	e7d2      	b.n	1221e <__aeabi_dadd+0x5b6>
   12278:	0017      	movs	r7, r2
   1227a:	e5b2      	b.n	11de2 <__aeabi_dadd+0x17a>
   1227c:	2400      	movs	r4, #0
   1227e:	e7f2      	b.n	12266 <__aeabi_dadd+0x5fe>
   12280:	000007ff 	.word	0x000007ff
   12284:	ff7fffff 	.word	0xff7fffff

00012288 <__aeabi_ddiv>:
   12288:	b5f0      	push	{r4, r5, r6, r7, lr}
   1228a:	4657      	mov	r7, sl
   1228c:	4645      	mov	r5, r8
   1228e:	46de      	mov	lr, fp
   12290:	464e      	mov	r6, r9
   12292:	b5e0      	push	{r5, r6, r7, lr}
   12294:	004c      	lsls	r4, r1, #1
   12296:	030e      	lsls	r6, r1, #12
   12298:	b087      	sub	sp, #28
   1229a:	4683      	mov	fp, r0
   1229c:	4692      	mov	sl, r2
   1229e:	001d      	movs	r5, r3
   122a0:	4680      	mov	r8, r0
   122a2:	0b36      	lsrs	r6, r6, #12
   122a4:	0d64      	lsrs	r4, r4, #21
   122a6:	0fcf      	lsrs	r7, r1, #31
   122a8:	2c00      	cmp	r4, #0
   122aa:	d04f      	beq.n	1234c <__aeabi_ddiv+0xc4>
   122ac:	4b6f      	ldr	r3, [pc, #444]	; (1246c <__aeabi_ddiv+0x1e4>)
   122ae:	429c      	cmp	r4, r3
   122b0:	d035      	beq.n	1231e <__aeabi_ddiv+0x96>
   122b2:	2380      	movs	r3, #128	; 0x80
   122b4:	0f42      	lsrs	r2, r0, #29
   122b6:	041b      	lsls	r3, r3, #16
   122b8:	00f6      	lsls	r6, r6, #3
   122ba:	4313      	orrs	r3, r2
   122bc:	4333      	orrs	r3, r6
   122be:	4699      	mov	r9, r3
   122c0:	00c3      	lsls	r3, r0, #3
   122c2:	4698      	mov	r8, r3
   122c4:	4b6a      	ldr	r3, [pc, #424]	; (12470 <__aeabi_ddiv+0x1e8>)
   122c6:	2600      	movs	r6, #0
   122c8:	469c      	mov	ip, r3
   122ca:	2300      	movs	r3, #0
   122cc:	4464      	add	r4, ip
   122ce:	9303      	str	r3, [sp, #12]
   122d0:	032b      	lsls	r3, r5, #12
   122d2:	0b1b      	lsrs	r3, r3, #12
   122d4:	469b      	mov	fp, r3
   122d6:	006b      	lsls	r3, r5, #1
   122d8:	0fed      	lsrs	r5, r5, #31
   122da:	4650      	mov	r0, sl
   122dc:	0d5b      	lsrs	r3, r3, #21
   122de:	9501      	str	r5, [sp, #4]
   122e0:	d05e      	beq.n	123a0 <__aeabi_ddiv+0x118>
   122e2:	4a62      	ldr	r2, [pc, #392]	; (1246c <__aeabi_ddiv+0x1e4>)
   122e4:	4293      	cmp	r3, r2
   122e6:	d053      	beq.n	12390 <__aeabi_ddiv+0x108>
   122e8:	465a      	mov	r2, fp
   122ea:	00d1      	lsls	r1, r2, #3
   122ec:	2280      	movs	r2, #128	; 0x80
   122ee:	0f40      	lsrs	r0, r0, #29
   122f0:	0412      	lsls	r2, r2, #16
   122f2:	4302      	orrs	r2, r0
   122f4:	430a      	orrs	r2, r1
   122f6:	4693      	mov	fp, r2
   122f8:	4652      	mov	r2, sl
   122fa:	00d1      	lsls	r1, r2, #3
   122fc:	4a5c      	ldr	r2, [pc, #368]	; (12470 <__aeabi_ddiv+0x1e8>)
   122fe:	4694      	mov	ip, r2
   12300:	2200      	movs	r2, #0
   12302:	4463      	add	r3, ip
   12304:	0038      	movs	r0, r7
   12306:	4068      	eors	r0, r5
   12308:	4684      	mov	ip, r0
   1230a:	9002      	str	r0, [sp, #8]
   1230c:	1ae4      	subs	r4, r4, r3
   1230e:	4316      	orrs	r6, r2
   12310:	2e0f      	cmp	r6, #15
   12312:	d900      	bls.n	12316 <__aeabi_ddiv+0x8e>
   12314:	e0b4      	b.n	12480 <__aeabi_ddiv+0x1f8>
   12316:	4b57      	ldr	r3, [pc, #348]	; (12474 <__aeabi_ddiv+0x1ec>)
   12318:	00b6      	lsls	r6, r6, #2
   1231a:	599b      	ldr	r3, [r3, r6]
   1231c:	469f      	mov	pc, r3
   1231e:	0003      	movs	r3, r0
   12320:	4333      	orrs	r3, r6
   12322:	4699      	mov	r9, r3
   12324:	d16c      	bne.n	12400 <__aeabi_ddiv+0x178>
   12326:	2300      	movs	r3, #0
   12328:	4698      	mov	r8, r3
   1232a:	3302      	adds	r3, #2
   1232c:	2608      	movs	r6, #8
   1232e:	9303      	str	r3, [sp, #12]
   12330:	e7ce      	b.n	122d0 <__aeabi_ddiv+0x48>
   12332:	46cb      	mov	fp, r9
   12334:	4641      	mov	r1, r8
   12336:	9a03      	ldr	r2, [sp, #12]
   12338:	9701      	str	r7, [sp, #4]
   1233a:	2a02      	cmp	r2, #2
   1233c:	d165      	bne.n	1240a <__aeabi_ddiv+0x182>
   1233e:	9b01      	ldr	r3, [sp, #4]
   12340:	4c4a      	ldr	r4, [pc, #296]	; (1246c <__aeabi_ddiv+0x1e4>)
   12342:	469c      	mov	ip, r3
   12344:	2300      	movs	r3, #0
   12346:	2200      	movs	r2, #0
   12348:	4698      	mov	r8, r3
   1234a:	e06b      	b.n	12424 <__aeabi_ddiv+0x19c>
   1234c:	0003      	movs	r3, r0
   1234e:	4333      	orrs	r3, r6
   12350:	4699      	mov	r9, r3
   12352:	d04e      	beq.n	123f2 <__aeabi_ddiv+0x16a>
   12354:	2e00      	cmp	r6, #0
   12356:	d100      	bne.n	1235a <__aeabi_ddiv+0xd2>
   12358:	e1bc      	b.n	126d4 <__aeabi_ddiv+0x44c>
   1235a:	0030      	movs	r0, r6
   1235c:	f001 f9a6 	bl	136ac <__clzsi2>
   12360:	0003      	movs	r3, r0
   12362:	3b0b      	subs	r3, #11
   12364:	2b1c      	cmp	r3, #28
   12366:	dd00      	ble.n	1236a <__aeabi_ddiv+0xe2>
   12368:	e1ac      	b.n	126c4 <__aeabi_ddiv+0x43c>
   1236a:	221d      	movs	r2, #29
   1236c:	1ad3      	subs	r3, r2, r3
   1236e:	465a      	mov	r2, fp
   12370:	0001      	movs	r1, r0
   12372:	40da      	lsrs	r2, r3
   12374:	3908      	subs	r1, #8
   12376:	408e      	lsls	r6, r1
   12378:	0013      	movs	r3, r2
   1237a:	4333      	orrs	r3, r6
   1237c:	4699      	mov	r9, r3
   1237e:	465b      	mov	r3, fp
   12380:	408b      	lsls	r3, r1
   12382:	4698      	mov	r8, r3
   12384:	2300      	movs	r3, #0
   12386:	4c3c      	ldr	r4, [pc, #240]	; (12478 <__aeabi_ddiv+0x1f0>)
   12388:	2600      	movs	r6, #0
   1238a:	1a24      	subs	r4, r4, r0
   1238c:	9303      	str	r3, [sp, #12]
   1238e:	e79f      	b.n	122d0 <__aeabi_ddiv+0x48>
   12390:	4651      	mov	r1, sl
   12392:	465a      	mov	r2, fp
   12394:	4311      	orrs	r1, r2
   12396:	d129      	bne.n	123ec <__aeabi_ddiv+0x164>
   12398:	2200      	movs	r2, #0
   1239a:	4693      	mov	fp, r2
   1239c:	3202      	adds	r2, #2
   1239e:	e7b1      	b.n	12304 <__aeabi_ddiv+0x7c>
   123a0:	4659      	mov	r1, fp
   123a2:	4301      	orrs	r1, r0
   123a4:	d01e      	beq.n	123e4 <__aeabi_ddiv+0x15c>
   123a6:	465b      	mov	r3, fp
   123a8:	2b00      	cmp	r3, #0
   123aa:	d100      	bne.n	123ae <__aeabi_ddiv+0x126>
   123ac:	e19e      	b.n	126ec <__aeabi_ddiv+0x464>
   123ae:	4658      	mov	r0, fp
   123b0:	f001 f97c 	bl	136ac <__clzsi2>
   123b4:	0003      	movs	r3, r0
   123b6:	3b0b      	subs	r3, #11
   123b8:	2b1c      	cmp	r3, #28
   123ba:	dd00      	ble.n	123be <__aeabi_ddiv+0x136>
   123bc:	e18f      	b.n	126de <__aeabi_ddiv+0x456>
   123be:	0002      	movs	r2, r0
   123c0:	4659      	mov	r1, fp
   123c2:	3a08      	subs	r2, #8
   123c4:	4091      	lsls	r1, r2
   123c6:	468b      	mov	fp, r1
   123c8:	211d      	movs	r1, #29
   123ca:	1acb      	subs	r3, r1, r3
   123cc:	4651      	mov	r1, sl
   123ce:	40d9      	lsrs	r1, r3
   123d0:	000b      	movs	r3, r1
   123d2:	4659      	mov	r1, fp
   123d4:	430b      	orrs	r3, r1
   123d6:	4651      	mov	r1, sl
   123d8:	469b      	mov	fp, r3
   123da:	4091      	lsls	r1, r2
   123dc:	4b26      	ldr	r3, [pc, #152]	; (12478 <__aeabi_ddiv+0x1f0>)
   123de:	2200      	movs	r2, #0
   123e0:	1a1b      	subs	r3, r3, r0
   123e2:	e78f      	b.n	12304 <__aeabi_ddiv+0x7c>
   123e4:	2300      	movs	r3, #0
   123e6:	2201      	movs	r2, #1
   123e8:	469b      	mov	fp, r3
   123ea:	e78b      	b.n	12304 <__aeabi_ddiv+0x7c>
   123ec:	4651      	mov	r1, sl
   123ee:	2203      	movs	r2, #3
   123f0:	e788      	b.n	12304 <__aeabi_ddiv+0x7c>
   123f2:	2300      	movs	r3, #0
   123f4:	4698      	mov	r8, r3
   123f6:	3301      	adds	r3, #1
   123f8:	2604      	movs	r6, #4
   123fa:	2400      	movs	r4, #0
   123fc:	9303      	str	r3, [sp, #12]
   123fe:	e767      	b.n	122d0 <__aeabi_ddiv+0x48>
   12400:	2303      	movs	r3, #3
   12402:	46b1      	mov	r9, r6
   12404:	9303      	str	r3, [sp, #12]
   12406:	260c      	movs	r6, #12
   12408:	e762      	b.n	122d0 <__aeabi_ddiv+0x48>
   1240a:	2a03      	cmp	r2, #3
   1240c:	d100      	bne.n	12410 <__aeabi_ddiv+0x188>
   1240e:	e25c      	b.n	128ca <__aeabi_ddiv+0x642>
   12410:	9b01      	ldr	r3, [sp, #4]
   12412:	2a01      	cmp	r2, #1
   12414:	d000      	beq.n	12418 <__aeabi_ddiv+0x190>
   12416:	e1e4      	b.n	127e2 <__aeabi_ddiv+0x55a>
   12418:	4013      	ands	r3, r2
   1241a:	469c      	mov	ip, r3
   1241c:	2300      	movs	r3, #0
   1241e:	2400      	movs	r4, #0
   12420:	2200      	movs	r2, #0
   12422:	4698      	mov	r8, r3
   12424:	2100      	movs	r1, #0
   12426:	0312      	lsls	r2, r2, #12
   12428:	0b13      	lsrs	r3, r2, #12
   1242a:	0d0a      	lsrs	r2, r1, #20
   1242c:	0512      	lsls	r2, r2, #20
   1242e:	431a      	orrs	r2, r3
   12430:	0523      	lsls	r3, r4, #20
   12432:	4c12      	ldr	r4, [pc, #72]	; (1247c <__aeabi_ddiv+0x1f4>)
   12434:	4640      	mov	r0, r8
   12436:	4022      	ands	r2, r4
   12438:	4313      	orrs	r3, r2
   1243a:	4662      	mov	r2, ip
   1243c:	005b      	lsls	r3, r3, #1
   1243e:	07d2      	lsls	r2, r2, #31
   12440:	085b      	lsrs	r3, r3, #1
   12442:	4313      	orrs	r3, r2
   12444:	0019      	movs	r1, r3
   12446:	b007      	add	sp, #28
   12448:	bc3c      	pop	{r2, r3, r4, r5}
   1244a:	4690      	mov	r8, r2
   1244c:	4699      	mov	r9, r3
   1244e:	46a2      	mov	sl, r4
   12450:	46ab      	mov	fp, r5
   12452:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12454:	2300      	movs	r3, #0
   12456:	2280      	movs	r2, #128	; 0x80
   12458:	469c      	mov	ip, r3
   1245a:	0312      	lsls	r2, r2, #12
   1245c:	4698      	mov	r8, r3
   1245e:	4c03      	ldr	r4, [pc, #12]	; (1246c <__aeabi_ddiv+0x1e4>)
   12460:	e7e0      	b.n	12424 <__aeabi_ddiv+0x19c>
   12462:	2300      	movs	r3, #0
   12464:	4c01      	ldr	r4, [pc, #4]	; (1246c <__aeabi_ddiv+0x1e4>)
   12466:	2200      	movs	r2, #0
   12468:	4698      	mov	r8, r3
   1246a:	e7db      	b.n	12424 <__aeabi_ddiv+0x19c>
   1246c:	000007ff 	.word	0x000007ff
   12470:	fffffc01 	.word	0xfffffc01
   12474:	0001b778 	.word	0x0001b778
   12478:	fffffc0d 	.word	0xfffffc0d
   1247c:	800fffff 	.word	0x800fffff
   12480:	45d9      	cmp	r9, fp
   12482:	d900      	bls.n	12486 <__aeabi_ddiv+0x1fe>
   12484:	e139      	b.n	126fa <__aeabi_ddiv+0x472>
   12486:	d100      	bne.n	1248a <__aeabi_ddiv+0x202>
   12488:	e134      	b.n	126f4 <__aeabi_ddiv+0x46c>
   1248a:	2300      	movs	r3, #0
   1248c:	4646      	mov	r6, r8
   1248e:	464d      	mov	r5, r9
   12490:	469a      	mov	sl, r3
   12492:	3c01      	subs	r4, #1
   12494:	465b      	mov	r3, fp
   12496:	0e0a      	lsrs	r2, r1, #24
   12498:	021b      	lsls	r3, r3, #8
   1249a:	431a      	orrs	r2, r3
   1249c:	020b      	lsls	r3, r1, #8
   1249e:	0c17      	lsrs	r7, r2, #16
   124a0:	9303      	str	r3, [sp, #12]
   124a2:	0413      	lsls	r3, r2, #16
   124a4:	0c1b      	lsrs	r3, r3, #16
   124a6:	0039      	movs	r1, r7
   124a8:	0028      	movs	r0, r5
   124aa:	4690      	mov	r8, r2
   124ac:	9301      	str	r3, [sp, #4]
   124ae:	f7fe f9f5 	bl	1089c <__udivsi3>
   124b2:	0002      	movs	r2, r0
   124b4:	9b01      	ldr	r3, [sp, #4]
   124b6:	4683      	mov	fp, r0
   124b8:	435a      	muls	r2, r3
   124ba:	0028      	movs	r0, r5
   124bc:	0039      	movs	r1, r7
   124be:	4691      	mov	r9, r2
   124c0:	f7fe fa72 	bl	109a8 <__aeabi_uidivmod>
   124c4:	0c35      	lsrs	r5, r6, #16
   124c6:	0409      	lsls	r1, r1, #16
   124c8:	430d      	orrs	r5, r1
   124ca:	45a9      	cmp	r9, r5
   124cc:	d90d      	bls.n	124ea <__aeabi_ddiv+0x262>
   124ce:	465b      	mov	r3, fp
   124d0:	4445      	add	r5, r8
   124d2:	3b01      	subs	r3, #1
   124d4:	45a8      	cmp	r8, r5
   124d6:	d900      	bls.n	124da <__aeabi_ddiv+0x252>
   124d8:	e13a      	b.n	12750 <__aeabi_ddiv+0x4c8>
   124da:	45a9      	cmp	r9, r5
   124dc:	d800      	bhi.n	124e0 <__aeabi_ddiv+0x258>
   124de:	e137      	b.n	12750 <__aeabi_ddiv+0x4c8>
   124e0:	2302      	movs	r3, #2
   124e2:	425b      	negs	r3, r3
   124e4:	469c      	mov	ip, r3
   124e6:	4445      	add	r5, r8
   124e8:	44e3      	add	fp, ip
   124ea:	464b      	mov	r3, r9
   124ec:	1aeb      	subs	r3, r5, r3
   124ee:	0039      	movs	r1, r7
   124f0:	0018      	movs	r0, r3
   124f2:	9304      	str	r3, [sp, #16]
   124f4:	f7fe f9d2 	bl	1089c <__udivsi3>
   124f8:	9b01      	ldr	r3, [sp, #4]
   124fa:	0005      	movs	r5, r0
   124fc:	4343      	muls	r3, r0
   124fe:	0039      	movs	r1, r7
   12500:	9804      	ldr	r0, [sp, #16]
   12502:	4699      	mov	r9, r3
   12504:	f7fe fa50 	bl	109a8 <__aeabi_uidivmod>
   12508:	0433      	lsls	r3, r6, #16
   1250a:	0409      	lsls	r1, r1, #16
   1250c:	0c1b      	lsrs	r3, r3, #16
   1250e:	430b      	orrs	r3, r1
   12510:	4599      	cmp	r9, r3
   12512:	d909      	bls.n	12528 <__aeabi_ddiv+0x2a0>
   12514:	4443      	add	r3, r8
   12516:	1e6a      	subs	r2, r5, #1
   12518:	4598      	cmp	r8, r3
   1251a:	d900      	bls.n	1251e <__aeabi_ddiv+0x296>
   1251c:	e11a      	b.n	12754 <__aeabi_ddiv+0x4cc>
   1251e:	4599      	cmp	r9, r3
   12520:	d800      	bhi.n	12524 <__aeabi_ddiv+0x29c>
   12522:	e117      	b.n	12754 <__aeabi_ddiv+0x4cc>
   12524:	3d02      	subs	r5, #2
   12526:	4443      	add	r3, r8
   12528:	464a      	mov	r2, r9
   1252a:	1a9b      	subs	r3, r3, r2
   1252c:	465a      	mov	r2, fp
   1252e:	0412      	lsls	r2, r2, #16
   12530:	432a      	orrs	r2, r5
   12532:	9903      	ldr	r1, [sp, #12]
   12534:	4693      	mov	fp, r2
   12536:	0c10      	lsrs	r0, r2, #16
   12538:	0c0a      	lsrs	r2, r1, #16
   1253a:	4691      	mov	r9, r2
   1253c:	0409      	lsls	r1, r1, #16
   1253e:	465a      	mov	r2, fp
   12540:	0c09      	lsrs	r1, r1, #16
   12542:	464e      	mov	r6, r9
   12544:	000d      	movs	r5, r1
   12546:	0412      	lsls	r2, r2, #16
   12548:	0c12      	lsrs	r2, r2, #16
   1254a:	4345      	muls	r5, r0
   1254c:	9105      	str	r1, [sp, #20]
   1254e:	4351      	muls	r1, r2
   12550:	4372      	muls	r2, r6
   12552:	4370      	muls	r0, r6
   12554:	1952      	adds	r2, r2, r5
   12556:	0c0e      	lsrs	r6, r1, #16
   12558:	18b2      	adds	r2, r6, r2
   1255a:	4295      	cmp	r5, r2
   1255c:	d903      	bls.n	12566 <__aeabi_ddiv+0x2de>
   1255e:	2580      	movs	r5, #128	; 0x80
   12560:	026d      	lsls	r5, r5, #9
   12562:	46ac      	mov	ip, r5
   12564:	4460      	add	r0, ip
   12566:	0c15      	lsrs	r5, r2, #16
   12568:	0409      	lsls	r1, r1, #16
   1256a:	0412      	lsls	r2, r2, #16
   1256c:	0c09      	lsrs	r1, r1, #16
   1256e:	1828      	adds	r0, r5, r0
   12570:	1852      	adds	r2, r2, r1
   12572:	4283      	cmp	r3, r0
   12574:	d200      	bcs.n	12578 <__aeabi_ddiv+0x2f0>
   12576:	e0ce      	b.n	12716 <__aeabi_ddiv+0x48e>
   12578:	d100      	bne.n	1257c <__aeabi_ddiv+0x2f4>
   1257a:	e0c8      	b.n	1270e <__aeabi_ddiv+0x486>
   1257c:	1a1d      	subs	r5, r3, r0
   1257e:	4653      	mov	r3, sl
   12580:	1a9e      	subs	r6, r3, r2
   12582:	45b2      	cmp	sl, r6
   12584:	4192      	sbcs	r2, r2
   12586:	4252      	negs	r2, r2
   12588:	1aab      	subs	r3, r5, r2
   1258a:	469a      	mov	sl, r3
   1258c:	4598      	cmp	r8, r3
   1258e:	d100      	bne.n	12592 <__aeabi_ddiv+0x30a>
   12590:	e117      	b.n	127c2 <__aeabi_ddiv+0x53a>
   12592:	0039      	movs	r1, r7
   12594:	0018      	movs	r0, r3
   12596:	f7fe f981 	bl	1089c <__udivsi3>
   1259a:	9b01      	ldr	r3, [sp, #4]
   1259c:	0005      	movs	r5, r0
   1259e:	4343      	muls	r3, r0
   125a0:	0039      	movs	r1, r7
   125a2:	4650      	mov	r0, sl
   125a4:	9304      	str	r3, [sp, #16]
   125a6:	f7fe f9ff 	bl	109a8 <__aeabi_uidivmod>
   125aa:	9804      	ldr	r0, [sp, #16]
   125ac:	040b      	lsls	r3, r1, #16
   125ae:	0c31      	lsrs	r1, r6, #16
   125b0:	4319      	orrs	r1, r3
   125b2:	4288      	cmp	r0, r1
   125b4:	d909      	bls.n	125ca <__aeabi_ddiv+0x342>
   125b6:	4441      	add	r1, r8
   125b8:	1e6b      	subs	r3, r5, #1
   125ba:	4588      	cmp	r8, r1
   125bc:	d900      	bls.n	125c0 <__aeabi_ddiv+0x338>
   125be:	e107      	b.n	127d0 <__aeabi_ddiv+0x548>
   125c0:	4288      	cmp	r0, r1
   125c2:	d800      	bhi.n	125c6 <__aeabi_ddiv+0x33e>
   125c4:	e104      	b.n	127d0 <__aeabi_ddiv+0x548>
   125c6:	3d02      	subs	r5, #2
   125c8:	4441      	add	r1, r8
   125ca:	9b04      	ldr	r3, [sp, #16]
   125cc:	1acb      	subs	r3, r1, r3
   125ce:	0018      	movs	r0, r3
   125d0:	0039      	movs	r1, r7
   125d2:	9304      	str	r3, [sp, #16]
   125d4:	f7fe f962 	bl	1089c <__udivsi3>
   125d8:	9b01      	ldr	r3, [sp, #4]
   125da:	4682      	mov	sl, r0
   125dc:	4343      	muls	r3, r0
   125de:	0039      	movs	r1, r7
   125e0:	9804      	ldr	r0, [sp, #16]
   125e2:	9301      	str	r3, [sp, #4]
   125e4:	f7fe f9e0 	bl	109a8 <__aeabi_uidivmod>
   125e8:	9801      	ldr	r0, [sp, #4]
   125ea:	040b      	lsls	r3, r1, #16
   125ec:	0431      	lsls	r1, r6, #16
   125ee:	0c09      	lsrs	r1, r1, #16
   125f0:	4319      	orrs	r1, r3
   125f2:	4288      	cmp	r0, r1
   125f4:	d90d      	bls.n	12612 <__aeabi_ddiv+0x38a>
   125f6:	4653      	mov	r3, sl
   125f8:	4441      	add	r1, r8
   125fa:	3b01      	subs	r3, #1
   125fc:	4588      	cmp	r8, r1
   125fe:	d900      	bls.n	12602 <__aeabi_ddiv+0x37a>
   12600:	e0e8      	b.n	127d4 <__aeabi_ddiv+0x54c>
   12602:	4288      	cmp	r0, r1
   12604:	d800      	bhi.n	12608 <__aeabi_ddiv+0x380>
   12606:	e0e5      	b.n	127d4 <__aeabi_ddiv+0x54c>
   12608:	2302      	movs	r3, #2
   1260a:	425b      	negs	r3, r3
   1260c:	469c      	mov	ip, r3
   1260e:	4441      	add	r1, r8
   12610:	44e2      	add	sl, ip
   12612:	9b01      	ldr	r3, [sp, #4]
   12614:	042d      	lsls	r5, r5, #16
   12616:	1ace      	subs	r6, r1, r3
   12618:	4651      	mov	r1, sl
   1261a:	4329      	orrs	r1, r5
   1261c:	9d05      	ldr	r5, [sp, #20]
   1261e:	464f      	mov	r7, r9
   12620:	002a      	movs	r2, r5
   12622:	040b      	lsls	r3, r1, #16
   12624:	0c08      	lsrs	r0, r1, #16
   12626:	0c1b      	lsrs	r3, r3, #16
   12628:	435a      	muls	r2, r3
   1262a:	4345      	muls	r5, r0
   1262c:	437b      	muls	r3, r7
   1262e:	4378      	muls	r0, r7
   12630:	195b      	adds	r3, r3, r5
   12632:	0c17      	lsrs	r7, r2, #16
   12634:	18fb      	adds	r3, r7, r3
   12636:	429d      	cmp	r5, r3
   12638:	d903      	bls.n	12642 <__aeabi_ddiv+0x3ba>
   1263a:	2580      	movs	r5, #128	; 0x80
   1263c:	026d      	lsls	r5, r5, #9
   1263e:	46ac      	mov	ip, r5
   12640:	4460      	add	r0, ip
   12642:	0c1d      	lsrs	r5, r3, #16
   12644:	0412      	lsls	r2, r2, #16
   12646:	041b      	lsls	r3, r3, #16
   12648:	0c12      	lsrs	r2, r2, #16
   1264a:	1828      	adds	r0, r5, r0
   1264c:	189b      	adds	r3, r3, r2
   1264e:	4286      	cmp	r6, r0
   12650:	d200      	bcs.n	12654 <__aeabi_ddiv+0x3cc>
   12652:	e093      	b.n	1277c <__aeabi_ddiv+0x4f4>
   12654:	d100      	bne.n	12658 <__aeabi_ddiv+0x3d0>
   12656:	e08e      	b.n	12776 <__aeabi_ddiv+0x4ee>
   12658:	2301      	movs	r3, #1
   1265a:	4319      	orrs	r1, r3
   1265c:	4ba0      	ldr	r3, [pc, #640]	; (128e0 <__aeabi_ddiv+0x658>)
   1265e:	18e3      	adds	r3, r4, r3
   12660:	2b00      	cmp	r3, #0
   12662:	dc00      	bgt.n	12666 <__aeabi_ddiv+0x3de>
   12664:	e099      	b.n	1279a <__aeabi_ddiv+0x512>
   12666:	074a      	lsls	r2, r1, #29
   12668:	d000      	beq.n	1266c <__aeabi_ddiv+0x3e4>
   1266a:	e09e      	b.n	127aa <__aeabi_ddiv+0x522>
   1266c:	465a      	mov	r2, fp
   1266e:	01d2      	lsls	r2, r2, #7
   12670:	d506      	bpl.n	12680 <__aeabi_ddiv+0x3f8>
   12672:	465a      	mov	r2, fp
   12674:	4b9b      	ldr	r3, [pc, #620]	; (128e4 <__aeabi_ddiv+0x65c>)
   12676:	401a      	ands	r2, r3
   12678:	2380      	movs	r3, #128	; 0x80
   1267a:	4693      	mov	fp, r2
   1267c:	00db      	lsls	r3, r3, #3
   1267e:	18e3      	adds	r3, r4, r3
   12680:	4a99      	ldr	r2, [pc, #612]	; (128e8 <__aeabi_ddiv+0x660>)
   12682:	4293      	cmp	r3, r2
   12684:	dd68      	ble.n	12758 <__aeabi_ddiv+0x4d0>
   12686:	2301      	movs	r3, #1
   12688:	9a02      	ldr	r2, [sp, #8]
   1268a:	4c98      	ldr	r4, [pc, #608]	; (128ec <__aeabi_ddiv+0x664>)
   1268c:	401a      	ands	r2, r3
   1268e:	2300      	movs	r3, #0
   12690:	4694      	mov	ip, r2
   12692:	4698      	mov	r8, r3
   12694:	2200      	movs	r2, #0
   12696:	e6c5      	b.n	12424 <__aeabi_ddiv+0x19c>
   12698:	2280      	movs	r2, #128	; 0x80
   1269a:	464b      	mov	r3, r9
   1269c:	0312      	lsls	r2, r2, #12
   1269e:	4213      	tst	r3, r2
   126a0:	d00a      	beq.n	126b8 <__aeabi_ddiv+0x430>
   126a2:	465b      	mov	r3, fp
   126a4:	4213      	tst	r3, r2
   126a6:	d106      	bne.n	126b6 <__aeabi_ddiv+0x42e>
   126a8:	431a      	orrs	r2, r3
   126aa:	0312      	lsls	r2, r2, #12
   126ac:	0b12      	lsrs	r2, r2, #12
   126ae:	46ac      	mov	ip, r5
   126b0:	4688      	mov	r8, r1
   126b2:	4c8e      	ldr	r4, [pc, #568]	; (128ec <__aeabi_ddiv+0x664>)
   126b4:	e6b6      	b.n	12424 <__aeabi_ddiv+0x19c>
   126b6:	464b      	mov	r3, r9
   126b8:	431a      	orrs	r2, r3
   126ba:	0312      	lsls	r2, r2, #12
   126bc:	0b12      	lsrs	r2, r2, #12
   126be:	46bc      	mov	ip, r7
   126c0:	4c8a      	ldr	r4, [pc, #552]	; (128ec <__aeabi_ddiv+0x664>)
   126c2:	e6af      	b.n	12424 <__aeabi_ddiv+0x19c>
   126c4:	0003      	movs	r3, r0
   126c6:	465a      	mov	r2, fp
   126c8:	3b28      	subs	r3, #40	; 0x28
   126ca:	409a      	lsls	r2, r3
   126cc:	2300      	movs	r3, #0
   126ce:	4691      	mov	r9, r2
   126d0:	4698      	mov	r8, r3
   126d2:	e657      	b.n	12384 <__aeabi_ddiv+0xfc>
   126d4:	4658      	mov	r0, fp
   126d6:	f000 ffe9 	bl	136ac <__clzsi2>
   126da:	3020      	adds	r0, #32
   126dc:	e640      	b.n	12360 <__aeabi_ddiv+0xd8>
   126de:	0003      	movs	r3, r0
   126e0:	4652      	mov	r2, sl
   126e2:	3b28      	subs	r3, #40	; 0x28
   126e4:	409a      	lsls	r2, r3
   126e6:	2100      	movs	r1, #0
   126e8:	4693      	mov	fp, r2
   126ea:	e677      	b.n	123dc <__aeabi_ddiv+0x154>
   126ec:	f000 ffde 	bl	136ac <__clzsi2>
   126f0:	3020      	adds	r0, #32
   126f2:	e65f      	b.n	123b4 <__aeabi_ddiv+0x12c>
   126f4:	4588      	cmp	r8, r1
   126f6:	d200      	bcs.n	126fa <__aeabi_ddiv+0x472>
   126f8:	e6c7      	b.n	1248a <__aeabi_ddiv+0x202>
   126fa:	464b      	mov	r3, r9
   126fc:	07de      	lsls	r6, r3, #31
   126fe:	085d      	lsrs	r5, r3, #1
   12700:	4643      	mov	r3, r8
   12702:	085b      	lsrs	r3, r3, #1
   12704:	431e      	orrs	r6, r3
   12706:	4643      	mov	r3, r8
   12708:	07db      	lsls	r3, r3, #31
   1270a:	469a      	mov	sl, r3
   1270c:	e6c2      	b.n	12494 <__aeabi_ddiv+0x20c>
   1270e:	2500      	movs	r5, #0
   12710:	4592      	cmp	sl, r2
   12712:	d300      	bcc.n	12716 <__aeabi_ddiv+0x48e>
   12714:	e733      	b.n	1257e <__aeabi_ddiv+0x2f6>
   12716:	9e03      	ldr	r6, [sp, #12]
   12718:	4659      	mov	r1, fp
   1271a:	46b4      	mov	ip, r6
   1271c:	44e2      	add	sl, ip
   1271e:	45b2      	cmp	sl, r6
   12720:	41ad      	sbcs	r5, r5
   12722:	426d      	negs	r5, r5
   12724:	4445      	add	r5, r8
   12726:	18eb      	adds	r3, r5, r3
   12728:	3901      	subs	r1, #1
   1272a:	4598      	cmp	r8, r3
   1272c:	d207      	bcs.n	1273e <__aeabi_ddiv+0x4b6>
   1272e:	4298      	cmp	r0, r3
   12730:	d900      	bls.n	12734 <__aeabi_ddiv+0x4ac>
   12732:	e07f      	b.n	12834 <__aeabi_ddiv+0x5ac>
   12734:	d100      	bne.n	12738 <__aeabi_ddiv+0x4b0>
   12736:	e0bc      	b.n	128b2 <__aeabi_ddiv+0x62a>
   12738:	1a1d      	subs	r5, r3, r0
   1273a:	468b      	mov	fp, r1
   1273c:	e71f      	b.n	1257e <__aeabi_ddiv+0x2f6>
   1273e:	4598      	cmp	r8, r3
   12740:	d1fa      	bne.n	12738 <__aeabi_ddiv+0x4b0>
   12742:	9d03      	ldr	r5, [sp, #12]
   12744:	4555      	cmp	r5, sl
   12746:	d9f2      	bls.n	1272e <__aeabi_ddiv+0x4a6>
   12748:	4643      	mov	r3, r8
   1274a:	468b      	mov	fp, r1
   1274c:	1a1d      	subs	r5, r3, r0
   1274e:	e716      	b.n	1257e <__aeabi_ddiv+0x2f6>
   12750:	469b      	mov	fp, r3
   12752:	e6ca      	b.n	124ea <__aeabi_ddiv+0x262>
   12754:	0015      	movs	r5, r2
   12756:	e6e7      	b.n	12528 <__aeabi_ddiv+0x2a0>
   12758:	465a      	mov	r2, fp
   1275a:	08c9      	lsrs	r1, r1, #3
   1275c:	0752      	lsls	r2, r2, #29
   1275e:	430a      	orrs	r2, r1
   12760:	055b      	lsls	r3, r3, #21
   12762:	4690      	mov	r8, r2
   12764:	0d5c      	lsrs	r4, r3, #21
   12766:	465a      	mov	r2, fp
   12768:	2301      	movs	r3, #1
   1276a:	9902      	ldr	r1, [sp, #8]
   1276c:	0252      	lsls	r2, r2, #9
   1276e:	4019      	ands	r1, r3
   12770:	0b12      	lsrs	r2, r2, #12
   12772:	468c      	mov	ip, r1
   12774:	e656      	b.n	12424 <__aeabi_ddiv+0x19c>
   12776:	2b00      	cmp	r3, #0
   12778:	d100      	bne.n	1277c <__aeabi_ddiv+0x4f4>
   1277a:	e76f      	b.n	1265c <__aeabi_ddiv+0x3d4>
   1277c:	4446      	add	r6, r8
   1277e:	1e4a      	subs	r2, r1, #1
   12780:	45b0      	cmp	r8, r6
   12782:	d929      	bls.n	127d8 <__aeabi_ddiv+0x550>
   12784:	0011      	movs	r1, r2
   12786:	4286      	cmp	r6, r0
   12788:	d000      	beq.n	1278c <__aeabi_ddiv+0x504>
   1278a:	e765      	b.n	12658 <__aeabi_ddiv+0x3d0>
   1278c:	9a03      	ldr	r2, [sp, #12]
   1278e:	4293      	cmp	r3, r2
   12790:	d000      	beq.n	12794 <__aeabi_ddiv+0x50c>
   12792:	e761      	b.n	12658 <__aeabi_ddiv+0x3d0>
   12794:	e762      	b.n	1265c <__aeabi_ddiv+0x3d4>
   12796:	2101      	movs	r1, #1
   12798:	4249      	negs	r1, r1
   1279a:	2001      	movs	r0, #1
   1279c:	1ac2      	subs	r2, r0, r3
   1279e:	2a38      	cmp	r2, #56	; 0x38
   127a0:	dd21      	ble.n	127e6 <__aeabi_ddiv+0x55e>
   127a2:	9b02      	ldr	r3, [sp, #8]
   127a4:	4003      	ands	r3, r0
   127a6:	469c      	mov	ip, r3
   127a8:	e638      	b.n	1241c <__aeabi_ddiv+0x194>
   127aa:	220f      	movs	r2, #15
   127ac:	400a      	ands	r2, r1
   127ae:	2a04      	cmp	r2, #4
   127b0:	d100      	bne.n	127b4 <__aeabi_ddiv+0x52c>
   127b2:	e75b      	b.n	1266c <__aeabi_ddiv+0x3e4>
   127b4:	000a      	movs	r2, r1
   127b6:	1d11      	adds	r1, r2, #4
   127b8:	4291      	cmp	r1, r2
   127ba:	4192      	sbcs	r2, r2
   127bc:	4252      	negs	r2, r2
   127be:	4493      	add	fp, r2
   127c0:	e754      	b.n	1266c <__aeabi_ddiv+0x3e4>
   127c2:	4b47      	ldr	r3, [pc, #284]	; (128e0 <__aeabi_ddiv+0x658>)
   127c4:	18e3      	adds	r3, r4, r3
   127c6:	2b00      	cmp	r3, #0
   127c8:	dde5      	ble.n	12796 <__aeabi_ddiv+0x50e>
   127ca:	2201      	movs	r2, #1
   127cc:	4252      	negs	r2, r2
   127ce:	e7f2      	b.n	127b6 <__aeabi_ddiv+0x52e>
   127d0:	001d      	movs	r5, r3
   127d2:	e6fa      	b.n	125ca <__aeabi_ddiv+0x342>
   127d4:	469a      	mov	sl, r3
   127d6:	e71c      	b.n	12612 <__aeabi_ddiv+0x38a>
   127d8:	42b0      	cmp	r0, r6
   127da:	d839      	bhi.n	12850 <__aeabi_ddiv+0x5c8>
   127dc:	d06e      	beq.n	128bc <__aeabi_ddiv+0x634>
   127de:	0011      	movs	r1, r2
   127e0:	e73a      	b.n	12658 <__aeabi_ddiv+0x3d0>
   127e2:	9302      	str	r3, [sp, #8]
   127e4:	e73a      	b.n	1265c <__aeabi_ddiv+0x3d4>
   127e6:	2a1f      	cmp	r2, #31
   127e8:	dc3c      	bgt.n	12864 <__aeabi_ddiv+0x5dc>
   127ea:	2320      	movs	r3, #32
   127ec:	1a9b      	subs	r3, r3, r2
   127ee:	000c      	movs	r4, r1
   127f0:	4658      	mov	r0, fp
   127f2:	4099      	lsls	r1, r3
   127f4:	4098      	lsls	r0, r3
   127f6:	1e4b      	subs	r3, r1, #1
   127f8:	4199      	sbcs	r1, r3
   127fa:	465b      	mov	r3, fp
   127fc:	40d4      	lsrs	r4, r2
   127fe:	40d3      	lsrs	r3, r2
   12800:	4320      	orrs	r0, r4
   12802:	4308      	orrs	r0, r1
   12804:	001a      	movs	r2, r3
   12806:	0743      	lsls	r3, r0, #29
   12808:	d009      	beq.n	1281e <__aeabi_ddiv+0x596>
   1280a:	230f      	movs	r3, #15
   1280c:	4003      	ands	r3, r0
   1280e:	2b04      	cmp	r3, #4
   12810:	d005      	beq.n	1281e <__aeabi_ddiv+0x596>
   12812:	0001      	movs	r1, r0
   12814:	1d08      	adds	r0, r1, #4
   12816:	4288      	cmp	r0, r1
   12818:	419b      	sbcs	r3, r3
   1281a:	425b      	negs	r3, r3
   1281c:	18d2      	adds	r2, r2, r3
   1281e:	0213      	lsls	r3, r2, #8
   12820:	d53a      	bpl.n	12898 <__aeabi_ddiv+0x610>
   12822:	2301      	movs	r3, #1
   12824:	9a02      	ldr	r2, [sp, #8]
   12826:	2401      	movs	r4, #1
   12828:	401a      	ands	r2, r3
   1282a:	2300      	movs	r3, #0
   1282c:	4694      	mov	ip, r2
   1282e:	4698      	mov	r8, r3
   12830:	2200      	movs	r2, #0
   12832:	e5f7      	b.n	12424 <__aeabi_ddiv+0x19c>
   12834:	2102      	movs	r1, #2
   12836:	4249      	negs	r1, r1
   12838:	468c      	mov	ip, r1
   1283a:	9d03      	ldr	r5, [sp, #12]
   1283c:	44e3      	add	fp, ip
   1283e:	46ac      	mov	ip, r5
   12840:	44e2      	add	sl, ip
   12842:	45aa      	cmp	sl, r5
   12844:	41ad      	sbcs	r5, r5
   12846:	426d      	negs	r5, r5
   12848:	4445      	add	r5, r8
   1284a:	18ed      	adds	r5, r5, r3
   1284c:	1a2d      	subs	r5, r5, r0
   1284e:	e696      	b.n	1257e <__aeabi_ddiv+0x2f6>
   12850:	1e8a      	subs	r2, r1, #2
   12852:	9903      	ldr	r1, [sp, #12]
   12854:	004d      	lsls	r5, r1, #1
   12856:	428d      	cmp	r5, r1
   12858:	4189      	sbcs	r1, r1
   1285a:	4249      	negs	r1, r1
   1285c:	4441      	add	r1, r8
   1285e:	1876      	adds	r6, r6, r1
   12860:	9503      	str	r5, [sp, #12]
   12862:	e78f      	b.n	12784 <__aeabi_ddiv+0x4fc>
   12864:	201f      	movs	r0, #31
   12866:	4240      	negs	r0, r0
   12868:	1ac3      	subs	r3, r0, r3
   1286a:	4658      	mov	r0, fp
   1286c:	40d8      	lsrs	r0, r3
   1286e:	0003      	movs	r3, r0
   12870:	2a20      	cmp	r2, #32
   12872:	d028      	beq.n	128c6 <__aeabi_ddiv+0x63e>
   12874:	2040      	movs	r0, #64	; 0x40
   12876:	465d      	mov	r5, fp
   12878:	1a82      	subs	r2, r0, r2
   1287a:	4095      	lsls	r5, r2
   1287c:	4329      	orrs	r1, r5
   1287e:	1e4a      	subs	r2, r1, #1
   12880:	4191      	sbcs	r1, r2
   12882:	4319      	orrs	r1, r3
   12884:	2307      	movs	r3, #7
   12886:	2200      	movs	r2, #0
   12888:	400b      	ands	r3, r1
   1288a:	d009      	beq.n	128a0 <__aeabi_ddiv+0x618>
   1288c:	230f      	movs	r3, #15
   1288e:	2200      	movs	r2, #0
   12890:	400b      	ands	r3, r1
   12892:	0008      	movs	r0, r1
   12894:	2b04      	cmp	r3, #4
   12896:	d1bd      	bne.n	12814 <__aeabi_ddiv+0x58c>
   12898:	0001      	movs	r1, r0
   1289a:	0753      	lsls	r3, r2, #29
   1289c:	0252      	lsls	r2, r2, #9
   1289e:	0b12      	lsrs	r2, r2, #12
   128a0:	08c9      	lsrs	r1, r1, #3
   128a2:	4319      	orrs	r1, r3
   128a4:	2301      	movs	r3, #1
   128a6:	4688      	mov	r8, r1
   128a8:	9902      	ldr	r1, [sp, #8]
   128aa:	2400      	movs	r4, #0
   128ac:	4019      	ands	r1, r3
   128ae:	468c      	mov	ip, r1
   128b0:	e5b8      	b.n	12424 <__aeabi_ddiv+0x19c>
   128b2:	4552      	cmp	r2, sl
   128b4:	d8be      	bhi.n	12834 <__aeabi_ddiv+0x5ac>
   128b6:	468b      	mov	fp, r1
   128b8:	2500      	movs	r5, #0
   128ba:	e660      	b.n	1257e <__aeabi_ddiv+0x2f6>
   128bc:	9d03      	ldr	r5, [sp, #12]
   128be:	429d      	cmp	r5, r3
   128c0:	d3c6      	bcc.n	12850 <__aeabi_ddiv+0x5c8>
   128c2:	0011      	movs	r1, r2
   128c4:	e762      	b.n	1278c <__aeabi_ddiv+0x504>
   128c6:	2500      	movs	r5, #0
   128c8:	e7d8      	b.n	1287c <__aeabi_ddiv+0x5f4>
   128ca:	2280      	movs	r2, #128	; 0x80
   128cc:	465b      	mov	r3, fp
   128ce:	0312      	lsls	r2, r2, #12
   128d0:	431a      	orrs	r2, r3
   128d2:	9b01      	ldr	r3, [sp, #4]
   128d4:	0312      	lsls	r2, r2, #12
   128d6:	0b12      	lsrs	r2, r2, #12
   128d8:	469c      	mov	ip, r3
   128da:	4688      	mov	r8, r1
   128dc:	4c03      	ldr	r4, [pc, #12]	; (128ec <__aeabi_ddiv+0x664>)
   128de:	e5a1      	b.n	12424 <__aeabi_ddiv+0x19c>
   128e0:	000003ff 	.word	0x000003ff
   128e4:	feffffff 	.word	0xfeffffff
   128e8:	000007fe 	.word	0x000007fe
   128ec:	000007ff 	.word	0x000007ff

000128f0 <__aeabi_dmul>:
   128f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   128f2:	4657      	mov	r7, sl
   128f4:	4645      	mov	r5, r8
   128f6:	46de      	mov	lr, fp
   128f8:	464e      	mov	r6, r9
   128fa:	b5e0      	push	{r5, r6, r7, lr}
   128fc:	030c      	lsls	r4, r1, #12
   128fe:	4698      	mov	r8, r3
   12900:	004e      	lsls	r6, r1, #1
   12902:	0b23      	lsrs	r3, r4, #12
   12904:	b087      	sub	sp, #28
   12906:	0007      	movs	r7, r0
   12908:	4692      	mov	sl, r2
   1290a:	469b      	mov	fp, r3
   1290c:	0d76      	lsrs	r6, r6, #21
   1290e:	0fcd      	lsrs	r5, r1, #31
   12910:	2e00      	cmp	r6, #0
   12912:	d06b      	beq.n	129ec <__aeabi_dmul+0xfc>
   12914:	4b6d      	ldr	r3, [pc, #436]	; (12acc <__aeabi_dmul+0x1dc>)
   12916:	429e      	cmp	r6, r3
   12918:	d035      	beq.n	12986 <__aeabi_dmul+0x96>
   1291a:	2480      	movs	r4, #128	; 0x80
   1291c:	465b      	mov	r3, fp
   1291e:	0f42      	lsrs	r2, r0, #29
   12920:	0424      	lsls	r4, r4, #16
   12922:	00db      	lsls	r3, r3, #3
   12924:	4314      	orrs	r4, r2
   12926:	431c      	orrs	r4, r3
   12928:	00c3      	lsls	r3, r0, #3
   1292a:	4699      	mov	r9, r3
   1292c:	4b68      	ldr	r3, [pc, #416]	; (12ad0 <__aeabi_dmul+0x1e0>)
   1292e:	46a3      	mov	fp, r4
   12930:	469c      	mov	ip, r3
   12932:	2300      	movs	r3, #0
   12934:	2700      	movs	r7, #0
   12936:	4466      	add	r6, ip
   12938:	9302      	str	r3, [sp, #8]
   1293a:	4643      	mov	r3, r8
   1293c:	031c      	lsls	r4, r3, #12
   1293e:	005a      	lsls	r2, r3, #1
   12940:	0fdb      	lsrs	r3, r3, #31
   12942:	4650      	mov	r0, sl
   12944:	0b24      	lsrs	r4, r4, #12
   12946:	0d52      	lsrs	r2, r2, #21
   12948:	4698      	mov	r8, r3
   1294a:	d100      	bne.n	1294e <__aeabi_dmul+0x5e>
   1294c:	e076      	b.n	12a3c <__aeabi_dmul+0x14c>
   1294e:	4b5f      	ldr	r3, [pc, #380]	; (12acc <__aeabi_dmul+0x1dc>)
   12950:	429a      	cmp	r2, r3
   12952:	d06d      	beq.n	12a30 <__aeabi_dmul+0x140>
   12954:	2380      	movs	r3, #128	; 0x80
   12956:	0f41      	lsrs	r1, r0, #29
   12958:	041b      	lsls	r3, r3, #16
   1295a:	430b      	orrs	r3, r1
   1295c:	495c      	ldr	r1, [pc, #368]	; (12ad0 <__aeabi_dmul+0x1e0>)
   1295e:	00e4      	lsls	r4, r4, #3
   12960:	468c      	mov	ip, r1
   12962:	431c      	orrs	r4, r3
   12964:	00c3      	lsls	r3, r0, #3
   12966:	2000      	movs	r0, #0
   12968:	4462      	add	r2, ip
   1296a:	4641      	mov	r1, r8
   1296c:	18b6      	adds	r6, r6, r2
   1296e:	4069      	eors	r1, r5
   12970:	1c72      	adds	r2, r6, #1
   12972:	9101      	str	r1, [sp, #4]
   12974:	4694      	mov	ip, r2
   12976:	4307      	orrs	r7, r0
   12978:	2f0f      	cmp	r7, #15
   1297a:	d900      	bls.n	1297e <__aeabi_dmul+0x8e>
   1297c:	e0b0      	b.n	12ae0 <__aeabi_dmul+0x1f0>
   1297e:	4a55      	ldr	r2, [pc, #340]	; (12ad4 <__aeabi_dmul+0x1e4>)
   12980:	00bf      	lsls	r7, r7, #2
   12982:	59d2      	ldr	r2, [r2, r7]
   12984:	4697      	mov	pc, r2
   12986:	465b      	mov	r3, fp
   12988:	4303      	orrs	r3, r0
   1298a:	4699      	mov	r9, r3
   1298c:	d000      	beq.n	12990 <__aeabi_dmul+0xa0>
   1298e:	e087      	b.n	12aa0 <__aeabi_dmul+0x1b0>
   12990:	2300      	movs	r3, #0
   12992:	469b      	mov	fp, r3
   12994:	3302      	adds	r3, #2
   12996:	2708      	movs	r7, #8
   12998:	9302      	str	r3, [sp, #8]
   1299a:	e7ce      	b.n	1293a <__aeabi_dmul+0x4a>
   1299c:	4642      	mov	r2, r8
   1299e:	9201      	str	r2, [sp, #4]
   129a0:	2802      	cmp	r0, #2
   129a2:	d067      	beq.n	12a74 <__aeabi_dmul+0x184>
   129a4:	2803      	cmp	r0, #3
   129a6:	d100      	bne.n	129aa <__aeabi_dmul+0xba>
   129a8:	e20e      	b.n	12dc8 <__aeabi_dmul+0x4d8>
   129aa:	2801      	cmp	r0, #1
   129ac:	d000      	beq.n	129b0 <__aeabi_dmul+0xc0>
   129ae:	e162      	b.n	12c76 <__aeabi_dmul+0x386>
   129b0:	2300      	movs	r3, #0
   129b2:	2400      	movs	r4, #0
   129b4:	2200      	movs	r2, #0
   129b6:	4699      	mov	r9, r3
   129b8:	9901      	ldr	r1, [sp, #4]
   129ba:	4001      	ands	r1, r0
   129bc:	b2cd      	uxtb	r5, r1
   129be:	2100      	movs	r1, #0
   129c0:	0312      	lsls	r2, r2, #12
   129c2:	0d0b      	lsrs	r3, r1, #20
   129c4:	0b12      	lsrs	r2, r2, #12
   129c6:	051b      	lsls	r3, r3, #20
   129c8:	4313      	orrs	r3, r2
   129ca:	4a43      	ldr	r2, [pc, #268]	; (12ad8 <__aeabi_dmul+0x1e8>)
   129cc:	0524      	lsls	r4, r4, #20
   129ce:	4013      	ands	r3, r2
   129d0:	431c      	orrs	r4, r3
   129d2:	0064      	lsls	r4, r4, #1
   129d4:	07ed      	lsls	r5, r5, #31
   129d6:	0864      	lsrs	r4, r4, #1
   129d8:	432c      	orrs	r4, r5
   129da:	4648      	mov	r0, r9
   129dc:	0021      	movs	r1, r4
   129de:	b007      	add	sp, #28
   129e0:	bc3c      	pop	{r2, r3, r4, r5}
   129e2:	4690      	mov	r8, r2
   129e4:	4699      	mov	r9, r3
   129e6:	46a2      	mov	sl, r4
   129e8:	46ab      	mov	fp, r5
   129ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   129ec:	4303      	orrs	r3, r0
   129ee:	4699      	mov	r9, r3
   129f0:	d04f      	beq.n	12a92 <__aeabi_dmul+0x1a2>
   129f2:	465b      	mov	r3, fp
   129f4:	2b00      	cmp	r3, #0
   129f6:	d100      	bne.n	129fa <__aeabi_dmul+0x10a>
   129f8:	e189      	b.n	12d0e <__aeabi_dmul+0x41e>
   129fa:	4658      	mov	r0, fp
   129fc:	f000 fe56 	bl	136ac <__clzsi2>
   12a00:	0003      	movs	r3, r0
   12a02:	3b0b      	subs	r3, #11
   12a04:	2b1c      	cmp	r3, #28
   12a06:	dd00      	ble.n	12a0a <__aeabi_dmul+0x11a>
   12a08:	e17a      	b.n	12d00 <__aeabi_dmul+0x410>
   12a0a:	221d      	movs	r2, #29
   12a0c:	1ad3      	subs	r3, r2, r3
   12a0e:	003a      	movs	r2, r7
   12a10:	0001      	movs	r1, r0
   12a12:	465c      	mov	r4, fp
   12a14:	40da      	lsrs	r2, r3
   12a16:	3908      	subs	r1, #8
   12a18:	408c      	lsls	r4, r1
   12a1a:	0013      	movs	r3, r2
   12a1c:	408f      	lsls	r7, r1
   12a1e:	4323      	orrs	r3, r4
   12a20:	469b      	mov	fp, r3
   12a22:	46b9      	mov	r9, r7
   12a24:	2300      	movs	r3, #0
   12a26:	4e2d      	ldr	r6, [pc, #180]	; (12adc <__aeabi_dmul+0x1ec>)
   12a28:	2700      	movs	r7, #0
   12a2a:	1a36      	subs	r6, r6, r0
   12a2c:	9302      	str	r3, [sp, #8]
   12a2e:	e784      	b.n	1293a <__aeabi_dmul+0x4a>
   12a30:	4653      	mov	r3, sl
   12a32:	4323      	orrs	r3, r4
   12a34:	d12a      	bne.n	12a8c <__aeabi_dmul+0x19c>
   12a36:	2400      	movs	r4, #0
   12a38:	2002      	movs	r0, #2
   12a3a:	e796      	b.n	1296a <__aeabi_dmul+0x7a>
   12a3c:	4653      	mov	r3, sl
   12a3e:	4323      	orrs	r3, r4
   12a40:	d020      	beq.n	12a84 <__aeabi_dmul+0x194>
   12a42:	2c00      	cmp	r4, #0
   12a44:	d100      	bne.n	12a48 <__aeabi_dmul+0x158>
   12a46:	e157      	b.n	12cf8 <__aeabi_dmul+0x408>
   12a48:	0020      	movs	r0, r4
   12a4a:	f000 fe2f 	bl	136ac <__clzsi2>
   12a4e:	0003      	movs	r3, r0
   12a50:	3b0b      	subs	r3, #11
   12a52:	2b1c      	cmp	r3, #28
   12a54:	dd00      	ble.n	12a58 <__aeabi_dmul+0x168>
   12a56:	e149      	b.n	12cec <__aeabi_dmul+0x3fc>
   12a58:	211d      	movs	r1, #29
   12a5a:	1acb      	subs	r3, r1, r3
   12a5c:	4651      	mov	r1, sl
   12a5e:	0002      	movs	r2, r0
   12a60:	40d9      	lsrs	r1, r3
   12a62:	4653      	mov	r3, sl
   12a64:	3a08      	subs	r2, #8
   12a66:	4094      	lsls	r4, r2
   12a68:	4093      	lsls	r3, r2
   12a6a:	430c      	orrs	r4, r1
   12a6c:	4a1b      	ldr	r2, [pc, #108]	; (12adc <__aeabi_dmul+0x1ec>)
   12a6e:	1a12      	subs	r2, r2, r0
   12a70:	2000      	movs	r0, #0
   12a72:	e77a      	b.n	1296a <__aeabi_dmul+0x7a>
   12a74:	2501      	movs	r5, #1
   12a76:	9b01      	ldr	r3, [sp, #4]
   12a78:	4c14      	ldr	r4, [pc, #80]	; (12acc <__aeabi_dmul+0x1dc>)
   12a7a:	401d      	ands	r5, r3
   12a7c:	2300      	movs	r3, #0
   12a7e:	2200      	movs	r2, #0
   12a80:	4699      	mov	r9, r3
   12a82:	e79c      	b.n	129be <__aeabi_dmul+0xce>
   12a84:	2400      	movs	r4, #0
   12a86:	2200      	movs	r2, #0
   12a88:	2001      	movs	r0, #1
   12a8a:	e76e      	b.n	1296a <__aeabi_dmul+0x7a>
   12a8c:	4653      	mov	r3, sl
   12a8e:	2003      	movs	r0, #3
   12a90:	e76b      	b.n	1296a <__aeabi_dmul+0x7a>
   12a92:	2300      	movs	r3, #0
   12a94:	469b      	mov	fp, r3
   12a96:	3301      	adds	r3, #1
   12a98:	2704      	movs	r7, #4
   12a9a:	2600      	movs	r6, #0
   12a9c:	9302      	str	r3, [sp, #8]
   12a9e:	e74c      	b.n	1293a <__aeabi_dmul+0x4a>
   12aa0:	2303      	movs	r3, #3
   12aa2:	4681      	mov	r9, r0
   12aa4:	270c      	movs	r7, #12
   12aa6:	9302      	str	r3, [sp, #8]
   12aa8:	e747      	b.n	1293a <__aeabi_dmul+0x4a>
   12aaa:	2280      	movs	r2, #128	; 0x80
   12aac:	2300      	movs	r3, #0
   12aae:	2500      	movs	r5, #0
   12ab0:	0312      	lsls	r2, r2, #12
   12ab2:	4699      	mov	r9, r3
   12ab4:	4c05      	ldr	r4, [pc, #20]	; (12acc <__aeabi_dmul+0x1dc>)
   12ab6:	e782      	b.n	129be <__aeabi_dmul+0xce>
   12ab8:	465c      	mov	r4, fp
   12aba:	464b      	mov	r3, r9
   12abc:	9802      	ldr	r0, [sp, #8]
   12abe:	e76f      	b.n	129a0 <__aeabi_dmul+0xb0>
   12ac0:	465c      	mov	r4, fp
   12ac2:	464b      	mov	r3, r9
   12ac4:	9501      	str	r5, [sp, #4]
   12ac6:	9802      	ldr	r0, [sp, #8]
   12ac8:	e76a      	b.n	129a0 <__aeabi_dmul+0xb0>
   12aca:	46c0      	nop			; (mov r8, r8)
   12acc:	000007ff 	.word	0x000007ff
   12ad0:	fffffc01 	.word	0xfffffc01
   12ad4:	0001b7b8 	.word	0x0001b7b8
   12ad8:	800fffff 	.word	0x800fffff
   12adc:	fffffc0d 	.word	0xfffffc0d
   12ae0:	464a      	mov	r2, r9
   12ae2:	4649      	mov	r1, r9
   12ae4:	0c17      	lsrs	r7, r2, #16
   12ae6:	0c1a      	lsrs	r2, r3, #16
   12ae8:	041b      	lsls	r3, r3, #16
   12aea:	0c1b      	lsrs	r3, r3, #16
   12aec:	0408      	lsls	r0, r1, #16
   12aee:	0019      	movs	r1, r3
   12af0:	0c00      	lsrs	r0, r0, #16
   12af2:	4341      	muls	r1, r0
   12af4:	0015      	movs	r5, r2
   12af6:	4688      	mov	r8, r1
   12af8:	0019      	movs	r1, r3
   12afa:	437d      	muls	r5, r7
   12afc:	4379      	muls	r1, r7
   12afe:	9503      	str	r5, [sp, #12]
   12b00:	4689      	mov	r9, r1
   12b02:	0029      	movs	r1, r5
   12b04:	0015      	movs	r5, r2
   12b06:	4345      	muls	r5, r0
   12b08:	444d      	add	r5, r9
   12b0a:	9502      	str	r5, [sp, #8]
   12b0c:	4645      	mov	r5, r8
   12b0e:	0c2d      	lsrs	r5, r5, #16
   12b10:	46aa      	mov	sl, r5
   12b12:	9d02      	ldr	r5, [sp, #8]
   12b14:	4455      	add	r5, sl
   12b16:	45a9      	cmp	r9, r5
   12b18:	d906      	bls.n	12b28 <__aeabi_dmul+0x238>
   12b1a:	468a      	mov	sl, r1
   12b1c:	2180      	movs	r1, #128	; 0x80
   12b1e:	0249      	lsls	r1, r1, #9
   12b20:	4689      	mov	r9, r1
   12b22:	44ca      	add	sl, r9
   12b24:	4651      	mov	r1, sl
   12b26:	9103      	str	r1, [sp, #12]
   12b28:	0c29      	lsrs	r1, r5, #16
   12b2a:	9104      	str	r1, [sp, #16]
   12b2c:	4641      	mov	r1, r8
   12b2e:	0409      	lsls	r1, r1, #16
   12b30:	042d      	lsls	r5, r5, #16
   12b32:	0c09      	lsrs	r1, r1, #16
   12b34:	4688      	mov	r8, r1
   12b36:	0029      	movs	r1, r5
   12b38:	0c25      	lsrs	r5, r4, #16
   12b3a:	0424      	lsls	r4, r4, #16
   12b3c:	4441      	add	r1, r8
   12b3e:	0c24      	lsrs	r4, r4, #16
   12b40:	9105      	str	r1, [sp, #20]
   12b42:	0021      	movs	r1, r4
   12b44:	4341      	muls	r1, r0
   12b46:	4688      	mov	r8, r1
   12b48:	0021      	movs	r1, r4
   12b4a:	4379      	muls	r1, r7
   12b4c:	468a      	mov	sl, r1
   12b4e:	4368      	muls	r0, r5
   12b50:	4641      	mov	r1, r8
   12b52:	4450      	add	r0, sl
   12b54:	4681      	mov	r9, r0
   12b56:	0c08      	lsrs	r0, r1, #16
   12b58:	4448      	add	r0, r9
   12b5a:	436f      	muls	r7, r5
   12b5c:	4582      	cmp	sl, r0
   12b5e:	d903      	bls.n	12b68 <__aeabi_dmul+0x278>
   12b60:	2180      	movs	r1, #128	; 0x80
   12b62:	0249      	lsls	r1, r1, #9
   12b64:	4689      	mov	r9, r1
   12b66:	444f      	add	r7, r9
   12b68:	0c01      	lsrs	r1, r0, #16
   12b6a:	4689      	mov	r9, r1
   12b6c:	0039      	movs	r1, r7
   12b6e:	4449      	add	r1, r9
   12b70:	9102      	str	r1, [sp, #8]
   12b72:	4641      	mov	r1, r8
   12b74:	040f      	lsls	r7, r1, #16
   12b76:	9904      	ldr	r1, [sp, #16]
   12b78:	0c3f      	lsrs	r7, r7, #16
   12b7a:	4688      	mov	r8, r1
   12b7c:	0400      	lsls	r0, r0, #16
   12b7e:	19c0      	adds	r0, r0, r7
   12b80:	4480      	add	r8, r0
   12b82:	4641      	mov	r1, r8
   12b84:	9104      	str	r1, [sp, #16]
   12b86:	4659      	mov	r1, fp
   12b88:	0c0f      	lsrs	r7, r1, #16
   12b8a:	0409      	lsls	r1, r1, #16
   12b8c:	0c09      	lsrs	r1, r1, #16
   12b8e:	4688      	mov	r8, r1
   12b90:	4359      	muls	r1, r3
   12b92:	468a      	mov	sl, r1
   12b94:	0039      	movs	r1, r7
   12b96:	4351      	muls	r1, r2
   12b98:	4689      	mov	r9, r1
   12b9a:	4641      	mov	r1, r8
   12b9c:	434a      	muls	r2, r1
   12b9e:	4651      	mov	r1, sl
   12ba0:	0c09      	lsrs	r1, r1, #16
   12ba2:	468b      	mov	fp, r1
   12ba4:	437b      	muls	r3, r7
   12ba6:	18d2      	adds	r2, r2, r3
   12ba8:	445a      	add	r2, fp
   12baa:	4293      	cmp	r3, r2
   12bac:	d903      	bls.n	12bb6 <__aeabi_dmul+0x2c6>
   12bae:	2380      	movs	r3, #128	; 0x80
   12bb0:	025b      	lsls	r3, r3, #9
   12bb2:	469b      	mov	fp, r3
   12bb4:	44d9      	add	r9, fp
   12bb6:	4651      	mov	r1, sl
   12bb8:	0409      	lsls	r1, r1, #16
   12bba:	0c09      	lsrs	r1, r1, #16
   12bbc:	468a      	mov	sl, r1
   12bbe:	4641      	mov	r1, r8
   12bc0:	4361      	muls	r1, r4
   12bc2:	437c      	muls	r4, r7
   12bc4:	0c13      	lsrs	r3, r2, #16
   12bc6:	0412      	lsls	r2, r2, #16
   12bc8:	444b      	add	r3, r9
   12bca:	4452      	add	r2, sl
   12bcc:	46a1      	mov	r9, r4
   12bce:	468a      	mov	sl, r1
   12bd0:	003c      	movs	r4, r7
   12bd2:	4641      	mov	r1, r8
   12bd4:	436c      	muls	r4, r5
   12bd6:	434d      	muls	r5, r1
   12bd8:	4651      	mov	r1, sl
   12bda:	444d      	add	r5, r9
   12bdc:	0c0f      	lsrs	r7, r1, #16
   12bde:	197d      	adds	r5, r7, r5
   12be0:	45a9      	cmp	r9, r5
   12be2:	d903      	bls.n	12bec <__aeabi_dmul+0x2fc>
   12be4:	2180      	movs	r1, #128	; 0x80
   12be6:	0249      	lsls	r1, r1, #9
   12be8:	4688      	mov	r8, r1
   12bea:	4444      	add	r4, r8
   12bec:	9f04      	ldr	r7, [sp, #16]
   12bee:	9903      	ldr	r1, [sp, #12]
   12bf0:	46b8      	mov	r8, r7
   12bf2:	4441      	add	r1, r8
   12bf4:	468b      	mov	fp, r1
   12bf6:	4583      	cmp	fp, r0
   12bf8:	4180      	sbcs	r0, r0
   12bfa:	4241      	negs	r1, r0
   12bfc:	4688      	mov	r8, r1
   12bfe:	4651      	mov	r1, sl
   12c00:	0408      	lsls	r0, r1, #16
   12c02:	042f      	lsls	r7, r5, #16
   12c04:	0c00      	lsrs	r0, r0, #16
   12c06:	183f      	adds	r7, r7, r0
   12c08:	4658      	mov	r0, fp
   12c0a:	9902      	ldr	r1, [sp, #8]
   12c0c:	1810      	adds	r0, r2, r0
   12c0e:	4689      	mov	r9, r1
   12c10:	4290      	cmp	r0, r2
   12c12:	4192      	sbcs	r2, r2
   12c14:	444f      	add	r7, r9
   12c16:	46ba      	mov	sl, r7
   12c18:	4252      	negs	r2, r2
   12c1a:	4699      	mov	r9, r3
   12c1c:	4693      	mov	fp, r2
   12c1e:	44c2      	add	sl, r8
   12c20:	44d1      	add	r9, sl
   12c22:	44cb      	add	fp, r9
   12c24:	428f      	cmp	r7, r1
   12c26:	41bf      	sbcs	r7, r7
   12c28:	45c2      	cmp	sl, r8
   12c2a:	4189      	sbcs	r1, r1
   12c2c:	4599      	cmp	r9, r3
   12c2e:	419b      	sbcs	r3, r3
   12c30:	4593      	cmp	fp, r2
   12c32:	4192      	sbcs	r2, r2
   12c34:	427f      	negs	r7, r7
   12c36:	4249      	negs	r1, r1
   12c38:	0c2d      	lsrs	r5, r5, #16
   12c3a:	4252      	negs	r2, r2
   12c3c:	430f      	orrs	r7, r1
   12c3e:	425b      	negs	r3, r3
   12c40:	4313      	orrs	r3, r2
   12c42:	197f      	adds	r7, r7, r5
   12c44:	18ff      	adds	r7, r7, r3
   12c46:	465b      	mov	r3, fp
   12c48:	193c      	adds	r4, r7, r4
   12c4a:	0ddb      	lsrs	r3, r3, #23
   12c4c:	9a05      	ldr	r2, [sp, #20]
   12c4e:	0264      	lsls	r4, r4, #9
   12c50:	431c      	orrs	r4, r3
   12c52:	0243      	lsls	r3, r0, #9
   12c54:	4313      	orrs	r3, r2
   12c56:	1e5d      	subs	r5, r3, #1
   12c58:	41ab      	sbcs	r3, r5
   12c5a:	465a      	mov	r2, fp
   12c5c:	0dc0      	lsrs	r0, r0, #23
   12c5e:	4303      	orrs	r3, r0
   12c60:	0252      	lsls	r2, r2, #9
   12c62:	4313      	orrs	r3, r2
   12c64:	01e2      	lsls	r2, r4, #7
   12c66:	d556      	bpl.n	12d16 <__aeabi_dmul+0x426>
   12c68:	2001      	movs	r0, #1
   12c6a:	085a      	lsrs	r2, r3, #1
   12c6c:	4003      	ands	r3, r0
   12c6e:	4313      	orrs	r3, r2
   12c70:	07e2      	lsls	r2, r4, #31
   12c72:	4313      	orrs	r3, r2
   12c74:	0864      	lsrs	r4, r4, #1
   12c76:	485a      	ldr	r0, [pc, #360]	; (12de0 <__aeabi_dmul+0x4f0>)
   12c78:	4460      	add	r0, ip
   12c7a:	2800      	cmp	r0, #0
   12c7c:	dd4d      	ble.n	12d1a <__aeabi_dmul+0x42a>
   12c7e:	075a      	lsls	r2, r3, #29
   12c80:	d009      	beq.n	12c96 <__aeabi_dmul+0x3a6>
   12c82:	220f      	movs	r2, #15
   12c84:	401a      	ands	r2, r3
   12c86:	2a04      	cmp	r2, #4
   12c88:	d005      	beq.n	12c96 <__aeabi_dmul+0x3a6>
   12c8a:	1d1a      	adds	r2, r3, #4
   12c8c:	429a      	cmp	r2, r3
   12c8e:	419b      	sbcs	r3, r3
   12c90:	425b      	negs	r3, r3
   12c92:	18e4      	adds	r4, r4, r3
   12c94:	0013      	movs	r3, r2
   12c96:	01e2      	lsls	r2, r4, #7
   12c98:	d504      	bpl.n	12ca4 <__aeabi_dmul+0x3b4>
   12c9a:	2080      	movs	r0, #128	; 0x80
   12c9c:	4a51      	ldr	r2, [pc, #324]	; (12de4 <__aeabi_dmul+0x4f4>)
   12c9e:	00c0      	lsls	r0, r0, #3
   12ca0:	4014      	ands	r4, r2
   12ca2:	4460      	add	r0, ip
   12ca4:	4a50      	ldr	r2, [pc, #320]	; (12de8 <__aeabi_dmul+0x4f8>)
   12ca6:	4290      	cmp	r0, r2
   12ca8:	dd00      	ble.n	12cac <__aeabi_dmul+0x3bc>
   12caa:	e6e3      	b.n	12a74 <__aeabi_dmul+0x184>
   12cac:	2501      	movs	r5, #1
   12cae:	08db      	lsrs	r3, r3, #3
   12cb0:	0762      	lsls	r2, r4, #29
   12cb2:	431a      	orrs	r2, r3
   12cb4:	0264      	lsls	r4, r4, #9
   12cb6:	9b01      	ldr	r3, [sp, #4]
   12cb8:	4691      	mov	r9, r2
   12cba:	0b22      	lsrs	r2, r4, #12
   12cbc:	0544      	lsls	r4, r0, #21
   12cbe:	0d64      	lsrs	r4, r4, #21
   12cc0:	401d      	ands	r5, r3
   12cc2:	e67c      	b.n	129be <__aeabi_dmul+0xce>
   12cc4:	2280      	movs	r2, #128	; 0x80
   12cc6:	4659      	mov	r1, fp
   12cc8:	0312      	lsls	r2, r2, #12
   12cca:	4211      	tst	r1, r2
   12ccc:	d008      	beq.n	12ce0 <__aeabi_dmul+0x3f0>
   12cce:	4214      	tst	r4, r2
   12cd0:	d106      	bne.n	12ce0 <__aeabi_dmul+0x3f0>
   12cd2:	4322      	orrs	r2, r4
   12cd4:	0312      	lsls	r2, r2, #12
   12cd6:	0b12      	lsrs	r2, r2, #12
   12cd8:	4645      	mov	r5, r8
   12cda:	4699      	mov	r9, r3
   12cdc:	4c43      	ldr	r4, [pc, #268]	; (12dec <__aeabi_dmul+0x4fc>)
   12cde:	e66e      	b.n	129be <__aeabi_dmul+0xce>
   12ce0:	465b      	mov	r3, fp
   12ce2:	431a      	orrs	r2, r3
   12ce4:	0312      	lsls	r2, r2, #12
   12ce6:	0b12      	lsrs	r2, r2, #12
   12ce8:	4c40      	ldr	r4, [pc, #256]	; (12dec <__aeabi_dmul+0x4fc>)
   12cea:	e668      	b.n	129be <__aeabi_dmul+0xce>
   12cec:	0003      	movs	r3, r0
   12cee:	4654      	mov	r4, sl
   12cf0:	3b28      	subs	r3, #40	; 0x28
   12cf2:	409c      	lsls	r4, r3
   12cf4:	2300      	movs	r3, #0
   12cf6:	e6b9      	b.n	12a6c <__aeabi_dmul+0x17c>
   12cf8:	f000 fcd8 	bl	136ac <__clzsi2>
   12cfc:	3020      	adds	r0, #32
   12cfe:	e6a6      	b.n	12a4e <__aeabi_dmul+0x15e>
   12d00:	0003      	movs	r3, r0
   12d02:	3b28      	subs	r3, #40	; 0x28
   12d04:	409f      	lsls	r7, r3
   12d06:	2300      	movs	r3, #0
   12d08:	46bb      	mov	fp, r7
   12d0a:	4699      	mov	r9, r3
   12d0c:	e68a      	b.n	12a24 <__aeabi_dmul+0x134>
   12d0e:	f000 fccd 	bl	136ac <__clzsi2>
   12d12:	3020      	adds	r0, #32
   12d14:	e674      	b.n	12a00 <__aeabi_dmul+0x110>
   12d16:	46b4      	mov	ip, r6
   12d18:	e7ad      	b.n	12c76 <__aeabi_dmul+0x386>
   12d1a:	2501      	movs	r5, #1
   12d1c:	1a2a      	subs	r2, r5, r0
   12d1e:	2a38      	cmp	r2, #56	; 0x38
   12d20:	dd06      	ble.n	12d30 <__aeabi_dmul+0x440>
   12d22:	9b01      	ldr	r3, [sp, #4]
   12d24:	2400      	movs	r4, #0
   12d26:	401d      	ands	r5, r3
   12d28:	2300      	movs	r3, #0
   12d2a:	2200      	movs	r2, #0
   12d2c:	4699      	mov	r9, r3
   12d2e:	e646      	b.n	129be <__aeabi_dmul+0xce>
   12d30:	2a1f      	cmp	r2, #31
   12d32:	dc21      	bgt.n	12d78 <__aeabi_dmul+0x488>
   12d34:	2520      	movs	r5, #32
   12d36:	0020      	movs	r0, r4
   12d38:	1aad      	subs	r5, r5, r2
   12d3a:	001e      	movs	r6, r3
   12d3c:	40ab      	lsls	r3, r5
   12d3e:	40a8      	lsls	r0, r5
   12d40:	40d6      	lsrs	r6, r2
   12d42:	1e5d      	subs	r5, r3, #1
   12d44:	41ab      	sbcs	r3, r5
   12d46:	4330      	orrs	r0, r6
   12d48:	4318      	orrs	r0, r3
   12d4a:	40d4      	lsrs	r4, r2
   12d4c:	0743      	lsls	r3, r0, #29
   12d4e:	d009      	beq.n	12d64 <__aeabi_dmul+0x474>
   12d50:	230f      	movs	r3, #15
   12d52:	4003      	ands	r3, r0
   12d54:	2b04      	cmp	r3, #4
   12d56:	d005      	beq.n	12d64 <__aeabi_dmul+0x474>
   12d58:	0003      	movs	r3, r0
   12d5a:	1d18      	adds	r0, r3, #4
   12d5c:	4298      	cmp	r0, r3
   12d5e:	419b      	sbcs	r3, r3
   12d60:	425b      	negs	r3, r3
   12d62:	18e4      	adds	r4, r4, r3
   12d64:	0223      	lsls	r3, r4, #8
   12d66:	d521      	bpl.n	12dac <__aeabi_dmul+0x4bc>
   12d68:	2501      	movs	r5, #1
   12d6a:	9b01      	ldr	r3, [sp, #4]
   12d6c:	2401      	movs	r4, #1
   12d6e:	401d      	ands	r5, r3
   12d70:	2300      	movs	r3, #0
   12d72:	2200      	movs	r2, #0
   12d74:	4699      	mov	r9, r3
   12d76:	e622      	b.n	129be <__aeabi_dmul+0xce>
   12d78:	251f      	movs	r5, #31
   12d7a:	0021      	movs	r1, r4
   12d7c:	426d      	negs	r5, r5
   12d7e:	1a28      	subs	r0, r5, r0
   12d80:	40c1      	lsrs	r1, r0
   12d82:	0008      	movs	r0, r1
   12d84:	2a20      	cmp	r2, #32
   12d86:	d01d      	beq.n	12dc4 <__aeabi_dmul+0x4d4>
   12d88:	355f      	adds	r5, #95	; 0x5f
   12d8a:	1aaa      	subs	r2, r5, r2
   12d8c:	4094      	lsls	r4, r2
   12d8e:	4323      	orrs	r3, r4
   12d90:	1e5c      	subs	r4, r3, #1
   12d92:	41a3      	sbcs	r3, r4
   12d94:	2507      	movs	r5, #7
   12d96:	4303      	orrs	r3, r0
   12d98:	401d      	ands	r5, r3
   12d9a:	2200      	movs	r2, #0
   12d9c:	2d00      	cmp	r5, #0
   12d9e:	d009      	beq.n	12db4 <__aeabi_dmul+0x4c4>
   12da0:	220f      	movs	r2, #15
   12da2:	2400      	movs	r4, #0
   12da4:	401a      	ands	r2, r3
   12da6:	0018      	movs	r0, r3
   12da8:	2a04      	cmp	r2, #4
   12daa:	d1d6      	bne.n	12d5a <__aeabi_dmul+0x46a>
   12dac:	0003      	movs	r3, r0
   12dae:	0765      	lsls	r5, r4, #29
   12db0:	0264      	lsls	r4, r4, #9
   12db2:	0b22      	lsrs	r2, r4, #12
   12db4:	08db      	lsrs	r3, r3, #3
   12db6:	432b      	orrs	r3, r5
   12db8:	2501      	movs	r5, #1
   12dba:	4699      	mov	r9, r3
   12dbc:	9b01      	ldr	r3, [sp, #4]
   12dbe:	2400      	movs	r4, #0
   12dc0:	401d      	ands	r5, r3
   12dc2:	e5fc      	b.n	129be <__aeabi_dmul+0xce>
   12dc4:	2400      	movs	r4, #0
   12dc6:	e7e2      	b.n	12d8e <__aeabi_dmul+0x49e>
   12dc8:	2280      	movs	r2, #128	; 0x80
   12dca:	2501      	movs	r5, #1
   12dcc:	0312      	lsls	r2, r2, #12
   12dce:	4322      	orrs	r2, r4
   12dd0:	9901      	ldr	r1, [sp, #4]
   12dd2:	0312      	lsls	r2, r2, #12
   12dd4:	0b12      	lsrs	r2, r2, #12
   12dd6:	400d      	ands	r5, r1
   12dd8:	4699      	mov	r9, r3
   12dda:	4c04      	ldr	r4, [pc, #16]	; (12dec <__aeabi_dmul+0x4fc>)
   12ddc:	e5ef      	b.n	129be <__aeabi_dmul+0xce>
   12dde:	46c0      	nop			; (mov r8, r8)
   12de0:	000003ff 	.word	0x000003ff
   12de4:	feffffff 	.word	0xfeffffff
   12de8:	000007fe 	.word	0x000007fe
   12dec:	000007ff 	.word	0x000007ff

00012df0 <__aeabi_dsub>:
   12df0:	b5f0      	push	{r4, r5, r6, r7, lr}
   12df2:	4646      	mov	r6, r8
   12df4:	46d6      	mov	lr, sl
   12df6:	464f      	mov	r7, r9
   12df8:	030c      	lsls	r4, r1, #12
   12dfa:	b5c0      	push	{r6, r7, lr}
   12dfc:	0fcd      	lsrs	r5, r1, #31
   12dfe:	004e      	lsls	r6, r1, #1
   12e00:	0a61      	lsrs	r1, r4, #9
   12e02:	0f44      	lsrs	r4, r0, #29
   12e04:	430c      	orrs	r4, r1
   12e06:	00c1      	lsls	r1, r0, #3
   12e08:	0058      	lsls	r0, r3, #1
   12e0a:	0d40      	lsrs	r0, r0, #21
   12e0c:	4684      	mov	ip, r0
   12e0e:	468a      	mov	sl, r1
   12e10:	000f      	movs	r7, r1
   12e12:	0319      	lsls	r1, r3, #12
   12e14:	0f50      	lsrs	r0, r2, #29
   12e16:	0a49      	lsrs	r1, r1, #9
   12e18:	4301      	orrs	r1, r0
   12e1a:	48c6      	ldr	r0, [pc, #792]	; (13134 <__aeabi_dsub+0x344>)
   12e1c:	0d76      	lsrs	r6, r6, #21
   12e1e:	46a8      	mov	r8, r5
   12e20:	0fdb      	lsrs	r3, r3, #31
   12e22:	00d2      	lsls	r2, r2, #3
   12e24:	4584      	cmp	ip, r0
   12e26:	d100      	bne.n	12e2a <__aeabi_dsub+0x3a>
   12e28:	e0d8      	b.n	12fdc <__aeabi_dsub+0x1ec>
   12e2a:	2001      	movs	r0, #1
   12e2c:	4043      	eors	r3, r0
   12e2e:	42ab      	cmp	r3, r5
   12e30:	d100      	bne.n	12e34 <__aeabi_dsub+0x44>
   12e32:	e0a6      	b.n	12f82 <__aeabi_dsub+0x192>
   12e34:	4660      	mov	r0, ip
   12e36:	1a35      	subs	r5, r6, r0
   12e38:	2d00      	cmp	r5, #0
   12e3a:	dc00      	bgt.n	12e3e <__aeabi_dsub+0x4e>
   12e3c:	e105      	b.n	1304a <__aeabi_dsub+0x25a>
   12e3e:	2800      	cmp	r0, #0
   12e40:	d110      	bne.n	12e64 <__aeabi_dsub+0x74>
   12e42:	000b      	movs	r3, r1
   12e44:	4313      	orrs	r3, r2
   12e46:	d100      	bne.n	12e4a <__aeabi_dsub+0x5a>
   12e48:	e0d7      	b.n	12ffa <__aeabi_dsub+0x20a>
   12e4a:	1e6b      	subs	r3, r5, #1
   12e4c:	2b00      	cmp	r3, #0
   12e4e:	d000      	beq.n	12e52 <__aeabi_dsub+0x62>
   12e50:	e14b      	b.n	130ea <__aeabi_dsub+0x2fa>
   12e52:	4653      	mov	r3, sl
   12e54:	1a9f      	subs	r7, r3, r2
   12e56:	45ba      	cmp	sl, r7
   12e58:	4180      	sbcs	r0, r0
   12e5a:	1a64      	subs	r4, r4, r1
   12e5c:	4240      	negs	r0, r0
   12e5e:	1a24      	subs	r4, r4, r0
   12e60:	2601      	movs	r6, #1
   12e62:	e01e      	b.n	12ea2 <__aeabi_dsub+0xb2>
   12e64:	4bb3      	ldr	r3, [pc, #716]	; (13134 <__aeabi_dsub+0x344>)
   12e66:	429e      	cmp	r6, r3
   12e68:	d048      	beq.n	12efc <__aeabi_dsub+0x10c>
   12e6a:	2380      	movs	r3, #128	; 0x80
   12e6c:	041b      	lsls	r3, r3, #16
   12e6e:	4319      	orrs	r1, r3
   12e70:	2d38      	cmp	r5, #56	; 0x38
   12e72:	dd00      	ble.n	12e76 <__aeabi_dsub+0x86>
   12e74:	e119      	b.n	130aa <__aeabi_dsub+0x2ba>
   12e76:	2d1f      	cmp	r5, #31
   12e78:	dd00      	ble.n	12e7c <__aeabi_dsub+0x8c>
   12e7a:	e14c      	b.n	13116 <__aeabi_dsub+0x326>
   12e7c:	2320      	movs	r3, #32
   12e7e:	000f      	movs	r7, r1
   12e80:	1b5b      	subs	r3, r3, r5
   12e82:	0010      	movs	r0, r2
   12e84:	409a      	lsls	r2, r3
   12e86:	409f      	lsls	r7, r3
   12e88:	40e8      	lsrs	r0, r5
   12e8a:	1e53      	subs	r3, r2, #1
   12e8c:	419a      	sbcs	r2, r3
   12e8e:	40e9      	lsrs	r1, r5
   12e90:	4307      	orrs	r7, r0
   12e92:	4317      	orrs	r7, r2
   12e94:	4653      	mov	r3, sl
   12e96:	1bdf      	subs	r7, r3, r7
   12e98:	1a61      	subs	r1, r4, r1
   12e9a:	45ba      	cmp	sl, r7
   12e9c:	41a4      	sbcs	r4, r4
   12e9e:	4264      	negs	r4, r4
   12ea0:	1b0c      	subs	r4, r1, r4
   12ea2:	0223      	lsls	r3, r4, #8
   12ea4:	d400      	bmi.n	12ea8 <__aeabi_dsub+0xb8>
   12ea6:	e0c5      	b.n	13034 <__aeabi_dsub+0x244>
   12ea8:	0264      	lsls	r4, r4, #9
   12eaa:	0a65      	lsrs	r5, r4, #9
   12eac:	2d00      	cmp	r5, #0
   12eae:	d100      	bne.n	12eb2 <__aeabi_dsub+0xc2>
   12eb0:	e0f6      	b.n	130a0 <__aeabi_dsub+0x2b0>
   12eb2:	0028      	movs	r0, r5
   12eb4:	f000 fbfa 	bl	136ac <__clzsi2>
   12eb8:	0003      	movs	r3, r0
   12eba:	3b08      	subs	r3, #8
   12ebc:	2b1f      	cmp	r3, #31
   12ebe:	dd00      	ble.n	12ec2 <__aeabi_dsub+0xd2>
   12ec0:	e0e9      	b.n	13096 <__aeabi_dsub+0x2a6>
   12ec2:	2220      	movs	r2, #32
   12ec4:	003c      	movs	r4, r7
   12ec6:	1ad2      	subs	r2, r2, r3
   12ec8:	409d      	lsls	r5, r3
   12eca:	40d4      	lsrs	r4, r2
   12ecc:	409f      	lsls	r7, r3
   12ece:	4325      	orrs	r5, r4
   12ed0:	429e      	cmp	r6, r3
   12ed2:	dd00      	ble.n	12ed6 <__aeabi_dsub+0xe6>
   12ed4:	e0db      	b.n	1308e <__aeabi_dsub+0x29e>
   12ed6:	1b9e      	subs	r6, r3, r6
   12ed8:	1c73      	adds	r3, r6, #1
   12eda:	2b1f      	cmp	r3, #31
   12edc:	dd00      	ble.n	12ee0 <__aeabi_dsub+0xf0>
   12ede:	e10a      	b.n	130f6 <__aeabi_dsub+0x306>
   12ee0:	2220      	movs	r2, #32
   12ee2:	0038      	movs	r0, r7
   12ee4:	1ad2      	subs	r2, r2, r3
   12ee6:	0029      	movs	r1, r5
   12ee8:	4097      	lsls	r7, r2
   12eea:	002c      	movs	r4, r5
   12eec:	4091      	lsls	r1, r2
   12eee:	40d8      	lsrs	r0, r3
   12ef0:	1e7a      	subs	r2, r7, #1
   12ef2:	4197      	sbcs	r7, r2
   12ef4:	40dc      	lsrs	r4, r3
   12ef6:	2600      	movs	r6, #0
   12ef8:	4301      	orrs	r1, r0
   12efa:	430f      	orrs	r7, r1
   12efc:	077b      	lsls	r3, r7, #29
   12efe:	d009      	beq.n	12f14 <__aeabi_dsub+0x124>
   12f00:	230f      	movs	r3, #15
   12f02:	403b      	ands	r3, r7
   12f04:	2b04      	cmp	r3, #4
   12f06:	d005      	beq.n	12f14 <__aeabi_dsub+0x124>
   12f08:	1d3b      	adds	r3, r7, #4
   12f0a:	42bb      	cmp	r3, r7
   12f0c:	41bf      	sbcs	r7, r7
   12f0e:	427f      	negs	r7, r7
   12f10:	19e4      	adds	r4, r4, r7
   12f12:	001f      	movs	r7, r3
   12f14:	0223      	lsls	r3, r4, #8
   12f16:	d525      	bpl.n	12f64 <__aeabi_dsub+0x174>
   12f18:	4b86      	ldr	r3, [pc, #536]	; (13134 <__aeabi_dsub+0x344>)
   12f1a:	3601      	adds	r6, #1
   12f1c:	429e      	cmp	r6, r3
   12f1e:	d100      	bne.n	12f22 <__aeabi_dsub+0x132>
   12f20:	e0af      	b.n	13082 <__aeabi_dsub+0x292>
   12f22:	4b85      	ldr	r3, [pc, #532]	; (13138 <__aeabi_dsub+0x348>)
   12f24:	2501      	movs	r5, #1
   12f26:	401c      	ands	r4, r3
   12f28:	4643      	mov	r3, r8
   12f2a:	0762      	lsls	r2, r4, #29
   12f2c:	08ff      	lsrs	r7, r7, #3
   12f2e:	0264      	lsls	r4, r4, #9
   12f30:	0576      	lsls	r6, r6, #21
   12f32:	4317      	orrs	r7, r2
   12f34:	0b24      	lsrs	r4, r4, #12
   12f36:	0d76      	lsrs	r6, r6, #21
   12f38:	401d      	ands	r5, r3
   12f3a:	2100      	movs	r1, #0
   12f3c:	0324      	lsls	r4, r4, #12
   12f3e:	0b23      	lsrs	r3, r4, #12
   12f40:	0d0c      	lsrs	r4, r1, #20
   12f42:	4a7e      	ldr	r2, [pc, #504]	; (1313c <__aeabi_dsub+0x34c>)
   12f44:	0524      	lsls	r4, r4, #20
   12f46:	431c      	orrs	r4, r3
   12f48:	4014      	ands	r4, r2
   12f4a:	0533      	lsls	r3, r6, #20
   12f4c:	4323      	orrs	r3, r4
   12f4e:	005b      	lsls	r3, r3, #1
   12f50:	07ed      	lsls	r5, r5, #31
   12f52:	085b      	lsrs	r3, r3, #1
   12f54:	432b      	orrs	r3, r5
   12f56:	0038      	movs	r0, r7
   12f58:	0019      	movs	r1, r3
   12f5a:	bc1c      	pop	{r2, r3, r4}
   12f5c:	4690      	mov	r8, r2
   12f5e:	4699      	mov	r9, r3
   12f60:	46a2      	mov	sl, r4
   12f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12f64:	2501      	movs	r5, #1
   12f66:	4643      	mov	r3, r8
   12f68:	0762      	lsls	r2, r4, #29
   12f6a:	08ff      	lsrs	r7, r7, #3
   12f6c:	4317      	orrs	r7, r2
   12f6e:	08e4      	lsrs	r4, r4, #3
   12f70:	401d      	ands	r5, r3
   12f72:	4b70      	ldr	r3, [pc, #448]	; (13134 <__aeabi_dsub+0x344>)
   12f74:	429e      	cmp	r6, r3
   12f76:	d036      	beq.n	12fe6 <__aeabi_dsub+0x1f6>
   12f78:	0324      	lsls	r4, r4, #12
   12f7a:	0576      	lsls	r6, r6, #21
   12f7c:	0b24      	lsrs	r4, r4, #12
   12f7e:	0d76      	lsrs	r6, r6, #21
   12f80:	e7db      	b.n	12f3a <__aeabi_dsub+0x14a>
   12f82:	4663      	mov	r3, ip
   12f84:	1af3      	subs	r3, r6, r3
   12f86:	2b00      	cmp	r3, #0
   12f88:	dc00      	bgt.n	12f8c <__aeabi_dsub+0x19c>
   12f8a:	e094      	b.n	130b6 <__aeabi_dsub+0x2c6>
   12f8c:	4660      	mov	r0, ip
   12f8e:	2800      	cmp	r0, #0
   12f90:	d035      	beq.n	12ffe <__aeabi_dsub+0x20e>
   12f92:	4868      	ldr	r0, [pc, #416]	; (13134 <__aeabi_dsub+0x344>)
   12f94:	4286      	cmp	r6, r0
   12f96:	d0b1      	beq.n	12efc <__aeabi_dsub+0x10c>
   12f98:	2780      	movs	r7, #128	; 0x80
   12f9a:	043f      	lsls	r7, r7, #16
   12f9c:	4339      	orrs	r1, r7
   12f9e:	2b38      	cmp	r3, #56	; 0x38
   12fa0:	dc00      	bgt.n	12fa4 <__aeabi_dsub+0x1b4>
   12fa2:	e0fd      	b.n	131a0 <__aeabi_dsub+0x3b0>
   12fa4:	430a      	orrs	r2, r1
   12fa6:	0017      	movs	r7, r2
   12fa8:	2100      	movs	r1, #0
   12faa:	1e7a      	subs	r2, r7, #1
   12fac:	4197      	sbcs	r7, r2
   12fae:	4457      	add	r7, sl
   12fb0:	4557      	cmp	r7, sl
   12fb2:	4180      	sbcs	r0, r0
   12fb4:	1909      	adds	r1, r1, r4
   12fb6:	4244      	negs	r4, r0
   12fb8:	190c      	adds	r4, r1, r4
   12fba:	0223      	lsls	r3, r4, #8
   12fbc:	d53a      	bpl.n	13034 <__aeabi_dsub+0x244>
   12fbe:	4b5d      	ldr	r3, [pc, #372]	; (13134 <__aeabi_dsub+0x344>)
   12fc0:	3601      	adds	r6, #1
   12fc2:	429e      	cmp	r6, r3
   12fc4:	d100      	bne.n	12fc8 <__aeabi_dsub+0x1d8>
   12fc6:	e14b      	b.n	13260 <__aeabi_dsub+0x470>
   12fc8:	2201      	movs	r2, #1
   12fca:	4b5b      	ldr	r3, [pc, #364]	; (13138 <__aeabi_dsub+0x348>)
   12fcc:	401c      	ands	r4, r3
   12fce:	087b      	lsrs	r3, r7, #1
   12fd0:	4017      	ands	r7, r2
   12fd2:	431f      	orrs	r7, r3
   12fd4:	07e2      	lsls	r2, r4, #31
   12fd6:	4317      	orrs	r7, r2
   12fd8:	0864      	lsrs	r4, r4, #1
   12fda:	e78f      	b.n	12efc <__aeabi_dsub+0x10c>
   12fdc:	0008      	movs	r0, r1
   12fde:	4310      	orrs	r0, r2
   12fe0:	d000      	beq.n	12fe4 <__aeabi_dsub+0x1f4>
   12fe2:	e724      	b.n	12e2e <__aeabi_dsub+0x3e>
   12fe4:	e721      	b.n	12e2a <__aeabi_dsub+0x3a>
   12fe6:	0023      	movs	r3, r4
   12fe8:	433b      	orrs	r3, r7
   12fea:	d100      	bne.n	12fee <__aeabi_dsub+0x1fe>
   12fec:	e1b9      	b.n	13362 <__aeabi_dsub+0x572>
   12fee:	2280      	movs	r2, #128	; 0x80
   12ff0:	0312      	lsls	r2, r2, #12
   12ff2:	4314      	orrs	r4, r2
   12ff4:	0324      	lsls	r4, r4, #12
   12ff6:	0b24      	lsrs	r4, r4, #12
   12ff8:	e79f      	b.n	12f3a <__aeabi_dsub+0x14a>
   12ffa:	002e      	movs	r6, r5
   12ffc:	e77e      	b.n	12efc <__aeabi_dsub+0x10c>
   12ffe:	0008      	movs	r0, r1
   13000:	4310      	orrs	r0, r2
   13002:	d100      	bne.n	13006 <__aeabi_dsub+0x216>
   13004:	e0ca      	b.n	1319c <__aeabi_dsub+0x3ac>
   13006:	1e58      	subs	r0, r3, #1
   13008:	4684      	mov	ip, r0
   1300a:	2800      	cmp	r0, #0
   1300c:	d000      	beq.n	13010 <__aeabi_dsub+0x220>
   1300e:	e0e7      	b.n	131e0 <__aeabi_dsub+0x3f0>
   13010:	4452      	add	r2, sl
   13012:	4552      	cmp	r2, sl
   13014:	4180      	sbcs	r0, r0
   13016:	1864      	adds	r4, r4, r1
   13018:	4240      	negs	r0, r0
   1301a:	1824      	adds	r4, r4, r0
   1301c:	0017      	movs	r7, r2
   1301e:	2601      	movs	r6, #1
   13020:	0223      	lsls	r3, r4, #8
   13022:	d507      	bpl.n	13034 <__aeabi_dsub+0x244>
   13024:	2602      	movs	r6, #2
   13026:	e7cf      	b.n	12fc8 <__aeabi_dsub+0x1d8>
   13028:	4664      	mov	r4, ip
   1302a:	432c      	orrs	r4, r5
   1302c:	d100      	bne.n	13030 <__aeabi_dsub+0x240>
   1302e:	e1b3      	b.n	13398 <__aeabi_dsub+0x5a8>
   13030:	002c      	movs	r4, r5
   13032:	4667      	mov	r7, ip
   13034:	077b      	lsls	r3, r7, #29
   13036:	d000      	beq.n	1303a <__aeabi_dsub+0x24a>
   13038:	e762      	b.n	12f00 <__aeabi_dsub+0x110>
   1303a:	0763      	lsls	r3, r4, #29
   1303c:	08ff      	lsrs	r7, r7, #3
   1303e:	431f      	orrs	r7, r3
   13040:	2501      	movs	r5, #1
   13042:	4643      	mov	r3, r8
   13044:	08e4      	lsrs	r4, r4, #3
   13046:	401d      	ands	r5, r3
   13048:	e793      	b.n	12f72 <__aeabi_dsub+0x182>
   1304a:	2d00      	cmp	r5, #0
   1304c:	d178      	bne.n	13140 <__aeabi_dsub+0x350>
   1304e:	1c75      	adds	r5, r6, #1
   13050:	056d      	lsls	r5, r5, #21
   13052:	0d6d      	lsrs	r5, r5, #21
   13054:	2d01      	cmp	r5, #1
   13056:	dc00      	bgt.n	1305a <__aeabi_dsub+0x26a>
   13058:	e0f2      	b.n	13240 <__aeabi_dsub+0x450>
   1305a:	4650      	mov	r0, sl
   1305c:	1a80      	subs	r0, r0, r2
   1305e:	4582      	cmp	sl, r0
   13060:	41bf      	sbcs	r7, r7
   13062:	1a65      	subs	r5, r4, r1
   13064:	427f      	negs	r7, r7
   13066:	1bed      	subs	r5, r5, r7
   13068:	4684      	mov	ip, r0
   1306a:	0228      	lsls	r0, r5, #8
   1306c:	d400      	bmi.n	13070 <__aeabi_dsub+0x280>
   1306e:	e08c      	b.n	1318a <__aeabi_dsub+0x39a>
   13070:	4650      	mov	r0, sl
   13072:	1a17      	subs	r7, r2, r0
   13074:	42ba      	cmp	r2, r7
   13076:	4192      	sbcs	r2, r2
   13078:	1b0c      	subs	r4, r1, r4
   1307a:	4255      	negs	r5, r2
   1307c:	1b65      	subs	r5, r4, r5
   1307e:	4698      	mov	r8, r3
   13080:	e714      	b.n	12eac <__aeabi_dsub+0xbc>
   13082:	2501      	movs	r5, #1
   13084:	4643      	mov	r3, r8
   13086:	2400      	movs	r4, #0
   13088:	401d      	ands	r5, r3
   1308a:	2700      	movs	r7, #0
   1308c:	e755      	b.n	12f3a <__aeabi_dsub+0x14a>
   1308e:	4c2a      	ldr	r4, [pc, #168]	; (13138 <__aeabi_dsub+0x348>)
   13090:	1af6      	subs	r6, r6, r3
   13092:	402c      	ands	r4, r5
   13094:	e732      	b.n	12efc <__aeabi_dsub+0x10c>
   13096:	003d      	movs	r5, r7
   13098:	3828      	subs	r0, #40	; 0x28
   1309a:	4085      	lsls	r5, r0
   1309c:	2700      	movs	r7, #0
   1309e:	e717      	b.n	12ed0 <__aeabi_dsub+0xe0>
   130a0:	0038      	movs	r0, r7
   130a2:	f000 fb03 	bl	136ac <__clzsi2>
   130a6:	3020      	adds	r0, #32
   130a8:	e706      	b.n	12eb8 <__aeabi_dsub+0xc8>
   130aa:	430a      	orrs	r2, r1
   130ac:	0017      	movs	r7, r2
   130ae:	2100      	movs	r1, #0
   130b0:	1e7a      	subs	r2, r7, #1
   130b2:	4197      	sbcs	r7, r2
   130b4:	e6ee      	b.n	12e94 <__aeabi_dsub+0xa4>
   130b6:	2b00      	cmp	r3, #0
   130b8:	d000      	beq.n	130bc <__aeabi_dsub+0x2cc>
   130ba:	e0e5      	b.n	13288 <__aeabi_dsub+0x498>
   130bc:	1c73      	adds	r3, r6, #1
   130be:	469c      	mov	ip, r3
   130c0:	055b      	lsls	r3, r3, #21
   130c2:	0d5b      	lsrs	r3, r3, #21
   130c4:	2b01      	cmp	r3, #1
   130c6:	dc00      	bgt.n	130ca <__aeabi_dsub+0x2da>
   130c8:	e09f      	b.n	1320a <__aeabi_dsub+0x41a>
   130ca:	4b1a      	ldr	r3, [pc, #104]	; (13134 <__aeabi_dsub+0x344>)
   130cc:	459c      	cmp	ip, r3
   130ce:	d100      	bne.n	130d2 <__aeabi_dsub+0x2e2>
   130d0:	e0c5      	b.n	1325e <__aeabi_dsub+0x46e>
   130d2:	4452      	add	r2, sl
   130d4:	4552      	cmp	r2, sl
   130d6:	4180      	sbcs	r0, r0
   130d8:	1864      	adds	r4, r4, r1
   130da:	4240      	negs	r0, r0
   130dc:	1824      	adds	r4, r4, r0
   130de:	07e7      	lsls	r7, r4, #31
   130e0:	0852      	lsrs	r2, r2, #1
   130e2:	4317      	orrs	r7, r2
   130e4:	0864      	lsrs	r4, r4, #1
   130e6:	4666      	mov	r6, ip
   130e8:	e708      	b.n	12efc <__aeabi_dsub+0x10c>
   130ea:	4812      	ldr	r0, [pc, #72]	; (13134 <__aeabi_dsub+0x344>)
   130ec:	4285      	cmp	r5, r0
   130ee:	d100      	bne.n	130f2 <__aeabi_dsub+0x302>
   130f0:	e085      	b.n	131fe <__aeabi_dsub+0x40e>
   130f2:	001d      	movs	r5, r3
   130f4:	e6bc      	b.n	12e70 <__aeabi_dsub+0x80>
   130f6:	0029      	movs	r1, r5
   130f8:	3e1f      	subs	r6, #31
   130fa:	40f1      	lsrs	r1, r6
   130fc:	2b20      	cmp	r3, #32
   130fe:	d100      	bne.n	13102 <__aeabi_dsub+0x312>
   13100:	e07f      	b.n	13202 <__aeabi_dsub+0x412>
   13102:	2240      	movs	r2, #64	; 0x40
   13104:	1ad3      	subs	r3, r2, r3
   13106:	409d      	lsls	r5, r3
   13108:	432f      	orrs	r7, r5
   1310a:	1e7d      	subs	r5, r7, #1
   1310c:	41af      	sbcs	r7, r5
   1310e:	2400      	movs	r4, #0
   13110:	430f      	orrs	r7, r1
   13112:	2600      	movs	r6, #0
   13114:	e78e      	b.n	13034 <__aeabi_dsub+0x244>
   13116:	002b      	movs	r3, r5
   13118:	000f      	movs	r7, r1
   1311a:	3b20      	subs	r3, #32
   1311c:	40df      	lsrs	r7, r3
   1311e:	2d20      	cmp	r5, #32
   13120:	d071      	beq.n	13206 <__aeabi_dsub+0x416>
   13122:	2340      	movs	r3, #64	; 0x40
   13124:	1b5d      	subs	r5, r3, r5
   13126:	40a9      	lsls	r1, r5
   13128:	430a      	orrs	r2, r1
   1312a:	1e51      	subs	r1, r2, #1
   1312c:	418a      	sbcs	r2, r1
   1312e:	2100      	movs	r1, #0
   13130:	4317      	orrs	r7, r2
   13132:	e6af      	b.n	12e94 <__aeabi_dsub+0xa4>
   13134:	000007ff 	.word	0x000007ff
   13138:	ff7fffff 	.word	0xff7fffff
   1313c:	800fffff 	.word	0x800fffff
   13140:	2e00      	cmp	r6, #0
   13142:	d03e      	beq.n	131c2 <__aeabi_dsub+0x3d2>
   13144:	4eb3      	ldr	r6, [pc, #716]	; (13414 <__aeabi_dsub+0x624>)
   13146:	45b4      	cmp	ip, r6
   13148:	d045      	beq.n	131d6 <__aeabi_dsub+0x3e6>
   1314a:	2680      	movs	r6, #128	; 0x80
   1314c:	0436      	lsls	r6, r6, #16
   1314e:	426d      	negs	r5, r5
   13150:	4334      	orrs	r4, r6
   13152:	2d38      	cmp	r5, #56	; 0x38
   13154:	dd00      	ble.n	13158 <__aeabi_dsub+0x368>
   13156:	e0a8      	b.n	132aa <__aeabi_dsub+0x4ba>
   13158:	2d1f      	cmp	r5, #31
   1315a:	dd00      	ble.n	1315e <__aeabi_dsub+0x36e>
   1315c:	e11f      	b.n	1339e <__aeabi_dsub+0x5ae>
   1315e:	2620      	movs	r6, #32
   13160:	0027      	movs	r7, r4
   13162:	4650      	mov	r0, sl
   13164:	1b76      	subs	r6, r6, r5
   13166:	40b7      	lsls	r7, r6
   13168:	40e8      	lsrs	r0, r5
   1316a:	4307      	orrs	r7, r0
   1316c:	4650      	mov	r0, sl
   1316e:	40b0      	lsls	r0, r6
   13170:	1e46      	subs	r6, r0, #1
   13172:	41b0      	sbcs	r0, r6
   13174:	40ec      	lsrs	r4, r5
   13176:	4338      	orrs	r0, r7
   13178:	1a17      	subs	r7, r2, r0
   1317a:	42ba      	cmp	r2, r7
   1317c:	4192      	sbcs	r2, r2
   1317e:	1b0c      	subs	r4, r1, r4
   13180:	4252      	negs	r2, r2
   13182:	1aa4      	subs	r4, r4, r2
   13184:	4666      	mov	r6, ip
   13186:	4698      	mov	r8, r3
   13188:	e68b      	b.n	12ea2 <__aeabi_dsub+0xb2>
   1318a:	4664      	mov	r4, ip
   1318c:	4667      	mov	r7, ip
   1318e:	432c      	orrs	r4, r5
   13190:	d000      	beq.n	13194 <__aeabi_dsub+0x3a4>
   13192:	e68b      	b.n	12eac <__aeabi_dsub+0xbc>
   13194:	2500      	movs	r5, #0
   13196:	2600      	movs	r6, #0
   13198:	2700      	movs	r7, #0
   1319a:	e6ea      	b.n	12f72 <__aeabi_dsub+0x182>
   1319c:	001e      	movs	r6, r3
   1319e:	e6ad      	b.n	12efc <__aeabi_dsub+0x10c>
   131a0:	2b1f      	cmp	r3, #31
   131a2:	dc60      	bgt.n	13266 <__aeabi_dsub+0x476>
   131a4:	2720      	movs	r7, #32
   131a6:	1af8      	subs	r0, r7, r3
   131a8:	000f      	movs	r7, r1
   131aa:	4684      	mov	ip, r0
   131ac:	4087      	lsls	r7, r0
   131ae:	0010      	movs	r0, r2
   131b0:	40d8      	lsrs	r0, r3
   131b2:	4307      	orrs	r7, r0
   131b4:	4660      	mov	r0, ip
   131b6:	4082      	lsls	r2, r0
   131b8:	1e50      	subs	r0, r2, #1
   131ba:	4182      	sbcs	r2, r0
   131bc:	40d9      	lsrs	r1, r3
   131be:	4317      	orrs	r7, r2
   131c0:	e6f5      	b.n	12fae <__aeabi_dsub+0x1be>
   131c2:	0026      	movs	r6, r4
   131c4:	4650      	mov	r0, sl
   131c6:	4306      	orrs	r6, r0
   131c8:	d005      	beq.n	131d6 <__aeabi_dsub+0x3e6>
   131ca:	43ed      	mvns	r5, r5
   131cc:	2d00      	cmp	r5, #0
   131ce:	d0d3      	beq.n	13178 <__aeabi_dsub+0x388>
   131d0:	4e90      	ldr	r6, [pc, #576]	; (13414 <__aeabi_dsub+0x624>)
   131d2:	45b4      	cmp	ip, r6
   131d4:	d1bd      	bne.n	13152 <__aeabi_dsub+0x362>
   131d6:	000c      	movs	r4, r1
   131d8:	0017      	movs	r7, r2
   131da:	4666      	mov	r6, ip
   131dc:	4698      	mov	r8, r3
   131de:	e68d      	b.n	12efc <__aeabi_dsub+0x10c>
   131e0:	488c      	ldr	r0, [pc, #560]	; (13414 <__aeabi_dsub+0x624>)
   131e2:	4283      	cmp	r3, r0
   131e4:	d00b      	beq.n	131fe <__aeabi_dsub+0x40e>
   131e6:	4663      	mov	r3, ip
   131e8:	e6d9      	b.n	12f9e <__aeabi_dsub+0x1ae>
   131ea:	2d00      	cmp	r5, #0
   131ec:	d000      	beq.n	131f0 <__aeabi_dsub+0x400>
   131ee:	e096      	b.n	1331e <__aeabi_dsub+0x52e>
   131f0:	0008      	movs	r0, r1
   131f2:	4310      	orrs	r0, r2
   131f4:	d100      	bne.n	131f8 <__aeabi_dsub+0x408>
   131f6:	e0e2      	b.n	133be <__aeabi_dsub+0x5ce>
   131f8:	000c      	movs	r4, r1
   131fa:	0017      	movs	r7, r2
   131fc:	4698      	mov	r8, r3
   131fe:	4e85      	ldr	r6, [pc, #532]	; (13414 <__aeabi_dsub+0x624>)
   13200:	e67c      	b.n	12efc <__aeabi_dsub+0x10c>
   13202:	2500      	movs	r5, #0
   13204:	e780      	b.n	13108 <__aeabi_dsub+0x318>
   13206:	2100      	movs	r1, #0
   13208:	e78e      	b.n	13128 <__aeabi_dsub+0x338>
   1320a:	0023      	movs	r3, r4
   1320c:	4650      	mov	r0, sl
   1320e:	4303      	orrs	r3, r0
   13210:	2e00      	cmp	r6, #0
   13212:	d000      	beq.n	13216 <__aeabi_dsub+0x426>
   13214:	e0a8      	b.n	13368 <__aeabi_dsub+0x578>
   13216:	2b00      	cmp	r3, #0
   13218:	d100      	bne.n	1321c <__aeabi_dsub+0x42c>
   1321a:	e0de      	b.n	133da <__aeabi_dsub+0x5ea>
   1321c:	000b      	movs	r3, r1
   1321e:	4313      	orrs	r3, r2
   13220:	d100      	bne.n	13224 <__aeabi_dsub+0x434>
   13222:	e66b      	b.n	12efc <__aeabi_dsub+0x10c>
   13224:	4452      	add	r2, sl
   13226:	4552      	cmp	r2, sl
   13228:	4180      	sbcs	r0, r0
   1322a:	1864      	adds	r4, r4, r1
   1322c:	4240      	negs	r0, r0
   1322e:	1824      	adds	r4, r4, r0
   13230:	0017      	movs	r7, r2
   13232:	0223      	lsls	r3, r4, #8
   13234:	d400      	bmi.n	13238 <__aeabi_dsub+0x448>
   13236:	e6fd      	b.n	13034 <__aeabi_dsub+0x244>
   13238:	4b77      	ldr	r3, [pc, #476]	; (13418 <__aeabi_dsub+0x628>)
   1323a:	4666      	mov	r6, ip
   1323c:	401c      	ands	r4, r3
   1323e:	e65d      	b.n	12efc <__aeabi_dsub+0x10c>
   13240:	0025      	movs	r5, r4
   13242:	4650      	mov	r0, sl
   13244:	4305      	orrs	r5, r0
   13246:	2e00      	cmp	r6, #0
   13248:	d1cf      	bne.n	131ea <__aeabi_dsub+0x3fa>
   1324a:	2d00      	cmp	r5, #0
   1324c:	d14f      	bne.n	132ee <__aeabi_dsub+0x4fe>
   1324e:	000c      	movs	r4, r1
   13250:	4314      	orrs	r4, r2
   13252:	d100      	bne.n	13256 <__aeabi_dsub+0x466>
   13254:	e0a0      	b.n	13398 <__aeabi_dsub+0x5a8>
   13256:	000c      	movs	r4, r1
   13258:	0017      	movs	r7, r2
   1325a:	4698      	mov	r8, r3
   1325c:	e64e      	b.n	12efc <__aeabi_dsub+0x10c>
   1325e:	4666      	mov	r6, ip
   13260:	2400      	movs	r4, #0
   13262:	2700      	movs	r7, #0
   13264:	e685      	b.n	12f72 <__aeabi_dsub+0x182>
   13266:	001f      	movs	r7, r3
   13268:	0008      	movs	r0, r1
   1326a:	3f20      	subs	r7, #32
   1326c:	40f8      	lsrs	r0, r7
   1326e:	0007      	movs	r7, r0
   13270:	2b20      	cmp	r3, #32
   13272:	d100      	bne.n	13276 <__aeabi_dsub+0x486>
   13274:	e08e      	b.n	13394 <__aeabi_dsub+0x5a4>
   13276:	2040      	movs	r0, #64	; 0x40
   13278:	1ac3      	subs	r3, r0, r3
   1327a:	4099      	lsls	r1, r3
   1327c:	430a      	orrs	r2, r1
   1327e:	1e51      	subs	r1, r2, #1
   13280:	418a      	sbcs	r2, r1
   13282:	2100      	movs	r1, #0
   13284:	4317      	orrs	r7, r2
   13286:	e692      	b.n	12fae <__aeabi_dsub+0x1be>
   13288:	2e00      	cmp	r6, #0
   1328a:	d114      	bne.n	132b6 <__aeabi_dsub+0x4c6>
   1328c:	0026      	movs	r6, r4
   1328e:	4650      	mov	r0, sl
   13290:	4306      	orrs	r6, r0
   13292:	d062      	beq.n	1335a <__aeabi_dsub+0x56a>
   13294:	43db      	mvns	r3, r3
   13296:	2b00      	cmp	r3, #0
   13298:	d15c      	bne.n	13354 <__aeabi_dsub+0x564>
   1329a:	1887      	adds	r7, r0, r2
   1329c:	4297      	cmp	r7, r2
   1329e:	4192      	sbcs	r2, r2
   132a0:	1864      	adds	r4, r4, r1
   132a2:	4252      	negs	r2, r2
   132a4:	18a4      	adds	r4, r4, r2
   132a6:	4666      	mov	r6, ip
   132a8:	e687      	b.n	12fba <__aeabi_dsub+0x1ca>
   132aa:	4650      	mov	r0, sl
   132ac:	4320      	orrs	r0, r4
   132ae:	1e44      	subs	r4, r0, #1
   132b0:	41a0      	sbcs	r0, r4
   132b2:	2400      	movs	r4, #0
   132b4:	e760      	b.n	13178 <__aeabi_dsub+0x388>
   132b6:	4e57      	ldr	r6, [pc, #348]	; (13414 <__aeabi_dsub+0x624>)
   132b8:	45b4      	cmp	ip, r6
   132ba:	d04e      	beq.n	1335a <__aeabi_dsub+0x56a>
   132bc:	2680      	movs	r6, #128	; 0x80
   132be:	0436      	lsls	r6, r6, #16
   132c0:	425b      	negs	r3, r3
   132c2:	4334      	orrs	r4, r6
   132c4:	2b38      	cmp	r3, #56	; 0x38
   132c6:	dd00      	ble.n	132ca <__aeabi_dsub+0x4da>
   132c8:	e07f      	b.n	133ca <__aeabi_dsub+0x5da>
   132ca:	2b1f      	cmp	r3, #31
   132cc:	dd00      	ble.n	132d0 <__aeabi_dsub+0x4e0>
   132ce:	e08b      	b.n	133e8 <__aeabi_dsub+0x5f8>
   132d0:	2620      	movs	r6, #32
   132d2:	0027      	movs	r7, r4
   132d4:	4650      	mov	r0, sl
   132d6:	1af6      	subs	r6, r6, r3
   132d8:	40b7      	lsls	r7, r6
   132da:	40d8      	lsrs	r0, r3
   132dc:	4307      	orrs	r7, r0
   132de:	4650      	mov	r0, sl
   132e0:	40b0      	lsls	r0, r6
   132e2:	1e46      	subs	r6, r0, #1
   132e4:	41b0      	sbcs	r0, r6
   132e6:	4307      	orrs	r7, r0
   132e8:	40dc      	lsrs	r4, r3
   132ea:	18bf      	adds	r7, r7, r2
   132ec:	e7d6      	b.n	1329c <__aeabi_dsub+0x4ac>
   132ee:	000d      	movs	r5, r1
   132f0:	4315      	orrs	r5, r2
   132f2:	d100      	bne.n	132f6 <__aeabi_dsub+0x506>
   132f4:	e602      	b.n	12efc <__aeabi_dsub+0x10c>
   132f6:	4650      	mov	r0, sl
   132f8:	1a80      	subs	r0, r0, r2
   132fa:	4582      	cmp	sl, r0
   132fc:	41bf      	sbcs	r7, r7
   132fe:	1a65      	subs	r5, r4, r1
   13300:	427f      	negs	r7, r7
   13302:	1bed      	subs	r5, r5, r7
   13304:	4684      	mov	ip, r0
   13306:	0228      	lsls	r0, r5, #8
   13308:	d400      	bmi.n	1330c <__aeabi_dsub+0x51c>
   1330a:	e68d      	b.n	13028 <__aeabi_dsub+0x238>
   1330c:	4650      	mov	r0, sl
   1330e:	1a17      	subs	r7, r2, r0
   13310:	42ba      	cmp	r2, r7
   13312:	4192      	sbcs	r2, r2
   13314:	1b0c      	subs	r4, r1, r4
   13316:	4252      	negs	r2, r2
   13318:	1aa4      	subs	r4, r4, r2
   1331a:	4698      	mov	r8, r3
   1331c:	e5ee      	b.n	12efc <__aeabi_dsub+0x10c>
   1331e:	000d      	movs	r5, r1
   13320:	4315      	orrs	r5, r2
   13322:	d100      	bne.n	13326 <__aeabi_dsub+0x536>
   13324:	e76b      	b.n	131fe <__aeabi_dsub+0x40e>
   13326:	4650      	mov	r0, sl
   13328:	0767      	lsls	r7, r4, #29
   1332a:	08c0      	lsrs	r0, r0, #3
   1332c:	4307      	orrs	r7, r0
   1332e:	2080      	movs	r0, #128	; 0x80
   13330:	08e4      	lsrs	r4, r4, #3
   13332:	0300      	lsls	r0, r0, #12
   13334:	4204      	tst	r4, r0
   13336:	d007      	beq.n	13348 <__aeabi_dsub+0x558>
   13338:	08cd      	lsrs	r5, r1, #3
   1333a:	4205      	tst	r5, r0
   1333c:	d104      	bne.n	13348 <__aeabi_dsub+0x558>
   1333e:	002c      	movs	r4, r5
   13340:	4698      	mov	r8, r3
   13342:	08d7      	lsrs	r7, r2, #3
   13344:	0749      	lsls	r1, r1, #29
   13346:	430f      	orrs	r7, r1
   13348:	0f7b      	lsrs	r3, r7, #29
   1334a:	00e4      	lsls	r4, r4, #3
   1334c:	431c      	orrs	r4, r3
   1334e:	00ff      	lsls	r7, r7, #3
   13350:	4e30      	ldr	r6, [pc, #192]	; (13414 <__aeabi_dsub+0x624>)
   13352:	e5d3      	b.n	12efc <__aeabi_dsub+0x10c>
   13354:	4e2f      	ldr	r6, [pc, #188]	; (13414 <__aeabi_dsub+0x624>)
   13356:	45b4      	cmp	ip, r6
   13358:	d1b4      	bne.n	132c4 <__aeabi_dsub+0x4d4>
   1335a:	000c      	movs	r4, r1
   1335c:	0017      	movs	r7, r2
   1335e:	4666      	mov	r6, ip
   13360:	e5cc      	b.n	12efc <__aeabi_dsub+0x10c>
   13362:	2700      	movs	r7, #0
   13364:	2400      	movs	r4, #0
   13366:	e5e8      	b.n	12f3a <__aeabi_dsub+0x14a>
   13368:	2b00      	cmp	r3, #0
   1336a:	d039      	beq.n	133e0 <__aeabi_dsub+0x5f0>
   1336c:	000b      	movs	r3, r1
   1336e:	4313      	orrs	r3, r2
   13370:	d100      	bne.n	13374 <__aeabi_dsub+0x584>
   13372:	e744      	b.n	131fe <__aeabi_dsub+0x40e>
   13374:	08c0      	lsrs	r0, r0, #3
   13376:	0767      	lsls	r7, r4, #29
   13378:	4307      	orrs	r7, r0
   1337a:	2080      	movs	r0, #128	; 0x80
   1337c:	08e4      	lsrs	r4, r4, #3
   1337e:	0300      	lsls	r0, r0, #12
   13380:	4204      	tst	r4, r0
   13382:	d0e1      	beq.n	13348 <__aeabi_dsub+0x558>
   13384:	08cb      	lsrs	r3, r1, #3
   13386:	4203      	tst	r3, r0
   13388:	d1de      	bne.n	13348 <__aeabi_dsub+0x558>
   1338a:	08d7      	lsrs	r7, r2, #3
   1338c:	0749      	lsls	r1, r1, #29
   1338e:	430f      	orrs	r7, r1
   13390:	001c      	movs	r4, r3
   13392:	e7d9      	b.n	13348 <__aeabi_dsub+0x558>
   13394:	2100      	movs	r1, #0
   13396:	e771      	b.n	1327c <__aeabi_dsub+0x48c>
   13398:	2500      	movs	r5, #0
   1339a:	2700      	movs	r7, #0
   1339c:	e5e9      	b.n	12f72 <__aeabi_dsub+0x182>
   1339e:	002e      	movs	r6, r5
   133a0:	0027      	movs	r7, r4
   133a2:	3e20      	subs	r6, #32
   133a4:	40f7      	lsrs	r7, r6
   133a6:	2d20      	cmp	r5, #32
   133a8:	d02f      	beq.n	1340a <__aeabi_dsub+0x61a>
   133aa:	2640      	movs	r6, #64	; 0x40
   133ac:	1b75      	subs	r5, r6, r5
   133ae:	40ac      	lsls	r4, r5
   133b0:	4650      	mov	r0, sl
   133b2:	4320      	orrs	r0, r4
   133b4:	1e44      	subs	r4, r0, #1
   133b6:	41a0      	sbcs	r0, r4
   133b8:	2400      	movs	r4, #0
   133ba:	4338      	orrs	r0, r7
   133bc:	e6dc      	b.n	13178 <__aeabi_dsub+0x388>
   133be:	2480      	movs	r4, #128	; 0x80
   133c0:	2500      	movs	r5, #0
   133c2:	0324      	lsls	r4, r4, #12
   133c4:	4e13      	ldr	r6, [pc, #76]	; (13414 <__aeabi_dsub+0x624>)
   133c6:	2700      	movs	r7, #0
   133c8:	e5d3      	b.n	12f72 <__aeabi_dsub+0x182>
   133ca:	4650      	mov	r0, sl
   133cc:	4320      	orrs	r0, r4
   133ce:	0007      	movs	r7, r0
   133d0:	1e78      	subs	r0, r7, #1
   133d2:	4187      	sbcs	r7, r0
   133d4:	2400      	movs	r4, #0
   133d6:	18bf      	adds	r7, r7, r2
   133d8:	e760      	b.n	1329c <__aeabi_dsub+0x4ac>
   133da:	000c      	movs	r4, r1
   133dc:	0017      	movs	r7, r2
   133de:	e58d      	b.n	12efc <__aeabi_dsub+0x10c>
   133e0:	000c      	movs	r4, r1
   133e2:	0017      	movs	r7, r2
   133e4:	4e0b      	ldr	r6, [pc, #44]	; (13414 <__aeabi_dsub+0x624>)
   133e6:	e589      	b.n	12efc <__aeabi_dsub+0x10c>
   133e8:	001e      	movs	r6, r3
   133ea:	0027      	movs	r7, r4
   133ec:	3e20      	subs	r6, #32
   133ee:	40f7      	lsrs	r7, r6
   133f0:	2b20      	cmp	r3, #32
   133f2:	d00c      	beq.n	1340e <__aeabi_dsub+0x61e>
   133f4:	2640      	movs	r6, #64	; 0x40
   133f6:	1af3      	subs	r3, r6, r3
   133f8:	409c      	lsls	r4, r3
   133fa:	4650      	mov	r0, sl
   133fc:	4320      	orrs	r0, r4
   133fe:	1e44      	subs	r4, r0, #1
   13400:	41a0      	sbcs	r0, r4
   13402:	4307      	orrs	r7, r0
   13404:	2400      	movs	r4, #0
   13406:	18bf      	adds	r7, r7, r2
   13408:	e748      	b.n	1329c <__aeabi_dsub+0x4ac>
   1340a:	2400      	movs	r4, #0
   1340c:	e7d0      	b.n	133b0 <__aeabi_dsub+0x5c0>
   1340e:	2400      	movs	r4, #0
   13410:	e7f3      	b.n	133fa <__aeabi_dsub+0x60a>
   13412:	46c0      	nop			; (mov r8, r8)
   13414:	000007ff 	.word	0x000007ff
   13418:	ff7fffff 	.word	0xff7fffff

0001341c <__aeabi_d2iz>:
   1341c:	b530      	push	{r4, r5, lr}
   1341e:	4d13      	ldr	r5, [pc, #76]	; (1346c <__aeabi_d2iz+0x50>)
   13420:	030a      	lsls	r2, r1, #12
   13422:	004b      	lsls	r3, r1, #1
   13424:	0b12      	lsrs	r2, r2, #12
   13426:	0d5b      	lsrs	r3, r3, #21
   13428:	0fc9      	lsrs	r1, r1, #31
   1342a:	2400      	movs	r4, #0
   1342c:	42ab      	cmp	r3, r5
   1342e:	dd10      	ble.n	13452 <__aeabi_d2iz+0x36>
   13430:	4c0f      	ldr	r4, [pc, #60]	; (13470 <__aeabi_d2iz+0x54>)
   13432:	42a3      	cmp	r3, r4
   13434:	dc0f      	bgt.n	13456 <__aeabi_d2iz+0x3a>
   13436:	2480      	movs	r4, #128	; 0x80
   13438:	4d0e      	ldr	r5, [pc, #56]	; (13474 <__aeabi_d2iz+0x58>)
   1343a:	0364      	lsls	r4, r4, #13
   1343c:	4322      	orrs	r2, r4
   1343e:	1aed      	subs	r5, r5, r3
   13440:	2d1f      	cmp	r5, #31
   13442:	dd0b      	ble.n	1345c <__aeabi_d2iz+0x40>
   13444:	480c      	ldr	r0, [pc, #48]	; (13478 <__aeabi_d2iz+0x5c>)
   13446:	1ac3      	subs	r3, r0, r3
   13448:	40da      	lsrs	r2, r3
   1344a:	4254      	negs	r4, r2
   1344c:	2900      	cmp	r1, #0
   1344e:	d100      	bne.n	13452 <__aeabi_d2iz+0x36>
   13450:	0014      	movs	r4, r2
   13452:	0020      	movs	r0, r4
   13454:	bd30      	pop	{r4, r5, pc}
   13456:	4b09      	ldr	r3, [pc, #36]	; (1347c <__aeabi_d2iz+0x60>)
   13458:	18cc      	adds	r4, r1, r3
   1345a:	e7fa      	b.n	13452 <__aeabi_d2iz+0x36>
   1345c:	4c08      	ldr	r4, [pc, #32]	; (13480 <__aeabi_d2iz+0x64>)
   1345e:	40e8      	lsrs	r0, r5
   13460:	46a4      	mov	ip, r4
   13462:	4463      	add	r3, ip
   13464:	409a      	lsls	r2, r3
   13466:	4302      	orrs	r2, r0
   13468:	e7ef      	b.n	1344a <__aeabi_d2iz+0x2e>
   1346a:	46c0      	nop			; (mov r8, r8)
   1346c:	000003fe 	.word	0x000003fe
   13470:	0000041d 	.word	0x0000041d
   13474:	00000433 	.word	0x00000433
   13478:	00000413 	.word	0x00000413
   1347c:	7fffffff 	.word	0x7fffffff
   13480:	fffffbed 	.word	0xfffffbed

00013484 <__aeabi_ui2d>:
   13484:	b510      	push	{r4, lr}
   13486:	1e04      	subs	r4, r0, #0
   13488:	d028      	beq.n	134dc <__aeabi_ui2d+0x58>
   1348a:	f000 f90f 	bl	136ac <__clzsi2>
   1348e:	4b15      	ldr	r3, [pc, #84]	; (134e4 <__aeabi_ui2d+0x60>)
   13490:	4a15      	ldr	r2, [pc, #84]	; (134e8 <__aeabi_ui2d+0x64>)
   13492:	1a1b      	subs	r3, r3, r0
   13494:	1ad2      	subs	r2, r2, r3
   13496:	2a1f      	cmp	r2, #31
   13498:	dd15      	ble.n	134c6 <__aeabi_ui2d+0x42>
   1349a:	4a14      	ldr	r2, [pc, #80]	; (134ec <__aeabi_ui2d+0x68>)
   1349c:	1ad2      	subs	r2, r2, r3
   1349e:	4094      	lsls	r4, r2
   134a0:	2200      	movs	r2, #0
   134a2:	0324      	lsls	r4, r4, #12
   134a4:	055b      	lsls	r3, r3, #21
   134a6:	0b24      	lsrs	r4, r4, #12
   134a8:	0d5b      	lsrs	r3, r3, #21
   134aa:	2100      	movs	r1, #0
   134ac:	0010      	movs	r0, r2
   134ae:	0324      	lsls	r4, r4, #12
   134b0:	0d0a      	lsrs	r2, r1, #20
   134b2:	0b24      	lsrs	r4, r4, #12
   134b4:	0512      	lsls	r2, r2, #20
   134b6:	4322      	orrs	r2, r4
   134b8:	4c0d      	ldr	r4, [pc, #52]	; (134f0 <__aeabi_ui2d+0x6c>)
   134ba:	051b      	lsls	r3, r3, #20
   134bc:	4022      	ands	r2, r4
   134be:	4313      	orrs	r3, r2
   134c0:	005b      	lsls	r3, r3, #1
   134c2:	0859      	lsrs	r1, r3, #1
   134c4:	bd10      	pop	{r4, pc}
   134c6:	0021      	movs	r1, r4
   134c8:	4091      	lsls	r1, r2
   134ca:	000a      	movs	r2, r1
   134cc:	210b      	movs	r1, #11
   134ce:	1a08      	subs	r0, r1, r0
   134d0:	40c4      	lsrs	r4, r0
   134d2:	055b      	lsls	r3, r3, #21
   134d4:	0324      	lsls	r4, r4, #12
   134d6:	0b24      	lsrs	r4, r4, #12
   134d8:	0d5b      	lsrs	r3, r3, #21
   134da:	e7e6      	b.n	134aa <__aeabi_ui2d+0x26>
   134dc:	2300      	movs	r3, #0
   134de:	2400      	movs	r4, #0
   134e0:	2200      	movs	r2, #0
   134e2:	e7e2      	b.n	134aa <__aeabi_ui2d+0x26>
   134e4:	0000041e 	.word	0x0000041e
   134e8:	00000433 	.word	0x00000433
   134ec:	00000413 	.word	0x00000413
   134f0:	800fffff 	.word	0x800fffff

000134f4 <__aeabi_f2d>:
   134f4:	0041      	lsls	r1, r0, #1
   134f6:	0e09      	lsrs	r1, r1, #24
   134f8:	1c4b      	adds	r3, r1, #1
   134fa:	b570      	push	{r4, r5, r6, lr}
   134fc:	b2db      	uxtb	r3, r3
   134fe:	0246      	lsls	r6, r0, #9
   13500:	0a75      	lsrs	r5, r6, #9
   13502:	0fc4      	lsrs	r4, r0, #31
   13504:	2b01      	cmp	r3, #1
   13506:	dd14      	ble.n	13532 <__aeabi_f2d+0x3e>
   13508:	23e0      	movs	r3, #224	; 0xe0
   1350a:	009b      	lsls	r3, r3, #2
   1350c:	076d      	lsls	r5, r5, #29
   1350e:	0b36      	lsrs	r6, r6, #12
   13510:	18cb      	adds	r3, r1, r3
   13512:	2100      	movs	r1, #0
   13514:	0d0a      	lsrs	r2, r1, #20
   13516:	0028      	movs	r0, r5
   13518:	0512      	lsls	r2, r2, #20
   1351a:	4d1c      	ldr	r5, [pc, #112]	; (1358c <__aeabi_f2d+0x98>)
   1351c:	4332      	orrs	r2, r6
   1351e:	055b      	lsls	r3, r3, #21
   13520:	402a      	ands	r2, r5
   13522:	085b      	lsrs	r3, r3, #1
   13524:	4313      	orrs	r3, r2
   13526:	005b      	lsls	r3, r3, #1
   13528:	07e4      	lsls	r4, r4, #31
   1352a:	085b      	lsrs	r3, r3, #1
   1352c:	4323      	orrs	r3, r4
   1352e:	0019      	movs	r1, r3
   13530:	bd70      	pop	{r4, r5, r6, pc}
   13532:	2900      	cmp	r1, #0
   13534:	d114      	bne.n	13560 <__aeabi_f2d+0x6c>
   13536:	2d00      	cmp	r5, #0
   13538:	d01e      	beq.n	13578 <__aeabi_f2d+0x84>
   1353a:	0028      	movs	r0, r5
   1353c:	f000 f8b6 	bl	136ac <__clzsi2>
   13540:	280a      	cmp	r0, #10
   13542:	dc1c      	bgt.n	1357e <__aeabi_f2d+0x8a>
   13544:	230b      	movs	r3, #11
   13546:	002a      	movs	r2, r5
   13548:	1a1b      	subs	r3, r3, r0
   1354a:	40da      	lsrs	r2, r3
   1354c:	0003      	movs	r3, r0
   1354e:	3315      	adds	r3, #21
   13550:	409d      	lsls	r5, r3
   13552:	4b0f      	ldr	r3, [pc, #60]	; (13590 <__aeabi_f2d+0x9c>)
   13554:	0312      	lsls	r2, r2, #12
   13556:	1a1b      	subs	r3, r3, r0
   13558:	055b      	lsls	r3, r3, #21
   1355a:	0b16      	lsrs	r6, r2, #12
   1355c:	0d5b      	lsrs	r3, r3, #21
   1355e:	e7d8      	b.n	13512 <__aeabi_f2d+0x1e>
   13560:	2d00      	cmp	r5, #0
   13562:	d006      	beq.n	13572 <__aeabi_f2d+0x7e>
   13564:	0b32      	lsrs	r2, r6, #12
   13566:	2680      	movs	r6, #128	; 0x80
   13568:	0336      	lsls	r6, r6, #12
   1356a:	076d      	lsls	r5, r5, #29
   1356c:	4316      	orrs	r6, r2
   1356e:	4b09      	ldr	r3, [pc, #36]	; (13594 <__aeabi_f2d+0xa0>)
   13570:	e7cf      	b.n	13512 <__aeabi_f2d+0x1e>
   13572:	4b08      	ldr	r3, [pc, #32]	; (13594 <__aeabi_f2d+0xa0>)
   13574:	2600      	movs	r6, #0
   13576:	e7cc      	b.n	13512 <__aeabi_f2d+0x1e>
   13578:	2300      	movs	r3, #0
   1357a:	2600      	movs	r6, #0
   1357c:	e7c9      	b.n	13512 <__aeabi_f2d+0x1e>
   1357e:	0003      	movs	r3, r0
   13580:	002a      	movs	r2, r5
   13582:	3b0b      	subs	r3, #11
   13584:	409a      	lsls	r2, r3
   13586:	2500      	movs	r5, #0
   13588:	e7e3      	b.n	13552 <__aeabi_f2d+0x5e>
   1358a:	46c0      	nop			; (mov r8, r8)
   1358c:	800fffff 	.word	0x800fffff
   13590:	00000389 	.word	0x00000389
   13594:	000007ff 	.word	0x000007ff

00013598 <__aeabi_d2f>:
   13598:	b5f0      	push	{r4, r5, r6, r7, lr}
   1359a:	004c      	lsls	r4, r1, #1
   1359c:	0d64      	lsrs	r4, r4, #21
   1359e:	030b      	lsls	r3, r1, #12
   135a0:	1c62      	adds	r2, r4, #1
   135a2:	0f45      	lsrs	r5, r0, #29
   135a4:	0a5b      	lsrs	r3, r3, #9
   135a6:	0552      	lsls	r2, r2, #21
   135a8:	432b      	orrs	r3, r5
   135aa:	0fc9      	lsrs	r1, r1, #31
   135ac:	00c5      	lsls	r5, r0, #3
   135ae:	0d52      	lsrs	r2, r2, #21
   135b0:	2a01      	cmp	r2, #1
   135b2:	dd28      	ble.n	13606 <__aeabi_d2f+0x6e>
   135b4:	4a3a      	ldr	r2, [pc, #232]	; (136a0 <__aeabi_d2f+0x108>)
   135b6:	18a6      	adds	r6, r4, r2
   135b8:	2efe      	cmp	r6, #254	; 0xfe
   135ba:	dc1b      	bgt.n	135f4 <__aeabi_d2f+0x5c>
   135bc:	2e00      	cmp	r6, #0
   135be:	dd3e      	ble.n	1363e <__aeabi_d2f+0xa6>
   135c0:	0180      	lsls	r0, r0, #6
   135c2:	0002      	movs	r2, r0
   135c4:	1e50      	subs	r0, r2, #1
   135c6:	4182      	sbcs	r2, r0
   135c8:	0f6d      	lsrs	r5, r5, #29
   135ca:	432a      	orrs	r2, r5
   135cc:	00db      	lsls	r3, r3, #3
   135ce:	4313      	orrs	r3, r2
   135d0:	075a      	lsls	r2, r3, #29
   135d2:	d004      	beq.n	135de <__aeabi_d2f+0x46>
   135d4:	220f      	movs	r2, #15
   135d6:	401a      	ands	r2, r3
   135d8:	2a04      	cmp	r2, #4
   135da:	d000      	beq.n	135de <__aeabi_d2f+0x46>
   135dc:	3304      	adds	r3, #4
   135de:	2280      	movs	r2, #128	; 0x80
   135e0:	04d2      	lsls	r2, r2, #19
   135e2:	401a      	ands	r2, r3
   135e4:	d05a      	beq.n	1369c <__aeabi_d2f+0x104>
   135e6:	3601      	adds	r6, #1
   135e8:	2eff      	cmp	r6, #255	; 0xff
   135ea:	d003      	beq.n	135f4 <__aeabi_d2f+0x5c>
   135ec:	019b      	lsls	r3, r3, #6
   135ee:	0a5b      	lsrs	r3, r3, #9
   135f0:	b2f4      	uxtb	r4, r6
   135f2:	e001      	b.n	135f8 <__aeabi_d2f+0x60>
   135f4:	24ff      	movs	r4, #255	; 0xff
   135f6:	2300      	movs	r3, #0
   135f8:	0258      	lsls	r0, r3, #9
   135fa:	05e4      	lsls	r4, r4, #23
   135fc:	0a40      	lsrs	r0, r0, #9
   135fe:	07c9      	lsls	r1, r1, #31
   13600:	4320      	orrs	r0, r4
   13602:	4308      	orrs	r0, r1
   13604:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13606:	2c00      	cmp	r4, #0
   13608:	d007      	beq.n	1361a <__aeabi_d2f+0x82>
   1360a:	431d      	orrs	r5, r3
   1360c:	d0f2      	beq.n	135f4 <__aeabi_d2f+0x5c>
   1360e:	2080      	movs	r0, #128	; 0x80
   13610:	00db      	lsls	r3, r3, #3
   13612:	0480      	lsls	r0, r0, #18
   13614:	4303      	orrs	r3, r0
   13616:	26ff      	movs	r6, #255	; 0xff
   13618:	e7da      	b.n	135d0 <__aeabi_d2f+0x38>
   1361a:	432b      	orrs	r3, r5
   1361c:	d003      	beq.n	13626 <__aeabi_d2f+0x8e>
   1361e:	2305      	movs	r3, #5
   13620:	08db      	lsrs	r3, r3, #3
   13622:	2cff      	cmp	r4, #255	; 0xff
   13624:	d003      	beq.n	1362e <__aeabi_d2f+0x96>
   13626:	025b      	lsls	r3, r3, #9
   13628:	0a5b      	lsrs	r3, r3, #9
   1362a:	b2e4      	uxtb	r4, r4
   1362c:	e7e4      	b.n	135f8 <__aeabi_d2f+0x60>
   1362e:	2b00      	cmp	r3, #0
   13630:	d032      	beq.n	13698 <__aeabi_d2f+0x100>
   13632:	2080      	movs	r0, #128	; 0x80
   13634:	03c0      	lsls	r0, r0, #15
   13636:	4303      	orrs	r3, r0
   13638:	025b      	lsls	r3, r3, #9
   1363a:	0a5b      	lsrs	r3, r3, #9
   1363c:	e7dc      	b.n	135f8 <__aeabi_d2f+0x60>
   1363e:	0032      	movs	r2, r6
   13640:	3217      	adds	r2, #23
   13642:	db14      	blt.n	1366e <__aeabi_d2f+0xd6>
   13644:	2280      	movs	r2, #128	; 0x80
   13646:	271e      	movs	r7, #30
   13648:	0412      	lsls	r2, r2, #16
   1364a:	4313      	orrs	r3, r2
   1364c:	1bbf      	subs	r7, r7, r6
   1364e:	2f1f      	cmp	r7, #31
   13650:	dc0f      	bgt.n	13672 <__aeabi_d2f+0xda>
   13652:	4a14      	ldr	r2, [pc, #80]	; (136a4 <__aeabi_d2f+0x10c>)
   13654:	4694      	mov	ip, r2
   13656:	4464      	add	r4, ip
   13658:	002a      	movs	r2, r5
   1365a:	40a5      	lsls	r5, r4
   1365c:	002e      	movs	r6, r5
   1365e:	40a3      	lsls	r3, r4
   13660:	1e75      	subs	r5, r6, #1
   13662:	41ae      	sbcs	r6, r5
   13664:	40fa      	lsrs	r2, r7
   13666:	4333      	orrs	r3, r6
   13668:	4313      	orrs	r3, r2
   1366a:	2600      	movs	r6, #0
   1366c:	e7b0      	b.n	135d0 <__aeabi_d2f+0x38>
   1366e:	2400      	movs	r4, #0
   13670:	e7d5      	b.n	1361e <__aeabi_d2f+0x86>
   13672:	2202      	movs	r2, #2
   13674:	4252      	negs	r2, r2
   13676:	1b96      	subs	r6, r2, r6
   13678:	001a      	movs	r2, r3
   1367a:	40f2      	lsrs	r2, r6
   1367c:	2f20      	cmp	r7, #32
   1367e:	d009      	beq.n	13694 <__aeabi_d2f+0xfc>
   13680:	4809      	ldr	r0, [pc, #36]	; (136a8 <__aeabi_d2f+0x110>)
   13682:	4684      	mov	ip, r0
   13684:	4464      	add	r4, ip
   13686:	40a3      	lsls	r3, r4
   13688:	432b      	orrs	r3, r5
   1368a:	1e5d      	subs	r5, r3, #1
   1368c:	41ab      	sbcs	r3, r5
   1368e:	2600      	movs	r6, #0
   13690:	4313      	orrs	r3, r2
   13692:	e79d      	b.n	135d0 <__aeabi_d2f+0x38>
   13694:	2300      	movs	r3, #0
   13696:	e7f7      	b.n	13688 <__aeabi_d2f+0xf0>
   13698:	2300      	movs	r3, #0
   1369a:	e7ad      	b.n	135f8 <__aeabi_d2f+0x60>
   1369c:	0034      	movs	r4, r6
   1369e:	e7bf      	b.n	13620 <__aeabi_d2f+0x88>
   136a0:	fffffc80 	.word	0xfffffc80
   136a4:	fffffc82 	.word	0xfffffc82
   136a8:	fffffca2 	.word	0xfffffca2

000136ac <__clzsi2>:
   136ac:	211c      	movs	r1, #28
   136ae:	2301      	movs	r3, #1
   136b0:	041b      	lsls	r3, r3, #16
   136b2:	4298      	cmp	r0, r3
   136b4:	d301      	bcc.n	136ba <__clzsi2+0xe>
   136b6:	0c00      	lsrs	r0, r0, #16
   136b8:	3910      	subs	r1, #16
   136ba:	0a1b      	lsrs	r3, r3, #8
   136bc:	4298      	cmp	r0, r3
   136be:	d301      	bcc.n	136c4 <__clzsi2+0x18>
   136c0:	0a00      	lsrs	r0, r0, #8
   136c2:	3908      	subs	r1, #8
   136c4:	091b      	lsrs	r3, r3, #4
   136c6:	4298      	cmp	r0, r3
   136c8:	d301      	bcc.n	136ce <__clzsi2+0x22>
   136ca:	0900      	lsrs	r0, r0, #4
   136cc:	3904      	subs	r1, #4
   136ce:	a202      	add	r2, pc, #8	; (adr r2, 136d8 <__clzsi2+0x2c>)
   136d0:	5c10      	ldrb	r0, [r2, r0]
   136d2:	1840      	adds	r0, r0, r1
   136d4:	4770      	bx	lr
   136d6:	46c0      	nop			; (mov r8, r8)
   136d8:	02020304 	.word	0x02020304
   136dc:	01010101 	.word	0x01010101
	...

000136e8 <__clzdi2>:
   136e8:	b510      	push	{r4, lr}
   136ea:	2900      	cmp	r1, #0
   136ec:	d103      	bne.n	136f6 <__clzdi2+0xe>
   136ee:	f7ff ffdd 	bl	136ac <__clzsi2>
   136f2:	3020      	adds	r0, #32
   136f4:	e002      	b.n	136fc <__clzdi2+0x14>
   136f6:	1c08      	adds	r0, r1, #0
   136f8:	f7ff ffd8 	bl	136ac <__clzsi2>
   136fc:	bd10      	pop	{r4, pc}
   136fe:	46c0      	nop			; (mov r8, r8)

00013700 <__aeabi_d2uiz>:
   13700:	b570      	push	{r4, r5, r6, lr}
   13702:	2200      	movs	r2, #0
   13704:	4b0c      	ldr	r3, [pc, #48]	; (13738 <__aeabi_d2uiz+0x38>)
   13706:	0004      	movs	r4, r0
   13708:	000d      	movs	r5, r1
   1370a:	f000 f84b 	bl	137a4 <__aeabi_dcmpge>
   1370e:	2800      	cmp	r0, #0
   13710:	d104      	bne.n	1371c <__aeabi_d2uiz+0x1c>
   13712:	0020      	movs	r0, r4
   13714:	0029      	movs	r1, r5
   13716:	f7ff fe81 	bl	1341c <__aeabi_d2iz>
   1371a:	bd70      	pop	{r4, r5, r6, pc}
   1371c:	4b06      	ldr	r3, [pc, #24]	; (13738 <__aeabi_d2uiz+0x38>)
   1371e:	2200      	movs	r2, #0
   13720:	0020      	movs	r0, r4
   13722:	0029      	movs	r1, r5
   13724:	f7ff fb64 	bl	12df0 <__aeabi_dsub>
   13728:	f7ff fe78 	bl	1341c <__aeabi_d2iz>
   1372c:	2380      	movs	r3, #128	; 0x80
   1372e:	061b      	lsls	r3, r3, #24
   13730:	469c      	mov	ip, r3
   13732:	4460      	add	r0, ip
   13734:	e7f1      	b.n	1371a <__aeabi_d2uiz+0x1a>
   13736:	46c0      	nop			; (mov r8, r8)
   13738:	41e00000 	.word	0x41e00000

0001373c <__aeabi_cdrcmple>:
   1373c:	4684      	mov	ip, r0
   1373e:	1c10      	adds	r0, r2, #0
   13740:	4662      	mov	r2, ip
   13742:	468c      	mov	ip, r1
   13744:	1c19      	adds	r1, r3, #0
   13746:	4663      	mov	r3, ip
   13748:	e000      	b.n	1374c <__aeabi_cdcmpeq>
   1374a:	46c0      	nop			; (mov r8, r8)

0001374c <__aeabi_cdcmpeq>:
   1374c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1374e:	f000 f8d1 	bl	138f4 <__ledf2>
   13752:	2800      	cmp	r0, #0
   13754:	d401      	bmi.n	1375a <__aeabi_cdcmpeq+0xe>
   13756:	2100      	movs	r1, #0
   13758:	42c8      	cmn	r0, r1
   1375a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0001375c <__aeabi_dcmpeq>:
   1375c:	b510      	push	{r4, lr}
   1375e:	f000 f82b 	bl	137b8 <__eqdf2>
   13762:	4240      	negs	r0, r0
   13764:	3001      	adds	r0, #1
   13766:	bd10      	pop	{r4, pc}

00013768 <__aeabi_dcmplt>:
   13768:	b510      	push	{r4, lr}
   1376a:	f000 f8c3 	bl	138f4 <__ledf2>
   1376e:	2800      	cmp	r0, #0
   13770:	db01      	blt.n	13776 <__aeabi_dcmplt+0xe>
   13772:	2000      	movs	r0, #0
   13774:	bd10      	pop	{r4, pc}
   13776:	2001      	movs	r0, #1
   13778:	bd10      	pop	{r4, pc}
   1377a:	46c0      	nop			; (mov r8, r8)

0001377c <__aeabi_dcmple>:
   1377c:	b510      	push	{r4, lr}
   1377e:	f000 f8b9 	bl	138f4 <__ledf2>
   13782:	2800      	cmp	r0, #0
   13784:	dd01      	ble.n	1378a <__aeabi_dcmple+0xe>
   13786:	2000      	movs	r0, #0
   13788:	bd10      	pop	{r4, pc}
   1378a:	2001      	movs	r0, #1
   1378c:	bd10      	pop	{r4, pc}
   1378e:	46c0      	nop			; (mov r8, r8)

00013790 <__aeabi_dcmpgt>:
   13790:	b510      	push	{r4, lr}
   13792:	f000 f84b 	bl	1382c <__gedf2>
   13796:	2800      	cmp	r0, #0
   13798:	dc01      	bgt.n	1379e <__aeabi_dcmpgt+0xe>
   1379a:	2000      	movs	r0, #0
   1379c:	bd10      	pop	{r4, pc}
   1379e:	2001      	movs	r0, #1
   137a0:	bd10      	pop	{r4, pc}
   137a2:	46c0      	nop			; (mov r8, r8)

000137a4 <__aeabi_dcmpge>:
   137a4:	b510      	push	{r4, lr}
   137a6:	f000 f841 	bl	1382c <__gedf2>
   137aa:	2800      	cmp	r0, #0
   137ac:	da01      	bge.n	137b2 <__aeabi_dcmpge+0xe>
   137ae:	2000      	movs	r0, #0
   137b0:	bd10      	pop	{r4, pc}
   137b2:	2001      	movs	r0, #1
   137b4:	bd10      	pop	{r4, pc}
   137b6:	46c0      	nop			; (mov r8, r8)

000137b8 <__eqdf2>:
   137b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   137ba:	464f      	mov	r7, r9
   137bc:	4646      	mov	r6, r8
   137be:	46d6      	mov	lr, sl
   137c0:	005c      	lsls	r4, r3, #1
   137c2:	b5c0      	push	{r6, r7, lr}
   137c4:	031f      	lsls	r7, r3, #12
   137c6:	0fdb      	lsrs	r3, r3, #31
   137c8:	469a      	mov	sl, r3
   137ca:	4b17      	ldr	r3, [pc, #92]	; (13828 <__eqdf2+0x70>)
   137cc:	030e      	lsls	r6, r1, #12
   137ce:	004d      	lsls	r5, r1, #1
   137d0:	4684      	mov	ip, r0
   137d2:	4680      	mov	r8, r0
   137d4:	0b36      	lsrs	r6, r6, #12
   137d6:	0d6d      	lsrs	r5, r5, #21
   137d8:	0fc9      	lsrs	r1, r1, #31
   137da:	4691      	mov	r9, r2
   137dc:	0b3f      	lsrs	r7, r7, #12
   137de:	0d64      	lsrs	r4, r4, #21
   137e0:	2001      	movs	r0, #1
   137e2:	429d      	cmp	r5, r3
   137e4:	d008      	beq.n	137f8 <__eqdf2+0x40>
   137e6:	429c      	cmp	r4, r3
   137e8:	d001      	beq.n	137ee <__eqdf2+0x36>
   137ea:	42a5      	cmp	r5, r4
   137ec:	d00b      	beq.n	13806 <__eqdf2+0x4e>
   137ee:	bc1c      	pop	{r2, r3, r4}
   137f0:	4690      	mov	r8, r2
   137f2:	4699      	mov	r9, r3
   137f4:	46a2      	mov	sl, r4
   137f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   137f8:	4663      	mov	r3, ip
   137fa:	4333      	orrs	r3, r6
   137fc:	d1f7      	bne.n	137ee <__eqdf2+0x36>
   137fe:	42ac      	cmp	r4, r5
   13800:	d1f5      	bne.n	137ee <__eqdf2+0x36>
   13802:	433a      	orrs	r2, r7
   13804:	d1f3      	bne.n	137ee <__eqdf2+0x36>
   13806:	2001      	movs	r0, #1
   13808:	42be      	cmp	r6, r7
   1380a:	d1f0      	bne.n	137ee <__eqdf2+0x36>
   1380c:	45c8      	cmp	r8, r9
   1380e:	d1ee      	bne.n	137ee <__eqdf2+0x36>
   13810:	4551      	cmp	r1, sl
   13812:	d007      	beq.n	13824 <__eqdf2+0x6c>
   13814:	2d00      	cmp	r5, #0
   13816:	d1ea      	bne.n	137ee <__eqdf2+0x36>
   13818:	4663      	mov	r3, ip
   1381a:	431e      	orrs	r6, r3
   1381c:	0030      	movs	r0, r6
   1381e:	1e46      	subs	r6, r0, #1
   13820:	41b0      	sbcs	r0, r6
   13822:	e7e4      	b.n	137ee <__eqdf2+0x36>
   13824:	2000      	movs	r0, #0
   13826:	e7e2      	b.n	137ee <__eqdf2+0x36>
   13828:	000007ff 	.word	0x000007ff

0001382c <__gedf2>:
   1382c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1382e:	4645      	mov	r5, r8
   13830:	46de      	mov	lr, fp
   13832:	4657      	mov	r7, sl
   13834:	464e      	mov	r6, r9
   13836:	b5e0      	push	{r5, r6, r7, lr}
   13838:	031f      	lsls	r7, r3, #12
   1383a:	0b3d      	lsrs	r5, r7, #12
   1383c:	4f2c      	ldr	r7, [pc, #176]	; (138f0 <__gedf2+0xc4>)
   1383e:	030e      	lsls	r6, r1, #12
   13840:	004c      	lsls	r4, r1, #1
   13842:	46ab      	mov	fp, r5
   13844:	005d      	lsls	r5, r3, #1
   13846:	4684      	mov	ip, r0
   13848:	0b36      	lsrs	r6, r6, #12
   1384a:	0d64      	lsrs	r4, r4, #21
   1384c:	0fc9      	lsrs	r1, r1, #31
   1384e:	4690      	mov	r8, r2
   13850:	0d6d      	lsrs	r5, r5, #21
   13852:	0fdb      	lsrs	r3, r3, #31
   13854:	42bc      	cmp	r4, r7
   13856:	d02a      	beq.n	138ae <__gedf2+0x82>
   13858:	4f25      	ldr	r7, [pc, #148]	; (138f0 <__gedf2+0xc4>)
   1385a:	42bd      	cmp	r5, r7
   1385c:	d02d      	beq.n	138ba <__gedf2+0x8e>
   1385e:	2c00      	cmp	r4, #0
   13860:	d10f      	bne.n	13882 <__gedf2+0x56>
   13862:	4330      	orrs	r0, r6
   13864:	0007      	movs	r7, r0
   13866:	4681      	mov	r9, r0
   13868:	4278      	negs	r0, r7
   1386a:	4178      	adcs	r0, r7
   1386c:	b2c0      	uxtb	r0, r0
   1386e:	2d00      	cmp	r5, #0
   13870:	d117      	bne.n	138a2 <__gedf2+0x76>
   13872:	465f      	mov	r7, fp
   13874:	433a      	orrs	r2, r7
   13876:	d114      	bne.n	138a2 <__gedf2+0x76>
   13878:	464b      	mov	r3, r9
   1387a:	2000      	movs	r0, #0
   1387c:	2b00      	cmp	r3, #0
   1387e:	d00a      	beq.n	13896 <__gedf2+0x6a>
   13880:	e006      	b.n	13890 <__gedf2+0x64>
   13882:	2d00      	cmp	r5, #0
   13884:	d102      	bne.n	1388c <__gedf2+0x60>
   13886:	4658      	mov	r0, fp
   13888:	4302      	orrs	r2, r0
   1388a:	d001      	beq.n	13890 <__gedf2+0x64>
   1388c:	4299      	cmp	r1, r3
   1388e:	d018      	beq.n	138c2 <__gedf2+0x96>
   13890:	4248      	negs	r0, r1
   13892:	2101      	movs	r1, #1
   13894:	4308      	orrs	r0, r1
   13896:	bc3c      	pop	{r2, r3, r4, r5}
   13898:	4690      	mov	r8, r2
   1389a:	4699      	mov	r9, r3
   1389c:	46a2      	mov	sl, r4
   1389e:	46ab      	mov	fp, r5
   138a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   138a2:	2800      	cmp	r0, #0
   138a4:	d0f2      	beq.n	1388c <__gedf2+0x60>
   138a6:	2001      	movs	r0, #1
   138a8:	3b01      	subs	r3, #1
   138aa:	4318      	orrs	r0, r3
   138ac:	e7f3      	b.n	13896 <__gedf2+0x6a>
   138ae:	0037      	movs	r7, r6
   138b0:	4307      	orrs	r7, r0
   138b2:	d0d1      	beq.n	13858 <__gedf2+0x2c>
   138b4:	2002      	movs	r0, #2
   138b6:	4240      	negs	r0, r0
   138b8:	e7ed      	b.n	13896 <__gedf2+0x6a>
   138ba:	465f      	mov	r7, fp
   138bc:	4317      	orrs	r7, r2
   138be:	d0ce      	beq.n	1385e <__gedf2+0x32>
   138c0:	e7f8      	b.n	138b4 <__gedf2+0x88>
   138c2:	42ac      	cmp	r4, r5
   138c4:	dce4      	bgt.n	13890 <__gedf2+0x64>
   138c6:	da03      	bge.n	138d0 <__gedf2+0xa4>
   138c8:	1e48      	subs	r0, r1, #1
   138ca:	2101      	movs	r1, #1
   138cc:	4308      	orrs	r0, r1
   138ce:	e7e2      	b.n	13896 <__gedf2+0x6a>
   138d0:	455e      	cmp	r6, fp
   138d2:	d8dd      	bhi.n	13890 <__gedf2+0x64>
   138d4:	d006      	beq.n	138e4 <__gedf2+0xb8>
   138d6:	2000      	movs	r0, #0
   138d8:	455e      	cmp	r6, fp
   138da:	d2dc      	bcs.n	13896 <__gedf2+0x6a>
   138dc:	2301      	movs	r3, #1
   138de:	1e48      	subs	r0, r1, #1
   138e0:	4318      	orrs	r0, r3
   138e2:	e7d8      	b.n	13896 <__gedf2+0x6a>
   138e4:	45c4      	cmp	ip, r8
   138e6:	d8d3      	bhi.n	13890 <__gedf2+0x64>
   138e8:	2000      	movs	r0, #0
   138ea:	45c4      	cmp	ip, r8
   138ec:	d3f6      	bcc.n	138dc <__gedf2+0xb0>
   138ee:	e7d2      	b.n	13896 <__gedf2+0x6a>
   138f0:	000007ff 	.word	0x000007ff

000138f4 <__ledf2>:
   138f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   138f6:	464e      	mov	r6, r9
   138f8:	4645      	mov	r5, r8
   138fa:	46de      	mov	lr, fp
   138fc:	4657      	mov	r7, sl
   138fe:	005c      	lsls	r4, r3, #1
   13900:	b5e0      	push	{r5, r6, r7, lr}
   13902:	031f      	lsls	r7, r3, #12
   13904:	0fdb      	lsrs	r3, r3, #31
   13906:	4699      	mov	r9, r3
   13908:	4b2a      	ldr	r3, [pc, #168]	; (139b4 <__ledf2+0xc0>)
   1390a:	030e      	lsls	r6, r1, #12
   1390c:	004d      	lsls	r5, r1, #1
   1390e:	0fc9      	lsrs	r1, r1, #31
   13910:	4684      	mov	ip, r0
   13912:	0b36      	lsrs	r6, r6, #12
   13914:	0d6d      	lsrs	r5, r5, #21
   13916:	468b      	mov	fp, r1
   13918:	4690      	mov	r8, r2
   1391a:	0b3f      	lsrs	r7, r7, #12
   1391c:	0d64      	lsrs	r4, r4, #21
   1391e:	429d      	cmp	r5, r3
   13920:	d020      	beq.n	13964 <__ledf2+0x70>
   13922:	4b24      	ldr	r3, [pc, #144]	; (139b4 <__ledf2+0xc0>)
   13924:	429c      	cmp	r4, r3
   13926:	d022      	beq.n	1396e <__ledf2+0x7a>
   13928:	2d00      	cmp	r5, #0
   1392a:	d112      	bne.n	13952 <__ledf2+0x5e>
   1392c:	4330      	orrs	r0, r6
   1392e:	4243      	negs	r3, r0
   13930:	4143      	adcs	r3, r0
   13932:	b2db      	uxtb	r3, r3
   13934:	2c00      	cmp	r4, #0
   13936:	d01f      	beq.n	13978 <__ledf2+0x84>
   13938:	2b00      	cmp	r3, #0
   1393a:	d00c      	beq.n	13956 <__ledf2+0x62>
   1393c:	464b      	mov	r3, r9
   1393e:	2001      	movs	r0, #1
   13940:	3b01      	subs	r3, #1
   13942:	4303      	orrs	r3, r0
   13944:	0018      	movs	r0, r3
   13946:	bc3c      	pop	{r2, r3, r4, r5}
   13948:	4690      	mov	r8, r2
   1394a:	4699      	mov	r9, r3
   1394c:	46a2      	mov	sl, r4
   1394e:	46ab      	mov	fp, r5
   13950:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13952:	2c00      	cmp	r4, #0
   13954:	d016      	beq.n	13984 <__ledf2+0x90>
   13956:	45cb      	cmp	fp, r9
   13958:	d017      	beq.n	1398a <__ledf2+0x96>
   1395a:	465b      	mov	r3, fp
   1395c:	4259      	negs	r1, r3
   1395e:	2301      	movs	r3, #1
   13960:	430b      	orrs	r3, r1
   13962:	e7ef      	b.n	13944 <__ledf2+0x50>
   13964:	0031      	movs	r1, r6
   13966:	2302      	movs	r3, #2
   13968:	4301      	orrs	r1, r0
   1396a:	d1eb      	bne.n	13944 <__ledf2+0x50>
   1396c:	e7d9      	b.n	13922 <__ledf2+0x2e>
   1396e:	0039      	movs	r1, r7
   13970:	2302      	movs	r3, #2
   13972:	4311      	orrs	r1, r2
   13974:	d1e6      	bne.n	13944 <__ledf2+0x50>
   13976:	e7d7      	b.n	13928 <__ledf2+0x34>
   13978:	433a      	orrs	r2, r7
   1397a:	d1dd      	bne.n	13938 <__ledf2+0x44>
   1397c:	2300      	movs	r3, #0
   1397e:	2800      	cmp	r0, #0
   13980:	d0e0      	beq.n	13944 <__ledf2+0x50>
   13982:	e7ea      	b.n	1395a <__ledf2+0x66>
   13984:	433a      	orrs	r2, r7
   13986:	d1e6      	bne.n	13956 <__ledf2+0x62>
   13988:	e7e7      	b.n	1395a <__ledf2+0x66>
   1398a:	42a5      	cmp	r5, r4
   1398c:	dce5      	bgt.n	1395a <__ledf2+0x66>
   1398e:	db05      	blt.n	1399c <__ledf2+0xa8>
   13990:	42be      	cmp	r6, r7
   13992:	d8e2      	bhi.n	1395a <__ledf2+0x66>
   13994:	d007      	beq.n	139a6 <__ledf2+0xb2>
   13996:	2300      	movs	r3, #0
   13998:	42be      	cmp	r6, r7
   1399a:	d2d3      	bcs.n	13944 <__ledf2+0x50>
   1399c:	4659      	mov	r1, fp
   1399e:	2301      	movs	r3, #1
   139a0:	3901      	subs	r1, #1
   139a2:	430b      	orrs	r3, r1
   139a4:	e7ce      	b.n	13944 <__ledf2+0x50>
   139a6:	45c4      	cmp	ip, r8
   139a8:	d8d7      	bhi.n	1395a <__ledf2+0x66>
   139aa:	2300      	movs	r3, #0
   139ac:	45c4      	cmp	ip, r8
   139ae:	d3f5      	bcc.n	1399c <__ledf2+0xa8>
   139b0:	e7c8      	b.n	13944 <__ledf2+0x50>
   139b2:	46c0      	nop			; (mov r8, r8)
   139b4:	000007ff 	.word	0x000007ff

000139b8 <__libc_init_array>:
   139b8:	b570      	push	{r4, r5, r6, lr}
   139ba:	4e0d      	ldr	r6, [pc, #52]	; (139f0 <__libc_init_array+0x38>)
   139bc:	4d0d      	ldr	r5, [pc, #52]	; (139f4 <__libc_init_array+0x3c>)
   139be:	2400      	movs	r4, #0
   139c0:	1bad      	subs	r5, r5, r6
   139c2:	10ad      	asrs	r5, r5, #2
   139c4:	d005      	beq.n	139d2 <__libc_init_array+0x1a>
   139c6:	00a3      	lsls	r3, r4, #2
   139c8:	58f3      	ldr	r3, [r6, r3]
   139ca:	3401      	adds	r4, #1
   139cc:	4798      	blx	r3
   139ce:	42a5      	cmp	r5, r4
   139d0:	d1f9      	bne.n	139c6 <__libc_init_array+0xe>
   139d2:	f008 f9cd 	bl	1bd70 <_init>
   139d6:	4e08      	ldr	r6, [pc, #32]	; (139f8 <__libc_init_array+0x40>)
   139d8:	4d08      	ldr	r5, [pc, #32]	; (139fc <__libc_init_array+0x44>)
   139da:	2400      	movs	r4, #0
   139dc:	1bad      	subs	r5, r5, r6
   139de:	10ad      	asrs	r5, r5, #2
   139e0:	d005      	beq.n	139ee <__libc_init_array+0x36>
   139e2:	00a3      	lsls	r3, r4, #2
   139e4:	58f3      	ldr	r3, [r6, r3]
   139e6:	3401      	adds	r4, #1
   139e8:	4798      	blx	r3
   139ea:	42a5      	cmp	r5, r4
   139ec:	d1f9      	bne.n	139e2 <__libc_init_array+0x2a>
   139ee:	bd70      	pop	{r4, r5, r6, pc}
   139f0:	0001bd7c 	.word	0x0001bd7c
   139f4:	0001bd7c 	.word	0x0001bd7c
   139f8:	0001bd7c 	.word	0x0001bd7c
   139fc:	0001bd84 	.word	0x0001bd84

00013a00 <memcmp>:
   13a00:	b510      	push	{r4, lr}
   13a02:	2a03      	cmp	r2, #3
   13a04:	d91c      	bls.n	13a40 <memcmp+0x40>
   13a06:	0003      	movs	r3, r0
   13a08:	430b      	orrs	r3, r1
   13a0a:	079b      	lsls	r3, r3, #30
   13a0c:	d00f      	beq.n	13a2e <memcmp+0x2e>
   13a0e:	7803      	ldrb	r3, [r0, #0]
   13a10:	780c      	ldrb	r4, [r1, #0]
   13a12:	1882      	adds	r2, r0, r2
   13a14:	42a3      	cmp	r3, r4
   13a16:	d004      	beq.n	13a22 <memcmp+0x22>
   13a18:	e015      	b.n	13a46 <memcmp+0x46>
   13a1a:	7803      	ldrb	r3, [r0, #0]
   13a1c:	780c      	ldrb	r4, [r1, #0]
   13a1e:	42a3      	cmp	r3, r4
   13a20:	d111      	bne.n	13a46 <memcmp+0x46>
   13a22:	3001      	adds	r0, #1
   13a24:	3101      	adds	r1, #1
   13a26:	4282      	cmp	r2, r0
   13a28:	d1f7      	bne.n	13a1a <memcmp+0x1a>
   13a2a:	2000      	movs	r0, #0
   13a2c:	bd10      	pop	{r4, pc}
   13a2e:	6803      	ldr	r3, [r0, #0]
   13a30:	680c      	ldr	r4, [r1, #0]
   13a32:	42a3      	cmp	r3, r4
   13a34:	d1eb      	bne.n	13a0e <memcmp+0xe>
   13a36:	3a04      	subs	r2, #4
   13a38:	3004      	adds	r0, #4
   13a3a:	3104      	adds	r1, #4
   13a3c:	2a03      	cmp	r2, #3
   13a3e:	d8f6      	bhi.n	13a2e <memcmp+0x2e>
   13a40:	2a00      	cmp	r2, #0
   13a42:	d1e4      	bne.n	13a0e <memcmp+0xe>
   13a44:	e7f1      	b.n	13a2a <memcmp+0x2a>
   13a46:	1b18      	subs	r0, r3, r4
   13a48:	e7f0      	b.n	13a2c <memcmp+0x2c>
   13a4a:	46c0      	nop			; (mov r8, r8)

00013a4c <memcpy>:
   13a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
   13a4e:	0005      	movs	r5, r0
   13a50:	2a0f      	cmp	r2, #15
   13a52:	d92f      	bls.n	13ab4 <memcpy+0x68>
   13a54:	000b      	movs	r3, r1
   13a56:	4303      	orrs	r3, r0
   13a58:	079b      	lsls	r3, r3, #30
   13a5a:	d134      	bne.n	13ac6 <memcpy+0x7a>
   13a5c:	0016      	movs	r6, r2
   13a5e:	000c      	movs	r4, r1
   13a60:	0003      	movs	r3, r0
   13a62:	3e10      	subs	r6, #16
   13a64:	0935      	lsrs	r5, r6, #4
   13a66:	3501      	adds	r5, #1
   13a68:	012d      	lsls	r5, r5, #4
   13a6a:	1945      	adds	r5, r0, r5
   13a6c:	6827      	ldr	r7, [r4, #0]
   13a6e:	601f      	str	r7, [r3, #0]
   13a70:	6867      	ldr	r7, [r4, #4]
   13a72:	605f      	str	r7, [r3, #4]
   13a74:	68a7      	ldr	r7, [r4, #8]
   13a76:	609f      	str	r7, [r3, #8]
   13a78:	68e7      	ldr	r7, [r4, #12]
   13a7a:	3410      	adds	r4, #16
   13a7c:	60df      	str	r7, [r3, #12]
   13a7e:	3310      	adds	r3, #16
   13a80:	429d      	cmp	r5, r3
   13a82:	d1f3      	bne.n	13a6c <memcpy+0x20>
   13a84:	230f      	movs	r3, #15
   13a86:	439e      	bics	r6, r3
   13a88:	3610      	adds	r6, #16
   13a8a:	1985      	adds	r5, r0, r6
   13a8c:	1989      	adds	r1, r1, r6
   13a8e:	4013      	ands	r3, r2
   13a90:	2b03      	cmp	r3, #3
   13a92:	d91a      	bls.n	13aca <memcpy+0x7e>
   13a94:	1f1e      	subs	r6, r3, #4
   13a96:	2300      	movs	r3, #0
   13a98:	08b4      	lsrs	r4, r6, #2
   13a9a:	3401      	adds	r4, #1
   13a9c:	00a4      	lsls	r4, r4, #2
   13a9e:	58cf      	ldr	r7, [r1, r3]
   13aa0:	50ef      	str	r7, [r5, r3]
   13aa2:	3304      	adds	r3, #4
   13aa4:	42a3      	cmp	r3, r4
   13aa6:	d1fa      	bne.n	13a9e <memcpy+0x52>
   13aa8:	2403      	movs	r4, #3
   13aaa:	43a6      	bics	r6, r4
   13aac:	1d33      	adds	r3, r6, #4
   13aae:	4022      	ands	r2, r4
   13ab0:	18c9      	adds	r1, r1, r3
   13ab2:	18ed      	adds	r5, r5, r3
   13ab4:	2a00      	cmp	r2, #0
   13ab6:	d005      	beq.n	13ac4 <memcpy+0x78>
   13ab8:	2300      	movs	r3, #0
   13aba:	5ccc      	ldrb	r4, [r1, r3]
   13abc:	54ec      	strb	r4, [r5, r3]
   13abe:	3301      	adds	r3, #1
   13ac0:	4293      	cmp	r3, r2
   13ac2:	d1fa      	bne.n	13aba <memcpy+0x6e>
   13ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13ac6:	0005      	movs	r5, r0
   13ac8:	e7f6      	b.n	13ab8 <memcpy+0x6c>
   13aca:	001a      	movs	r2, r3
   13acc:	e7f2      	b.n	13ab4 <memcpy+0x68>
   13ace:	46c0      	nop			; (mov r8, r8)

00013ad0 <memset>:
   13ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
   13ad2:	0783      	lsls	r3, r0, #30
   13ad4:	d043      	beq.n	13b5e <memset+0x8e>
   13ad6:	1e54      	subs	r4, r2, #1
   13ad8:	2a00      	cmp	r2, #0
   13ada:	d03f      	beq.n	13b5c <memset+0x8c>
   13adc:	b2ce      	uxtb	r6, r1
   13ade:	0002      	movs	r2, r0
   13ae0:	2503      	movs	r5, #3
   13ae2:	e002      	b.n	13aea <memset+0x1a>
   13ae4:	001a      	movs	r2, r3
   13ae6:	3c01      	subs	r4, #1
   13ae8:	d338      	bcc.n	13b5c <memset+0x8c>
   13aea:	1c53      	adds	r3, r2, #1
   13aec:	7016      	strb	r6, [r2, #0]
   13aee:	422b      	tst	r3, r5
   13af0:	d1f8      	bne.n	13ae4 <memset+0x14>
   13af2:	2c03      	cmp	r4, #3
   13af4:	d92a      	bls.n	13b4c <memset+0x7c>
   13af6:	22ff      	movs	r2, #255	; 0xff
   13af8:	400a      	ands	r2, r1
   13afa:	0215      	lsls	r5, r2, #8
   13afc:	4315      	orrs	r5, r2
   13afe:	042a      	lsls	r2, r5, #16
   13b00:	4315      	orrs	r5, r2
   13b02:	2c0f      	cmp	r4, #15
   13b04:	d914      	bls.n	13b30 <memset+0x60>
   13b06:	0027      	movs	r7, r4
   13b08:	001a      	movs	r2, r3
   13b0a:	3f10      	subs	r7, #16
   13b0c:	093e      	lsrs	r6, r7, #4
   13b0e:	3601      	adds	r6, #1
   13b10:	0136      	lsls	r6, r6, #4
   13b12:	199e      	adds	r6, r3, r6
   13b14:	6015      	str	r5, [r2, #0]
   13b16:	6055      	str	r5, [r2, #4]
   13b18:	6095      	str	r5, [r2, #8]
   13b1a:	60d5      	str	r5, [r2, #12]
   13b1c:	3210      	adds	r2, #16
   13b1e:	4296      	cmp	r6, r2
   13b20:	d1f8      	bne.n	13b14 <memset+0x44>
   13b22:	220f      	movs	r2, #15
   13b24:	4397      	bics	r7, r2
   13b26:	3710      	adds	r7, #16
   13b28:	19db      	adds	r3, r3, r7
   13b2a:	4014      	ands	r4, r2
   13b2c:	2c03      	cmp	r4, #3
   13b2e:	d90d      	bls.n	13b4c <memset+0x7c>
   13b30:	001a      	movs	r2, r3
   13b32:	1f27      	subs	r7, r4, #4
   13b34:	08be      	lsrs	r6, r7, #2
   13b36:	3601      	adds	r6, #1
   13b38:	00b6      	lsls	r6, r6, #2
   13b3a:	199e      	adds	r6, r3, r6
   13b3c:	c220      	stmia	r2!, {r5}
   13b3e:	42b2      	cmp	r2, r6
   13b40:	d1fc      	bne.n	13b3c <memset+0x6c>
   13b42:	2203      	movs	r2, #3
   13b44:	4397      	bics	r7, r2
   13b46:	3704      	adds	r7, #4
   13b48:	19db      	adds	r3, r3, r7
   13b4a:	4014      	ands	r4, r2
   13b4c:	2c00      	cmp	r4, #0
   13b4e:	d005      	beq.n	13b5c <memset+0x8c>
   13b50:	b2c9      	uxtb	r1, r1
   13b52:	191c      	adds	r4, r3, r4
   13b54:	7019      	strb	r1, [r3, #0]
   13b56:	3301      	adds	r3, #1
   13b58:	429c      	cmp	r4, r3
   13b5a:	d1fb      	bne.n	13b54 <memset+0x84>
   13b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13b5e:	0014      	movs	r4, r2
   13b60:	0003      	movs	r3, r0
   13b62:	e7c6      	b.n	13af2 <memset+0x22>

00013b64 <printf>:
   13b64:	b40f      	push	{r0, r1, r2, r3}
   13b66:	b500      	push	{lr}
   13b68:	4906      	ldr	r1, [pc, #24]	; (13b84 <printf+0x20>)
   13b6a:	b083      	sub	sp, #12
   13b6c:	ab04      	add	r3, sp, #16
   13b6e:	6808      	ldr	r0, [r1, #0]
   13b70:	cb04      	ldmia	r3!, {r2}
   13b72:	6881      	ldr	r1, [r0, #8]
   13b74:	9301      	str	r3, [sp, #4]
   13b76:	f001 fcd7 	bl	15528 <_vfprintf_r>
   13b7a:	b003      	add	sp, #12
   13b7c:	bc08      	pop	{r3}
   13b7e:	b004      	add	sp, #16
   13b80:	4718      	bx	r3
   13b82:	46c0      	nop			; (mov r8, r8)
   13b84:	20000064 	.word	0x20000064

00013b88 <_puts_r>:
   13b88:	b530      	push	{r4, r5, lr}
   13b8a:	0004      	movs	r4, r0
   13b8c:	b089      	sub	sp, #36	; 0x24
   13b8e:	0008      	movs	r0, r1
   13b90:	000d      	movs	r5, r1
   13b92:	f000 f993 	bl	13ebc <strlen>
   13b96:	ab04      	add	r3, sp, #16
   13b98:	4a21      	ldr	r2, [pc, #132]	; (13c20 <_puts_r+0x98>)
   13b9a:	9301      	str	r3, [sp, #4]
   13b9c:	2302      	movs	r3, #2
   13b9e:	9206      	str	r2, [sp, #24]
   13ba0:	2201      	movs	r2, #1
   13ba2:	9302      	str	r3, [sp, #8]
   13ba4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   13ba6:	9005      	str	r0, [sp, #20]
   13ba8:	3001      	adds	r0, #1
   13baa:	9504      	str	r5, [sp, #16]
   13bac:	9207      	str	r2, [sp, #28]
   13bae:	9003      	str	r0, [sp, #12]
   13bb0:	68a5      	ldr	r5, [r4, #8]
   13bb2:	2b00      	cmp	r3, #0
   13bb4:	d02f      	beq.n	13c16 <_puts_r+0x8e>
   13bb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   13bb8:	07db      	lsls	r3, r3, #31
   13bba:	d424      	bmi.n	13c06 <_puts_r+0x7e>
   13bbc:	230c      	movs	r3, #12
   13bbe:	5eea      	ldrsh	r2, [r5, r3]
   13bc0:	b291      	uxth	r1, r2
   13bc2:	058b      	lsls	r3, r1, #22
   13bc4:	d51c      	bpl.n	13c00 <_puts_r+0x78>
   13bc6:	2380      	movs	r3, #128	; 0x80
   13bc8:	019b      	lsls	r3, r3, #6
   13bca:	4219      	tst	r1, r3
   13bcc:	d105      	bne.n	13bda <_puts_r+0x52>
   13bce:	4313      	orrs	r3, r2
   13bd0:	81ab      	strh	r3, [r5, #12]
   13bd2:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   13bd4:	4b13      	ldr	r3, [pc, #76]	; (13c24 <_puts_r+0x9c>)
   13bd6:	4013      	ands	r3, r2
   13bd8:	666b      	str	r3, [r5, #100]	; 0x64
   13bda:	0020      	movs	r0, r4
   13bdc:	aa01      	add	r2, sp, #4
   13bde:	0029      	movs	r1, r5
   13be0:	f004 fbc8 	bl	18374 <__sfvwrite_r>
   13be4:	1e44      	subs	r4, r0, #1
   13be6:	41a0      	sbcs	r0, r4
   13be8:	4244      	negs	r4, r0
   13bea:	200a      	movs	r0, #10
   13bec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   13bee:	4304      	orrs	r4, r0
   13bf0:	07db      	lsls	r3, r3, #31
   13bf2:	d402      	bmi.n	13bfa <_puts_r+0x72>
   13bf4:	89ab      	ldrh	r3, [r5, #12]
   13bf6:	059b      	lsls	r3, r3, #22
   13bf8:	d509      	bpl.n	13c0e <_puts_r+0x86>
   13bfa:	0020      	movs	r0, r4
   13bfc:	b009      	add	sp, #36	; 0x24
   13bfe:	bd30      	pop	{r4, r5, pc}
   13c00:	6da8      	ldr	r0, [r5, #88]	; 0x58
   13c02:	f004 fd71 	bl	186e8 <__retarget_lock_acquire_recursive>
   13c06:	230c      	movs	r3, #12
   13c08:	5eea      	ldrsh	r2, [r5, r3]
   13c0a:	b291      	uxth	r1, r2
   13c0c:	e7db      	b.n	13bc6 <_puts_r+0x3e>
   13c0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   13c10:	f004 fd6c 	bl	186ec <__retarget_lock_release_recursive>
   13c14:	e7f1      	b.n	13bfa <_puts_r+0x72>
   13c16:	0020      	movs	r0, r4
   13c18:	f004 fa24 	bl	18064 <__sinit>
   13c1c:	e7cb      	b.n	13bb6 <_puts_r+0x2e>
   13c1e:	46c0      	nop			; (mov r8, r8)
   13c20:	0001b7fc 	.word	0x0001b7fc
   13c24:	ffffdfff 	.word	0xffffdfff

00013c28 <puts>:
   13c28:	b510      	push	{r4, lr}
   13c2a:	4b03      	ldr	r3, [pc, #12]	; (13c38 <puts+0x10>)
   13c2c:	0001      	movs	r1, r0
   13c2e:	6818      	ldr	r0, [r3, #0]
   13c30:	f7ff ffaa 	bl	13b88 <_puts_r>
   13c34:	bd10      	pop	{r4, pc}
   13c36:	46c0      	nop			; (mov r8, r8)
   13c38:	20000064 	.word	0x20000064

00013c3c <srand>:
   13c3c:	2200      	movs	r2, #0
   13c3e:	4b03      	ldr	r3, [pc, #12]	; (13c4c <srand+0x10>)
   13c40:	681b      	ldr	r3, [r3, #0]
   13c42:	33a8      	adds	r3, #168	; 0xa8
   13c44:	6018      	str	r0, [r3, #0]
   13c46:	605a      	str	r2, [r3, #4]
   13c48:	4770      	bx	lr
   13c4a:	46c0      	nop			; (mov r8, r8)
   13c4c:	20000064 	.word	0x20000064

00013c50 <rand>:
   13c50:	b510      	push	{r4, lr}
   13c52:	4b09      	ldr	r3, [pc, #36]	; (13c78 <rand+0x28>)
   13c54:	4a09      	ldr	r2, [pc, #36]	; (13c7c <rand+0x2c>)
   13c56:	681c      	ldr	r4, [r3, #0]
   13c58:	4b09      	ldr	r3, [pc, #36]	; (13c80 <rand+0x30>)
   13c5a:	34a8      	adds	r4, #168	; 0xa8
   13c5c:	6820      	ldr	r0, [r4, #0]
   13c5e:	6861      	ldr	r1, [r4, #4]
   13c60:	f7fc ffec 	bl	10c3c <__aeabi_lmul>
   13c64:	2201      	movs	r2, #1
   13c66:	2300      	movs	r3, #0
   13c68:	1880      	adds	r0, r0, r2
   13c6a:	4159      	adcs	r1, r3
   13c6c:	6020      	str	r0, [r4, #0]
   13c6e:	6061      	str	r1, [r4, #4]
   13c70:	0048      	lsls	r0, r1, #1
   13c72:	0840      	lsrs	r0, r0, #1
   13c74:	bd10      	pop	{r4, pc}
   13c76:	46c0      	nop			; (mov r8, r8)
   13c78:	20000064 	.word	0x20000064
   13c7c:	4c957f2d 	.word	0x4c957f2d
   13c80:	5851f42d 	.word	0x5851f42d

00013c84 <setbuf>:
   13c84:	424a      	negs	r2, r1
   13c86:	414a      	adcs	r2, r1
   13c88:	2380      	movs	r3, #128	; 0x80
   13c8a:	b510      	push	{r4, lr}
   13c8c:	0052      	lsls	r2, r2, #1
   13c8e:	00db      	lsls	r3, r3, #3
   13c90:	f000 f802 	bl	13c98 <setvbuf>
   13c94:	bd10      	pop	{r4, pc}
   13c96:	46c0      	nop			; (mov r8, r8)

00013c98 <setvbuf>:
   13c98:	b5f0      	push	{r4, r5, r6, r7, lr}
   13c9a:	4647      	mov	r7, r8
   13c9c:	46ce      	mov	lr, r9
   13c9e:	b580      	push	{r7, lr}
   13ca0:	001f      	movs	r7, r3
   13ca2:	4b63      	ldr	r3, [pc, #396]	; (13e30 <setvbuf+0x198>)
   13ca4:	b083      	sub	sp, #12
   13ca6:	681d      	ldr	r5, [r3, #0]
   13ca8:	0004      	movs	r4, r0
   13caa:	4688      	mov	r8, r1
   13cac:	0016      	movs	r6, r2
   13cae:	2d00      	cmp	r5, #0
   13cb0:	d002      	beq.n	13cb8 <setvbuf+0x20>
   13cb2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   13cb4:	2b00      	cmp	r3, #0
   13cb6:	d066      	beq.n	13d86 <setvbuf+0xee>
   13cb8:	2e02      	cmp	r6, #2
   13cba:	d005      	beq.n	13cc8 <setvbuf+0x30>
   13cbc:	2e01      	cmp	r6, #1
   13cbe:	d900      	bls.n	13cc2 <setvbuf+0x2a>
   13cc0:	e0a1      	b.n	13e06 <setvbuf+0x16e>
   13cc2:	2f00      	cmp	r7, #0
   13cc4:	da00      	bge.n	13cc8 <setvbuf+0x30>
   13cc6:	e09e      	b.n	13e06 <setvbuf+0x16e>
   13cc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   13cca:	07db      	lsls	r3, r3, #31
   13ccc:	d533      	bpl.n	13d36 <setvbuf+0x9e>
   13cce:	0021      	movs	r1, r4
   13cd0:	0028      	movs	r0, r5
   13cd2:	f004 f96d 	bl	17fb0 <_fflush_r>
   13cd6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   13cd8:	2900      	cmp	r1, #0
   13cda:	d008      	beq.n	13cee <setvbuf+0x56>
   13cdc:	0023      	movs	r3, r4
   13cde:	3340      	adds	r3, #64	; 0x40
   13ce0:	4299      	cmp	r1, r3
   13ce2:	d002      	beq.n	13cea <setvbuf+0x52>
   13ce4:	0028      	movs	r0, r5
   13ce6:	f004 fa67 	bl	181b8 <_free_r>
   13cea:	2300      	movs	r3, #0
   13cec:	6323      	str	r3, [r4, #48]	; 0x30
   13cee:	2300      	movs	r3, #0
   13cf0:	61a3      	str	r3, [r4, #24]
   13cf2:	6063      	str	r3, [r4, #4]
   13cf4:	220c      	movs	r2, #12
   13cf6:	5ea3      	ldrsh	r3, [r4, r2]
   13cf8:	061a      	lsls	r2, r3, #24
   13cfa:	d43d      	bmi.n	13d78 <setvbuf+0xe0>
   13cfc:	4a4d      	ldr	r2, [pc, #308]	; (13e34 <setvbuf+0x19c>)
   13cfe:	4013      	ands	r3, r2
   13d00:	81a3      	strh	r3, [r4, #12]
   13d02:	2e02      	cmp	r6, #2
   13d04:	d01e      	beq.n	13d44 <setvbuf+0xac>
   13d06:	ab01      	add	r3, sp, #4
   13d08:	466a      	mov	r2, sp
   13d0a:	0021      	movs	r1, r4
   13d0c:	0028      	movs	r0, r5
   13d0e:	f004 fcef 	bl	186f0 <__swhatbuf_r>
   13d12:	89a3      	ldrh	r3, [r4, #12]
   13d14:	4318      	orrs	r0, r3
   13d16:	81a0      	strh	r0, [r4, #12]
   13d18:	2f00      	cmp	r7, #0
   13d1a:	d138      	bne.n	13d8e <setvbuf+0xf6>
   13d1c:	9f00      	ldr	r7, [sp, #0]
   13d1e:	0038      	movs	r0, r7
   13d20:	f004 fd5e 	bl	187e0 <malloc>
   13d24:	4680      	mov	r8, r0
   13d26:	2800      	cmp	r0, #0
   13d28:	d100      	bne.n	13d2c <setvbuf+0x94>
   13d2a:	e06f      	b.n	13e0c <setvbuf+0x174>
   13d2c:	2280      	movs	r2, #128	; 0x80
   13d2e:	89a3      	ldrh	r3, [r4, #12]
   13d30:	4313      	orrs	r3, r2
   13d32:	81a3      	strh	r3, [r4, #12]
   13d34:	e02e      	b.n	13d94 <setvbuf+0xfc>
   13d36:	89a3      	ldrh	r3, [r4, #12]
   13d38:	059b      	lsls	r3, r3, #22
   13d3a:	d4c8      	bmi.n	13cce <setvbuf+0x36>
   13d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   13d3e:	f004 fcd3 	bl	186e8 <__retarget_lock_acquire_recursive>
   13d42:	e7c4      	b.n	13cce <setvbuf+0x36>
   13d44:	2500      	movs	r5, #0
   13d46:	2202      	movs	r2, #2
   13d48:	4313      	orrs	r3, r2
   13d4a:	2200      	movs	r2, #0
   13d4c:	60a2      	str	r2, [r4, #8]
   13d4e:	0022      	movs	r2, r4
   13d50:	3243      	adds	r2, #67	; 0x43
   13d52:	6022      	str	r2, [r4, #0]
   13d54:	6122      	str	r2, [r4, #16]
   13d56:	2201      	movs	r2, #1
   13d58:	6e61      	ldr	r1, [r4, #100]	; 0x64
   13d5a:	81a3      	strh	r3, [r4, #12]
   13d5c:	6162      	str	r2, [r4, #20]
   13d5e:	4211      	tst	r1, r2
   13d60:	d104      	bne.n	13d6c <setvbuf+0xd4>
   13d62:	059b      	lsls	r3, r3, #22
   13d64:	d402      	bmi.n	13d6c <setvbuf+0xd4>
   13d66:	6da0      	ldr	r0, [r4, #88]	; 0x58
   13d68:	f004 fcc0 	bl	186ec <__retarget_lock_release_recursive>
   13d6c:	0028      	movs	r0, r5
   13d6e:	b003      	add	sp, #12
   13d70:	bc0c      	pop	{r2, r3}
   13d72:	4690      	mov	r8, r2
   13d74:	4699      	mov	r9, r3
   13d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13d78:	6921      	ldr	r1, [r4, #16]
   13d7a:	0028      	movs	r0, r5
   13d7c:	f004 fa1c 	bl	181b8 <_free_r>
   13d80:	220c      	movs	r2, #12
   13d82:	5ea3      	ldrsh	r3, [r4, r2]
   13d84:	e7ba      	b.n	13cfc <setvbuf+0x64>
   13d86:	0028      	movs	r0, r5
   13d88:	f004 f96c 	bl	18064 <__sinit>
   13d8c:	e794      	b.n	13cb8 <setvbuf+0x20>
   13d8e:	4643      	mov	r3, r8
   13d90:	2b00      	cmp	r3, #0
   13d92:	d0c4      	beq.n	13d1e <setvbuf+0x86>
   13d94:	6bab      	ldr	r3, [r5, #56]	; 0x38
   13d96:	2b00      	cmp	r3, #0
   13d98:	d027      	beq.n	13dea <setvbuf+0x152>
   13d9a:	9b00      	ldr	r3, [sp, #0]
   13d9c:	429f      	cmp	r7, r3
   13d9e:	d02a      	beq.n	13df6 <setvbuf+0x15e>
   13da0:	2380      	movs	r3, #128	; 0x80
   13da2:	89a2      	ldrh	r2, [r4, #12]
   13da4:	011b      	lsls	r3, r3, #4
   13da6:	4313      	orrs	r3, r2
   13da8:	b21b      	sxth	r3, r3
   13daa:	81a3      	strh	r3, [r4, #12]
   13dac:	2e01      	cmp	r6, #1
   13dae:	d026      	beq.n	13dfe <setvbuf+0x166>
   13db0:	4642      	mov	r2, r8
   13db2:	6022      	str	r2, [r4, #0]
   13db4:	6122      	str	r2, [r4, #16]
   13db6:	2208      	movs	r2, #8
   13db8:	b29b      	uxth	r3, r3
   13dba:	6167      	str	r7, [r4, #20]
   13dbc:	401a      	ands	r2, r3
   13dbe:	d00b      	beq.n	13dd8 <setvbuf+0x140>
   13dc0:	07da      	lsls	r2, r3, #31
   13dc2:	d510      	bpl.n	13de6 <setvbuf+0x14e>
   13dc4:	2200      	movs	r2, #0
   13dc6:	2501      	movs	r5, #1
   13dc8:	60a2      	str	r2, [r4, #8]
   13dca:	6e62      	ldr	r2, [r4, #100]	; 0x64
   13dcc:	427f      	negs	r7, r7
   13dce:	61a7      	str	r7, [r4, #24]
   13dd0:	4015      	ands	r5, r2
   13dd2:	d0c6      	beq.n	13d62 <setvbuf+0xca>
   13dd4:	2500      	movs	r5, #0
   13dd6:	e7c9      	b.n	13d6c <setvbuf+0xd4>
   13dd8:	60a2      	str	r2, [r4, #8]
   13dda:	2501      	movs	r5, #1
   13ddc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   13dde:	4015      	ands	r5, r2
   13de0:	d0bf      	beq.n	13d62 <setvbuf+0xca>
   13de2:	2500      	movs	r5, #0
   13de4:	e7c2      	b.n	13d6c <setvbuf+0xd4>
   13de6:	60a7      	str	r7, [r4, #8]
   13de8:	e7f7      	b.n	13dda <setvbuf+0x142>
   13dea:	0028      	movs	r0, r5
   13dec:	f004 f93a 	bl	18064 <__sinit>
   13df0:	9b00      	ldr	r3, [sp, #0]
   13df2:	429f      	cmp	r7, r3
   13df4:	d1d4      	bne.n	13da0 <setvbuf+0x108>
   13df6:	220c      	movs	r2, #12
   13df8:	5ea3      	ldrsh	r3, [r4, r2]
   13dfa:	2e01      	cmp	r6, #1
   13dfc:	d1d8      	bne.n	13db0 <setvbuf+0x118>
   13dfe:	2201      	movs	r2, #1
   13e00:	4313      	orrs	r3, r2
   13e02:	81a3      	strh	r3, [r4, #12]
   13e04:	e7d4      	b.n	13db0 <setvbuf+0x118>
   13e06:	2501      	movs	r5, #1
   13e08:	426d      	negs	r5, r5
   13e0a:	e7af      	b.n	13d6c <setvbuf+0xd4>
   13e0c:	9b00      	ldr	r3, [sp, #0]
   13e0e:	4699      	mov	r9, r3
   13e10:	42bb      	cmp	r3, r7
   13e12:	d005      	beq.n	13e20 <setvbuf+0x188>
   13e14:	0018      	movs	r0, r3
   13e16:	f004 fce3 	bl	187e0 <malloc>
   13e1a:	4680      	mov	r8, r0
   13e1c:	2800      	cmp	r0, #0
   13e1e:	d104      	bne.n	13e2a <setvbuf+0x192>
   13e20:	2501      	movs	r5, #1
   13e22:	220c      	movs	r2, #12
   13e24:	5ea3      	ldrsh	r3, [r4, r2]
   13e26:	426d      	negs	r5, r5
   13e28:	e78d      	b.n	13d46 <setvbuf+0xae>
   13e2a:	464f      	mov	r7, r9
   13e2c:	e77e      	b.n	13d2c <setvbuf+0x94>
   13e2e:	46c0      	nop			; (mov r8, r8)
   13e30:	20000064 	.word	0x20000064
   13e34:	fffff35c 	.word	0xfffff35c

00013e38 <snprintf>:
   13e38:	b40c      	push	{r2, r3}
   13e3a:	b530      	push	{r4, r5, lr}
   13e3c:	4b1e      	ldr	r3, [pc, #120]	; (13eb8 <snprintf+0x80>)
   13e3e:	b09d      	sub	sp, #116	; 0x74
   13e40:	681d      	ldr	r5, [r3, #0]
   13e42:	2900      	cmp	r1, #0
   13e44:	db33      	blt.n	13eae <snprintf+0x76>
   13e46:	2382      	movs	r3, #130	; 0x82
   13e48:	ac02      	add	r4, sp, #8
   13e4a:	009b      	lsls	r3, r3, #2
   13e4c:	81a3      	strh	r3, [r4, #12]
   13e4e:	9002      	str	r0, [sp, #8]
   13e50:	6120      	str	r0, [r4, #16]
   13e52:	2900      	cmp	r1, #0
   13e54:	d012      	beq.n	13e7c <snprintf+0x44>
   13e56:	2301      	movs	r3, #1
   13e58:	3901      	subs	r1, #1
   13e5a:	425b      	negs	r3, r3
   13e5c:	60a1      	str	r1, [r4, #8]
   13e5e:	6161      	str	r1, [r4, #20]
   13e60:	81e3      	strh	r3, [r4, #14]
   13e62:	9a20      	ldr	r2, [sp, #128]	; 0x80
   13e64:	ab21      	add	r3, sp, #132	; 0x84
   13e66:	0021      	movs	r1, r4
   13e68:	0028      	movs	r0, r5
   13e6a:	9301      	str	r3, [sp, #4]
   13e6c:	f000 f858 	bl	13f20 <_svfprintf_r>
   13e70:	1c43      	adds	r3, r0, #1
   13e72:	db16      	blt.n	13ea2 <snprintf+0x6a>
   13e74:	2300      	movs	r3, #0
   13e76:	9a02      	ldr	r2, [sp, #8]
   13e78:	7013      	strb	r3, [r2, #0]
   13e7a:	e00d      	b.n	13e98 <snprintf+0x60>
   13e7c:	2301      	movs	r3, #1
   13e7e:	425b      	negs	r3, r3
   13e80:	60a1      	str	r1, [r4, #8]
   13e82:	6161      	str	r1, [r4, #20]
   13e84:	81e3      	strh	r3, [r4, #14]
   13e86:	9a20      	ldr	r2, [sp, #128]	; 0x80
   13e88:	ab21      	add	r3, sp, #132	; 0x84
   13e8a:	0021      	movs	r1, r4
   13e8c:	0028      	movs	r0, r5
   13e8e:	9301      	str	r3, [sp, #4]
   13e90:	f000 f846 	bl	13f20 <_svfprintf_r>
   13e94:	1c43      	adds	r3, r0, #1
   13e96:	db07      	blt.n	13ea8 <snprintf+0x70>
   13e98:	b01d      	add	sp, #116	; 0x74
   13e9a:	bc30      	pop	{r4, r5}
   13e9c:	bc08      	pop	{r3}
   13e9e:	b002      	add	sp, #8
   13ea0:	4718      	bx	r3
   13ea2:	238b      	movs	r3, #139	; 0x8b
   13ea4:	602b      	str	r3, [r5, #0]
   13ea6:	e7e5      	b.n	13e74 <snprintf+0x3c>
   13ea8:	238b      	movs	r3, #139	; 0x8b
   13eaa:	602b      	str	r3, [r5, #0]
   13eac:	e7f4      	b.n	13e98 <snprintf+0x60>
   13eae:	238b      	movs	r3, #139	; 0x8b
   13eb0:	2001      	movs	r0, #1
   13eb2:	602b      	str	r3, [r5, #0]
   13eb4:	4240      	negs	r0, r0
   13eb6:	e7ef      	b.n	13e98 <snprintf+0x60>
   13eb8:	20000064 	.word	0x20000064

00013ebc <strlen>:
   13ebc:	b510      	push	{r4, lr}
   13ebe:	0783      	lsls	r3, r0, #30
   13ec0:	d025      	beq.n	13f0e <strlen+0x52>
   13ec2:	7803      	ldrb	r3, [r0, #0]
   13ec4:	2b00      	cmp	r3, #0
   13ec6:	d024      	beq.n	13f12 <strlen+0x56>
   13ec8:	0003      	movs	r3, r0
   13eca:	2103      	movs	r1, #3
   13ecc:	e002      	b.n	13ed4 <strlen+0x18>
   13ece:	781a      	ldrb	r2, [r3, #0]
   13ed0:	2a00      	cmp	r2, #0
   13ed2:	d01a      	beq.n	13f0a <strlen+0x4e>
   13ed4:	3301      	adds	r3, #1
   13ed6:	420b      	tst	r3, r1
   13ed8:	d1f9      	bne.n	13ece <strlen+0x12>
   13eda:	6819      	ldr	r1, [r3, #0]
   13edc:	4a0e      	ldr	r2, [pc, #56]	; (13f18 <strlen+0x5c>)
   13ede:	4c0f      	ldr	r4, [pc, #60]	; (13f1c <strlen+0x60>)
   13ee0:	188a      	adds	r2, r1, r2
   13ee2:	438a      	bics	r2, r1
   13ee4:	4222      	tst	r2, r4
   13ee6:	d106      	bne.n	13ef6 <strlen+0x3a>
   13ee8:	3304      	adds	r3, #4
   13eea:	6819      	ldr	r1, [r3, #0]
   13eec:	4a0a      	ldr	r2, [pc, #40]	; (13f18 <strlen+0x5c>)
   13eee:	188a      	adds	r2, r1, r2
   13ef0:	438a      	bics	r2, r1
   13ef2:	4222      	tst	r2, r4
   13ef4:	d0f8      	beq.n	13ee8 <strlen+0x2c>
   13ef6:	001a      	movs	r2, r3
   13ef8:	781b      	ldrb	r3, [r3, #0]
   13efa:	2b00      	cmp	r3, #0
   13efc:	d003      	beq.n	13f06 <strlen+0x4a>
   13efe:	3201      	adds	r2, #1
   13f00:	7811      	ldrb	r1, [r2, #0]
   13f02:	2900      	cmp	r1, #0
   13f04:	d1fb      	bne.n	13efe <strlen+0x42>
   13f06:	1a10      	subs	r0, r2, r0
   13f08:	bd10      	pop	{r4, pc}
   13f0a:	1a18      	subs	r0, r3, r0
   13f0c:	e7fc      	b.n	13f08 <strlen+0x4c>
   13f0e:	0003      	movs	r3, r0
   13f10:	e7e3      	b.n	13eda <strlen+0x1e>
   13f12:	2000      	movs	r0, #0
   13f14:	e7f8      	b.n	13f08 <strlen+0x4c>
   13f16:	46c0      	nop			; (mov r8, r8)
   13f18:	fefefeff 	.word	0xfefefeff
   13f1c:	80808080 	.word	0x80808080

00013f20 <_svfprintf_r>:
   13f20:	b5f0      	push	{r4, r5, r6, r7, lr}
   13f22:	46de      	mov	lr, fp
   13f24:	4645      	mov	r5, r8
   13f26:	4657      	mov	r7, sl
   13f28:	464e      	mov	r6, r9
   13f2a:	b5e0      	push	{r5, r6, r7, lr}
   13f2c:	b0c3      	sub	sp, #268	; 0x10c
   13f2e:	000d      	movs	r5, r1
   13f30:	9106      	str	r1, [sp, #24]
   13f32:	0014      	movs	r4, r2
   13f34:	930f      	str	r3, [sp, #60]	; 0x3c
   13f36:	9009      	str	r0, [sp, #36]	; 0x24
   13f38:	f004 fbc4 	bl	186c4 <_localeconv_r>
   13f3c:	6803      	ldr	r3, [r0, #0]
   13f3e:	0018      	movs	r0, r3
   13f40:	9319      	str	r3, [sp, #100]	; 0x64
   13f42:	f7ff ffbb 	bl	13ebc <strlen>
   13f46:	9018      	str	r0, [sp, #96]	; 0x60
   13f48:	89ab      	ldrh	r3, [r5, #12]
   13f4a:	061b      	lsls	r3, r3, #24
   13f4c:	d505      	bpl.n	13f5a <_svfprintf_r+0x3a>
   13f4e:	692b      	ldr	r3, [r5, #16]
   13f50:	9307      	str	r3, [sp, #28]
   13f52:	2b00      	cmp	r3, #0
   13f54:	d101      	bne.n	13f5a <_svfprintf_r+0x3a>
   13f56:	f001 f863 	bl	15020 <_svfprintf_r+0x1100>
   13f5a:	ab32      	add	r3, sp, #200	; 0xc8
   13f5c:	9325      	str	r3, [sp, #148]	; 0x94
   13f5e:	2300      	movs	r3, #0
   13f60:	46a3      	mov	fp, r4
   13f62:	af25      	add	r7, sp, #148	; 0x94
   13f64:	60bb      	str	r3, [r7, #8]
   13f66:	607b      	str	r3, [r7, #4]
   13f68:	9314      	str	r3, [sp, #80]	; 0x50
   13f6a:	9316      	str	r3, [sp, #88]	; 0x58
   13f6c:	9315      	str	r3, [sp, #84]	; 0x54
   13f6e:	ae32      	add	r6, sp, #200	; 0xc8
   13f70:	9317      	str	r3, [sp, #92]	; 0x5c
   13f72:	931a      	str	r3, [sp, #104]	; 0x68
   13f74:	930a      	str	r3, [sp, #40]	; 0x28
   13f76:	465b      	mov	r3, fp
   13f78:	781b      	ldrb	r3, [r3, #0]
   13f7a:	465c      	mov	r4, fp
   13f7c:	2b00      	cmp	r3, #0
   13f7e:	d01c      	beq.n	13fba <_svfprintf_r+0x9a>
   13f80:	2b25      	cmp	r3, #37	; 0x25
   13f82:	d102      	bne.n	13f8a <_svfprintf_r+0x6a>
   13f84:	e019      	b.n	13fba <_svfprintf_r+0x9a>
   13f86:	2b25      	cmp	r3, #37	; 0x25
   13f88:	d003      	beq.n	13f92 <_svfprintf_r+0x72>
   13f8a:	3401      	adds	r4, #1
   13f8c:	7823      	ldrb	r3, [r4, #0]
   13f8e:	2b00      	cmp	r3, #0
   13f90:	d1f9      	bne.n	13f86 <_svfprintf_r+0x66>
   13f92:	465b      	mov	r3, fp
   13f94:	1ae5      	subs	r5, r4, r3
   13f96:	d010      	beq.n	13fba <_svfprintf_r+0x9a>
   13f98:	465b      	mov	r3, fp
   13f9a:	6033      	str	r3, [r6, #0]
   13f9c:	68bb      	ldr	r3, [r7, #8]
   13f9e:	6075      	str	r5, [r6, #4]
   13fa0:	195b      	adds	r3, r3, r5
   13fa2:	60bb      	str	r3, [r7, #8]
   13fa4:	687b      	ldr	r3, [r7, #4]
   13fa6:	3301      	adds	r3, #1
   13fa8:	607b      	str	r3, [r7, #4]
   13faa:	2b07      	cmp	r3, #7
   13fac:	dc2e      	bgt.n	1400c <_svfprintf_r+0xec>
   13fae:	3608      	adds	r6, #8
   13fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   13fb2:	469c      	mov	ip, r3
   13fb4:	44ac      	add	ip, r5
   13fb6:	4663      	mov	r3, ip
   13fb8:	930a      	str	r3, [sp, #40]	; 0x28
   13fba:	7823      	ldrb	r3, [r4, #0]
   13fbc:	2b00      	cmp	r3, #0
   13fbe:	d02e      	beq.n	1401e <_svfprintf_r+0xfe>
   13fc0:	1c63      	adds	r3, r4, #1
   13fc2:	469b      	mov	fp, r3
   13fc4:	2300      	movs	r3, #0
   13fc6:	aa16      	add	r2, sp, #88	; 0x58
   13fc8:	77d3      	strb	r3, [r2, #31]
   13fca:	2201      	movs	r2, #1
   13fcc:	4252      	negs	r2, r2
   13fce:	4692      	mov	sl, r2
   13fd0:	2200      	movs	r2, #0
   13fd2:	2100      	movs	r1, #0
   13fd4:	920b      	str	r2, [sp, #44]	; 0x2c
   13fd6:	3220      	adds	r2, #32
   13fd8:	4691      	mov	r9, r2
   13fda:	3220      	adds	r2, #32
   13fdc:	7863      	ldrb	r3, [r4, #1]
   13fde:	4688      	mov	r8, r1
   13fe0:	2000      	movs	r0, #0
   13fe2:	2400      	movs	r4, #0
   13fe4:	4694      	mov	ip, r2
   13fe6:	4659      	mov	r1, fp
   13fe8:	3101      	adds	r1, #1
   13fea:	001a      	movs	r2, r3
   13fec:	3a20      	subs	r2, #32
   13fee:	2a58      	cmp	r2, #88	; 0x58
   13ff0:	d900      	bls.n	13ff4 <_svfprintf_r+0xd4>
   13ff2:	e2fd      	b.n	145f0 <_svfprintf_r+0x6d0>
   13ff4:	4dd7      	ldr	r5, [pc, #860]	; (14354 <_svfprintf_r+0x434>)
   13ff6:	0092      	lsls	r2, r2, #2
   13ff8:	58aa      	ldr	r2, [r5, r2]
   13ffa:	4697      	mov	pc, r2
   13ffc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13ffe:	920f      	str	r2, [sp, #60]	; 0x3c
   14000:	425b      	negs	r3, r3
   14002:	930b      	str	r3, [sp, #44]	; 0x2c
   14004:	2304      	movs	r3, #4
   14006:	431c      	orrs	r4, r3
   14008:	780b      	ldrb	r3, [r1, #0]
   1400a:	e7ed      	b.n	13fe8 <_svfprintf_r+0xc8>
   1400c:	003a      	movs	r2, r7
   1400e:	9906      	ldr	r1, [sp, #24]
   14010:	9809      	ldr	r0, [sp, #36]	; 0x24
   14012:	f005 fca9 	bl	19968 <__ssprint_r>
   14016:	2800      	cmp	r0, #0
   14018:	d109      	bne.n	1402e <_svfprintf_r+0x10e>
   1401a:	ae32      	add	r6, sp, #200	; 0xc8
   1401c:	e7c8      	b.n	13fb0 <_svfprintf_r+0x90>
   1401e:	68bb      	ldr	r3, [r7, #8]
   14020:	2b00      	cmp	r3, #0
   14022:	d004      	beq.n	1402e <_svfprintf_r+0x10e>
   14024:	003a      	movs	r2, r7
   14026:	9906      	ldr	r1, [sp, #24]
   14028:	9809      	ldr	r0, [sp, #36]	; 0x24
   1402a:	f005 fc9d 	bl	19968 <__ssprint_r>
   1402e:	9b06      	ldr	r3, [sp, #24]
   14030:	899b      	ldrh	r3, [r3, #12]
   14032:	065b      	lsls	r3, r3, #25
   14034:	d501      	bpl.n	1403a <_svfprintf_r+0x11a>
   14036:	f001 f8ce 	bl	151d6 <_svfprintf_r+0x12b6>
   1403a:	980a      	ldr	r0, [sp, #40]	; 0x28
   1403c:	b043      	add	sp, #268	; 0x10c
   1403e:	bc3c      	pop	{r2, r3, r4, r5}
   14040:	4690      	mov	r8, r2
   14042:	4699      	mov	r9, r3
   14044:	46a2      	mov	sl, r4
   14046:	46ab      	mov	fp, r5
   14048:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1404a:	2201      	movs	r2, #1
   1404c:	780b      	ldrb	r3, [r1, #0]
   1404e:	4690      	mov	r8, r2
   14050:	202b      	movs	r0, #43	; 0x2b
   14052:	e7c9      	b.n	13fe8 <_svfprintf_r+0xc8>
   14054:	1c4b      	adds	r3, r1, #1
   14056:	469b      	mov	fp, r3
   14058:	780b      	ldrb	r3, [r1, #0]
   1405a:	2b2a      	cmp	r3, #42	; 0x2a
   1405c:	d101      	bne.n	14062 <_svfprintf_r+0x142>
   1405e:	f001 fa1b 	bl	15498 <_svfprintf_r+0x1578>
   14062:	001a      	movs	r2, r3
   14064:	2100      	movs	r1, #0
   14066:	3a30      	subs	r2, #48	; 0x30
   14068:	468a      	mov	sl, r1
   1406a:	4659      	mov	r1, fp
   1406c:	2a09      	cmp	r2, #9
   1406e:	d8bc      	bhi.n	13fea <_svfprintf_r+0xca>
   14070:	0003      	movs	r3, r0
   14072:	0011      	movs	r1, r2
   14074:	4650      	mov	r0, sl
   14076:	465a      	mov	r2, fp
   14078:	469a      	mov	sl, r3
   1407a:	46a3      	mov	fp, r4
   1407c:	0083      	lsls	r3, r0, #2
   1407e:	181b      	adds	r3, r3, r0
   14080:	7814      	ldrb	r4, [r2, #0]
   14082:	005b      	lsls	r3, r3, #1
   14084:	1858      	adds	r0, r3, r1
   14086:	0021      	movs	r1, r4
   14088:	1c53      	adds	r3, r2, #1
   1408a:	3930      	subs	r1, #48	; 0x30
   1408c:	001a      	movs	r2, r3
   1408e:	2909      	cmp	r1, #9
   14090:	d9f4      	bls.n	1407c <_svfprintf_r+0x15c>
   14092:	4652      	mov	r2, sl
   14094:	0019      	movs	r1, r3
   14096:	4682      	mov	sl, r0
   14098:	0023      	movs	r3, r4
   1409a:	0010      	movs	r0, r2
   1409c:	465c      	mov	r4, fp
   1409e:	e7a4      	b.n	13fea <_svfprintf_r+0xca>
   140a0:	2380      	movs	r3, #128	; 0x80
   140a2:	431c      	orrs	r4, r3
   140a4:	780b      	ldrb	r3, [r1, #0]
   140a6:	e79f      	b.n	13fe8 <_svfprintf_r+0xc8>
   140a8:	468b      	mov	fp, r1
   140aa:	4641      	mov	r1, r8
   140ac:	9312      	str	r3, [sp, #72]	; 0x48
   140ae:	2900      	cmp	r1, #0
   140b0:	d001      	beq.n	140b6 <_svfprintf_r+0x196>
   140b2:	f001 fa1f 	bl	154f4 <_svfprintf_r+0x15d4>
   140b6:	2310      	movs	r3, #16
   140b8:	431c      	orrs	r4, r3
   140ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   140bc:	06a3      	lsls	r3, r4, #26
   140be:	d501      	bpl.n	140c4 <_svfprintf_r+0x1a4>
   140c0:	f000 fe88 	bl	14dd4 <_svfprintf_r+0xeb4>
   140c4:	06e3      	lsls	r3, r4, #27
   140c6:	d501      	bpl.n	140cc <_svfprintf_r+0x1ac>
   140c8:	f000 fd80 	bl	14bcc <_svfprintf_r+0xcac>
   140cc:	0663      	lsls	r3, r4, #25
   140ce:	d401      	bmi.n	140d4 <_svfprintf_r+0x1b4>
   140d0:	f000 fd7c 	bl	14bcc <_svfprintf_r+0xcac>
   140d4:	2100      	movs	r1, #0
   140d6:	5e53      	ldrsh	r3, [r2, r1]
   140d8:	930c      	str	r3, [sp, #48]	; 0x30
   140da:	3204      	adds	r2, #4
   140dc:	17db      	asrs	r3, r3, #31
   140de:	930d      	str	r3, [sp, #52]	; 0x34
   140e0:	920f      	str	r2, [sp, #60]	; 0x3c
   140e2:	d501      	bpl.n	140e8 <_svfprintf_r+0x1c8>
   140e4:	f000 fe86 	bl	14df4 <_svfprintf_r+0xed4>
   140e8:	990c      	ldr	r1, [sp, #48]	; 0x30
   140ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   140ec:	0008      	movs	r0, r1
   140ee:	ab16      	add	r3, sp, #88	; 0x58
   140f0:	7fdb      	ldrb	r3, [r3, #31]
   140f2:	4310      	orrs	r0, r2
   140f4:	4698      	mov	r8, r3
   140f6:	0002      	movs	r2, r0
   140f8:	2301      	movs	r3, #1
   140fa:	4651      	mov	r1, sl
   140fc:	3101      	adds	r1, #1
   140fe:	d100      	bne.n	14102 <_svfprintf_r+0x1e2>
   14100:	e0ff      	b.n	14302 <_svfprintf_r+0x3e2>
   14102:	2180      	movs	r1, #128	; 0x80
   14104:	0020      	movs	r0, r4
   14106:	4388      	bics	r0, r1
   14108:	9008      	str	r0, [sp, #32]
   1410a:	2a00      	cmp	r2, #0
   1410c:	d000      	beq.n	14110 <_svfprintf_r+0x1f0>
   1410e:	e0fc      	b.n	1430a <_svfprintf_r+0x3ea>
   14110:	4652      	mov	r2, sl
   14112:	2a00      	cmp	r2, #0
   14114:	d001      	beq.n	1411a <_svfprintf_r+0x1fa>
   14116:	f000 fc2c 	bl	14972 <_svfprintf_r+0xa52>
   1411a:	2b00      	cmp	r3, #0
   1411c:	d001      	beq.n	14122 <_svfprintf_r+0x202>
   1411e:	f000 fd04 	bl	14b2a <_svfprintf_r+0xc0a>
   14122:	2001      	movs	r0, #1
   14124:	ab32      	add	r3, sp, #200	; 0xc8
   14126:	4020      	ands	r0, r4
   14128:	900e      	str	r0, [sp, #56]	; 0x38
   1412a:	9311      	str	r3, [sp, #68]	; 0x44
   1412c:	d008      	beq.n	14140 <_svfprintf_r+0x220>
   1412e:	2327      	movs	r3, #39	; 0x27
   14130:	2130      	movs	r1, #48	; 0x30
   14132:	aa28      	add	r2, sp, #160	; 0xa0
   14134:	54d1      	strb	r1, [r2, r3]
   14136:	aa16      	add	r2, sp, #88	; 0x58
   14138:	4694      	mov	ip, r2
   1413a:	3348      	adds	r3, #72	; 0x48
   1413c:	4463      	add	r3, ip
   1413e:	9311      	str	r3, [sp, #68]	; 0x44
   14140:	4653      	mov	r3, sl
   14142:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14144:	9307      	str	r3, [sp, #28]
   14146:	4592      	cmp	sl, r2
   14148:	da00      	bge.n	1414c <_svfprintf_r+0x22c>
   1414a:	9207      	str	r2, [sp, #28]
   1414c:	2300      	movs	r3, #0
   1414e:	9313      	str	r3, [sp, #76]	; 0x4c
   14150:	4643      	mov	r3, r8
   14152:	2b00      	cmp	r3, #0
   14154:	d002      	beq.n	1415c <_svfprintf_r+0x23c>
   14156:	9b07      	ldr	r3, [sp, #28]
   14158:	3301      	adds	r3, #1
   1415a:	9307      	str	r3, [sp, #28]
   1415c:	2302      	movs	r3, #2
   1415e:	9a08      	ldr	r2, [sp, #32]
   14160:	401a      	ands	r2, r3
   14162:	4691      	mov	r9, r2
   14164:	d002      	beq.n	1416c <_svfprintf_r+0x24c>
   14166:	9b07      	ldr	r3, [sp, #28]
   14168:	3302      	adds	r3, #2
   1416a:	9307      	str	r3, [sp, #28]
   1416c:	2384      	movs	r3, #132	; 0x84
   1416e:	9a08      	ldr	r2, [sp, #32]
   14170:	401a      	ands	r2, r3
   14172:	9210      	str	r2, [sp, #64]	; 0x40
   14174:	d000      	beq.n	14178 <_svfprintf_r+0x258>
   14176:	e24d      	b.n	14614 <_svfprintf_r+0x6f4>
   14178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1417a:	9a07      	ldr	r2, [sp, #28]
   1417c:	1a9c      	subs	r4, r3, r2
   1417e:	2c00      	cmp	r4, #0
   14180:	dc00      	bgt.n	14184 <_svfprintf_r+0x264>
   14182:	e247      	b.n	14614 <_svfprintf_r+0x6f4>
   14184:	4974      	ldr	r1, [pc, #464]	; (14358 <_svfprintf_r+0x438>)
   14186:	68ba      	ldr	r2, [r7, #8]
   14188:	687b      	ldr	r3, [r7, #4]
   1418a:	4688      	mov	r8, r1
   1418c:	2c10      	cmp	r4, #16
   1418e:	dd1f      	ble.n	141d0 <_svfprintf_r+0x2b0>
   14190:	0031      	movs	r1, r6
   14192:	2510      	movs	r5, #16
   14194:	4646      	mov	r6, r8
   14196:	e003      	b.n	141a0 <_svfprintf_r+0x280>
   14198:	3c10      	subs	r4, #16
   1419a:	3108      	adds	r1, #8
   1419c:	2c10      	cmp	r4, #16
   1419e:	dd15      	ble.n	141cc <_svfprintf_r+0x2ac>
   141a0:	3210      	adds	r2, #16
   141a2:	3301      	adds	r3, #1
   141a4:	600e      	str	r6, [r1, #0]
   141a6:	604d      	str	r5, [r1, #4]
   141a8:	60ba      	str	r2, [r7, #8]
   141aa:	607b      	str	r3, [r7, #4]
   141ac:	2b07      	cmp	r3, #7
   141ae:	ddf3      	ble.n	14198 <_svfprintf_r+0x278>
   141b0:	003a      	movs	r2, r7
   141b2:	9906      	ldr	r1, [sp, #24]
   141b4:	9809      	ldr	r0, [sp, #36]	; 0x24
   141b6:	f005 fbd7 	bl	19968 <__ssprint_r>
   141ba:	2800      	cmp	r0, #0
   141bc:	d000      	beq.n	141c0 <_svfprintf_r+0x2a0>
   141be:	e736      	b.n	1402e <_svfprintf_r+0x10e>
   141c0:	3c10      	subs	r4, #16
   141c2:	68ba      	ldr	r2, [r7, #8]
   141c4:	687b      	ldr	r3, [r7, #4]
   141c6:	a932      	add	r1, sp, #200	; 0xc8
   141c8:	2c10      	cmp	r4, #16
   141ca:	dce9      	bgt.n	141a0 <_svfprintf_r+0x280>
   141cc:	46b0      	mov	r8, r6
   141ce:	000e      	movs	r6, r1
   141d0:	4641      	mov	r1, r8
   141d2:	6074      	str	r4, [r6, #4]
   141d4:	3301      	adds	r3, #1
   141d6:	18a4      	adds	r4, r4, r2
   141d8:	6031      	str	r1, [r6, #0]
   141da:	60bc      	str	r4, [r7, #8]
   141dc:	607b      	str	r3, [r7, #4]
   141de:	2b07      	cmp	r3, #7
   141e0:	dd01      	ble.n	141e6 <_svfprintf_r+0x2c6>
   141e2:	f000 fca8 	bl	14b36 <_svfprintf_r+0xc16>
   141e6:	ab16      	add	r3, sp, #88	; 0x58
   141e8:	7fdb      	ldrb	r3, [r3, #31]
   141ea:	3608      	adds	r6, #8
   141ec:	4698      	mov	r8, r3
   141ee:	e212      	b.n	14616 <_svfprintf_r+0x6f6>
   141f0:	468b      	mov	fp, r1
   141f2:	4641      	mov	r1, r8
   141f4:	9312      	str	r3, [sp, #72]	; 0x48
   141f6:	2900      	cmp	r1, #0
   141f8:	d001      	beq.n	141fe <_svfprintf_r+0x2de>
   141fa:	f001 f977 	bl	154ec <_svfprintf_r+0x15cc>
   141fe:	2207      	movs	r2, #7
   14200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14202:	3307      	adds	r3, #7
   14204:	4393      	bics	r3, r2
   14206:	3201      	adds	r2, #1
   14208:	4694      	mov	ip, r2
   1420a:	449c      	add	ip, r3
   1420c:	4662      	mov	r2, ip
   1420e:	920f      	str	r2, [sp, #60]	; 0x3c
   14210:	681a      	ldr	r2, [r3, #0]
   14212:	9216      	str	r2, [sp, #88]	; 0x58
   14214:	685b      	ldr	r3, [r3, #4]
   14216:	2201      	movs	r2, #1
   14218:	9315      	str	r3, [sp, #84]	; 0x54
   1421a:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1421c:	9d16      	ldr	r5, [sp, #88]	; 0x58
   1421e:	005b      	lsls	r3, r3, #1
   14220:	085b      	lsrs	r3, r3, #1
   14222:	4698      	mov	r8, r3
   14224:	4252      	negs	r2, r2
   14226:	4b4d      	ldr	r3, [pc, #308]	; (1435c <_svfprintf_r+0x43c>)
   14228:	0028      	movs	r0, r5
   1422a:	4641      	mov	r1, r8
   1422c:	f005 ff2e 	bl	1a08c <__aeabi_dcmpun>
   14230:	2800      	cmp	r0, #0
   14232:	d001      	beq.n	14238 <_svfprintf_r+0x318>
   14234:	f000 fdfd 	bl	14e32 <_svfprintf_r+0xf12>
   14238:	2201      	movs	r2, #1
   1423a:	4b48      	ldr	r3, [pc, #288]	; (1435c <_svfprintf_r+0x43c>)
   1423c:	4252      	negs	r2, r2
   1423e:	0028      	movs	r0, r5
   14240:	4641      	mov	r1, r8
   14242:	f7ff fa9b 	bl	1377c <__aeabi_dcmple>
   14246:	2800      	cmp	r0, #0
   14248:	d001      	beq.n	1424e <_svfprintf_r+0x32e>
   1424a:	f000 fdf2 	bl	14e32 <_svfprintf_r+0xf12>
   1424e:	2200      	movs	r2, #0
   14250:	2300      	movs	r3, #0
   14252:	9816      	ldr	r0, [sp, #88]	; 0x58
   14254:	9915      	ldr	r1, [sp, #84]	; 0x54
   14256:	f7ff fa87 	bl	13768 <__aeabi_dcmplt>
   1425a:	2800      	cmp	r0, #0
   1425c:	d001      	beq.n	14262 <_svfprintf_r+0x342>
   1425e:	f001 f822 	bl	152a6 <_svfprintf_r+0x1386>
   14262:	ab16      	add	r3, sp, #88	; 0x58
   14264:	7fdb      	ldrb	r3, [r3, #31]
   14266:	4698      	mov	r8, r3
   14268:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1426a:	2b47      	cmp	r3, #71	; 0x47
   1426c:	dd01      	ble.n	14272 <_svfprintf_r+0x352>
   1426e:	f000 fec7 	bl	15000 <_svfprintf_r+0x10e0>
   14272:	4b3b      	ldr	r3, [pc, #236]	; (14360 <_svfprintf_r+0x440>)
   14274:	9311      	str	r3, [sp, #68]	; 0x44
   14276:	2380      	movs	r3, #128	; 0x80
   14278:	439c      	bics	r4, r3
   1427a:	3b7d      	subs	r3, #125	; 0x7d
   1427c:	9307      	str	r3, [sp, #28]
   1427e:	930e      	str	r3, [sp, #56]	; 0x38
   14280:	2300      	movs	r3, #0
   14282:	9408      	str	r4, [sp, #32]
   14284:	469a      	mov	sl, r3
   14286:	9313      	str	r3, [sp, #76]	; 0x4c
   14288:	e762      	b.n	14150 <_svfprintf_r+0x230>
   1428a:	2200      	movs	r2, #0
   1428c:	3b30      	subs	r3, #48	; 0x30
   1428e:	0015      	movs	r5, r2
   14290:	001a      	movs	r2, r3
   14292:	0003      	movs	r3, r0
   14294:	9407      	str	r4, [sp, #28]
   14296:	0008      	movs	r0, r1
   14298:	002c      	movs	r4, r5
   1429a:	469b      	mov	fp, r3
   1429c:	00a3      	lsls	r3, r4, #2
   1429e:	191c      	adds	r4, r3, r4
   142a0:	7803      	ldrb	r3, [r0, #0]
   142a2:	0064      	lsls	r4, r4, #1
   142a4:	1914      	adds	r4, r2, r4
   142a6:	001a      	movs	r2, r3
   142a8:	3101      	adds	r1, #1
   142aa:	3a30      	subs	r2, #48	; 0x30
   142ac:	0008      	movs	r0, r1
   142ae:	2a09      	cmp	r2, #9
   142b0:	d9f4      	bls.n	1429c <_svfprintf_r+0x37c>
   142b2:	940b      	str	r4, [sp, #44]	; 0x2c
   142b4:	4658      	mov	r0, fp
   142b6:	9c07      	ldr	r4, [sp, #28]
   142b8:	e697      	b.n	13fea <_svfprintf_r+0xca>
   142ba:	2308      	movs	r3, #8
   142bc:	431c      	orrs	r4, r3
   142be:	780b      	ldrb	r3, [r1, #0]
   142c0:	e692      	b.n	13fe8 <_svfprintf_r+0xc8>
   142c2:	9312      	str	r3, [sp, #72]	; 0x48
   142c4:	2310      	movs	r3, #16
   142c6:	431c      	orrs	r4, r3
   142c8:	468b      	mov	fp, r1
   142ca:	06a3      	lsls	r3, r4, #26
   142cc:	d500      	bpl.n	142d0 <_svfprintf_r+0x3b0>
   142ce:	e17b      	b.n	145c8 <_svfprintf_r+0x6a8>
   142d0:	06e3      	lsls	r3, r4, #27
   142d2:	d501      	bpl.n	142d8 <_svfprintf_r+0x3b8>
   142d4:	f000 fc7e 	bl	14bd4 <_svfprintf_r+0xcb4>
   142d8:	0663      	lsls	r3, r4, #25
   142da:	d401      	bmi.n	142e0 <_svfprintf_r+0x3c0>
   142dc:	f000 fc7a 	bl	14bd4 <_svfprintf_r+0xcb4>
   142e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   142e2:	881a      	ldrh	r2, [r3, #0]
   142e4:	920c      	str	r2, [sp, #48]	; 0x30
   142e6:	2200      	movs	r2, #0
   142e8:	3304      	adds	r3, #4
   142ea:	930f      	str	r3, [sp, #60]	; 0x3c
   142ec:	2300      	movs	r3, #0
   142ee:	920d      	str	r2, [sp, #52]	; 0x34
   142f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   142f2:	2100      	movs	r1, #0
   142f4:	a816      	add	r0, sp, #88	; 0x58
   142f6:	77c1      	strb	r1, [r0, #31]
   142f8:	4688      	mov	r8, r1
   142fa:	4651      	mov	r1, sl
   142fc:	3101      	adds	r1, #1
   142fe:	d000      	beq.n	14302 <_svfprintf_r+0x3e2>
   14300:	e6ff      	b.n	14102 <_svfprintf_r+0x1e2>
   14302:	2a00      	cmp	r2, #0
   14304:	d100      	bne.n	14308 <_svfprintf_r+0x3e8>
   14306:	e335      	b.n	14974 <_svfprintf_r+0xa54>
   14308:	9408      	str	r4, [sp, #32]
   1430a:	2b01      	cmp	r3, #1
   1430c:	d100      	bne.n	14310 <_svfprintf_r+0x3f0>
   1430e:	e3e5      	b.n	14adc <_svfprintf_r+0xbbc>
   14310:	2b02      	cmp	r3, #2
   14312:	d000      	beq.n	14316 <_svfprintf_r+0x3f6>
   14314:	e362      	b.n	149dc <_svfprintf_r+0xabc>
   14316:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   14318:	200f      	movs	r0, #15
   1431a:	46a1      	mov	r9, r4
   1431c:	46b4      	mov	ip, r6
   1431e:	ab32      	add	r3, sp, #200	; 0xc8
   14320:	0019      	movs	r1, r3
   14322:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   14324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14326:	0004      	movs	r4, r0
   14328:	464d      	mov	r5, r9
   1432a:	4014      	ands	r4, r2
   1432c:	5d2c      	ldrb	r4, [r5, r4]
   1432e:	071e      	lsls	r6, r3, #28
   14330:	0915      	lsrs	r5, r2, #4
   14332:	3901      	subs	r1, #1
   14334:	432e      	orrs	r6, r5
   14336:	700c      	strb	r4, [r1, #0]
   14338:	091c      	lsrs	r4, r3, #4
   1433a:	0023      	movs	r3, r4
   1433c:	0034      	movs	r4, r6
   1433e:	0032      	movs	r2, r6
   14340:	431c      	orrs	r4, r3
   14342:	d1f0      	bne.n	14326 <_svfprintf_r+0x406>
   14344:	920c      	str	r2, [sp, #48]	; 0x30
   14346:	930d      	str	r3, [sp, #52]	; 0x34
   14348:	ab32      	add	r3, sp, #200	; 0xc8
   1434a:	1a5b      	subs	r3, r3, r1
   1434c:	9111      	str	r1, [sp, #68]	; 0x44
   1434e:	4666      	mov	r6, ip
   14350:	930e      	str	r3, [sp, #56]	; 0x38
   14352:	e6f5      	b.n	14140 <_svfprintf_r+0x220>
   14354:	0001b800 	.word	0x0001b800
   14358:	0001b9a8 	.word	0x0001b9a8
   1435c:	7fefffff 	.word	0x7fefffff
   14360:	0001b964 	.word	0x0001b964
   14364:	9312      	str	r3, [sp, #72]	; 0x48
   14366:	2310      	movs	r3, #16
   14368:	431c      	orrs	r4, r3
   1436a:	468b      	mov	fp, r1
   1436c:	06a3      	lsls	r3, r4, #26
   1436e:	d500      	bpl.n	14372 <_svfprintf_r+0x452>
   14370:	e111      	b.n	14596 <_svfprintf_r+0x676>
   14372:	06e3      	lsls	r3, r4, #27
   14374:	d501      	bpl.n	1437a <_svfprintf_r+0x45a>
   14376:	f000 fc31 	bl	14bdc <_svfprintf_r+0xcbc>
   1437a:	0663      	lsls	r3, r4, #25
   1437c:	d401      	bmi.n	14382 <_svfprintf_r+0x462>
   1437e:	f000 fc2d 	bl	14bdc <_svfprintf_r+0xcbc>
   14382:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14384:	881a      	ldrh	r2, [r3, #0]
   14386:	920c      	str	r2, [sp, #48]	; 0x30
   14388:	2200      	movs	r2, #0
   1438a:	3304      	adds	r3, #4
   1438c:	920d      	str	r2, [sp, #52]	; 0x34
   1438e:	930f      	str	r3, [sp, #60]	; 0x3c
   14390:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   14392:	2301      	movs	r3, #1
   14394:	e7ad      	b.n	142f2 <_svfprintf_r+0x3d2>
   14396:	468b      	mov	fp, r1
   14398:	4641      	mov	r1, r8
   1439a:	9312      	str	r3, [sp, #72]	; 0x48
   1439c:	2900      	cmp	r1, #0
   1439e:	d001      	beq.n	143a4 <_svfprintf_r+0x484>
   143a0:	f001 f890 	bl	154c4 <_svfprintf_r+0x15a4>
   143a4:	4bb8      	ldr	r3, [pc, #736]	; (14688 <_svfprintf_r+0x768>)
   143a6:	9317      	str	r3, [sp, #92]	; 0x5c
   143a8:	06a3      	lsls	r3, r4, #26
   143aa:	d500      	bpl.n	143ae <_svfprintf_r+0x48e>
   143ac:	e0ab      	b.n	14506 <_svfprintf_r+0x5e6>
   143ae:	06e3      	lsls	r3, r4, #27
   143b0:	d501      	bpl.n	143b6 <_svfprintf_r+0x496>
   143b2:	f000 fc07 	bl	14bc4 <_svfprintf_r+0xca4>
   143b6:	0663      	lsls	r3, r4, #25
   143b8:	d401      	bmi.n	143be <_svfprintf_r+0x49e>
   143ba:	f000 fc03 	bl	14bc4 <_svfprintf_r+0xca4>
   143be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   143c0:	881a      	ldrh	r2, [r3, #0]
   143c2:	920c      	str	r2, [sp, #48]	; 0x30
   143c4:	2200      	movs	r2, #0
   143c6:	3304      	adds	r3, #4
   143c8:	920d      	str	r2, [sp, #52]	; 0x34
   143ca:	930f      	str	r3, [sp, #60]	; 0x3c
   143cc:	07e3      	lsls	r3, r4, #31
   143ce:	d400      	bmi.n	143d2 <_svfprintf_r+0x4b2>
   143d0:	e0a9      	b.n	14526 <_svfprintf_r+0x606>
   143d2:	990c      	ldr	r1, [sp, #48]	; 0x30
   143d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   143d6:	000b      	movs	r3, r1
   143d8:	4313      	orrs	r3, r2
   143da:	001a      	movs	r2, r3
   143dc:	2302      	movs	r3, #2
   143de:	2a00      	cmp	r2, #0
   143e0:	d100      	bne.n	143e4 <_svfprintf_r+0x4c4>
   143e2:	e786      	b.n	142f2 <_svfprintf_r+0x3d2>
   143e4:	2030      	movs	r0, #48	; 0x30
   143e6:	a91e      	add	r1, sp, #120	; 0x78
   143e8:	7008      	strb	r0, [r1, #0]
   143ea:	2548      	movs	r5, #72	; 0x48
   143ec:	4668      	mov	r0, sp
   143ee:	1940      	adds	r0, r0, r5
   143f0:	7800      	ldrb	r0, [r0, #0]
   143f2:	431c      	orrs	r4, r3
   143f4:	7048      	strb	r0, [r1, #1]
   143f6:	e77c      	b.n	142f2 <_svfprintf_r+0x3d2>
   143f8:	468b      	mov	fp, r1
   143fa:	4641      	mov	r1, r8
   143fc:	2900      	cmp	r1, #0
   143fe:	d001      	beq.n	14404 <_svfprintf_r+0x4e4>
   14400:	f001 f883 	bl	1550a <_svfprintf_r+0x15ea>
   14404:	06a3      	lsls	r3, r4, #26
   14406:	d501      	bpl.n	1440c <_svfprintf_r+0x4ec>
   14408:	f000 fde9 	bl	14fde <_svfprintf_r+0x10be>
   1440c:	06e3      	lsls	r3, r4, #27
   1440e:	d501      	bpl.n	14414 <_svfprintf_r+0x4f4>
   14410:	f000 fd9b 	bl	14f4a <_svfprintf_r+0x102a>
   14414:	0663      	lsls	r3, r4, #25
   14416:	d401      	bmi.n	1441c <_svfprintf_r+0x4fc>
   14418:	f000 fd97 	bl	14f4a <_svfprintf_r+0x102a>
   1441c:	4669      	mov	r1, sp
   1441e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14420:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   14422:	681a      	ldr	r2, [r3, #0]
   14424:	3304      	adds	r3, #4
   14426:	9207      	str	r2, [sp, #28]
   14428:	8011      	strh	r1, [r2, #0]
   1442a:	930f      	str	r3, [sp, #60]	; 0x3c
   1442c:	e5a3      	b.n	13f76 <_svfprintf_r+0x56>
   1442e:	464b      	mov	r3, r9
   14430:	431c      	orrs	r4, r3
   14432:	780b      	ldrb	r3, [r1, #0]
   14434:	e5d8      	b.n	13fe8 <_svfprintf_r+0xc8>
   14436:	9312      	str	r3, [sp, #72]	; 0x48
   14438:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1443a:	468b      	mov	fp, r1
   1443c:	1d1d      	adds	r5, r3, #4
   1443e:	681b      	ldr	r3, [r3, #0]
   14440:	a916      	add	r1, sp, #88	; 0x58
   14442:	001a      	movs	r2, r3
   14444:	9311      	str	r3, [sp, #68]	; 0x44
   14446:	2300      	movs	r3, #0
   14448:	77cb      	strb	r3, [r1, #31]
   1444a:	2a00      	cmp	r2, #0
   1444c:	d101      	bne.n	14452 <_svfprintf_r+0x532>
   1444e:	f000 fefb 	bl	15248 <_svfprintf_r+0x1328>
   14452:	4653      	mov	r3, sl
   14454:	3301      	adds	r3, #1
   14456:	d101      	bne.n	1445c <_svfprintf_r+0x53c>
   14458:	f000 fe38 	bl	150cc <_svfprintf_r+0x11ac>
   1445c:	4652      	mov	r2, sl
   1445e:	2100      	movs	r1, #0
   14460:	9811      	ldr	r0, [sp, #68]	; 0x44
   14462:	f004 fc7b 	bl	18d5c <memchr>
   14466:	2800      	cmp	r0, #0
   14468:	d101      	bne.n	1446e <_svfprintf_r+0x54e>
   1446a:	f000 ff54 	bl	15316 <_svfprintf_r+0x13f6>
   1446e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14470:	1ac3      	subs	r3, r0, r3
   14472:	001a      	movs	r2, r3
   14474:	930e      	str	r3, [sp, #56]	; 0x38
   14476:	43db      	mvns	r3, r3
   14478:	17db      	asrs	r3, r3, #31
   1447a:	401a      	ands	r2, r3
   1447c:	ab16      	add	r3, sp, #88	; 0x58
   1447e:	7fdb      	ldrb	r3, [r3, #31]
   14480:	9207      	str	r2, [sp, #28]
   14482:	4698      	mov	r8, r3
   14484:	2300      	movs	r3, #0
   14486:	950f      	str	r5, [sp, #60]	; 0x3c
   14488:	9408      	str	r4, [sp, #32]
   1448a:	469a      	mov	sl, r3
   1448c:	9313      	str	r3, [sp, #76]	; 0x4c
   1448e:	e65f      	b.n	14150 <_svfprintf_r+0x230>
   14490:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14492:	9312      	str	r3, [sp, #72]	; 0x48
   14494:	6813      	ldr	r3, [r2, #0]
   14496:	ad28      	add	r5, sp, #160	; 0xa0
   14498:	9307      	str	r3, [sp, #28]
   1449a:	466b      	mov	r3, sp
   1449c:	7f1b      	ldrb	r3, [r3, #28]
   1449e:	468b      	mov	fp, r1
   144a0:	702b      	strb	r3, [r5, #0]
   144a2:	2300      	movs	r3, #0
   144a4:	a916      	add	r1, sp, #88	; 0x58
   144a6:	77cb      	strb	r3, [r1, #31]
   144a8:	0013      	movs	r3, r2
   144aa:	3304      	adds	r3, #4
   144ac:	930f      	str	r3, [sp, #60]	; 0x3c
   144ae:	2300      	movs	r3, #0
   144b0:	9408      	str	r4, [sp, #32]
   144b2:	4698      	mov	r8, r3
   144b4:	3301      	adds	r3, #1
   144b6:	9307      	str	r3, [sp, #28]
   144b8:	930e      	str	r3, [sp, #56]	; 0x38
   144ba:	2300      	movs	r3, #0
   144bc:	9511      	str	r5, [sp, #68]	; 0x44
   144be:	469a      	mov	sl, r3
   144c0:	9313      	str	r3, [sp, #76]	; 0x4c
   144c2:	e64b      	b.n	1415c <_svfprintf_r+0x23c>
   144c4:	468b      	mov	fp, r1
   144c6:	4641      	mov	r1, r8
   144c8:	9312      	str	r3, [sp, #72]	; 0x48
   144ca:	2900      	cmp	r1, #0
   144cc:	d100      	bne.n	144d0 <_svfprintf_r+0x5b0>
   144ce:	e5f4      	b.n	140ba <_svfprintf_r+0x19a>
   144d0:	ab16      	add	r3, sp, #88	; 0x58
   144d2:	77d8      	strb	r0, [r3, #31]
   144d4:	e5f1      	b.n	140ba <_svfprintf_r+0x19a>
   144d6:	4663      	mov	r3, ip
   144d8:	431c      	orrs	r4, r3
   144da:	780b      	ldrb	r3, [r1, #0]
   144dc:	e584      	b.n	13fe8 <_svfprintf_r+0xc8>
   144de:	780b      	ldrb	r3, [r1, #0]
   144e0:	2b6c      	cmp	r3, #108	; 0x6c
   144e2:	d101      	bne.n	144e8 <_svfprintf_r+0x5c8>
   144e4:	f000 fd86 	bl	14ff4 <_svfprintf_r+0x10d4>
   144e8:	2210      	movs	r2, #16
   144ea:	4314      	orrs	r4, r2
   144ec:	e57c      	b.n	13fe8 <_svfprintf_r+0xc8>
   144ee:	468b      	mov	fp, r1
   144f0:	4641      	mov	r1, r8
   144f2:	9312      	str	r3, [sp, #72]	; 0x48
   144f4:	2900      	cmp	r1, #0
   144f6:	d001      	beq.n	144fc <_svfprintf_r+0x5dc>
   144f8:	f000 ffe8 	bl	154cc <_svfprintf_r+0x15ac>
   144fc:	4b63      	ldr	r3, [pc, #396]	; (1468c <_svfprintf_r+0x76c>)
   144fe:	9317      	str	r3, [sp, #92]	; 0x5c
   14500:	06a3      	lsls	r3, r4, #26
   14502:	d400      	bmi.n	14506 <_svfprintf_r+0x5e6>
   14504:	e753      	b.n	143ae <_svfprintf_r+0x48e>
   14506:	2207      	movs	r2, #7
   14508:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1450a:	3307      	adds	r3, #7
   1450c:	4393      	bics	r3, r2
   1450e:	3201      	adds	r2, #1
   14510:	4694      	mov	ip, r2
   14512:	449c      	add	ip, r3
   14514:	4662      	mov	r2, ip
   14516:	920f      	str	r2, [sp, #60]	; 0x3c
   14518:	681a      	ldr	r2, [r3, #0]
   1451a:	685b      	ldr	r3, [r3, #4]
   1451c:	920c      	str	r2, [sp, #48]	; 0x30
   1451e:	930d      	str	r3, [sp, #52]	; 0x34
   14520:	07e3      	lsls	r3, r4, #31
   14522:	d500      	bpl.n	14526 <_svfprintf_r+0x606>
   14524:	e755      	b.n	143d2 <_svfprintf_r+0x4b2>
   14526:	990c      	ldr	r1, [sp, #48]	; 0x30
   14528:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1452a:	0008      	movs	r0, r1
   1452c:	4310      	orrs	r0, r2
   1452e:	2302      	movs	r3, #2
   14530:	0002      	movs	r2, r0
   14532:	e6de      	b.n	142f2 <_svfprintf_r+0x3d2>
   14534:	468b      	mov	fp, r1
   14536:	990f      	ldr	r1, [sp, #60]	; 0x3c
   14538:	2230      	movs	r2, #48	; 0x30
   1453a:	680b      	ldr	r3, [r1, #0]
   1453c:	930c      	str	r3, [sp, #48]	; 0x30
   1453e:	2300      	movs	r3, #0
   14540:	930d      	str	r3, [sp, #52]	; 0x34
   14542:	3302      	adds	r3, #2
   14544:	431c      	orrs	r4, r3
   14546:	ab1e      	add	r3, sp, #120	; 0x78
   14548:	701a      	strb	r2, [r3, #0]
   1454a:	3248      	adds	r2, #72	; 0x48
   1454c:	705a      	strb	r2, [r3, #1]
   1454e:	000b      	movs	r3, r1
   14550:	3304      	adds	r3, #4
   14552:	930f      	str	r3, [sp, #60]	; 0x3c
   14554:	4b4d      	ldr	r3, [pc, #308]	; (1468c <_svfprintf_r+0x76c>)
   14556:	9212      	str	r2, [sp, #72]	; 0x48
   14558:	9317      	str	r3, [sp, #92]	; 0x5c
   1455a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1455c:	2302      	movs	r3, #2
   1455e:	e6c8      	b.n	142f2 <_svfprintf_r+0x3d2>
   14560:	2301      	movs	r3, #1
   14562:	431c      	orrs	r4, r3
   14564:	780b      	ldrb	r3, [r1, #0]
   14566:	e53f      	b.n	13fe8 <_svfprintf_r+0xc8>
   14568:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1456a:	1d1a      	adds	r2, r3, #4
   1456c:	681b      	ldr	r3, [r3, #0]
   1456e:	930b      	str	r3, [sp, #44]	; 0x2c
   14570:	2b00      	cmp	r3, #0
   14572:	da00      	bge.n	14576 <_svfprintf_r+0x656>
   14574:	e542      	b.n	13ffc <_svfprintf_r+0xdc>
   14576:	780b      	ldrb	r3, [r1, #0]
   14578:	920f      	str	r2, [sp, #60]	; 0x3c
   1457a:	e535      	b.n	13fe8 <_svfprintf_r+0xc8>
   1457c:	780b      	ldrb	r3, [r1, #0]
   1457e:	2800      	cmp	r0, #0
   14580:	d000      	beq.n	14584 <_svfprintf_r+0x664>
   14582:	e531      	b.n	13fe8 <_svfprintf_r+0xc8>
   14584:	2201      	movs	r2, #1
   14586:	3020      	adds	r0, #32
   14588:	4690      	mov	r8, r2
   1458a:	e52d      	b.n	13fe8 <_svfprintf_r+0xc8>
   1458c:	468b      	mov	fp, r1
   1458e:	9312      	str	r3, [sp, #72]	; 0x48
   14590:	06a3      	lsls	r3, r4, #26
   14592:	d400      	bmi.n	14596 <_svfprintf_r+0x676>
   14594:	e6ed      	b.n	14372 <_svfprintf_r+0x452>
   14596:	2207      	movs	r2, #7
   14598:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1459a:	3307      	adds	r3, #7
   1459c:	4393      	bics	r3, r2
   1459e:	3201      	adds	r2, #1
   145a0:	4694      	mov	ip, r2
   145a2:	449c      	add	ip, r3
   145a4:	4662      	mov	r2, ip
   145a6:	920f      	str	r2, [sp, #60]	; 0x3c
   145a8:	681a      	ldr	r2, [r3, #0]
   145aa:	685b      	ldr	r3, [r3, #4]
   145ac:	0011      	movs	r1, r2
   145ae:	001a      	movs	r2, r3
   145b0:	0008      	movs	r0, r1
   145b2:	4310      	orrs	r0, r2
   145b4:	910c      	str	r1, [sp, #48]	; 0x30
   145b6:	920d      	str	r2, [sp, #52]	; 0x34
   145b8:	2301      	movs	r3, #1
   145ba:	0002      	movs	r2, r0
   145bc:	e699      	b.n	142f2 <_svfprintf_r+0x3d2>
   145be:	468b      	mov	fp, r1
   145c0:	9312      	str	r3, [sp, #72]	; 0x48
   145c2:	06a3      	lsls	r3, r4, #26
   145c4:	d400      	bmi.n	145c8 <_svfprintf_r+0x6a8>
   145c6:	e683      	b.n	142d0 <_svfprintf_r+0x3b0>
   145c8:	2207      	movs	r2, #7
   145ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   145cc:	3307      	adds	r3, #7
   145ce:	4393      	bics	r3, r2
   145d0:	3201      	adds	r2, #1
   145d2:	4694      	mov	ip, r2
   145d4:	449c      	add	ip, r3
   145d6:	4662      	mov	r2, ip
   145d8:	920f      	str	r2, [sp, #60]	; 0x3c
   145da:	681a      	ldr	r2, [r3, #0]
   145dc:	685b      	ldr	r3, [r3, #4]
   145de:	0011      	movs	r1, r2
   145e0:	001a      	movs	r2, r3
   145e2:	0008      	movs	r0, r1
   145e4:	4310      	orrs	r0, r2
   145e6:	910c      	str	r1, [sp, #48]	; 0x30
   145e8:	920d      	str	r2, [sp, #52]	; 0x34
   145ea:	2300      	movs	r3, #0
   145ec:	0002      	movs	r2, r0
   145ee:	e680      	b.n	142f2 <_svfprintf_r+0x3d2>
   145f0:	468b      	mov	fp, r1
   145f2:	4641      	mov	r1, r8
   145f4:	9312      	str	r3, [sp, #72]	; 0x48
   145f6:	2900      	cmp	r1, #0
   145f8:	d001      	beq.n	145fe <_svfprintf_r+0x6de>
   145fa:	f000 ff7f 	bl	154fc <_svfprintf_r+0x15dc>
   145fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14600:	2b00      	cmp	r3, #0
   14602:	d100      	bne.n	14606 <_svfprintf_r+0x6e6>
   14604:	e50b      	b.n	1401e <_svfprintf_r+0xfe>
   14606:	ad28      	add	r5, sp, #160	; 0xa0
   14608:	702b      	strb	r3, [r5, #0]
   1460a:	2300      	movs	r3, #0
   1460c:	aa16      	add	r2, sp, #88	; 0x58
   1460e:	77d3      	strb	r3, [r2, #31]
   14610:	9408      	str	r4, [sp, #32]
   14612:	e74e      	b.n	144b2 <_svfprintf_r+0x592>
   14614:	68bc      	ldr	r4, [r7, #8]
   14616:	4643      	mov	r3, r8
   14618:	2b00      	cmp	r3, #0
   1461a:	d00f      	beq.n	1463c <_svfprintf_r+0x71c>
   1461c:	aa16      	add	r2, sp, #88	; 0x58
   1461e:	231f      	movs	r3, #31
   14620:	4694      	mov	ip, r2
   14622:	4463      	add	r3, ip
   14624:	6033      	str	r3, [r6, #0]
   14626:	2301      	movs	r3, #1
   14628:	6073      	str	r3, [r6, #4]
   1462a:	687b      	ldr	r3, [r7, #4]
   1462c:	3401      	adds	r4, #1
   1462e:	3301      	adds	r3, #1
   14630:	60bc      	str	r4, [r7, #8]
   14632:	607b      	str	r3, [r7, #4]
   14634:	2b07      	cmp	r3, #7
   14636:	dd00      	ble.n	1463a <_svfprintf_r+0x71a>
   14638:	e1b3      	b.n	149a2 <_svfprintf_r+0xa82>
   1463a:	3608      	adds	r6, #8
   1463c:	464b      	mov	r3, r9
   1463e:	2b00      	cmp	r3, #0
   14640:	d00c      	beq.n	1465c <_svfprintf_r+0x73c>
   14642:	ab1e      	add	r3, sp, #120	; 0x78
   14644:	6033      	str	r3, [r6, #0]
   14646:	2302      	movs	r3, #2
   14648:	6073      	str	r3, [r6, #4]
   1464a:	687b      	ldr	r3, [r7, #4]
   1464c:	3402      	adds	r4, #2
   1464e:	3301      	adds	r3, #1
   14650:	60bc      	str	r4, [r7, #8]
   14652:	607b      	str	r3, [r7, #4]
   14654:	2b07      	cmp	r3, #7
   14656:	dd00      	ble.n	1465a <_svfprintf_r+0x73a>
   14658:	e1af      	b.n	149ba <_svfprintf_r+0xa9a>
   1465a:	3608      	adds	r6, #8
   1465c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1465e:	2b80      	cmp	r3, #128	; 0x80
   14660:	d100      	bne.n	14664 <_svfprintf_r+0x744>
   14662:	e120      	b.n	148a6 <_svfprintf_r+0x986>
   14664:	4653      	mov	r3, sl
   14666:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14668:	1a9d      	subs	r5, r3, r2
   1466a:	2d00      	cmp	r5, #0
   1466c:	dd3c      	ble.n	146e8 <_svfprintf_r+0x7c8>
   1466e:	4a08      	ldr	r2, [pc, #32]	; (14690 <_svfprintf_r+0x770>)
   14670:	687b      	ldr	r3, [r7, #4]
   14672:	4691      	mov	r9, r2
   14674:	2d10      	cmp	r5, #16
   14676:	dd2c      	ble.n	146d2 <_svfprintf_r+0x7b2>
   14678:	2210      	movs	r2, #16
   1467a:	0021      	movs	r1, r4
   1467c:	4692      	mov	sl, r2
   1467e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14680:	0032      	movs	r2, r6
   14682:	002e      	movs	r6, r5
   14684:	464d      	mov	r5, r9
   14686:	e009      	b.n	1469c <_svfprintf_r+0x77c>
   14688:	0001b974 	.word	0x0001b974
   1468c:	0001b988 	.word	0x0001b988
   14690:	0001b9b8 	.word	0x0001b9b8
   14694:	3e10      	subs	r6, #16
   14696:	3208      	adds	r2, #8
   14698:	2e10      	cmp	r6, #16
   1469a:	dd16      	ble.n	146ca <_svfprintf_r+0x7aa>
   1469c:	4650      	mov	r0, sl
   1469e:	3110      	adds	r1, #16
   146a0:	3301      	adds	r3, #1
   146a2:	6015      	str	r5, [r2, #0]
   146a4:	6050      	str	r0, [r2, #4]
   146a6:	60b9      	str	r1, [r7, #8]
   146a8:	607b      	str	r3, [r7, #4]
   146aa:	2b07      	cmp	r3, #7
   146ac:	ddf2      	ble.n	14694 <_svfprintf_r+0x774>
   146ae:	003a      	movs	r2, r7
   146b0:	9906      	ldr	r1, [sp, #24]
   146b2:	0020      	movs	r0, r4
   146b4:	f005 f958 	bl	19968 <__ssprint_r>
   146b8:	2800      	cmp	r0, #0
   146ba:	d000      	beq.n	146be <_svfprintf_r+0x79e>
   146bc:	e4b7      	b.n	1402e <_svfprintf_r+0x10e>
   146be:	3e10      	subs	r6, #16
   146c0:	68b9      	ldr	r1, [r7, #8]
   146c2:	687b      	ldr	r3, [r7, #4]
   146c4:	aa32      	add	r2, sp, #200	; 0xc8
   146c6:	2e10      	cmp	r6, #16
   146c8:	dce8      	bgt.n	1469c <_svfprintf_r+0x77c>
   146ca:	46a9      	mov	r9, r5
   146cc:	000c      	movs	r4, r1
   146ce:	0035      	movs	r5, r6
   146d0:	0016      	movs	r6, r2
   146d2:	464a      	mov	r2, r9
   146d4:	1964      	adds	r4, r4, r5
   146d6:	3301      	adds	r3, #1
   146d8:	6032      	str	r2, [r6, #0]
   146da:	6075      	str	r5, [r6, #4]
   146dc:	60bc      	str	r4, [r7, #8]
   146de:	607b      	str	r3, [r7, #4]
   146e0:	2b07      	cmp	r3, #7
   146e2:	dd00      	ble.n	146e6 <_svfprintf_r+0x7c6>
   146e4:	e151      	b.n	1498a <_svfprintf_r+0xa6a>
   146e6:	3608      	adds	r6, #8
   146e8:	9b08      	ldr	r3, [sp, #32]
   146ea:	05db      	lsls	r3, r3, #23
   146ec:	d500      	bpl.n	146f0 <_svfprintf_r+0x7d0>
   146ee:	e0b6      	b.n	1485e <_svfprintf_r+0x93e>
   146f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   146f2:	6033      	str	r3, [r6, #0]
   146f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   146f6:	469c      	mov	ip, r3
   146f8:	6073      	str	r3, [r6, #4]
   146fa:	687b      	ldr	r3, [r7, #4]
   146fc:	4464      	add	r4, ip
   146fe:	3301      	adds	r3, #1
   14700:	60bc      	str	r4, [r7, #8]
   14702:	607b      	str	r3, [r7, #4]
   14704:	2b07      	cmp	r3, #7
   14706:	dd00      	ble.n	1470a <_svfprintf_r+0x7ea>
   14708:	e09d      	b.n	14846 <_svfprintf_r+0x926>
   1470a:	3608      	adds	r6, #8
   1470c:	9b08      	ldr	r3, [sp, #32]
   1470e:	075b      	lsls	r3, r3, #29
   14710:	d541      	bpl.n	14796 <_svfprintf_r+0x876>
   14712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14714:	9a07      	ldr	r2, [sp, #28]
   14716:	1a9d      	subs	r5, r3, r2
   14718:	2d00      	cmp	r5, #0
   1471a:	dd3c      	ble.n	14796 <_svfprintf_r+0x876>
   1471c:	4ac4      	ldr	r2, [pc, #784]	; (14a30 <_svfprintf_r+0xb10>)
   1471e:	687b      	ldr	r3, [r7, #4]
   14720:	4690      	mov	r8, r2
   14722:	2d10      	cmp	r5, #16
   14724:	dd26      	ble.n	14774 <_svfprintf_r+0x854>
   14726:	2210      	movs	r2, #16
   14728:	0021      	movs	r1, r4
   1472a:	4691      	mov	r9, r2
   1472c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1472e:	0032      	movs	r2, r6
   14730:	002e      	movs	r6, r5
   14732:	9d06      	ldr	r5, [sp, #24]
   14734:	e003      	b.n	1473e <_svfprintf_r+0x81e>
   14736:	3e10      	subs	r6, #16
   14738:	3208      	adds	r2, #8
   1473a:	2e10      	cmp	r6, #16
   1473c:	dd17      	ble.n	1476e <_svfprintf_r+0x84e>
   1473e:	48bc      	ldr	r0, [pc, #752]	; (14a30 <_svfprintf_r+0xb10>)
   14740:	3110      	adds	r1, #16
   14742:	6010      	str	r0, [r2, #0]
   14744:	4648      	mov	r0, r9
   14746:	3301      	adds	r3, #1
   14748:	6050      	str	r0, [r2, #4]
   1474a:	60b9      	str	r1, [r7, #8]
   1474c:	607b      	str	r3, [r7, #4]
   1474e:	2b07      	cmp	r3, #7
   14750:	ddf1      	ble.n	14736 <_svfprintf_r+0x816>
   14752:	003a      	movs	r2, r7
   14754:	0029      	movs	r1, r5
   14756:	0020      	movs	r0, r4
   14758:	f005 f906 	bl	19968 <__ssprint_r>
   1475c:	2800      	cmp	r0, #0
   1475e:	d000      	beq.n	14762 <_svfprintf_r+0x842>
   14760:	e465      	b.n	1402e <_svfprintf_r+0x10e>
   14762:	3e10      	subs	r6, #16
   14764:	68b9      	ldr	r1, [r7, #8]
   14766:	687b      	ldr	r3, [r7, #4]
   14768:	aa32      	add	r2, sp, #200	; 0xc8
   1476a:	2e10      	cmp	r6, #16
   1476c:	dce7      	bgt.n	1473e <_svfprintf_r+0x81e>
   1476e:	0035      	movs	r5, r6
   14770:	000c      	movs	r4, r1
   14772:	0016      	movs	r6, r2
   14774:	4642      	mov	r2, r8
   14776:	1964      	adds	r4, r4, r5
   14778:	3301      	adds	r3, #1
   1477a:	c624      	stmia	r6!, {r2, r5}
   1477c:	60bc      	str	r4, [r7, #8]
   1477e:	607b      	str	r3, [r7, #4]
   14780:	2b07      	cmp	r3, #7
   14782:	dd08      	ble.n	14796 <_svfprintf_r+0x876>
   14784:	003a      	movs	r2, r7
   14786:	9906      	ldr	r1, [sp, #24]
   14788:	9809      	ldr	r0, [sp, #36]	; 0x24
   1478a:	f005 f8ed 	bl	19968 <__ssprint_r>
   1478e:	2800      	cmp	r0, #0
   14790:	d000      	beq.n	14794 <_svfprintf_r+0x874>
   14792:	e44c      	b.n	1402e <_svfprintf_r+0x10e>
   14794:	68bc      	ldr	r4, [r7, #8]
   14796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14798:	9907      	ldr	r1, [sp, #28]
   1479a:	428b      	cmp	r3, r1
   1479c:	da00      	bge.n	147a0 <_svfprintf_r+0x880>
   1479e:	000b      	movs	r3, r1
   147a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   147a2:	4694      	mov	ip, r2
   147a4:	449c      	add	ip, r3
   147a6:	4663      	mov	r3, ip
   147a8:	930a      	str	r3, [sp, #40]	; 0x28
   147aa:	2c00      	cmp	r4, #0
   147ac:	d000      	beq.n	147b0 <_svfprintf_r+0x890>
   147ae:	e0d6      	b.n	1495e <_svfprintf_r+0xa3e>
   147b0:	2300      	movs	r3, #0
   147b2:	ae32      	add	r6, sp, #200	; 0xc8
   147b4:	607b      	str	r3, [r7, #4]
   147b6:	f7ff fbde 	bl	13f76 <_svfprintf_r+0x56>
   147ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   147bc:	2b01      	cmp	r3, #1
   147be:	dc00      	bgt.n	147c2 <_svfprintf_r+0x8a2>
   147c0:	e0ae      	b.n	14920 <_svfprintf_r+0xa00>
   147c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   147c4:	3401      	adds	r4, #1
   147c6:	6033      	str	r3, [r6, #0]
   147c8:	2301      	movs	r3, #1
   147ca:	6073      	str	r3, [r6, #4]
   147cc:	687b      	ldr	r3, [r7, #4]
   147ce:	60bc      	str	r4, [r7, #8]
   147d0:	3301      	adds	r3, #1
   147d2:	607b      	str	r3, [r7, #4]
   147d4:	2b07      	cmp	r3, #7
   147d6:	dd00      	ble.n	147da <_svfprintf_r+0x8ba>
   147d8:	e2df      	b.n	14d9a <_svfprintf_r+0xe7a>
   147da:	3608      	adds	r6, #8
   147dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
   147de:	3301      	adds	r3, #1
   147e0:	6032      	str	r2, [r6, #0]
   147e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
   147e4:	4698      	mov	r8, r3
   147e6:	4694      	mov	ip, r2
   147e8:	4464      	add	r4, ip
   147ea:	6072      	str	r2, [r6, #4]
   147ec:	60bc      	str	r4, [r7, #8]
   147ee:	607b      	str	r3, [r7, #4]
   147f0:	2b07      	cmp	r3, #7
   147f2:	dd00      	ble.n	147f6 <_svfprintf_r+0x8d6>
   147f4:	e2de      	b.n	14db4 <_svfprintf_r+0xe94>
   147f6:	3608      	adds	r6, #8
   147f8:	2200      	movs	r2, #0
   147fa:	2300      	movs	r3, #0
   147fc:	9816      	ldr	r0, [sp, #88]	; 0x58
   147fe:	9915      	ldr	r1, [sp, #84]	; 0x54
   14800:	f7fe ffac 	bl	1375c <__aeabi_dcmpeq>
   14804:	2800      	cmp	r0, #0
   14806:	d000      	beq.n	1480a <_svfprintf_r+0x8ea>
   14808:	e1a4      	b.n	14b54 <_svfprintf_r+0xc34>
   1480a:	9d11      	ldr	r5, [sp, #68]	; 0x44
   1480c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1480e:	3501      	adds	r5, #1
   14810:	3b01      	subs	r3, #1
   14812:	6035      	str	r5, [r6, #0]
   14814:	6073      	str	r3, [r6, #4]
   14816:	18e4      	adds	r4, r4, r3
   14818:	2301      	movs	r3, #1
   1481a:	469c      	mov	ip, r3
   1481c:	44e0      	add	r8, ip
   1481e:	4643      	mov	r3, r8
   14820:	60bc      	str	r4, [r7, #8]
   14822:	607b      	str	r3, [r7, #4]
   14824:	2b07      	cmp	r3, #7
   14826:	dd00      	ble.n	1482a <_svfprintf_r+0x90a>
   14828:	e08b      	b.n	14942 <_svfprintf_r+0xa22>
   1482a:	3608      	adds	r6, #8
   1482c:	ab21      	add	r3, sp, #132	; 0x84
   1482e:	6033      	str	r3, [r6, #0]
   14830:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   14832:	469c      	mov	ip, r3
   14834:	6073      	str	r3, [r6, #4]
   14836:	4643      	mov	r3, r8
   14838:	4464      	add	r4, ip
   1483a:	3301      	adds	r3, #1
   1483c:	60bc      	str	r4, [r7, #8]
   1483e:	607b      	str	r3, [r7, #4]
   14840:	2b07      	cmp	r3, #7
   14842:	dc00      	bgt.n	14846 <_svfprintf_r+0x926>
   14844:	e761      	b.n	1470a <_svfprintf_r+0x7ea>
   14846:	003a      	movs	r2, r7
   14848:	9906      	ldr	r1, [sp, #24]
   1484a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1484c:	f005 f88c 	bl	19968 <__ssprint_r>
   14850:	2800      	cmp	r0, #0
   14852:	d001      	beq.n	14858 <_svfprintf_r+0x938>
   14854:	f7ff fbeb 	bl	1402e <_svfprintf_r+0x10e>
   14858:	68bc      	ldr	r4, [r7, #8]
   1485a:	ae32      	add	r6, sp, #200	; 0xc8
   1485c:	e756      	b.n	1470c <_svfprintf_r+0x7ec>
   1485e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14860:	2b65      	cmp	r3, #101	; 0x65
   14862:	ddaa      	ble.n	147ba <_svfprintf_r+0x89a>
   14864:	2200      	movs	r2, #0
   14866:	2300      	movs	r3, #0
   14868:	9816      	ldr	r0, [sp, #88]	; 0x58
   1486a:	9915      	ldr	r1, [sp, #84]	; 0x54
   1486c:	f7fe ff76 	bl	1375c <__aeabi_dcmpeq>
   14870:	2800      	cmp	r0, #0
   14872:	d100      	bne.n	14876 <_svfprintf_r+0x956>
   14874:	e0e2      	b.n	14a3c <_svfprintf_r+0xb1c>
   14876:	4b6f      	ldr	r3, [pc, #444]	; (14a34 <_svfprintf_r+0xb14>)
   14878:	3401      	adds	r4, #1
   1487a:	6033      	str	r3, [r6, #0]
   1487c:	2301      	movs	r3, #1
   1487e:	6073      	str	r3, [r6, #4]
   14880:	687b      	ldr	r3, [r7, #4]
   14882:	60bc      	str	r4, [r7, #8]
   14884:	3301      	adds	r3, #1
   14886:	607b      	str	r3, [r7, #4]
   14888:	2b07      	cmp	r3, #7
   1488a:	dd00      	ble.n	1488e <_svfprintf_r+0x96e>
   1488c:	e366      	b.n	14f5c <_svfprintf_r+0x103c>
   1488e:	3608      	adds	r6, #8
   14890:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14892:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14894:	4293      	cmp	r3, r2
   14896:	da00      	bge.n	1489a <_svfprintf_r+0x97a>
   14898:	e1a4      	b.n	14be4 <_svfprintf_r+0xcc4>
   1489a:	9b08      	ldr	r3, [sp, #32]
   1489c:	07db      	lsls	r3, r3, #31
   1489e:	d500      	bpl.n	148a2 <_svfprintf_r+0x982>
   148a0:	e1a0      	b.n	14be4 <_svfprintf_r+0xcc4>
   148a2:	68bc      	ldr	r4, [r7, #8]
   148a4:	e732      	b.n	1470c <_svfprintf_r+0x7ec>
   148a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   148a8:	9a07      	ldr	r2, [sp, #28]
   148aa:	1a9d      	subs	r5, r3, r2
   148ac:	2d00      	cmp	r5, #0
   148ae:	dc00      	bgt.n	148b2 <_svfprintf_r+0x992>
   148b0:	e6d8      	b.n	14664 <_svfprintf_r+0x744>
   148b2:	4a61      	ldr	r2, [pc, #388]	; (14a38 <_svfprintf_r+0xb18>)
   148b4:	687b      	ldr	r3, [r7, #4]
   148b6:	4691      	mov	r9, r2
   148b8:	2d10      	cmp	r5, #16
   148ba:	dd25      	ble.n	14908 <_svfprintf_r+0x9e8>
   148bc:	2210      	movs	r2, #16
   148be:	0021      	movs	r1, r4
   148c0:	4690      	mov	r8, r2
   148c2:	9c09      	ldr	r4, [sp, #36]	; 0x24
   148c4:	0032      	movs	r2, r6
   148c6:	464e      	mov	r6, r9
   148c8:	e003      	b.n	148d2 <_svfprintf_r+0x9b2>
   148ca:	3d10      	subs	r5, #16
   148cc:	3208      	adds	r2, #8
   148ce:	2d10      	cmp	r5, #16
   148d0:	dd17      	ble.n	14902 <_svfprintf_r+0x9e2>
   148d2:	4640      	mov	r0, r8
   148d4:	3110      	adds	r1, #16
   148d6:	3301      	adds	r3, #1
   148d8:	6016      	str	r6, [r2, #0]
   148da:	6050      	str	r0, [r2, #4]
   148dc:	60b9      	str	r1, [r7, #8]
   148de:	607b      	str	r3, [r7, #4]
   148e0:	2b07      	cmp	r3, #7
   148e2:	ddf2      	ble.n	148ca <_svfprintf_r+0x9aa>
   148e4:	003a      	movs	r2, r7
   148e6:	9906      	ldr	r1, [sp, #24]
   148e8:	0020      	movs	r0, r4
   148ea:	f005 f83d 	bl	19968 <__ssprint_r>
   148ee:	2800      	cmp	r0, #0
   148f0:	d001      	beq.n	148f6 <_svfprintf_r+0x9d6>
   148f2:	f7ff fb9c 	bl	1402e <_svfprintf_r+0x10e>
   148f6:	3d10      	subs	r5, #16
   148f8:	68b9      	ldr	r1, [r7, #8]
   148fa:	687b      	ldr	r3, [r7, #4]
   148fc:	aa32      	add	r2, sp, #200	; 0xc8
   148fe:	2d10      	cmp	r5, #16
   14900:	dce7      	bgt.n	148d2 <_svfprintf_r+0x9b2>
   14902:	46b1      	mov	r9, r6
   14904:	000c      	movs	r4, r1
   14906:	0016      	movs	r6, r2
   14908:	464a      	mov	r2, r9
   1490a:	1964      	adds	r4, r4, r5
   1490c:	3301      	adds	r3, #1
   1490e:	6032      	str	r2, [r6, #0]
   14910:	6075      	str	r5, [r6, #4]
   14912:	60bc      	str	r4, [r7, #8]
   14914:	607b      	str	r3, [r7, #4]
   14916:	2b07      	cmp	r3, #7
   14918:	dd00      	ble.n	1491c <_svfprintf_r+0x9fc>
   1491a:	e27e      	b.n	14e1a <_svfprintf_r+0xefa>
   1491c:	3608      	adds	r6, #8
   1491e:	e6a1      	b.n	14664 <_svfprintf_r+0x744>
   14920:	2301      	movs	r3, #1
   14922:	9a08      	ldr	r2, [sp, #32]
   14924:	4213      	tst	r3, r2
   14926:	d000      	beq.n	1492a <_svfprintf_r+0xa0a>
   14928:	e74b      	b.n	147c2 <_svfprintf_r+0x8a2>
   1492a:	6073      	str	r3, [r6, #4]
   1492c:	687b      	ldr	r3, [r7, #4]
   1492e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14930:	3301      	adds	r3, #1
   14932:	3401      	adds	r4, #1
   14934:	6032      	str	r2, [r6, #0]
   14936:	60bc      	str	r4, [r7, #8]
   14938:	4698      	mov	r8, r3
   1493a:	607b      	str	r3, [r7, #4]
   1493c:	2b07      	cmp	r3, #7
   1493e:	dc00      	bgt.n	14942 <_svfprintf_r+0xa22>
   14940:	e773      	b.n	1482a <_svfprintf_r+0x90a>
   14942:	003a      	movs	r2, r7
   14944:	9906      	ldr	r1, [sp, #24]
   14946:	9809      	ldr	r0, [sp, #36]	; 0x24
   14948:	f005 f80e 	bl	19968 <__ssprint_r>
   1494c:	2800      	cmp	r0, #0
   1494e:	d001      	beq.n	14954 <_svfprintf_r+0xa34>
   14950:	f7ff fb6d 	bl	1402e <_svfprintf_r+0x10e>
   14954:	687b      	ldr	r3, [r7, #4]
   14956:	68bc      	ldr	r4, [r7, #8]
   14958:	4698      	mov	r8, r3
   1495a:	ae32      	add	r6, sp, #200	; 0xc8
   1495c:	e766      	b.n	1482c <_svfprintf_r+0x90c>
   1495e:	003a      	movs	r2, r7
   14960:	9906      	ldr	r1, [sp, #24]
   14962:	9809      	ldr	r0, [sp, #36]	; 0x24
   14964:	f005 f800 	bl	19968 <__ssprint_r>
   14968:	2800      	cmp	r0, #0
   1496a:	d100      	bne.n	1496e <_svfprintf_r+0xa4e>
   1496c:	e720      	b.n	147b0 <_svfprintf_r+0x890>
   1496e:	f7ff fb5e 	bl	1402e <_svfprintf_r+0x10e>
   14972:	9c08      	ldr	r4, [sp, #32]
   14974:	2b01      	cmp	r3, #1
   14976:	d100      	bne.n	1497a <_svfprintf_r+0xa5a>
   14978:	e184      	b.n	14c84 <_svfprintf_r+0xd64>
   1497a:	2b02      	cmp	r3, #2
   1497c:	d129      	bne.n	149d2 <_svfprintf_r+0xab2>
   1497e:	9408      	str	r4, [sp, #32]
   14980:	2300      	movs	r3, #0
   14982:	2400      	movs	r4, #0
   14984:	930c      	str	r3, [sp, #48]	; 0x30
   14986:	940d      	str	r4, [sp, #52]	; 0x34
   14988:	e4c5      	b.n	14316 <_svfprintf_r+0x3f6>
   1498a:	003a      	movs	r2, r7
   1498c:	9906      	ldr	r1, [sp, #24]
   1498e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14990:	f004 ffea 	bl	19968 <__ssprint_r>
   14994:	2800      	cmp	r0, #0
   14996:	d001      	beq.n	1499c <_svfprintf_r+0xa7c>
   14998:	f7ff fb49 	bl	1402e <_svfprintf_r+0x10e>
   1499c:	68bc      	ldr	r4, [r7, #8]
   1499e:	ae32      	add	r6, sp, #200	; 0xc8
   149a0:	e6a2      	b.n	146e8 <_svfprintf_r+0x7c8>
   149a2:	003a      	movs	r2, r7
   149a4:	9906      	ldr	r1, [sp, #24]
   149a6:	9809      	ldr	r0, [sp, #36]	; 0x24
   149a8:	f004 ffde 	bl	19968 <__ssprint_r>
   149ac:	2800      	cmp	r0, #0
   149ae:	d001      	beq.n	149b4 <_svfprintf_r+0xa94>
   149b0:	f7ff fb3d 	bl	1402e <_svfprintf_r+0x10e>
   149b4:	68bc      	ldr	r4, [r7, #8]
   149b6:	ae32      	add	r6, sp, #200	; 0xc8
   149b8:	e640      	b.n	1463c <_svfprintf_r+0x71c>
   149ba:	003a      	movs	r2, r7
   149bc:	9906      	ldr	r1, [sp, #24]
   149be:	9809      	ldr	r0, [sp, #36]	; 0x24
   149c0:	f004 ffd2 	bl	19968 <__ssprint_r>
   149c4:	2800      	cmp	r0, #0
   149c6:	d001      	beq.n	149cc <_svfprintf_r+0xaac>
   149c8:	f7ff fb31 	bl	1402e <_svfprintf_r+0x10e>
   149cc:	68bc      	ldr	r4, [r7, #8]
   149ce:	ae32      	add	r6, sp, #200	; 0xc8
   149d0:	e644      	b.n	1465c <_svfprintf_r+0x73c>
   149d2:	9408      	str	r4, [sp, #32]
   149d4:	2300      	movs	r3, #0
   149d6:	2400      	movs	r4, #0
   149d8:	930c      	str	r3, [sp, #48]	; 0x30
   149da:	940d      	str	r4, [sp, #52]	; 0x34
   149dc:	980c      	ldr	r0, [sp, #48]	; 0x30
   149de:	990d      	ldr	r1, [sp, #52]	; 0x34
   149e0:	465b      	mov	r3, fp
   149e2:	aa32      	add	r2, sp, #200	; 0xc8
   149e4:	9307      	str	r3, [sp, #28]
   149e6:	4691      	mov	r9, r2
   149e8:	46b3      	mov	fp, r6
   149ea:	e000      	b.n	149ee <_svfprintf_r+0xace>
   149ec:	46a1      	mov	r9, r4
   149ee:	074a      	lsls	r2, r1, #29
   149f0:	4694      	mov	ip, r2
   149f2:	464b      	mov	r3, r9
   149f4:	4665      	mov	r5, ip
   149f6:	1e5c      	subs	r4, r3, #1
   149f8:	08c6      	lsrs	r6, r0, #3
   149fa:	2307      	movs	r3, #7
   149fc:	08ca      	lsrs	r2, r1, #3
   149fe:	4335      	orrs	r5, r6
   14a00:	0011      	movs	r1, r2
   14a02:	002a      	movs	r2, r5
   14a04:	4003      	ands	r3, r0
   14a06:	3330      	adds	r3, #48	; 0x30
   14a08:	7023      	strb	r3, [r4, #0]
   14a0a:	0028      	movs	r0, r5
   14a0c:	430a      	orrs	r2, r1
   14a0e:	d1ed      	bne.n	149ec <_svfprintf_r+0xacc>
   14a10:	900c      	str	r0, [sp, #48]	; 0x30
   14a12:	910d      	str	r1, [sp, #52]	; 0x34
   14a14:	9907      	ldr	r1, [sp, #28]
   14a16:	465e      	mov	r6, fp
   14a18:	468b      	mov	fp, r1
   14a1a:	9908      	ldr	r1, [sp, #32]
   14a1c:	464a      	mov	r2, r9
   14a1e:	9411      	str	r4, [sp, #68]	; 0x44
   14a20:	07c9      	lsls	r1, r1, #31
   14a22:	d500      	bpl.n	14a26 <_svfprintf_r+0xb06>
   14a24:	e13d      	b.n	14ca2 <_svfprintf_r+0xd82>
   14a26:	ab32      	add	r3, sp, #200	; 0xc8
   14a28:	1b1b      	subs	r3, r3, r4
   14a2a:	930e      	str	r3, [sp, #56]	; 0x38
   14a2c:	f7ff fb88 	bl	14140 <_svfprintf_r+0x220>
   14a30:	0001b9a8 	.word	0x0001b9a8
   14a34:	0001b9a4 	.word	0x0001b9a4
   14a38:	0001b9b8 	.word	0x0001b9b8
   14a3c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   14a3e:	2800      	cmp	r0, #0
   14a40:	dc00      	bgt.n	14a44 <_svfprintf_r+0xb24>
   14a42:	e296      	b.n	14f72 <_svfprintf_r+0x1052>
   14a44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14a46:	9914      	ldr	r1, [sp, #80]	; 0x50
   14a48:	0013      	movs	r3, r2
   14a4a:	4690      	mov	r8, r2
   14a4c:	428b      	cmp	r3, r1
   14a4e:	dd00      	ble.n	14a52 <_svfprintf_r+0xb32>
   14a50:	4688      	mov	r8, r1
   14a52:	4643      	mov	r3, r8
   14a54:	2b00      	cmp	r3, #0
   14a56:	dd0c      	ble.n	14a72 <_svfprintf_r+0xb52>
   14a58:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14a5a:	4444      	add	r4, r8
   14a5c:	6033      	str	r3, [r6, #0]
   14a5e:	4643      	mov	r3, r8
   14a60:	6073      	str	r3, [r6, #4]
   14a62:	687b      	ldr	r3, [r7, #4]
   14a64:	60bc      	str	r4, [r7, #8]
   14a66:	3301      	adds	r3, #1
   14a68:	607b      	str	r3, [r7, #4]
   14a6a:	2b07      	cmp	r3, #7
   14a6c:	dd00      	ble.n	14a70 <_svfprintf_r+0xb50>
   14a6e:	e3b7      	b.n	151e0 <_svfprintf_r+0x12c0>
   14a70:	3608      	adds	r6, #8
   14a72:	4643      	mov	r3, r8
   14a74:	43db      	mvns	r3, r3
   14a76:	4642      	mov	r2, r8
   14a78:	17db      	asrs	r3, r3, #31
   14a7a:	4013      	ands	r3, r2
   14a7c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14a7e:	1ad3      	subs	r3, r2, r3
   14a80:	4698      	mov	r8, r3
   14a82:	2b00      	cmp	r3, #0
   14a84:	dc00      	bgt.n	14a88 <_svfprintf_r+0xb68>
   14a86:	e128      	b.n	14cda <_svfprintf_r+0xdba>
   14a88:	2b10      	cmp	r3, #16
   14a8a:	dc01      	bgt.n	14a90 <_svfprintf_r+0xb70>
   14a8c:	f000 fce7 	bl	1545e <_svfprintf_r+0x153e>
   14a90:	4acf      	ldr	r2, [pc, #828]	; (14dd0 <_svfprintf_r+0xeb0>)
   14a92:	0021      	movs	r1, r4
   14a94:	4691      	mov	r9, r2
   14a96:	2210      	movs	r2, #16
   14a98:	687b      	ldr	r3, [r7, #4]
   14a9a:	4692      	mov	sl, r2
   14a9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   14a9e:	0032      	movs	r2, r6
   14aa0:	464c      	mov	r4, r9
   14aa2:	4646      	mov	r6, r8
   14aa4:	e004      	b.n	14ab0 <_svfprintf_r+0xb90>
   14aa6:	3208      	adds	r2, #8
   14aa8:	3e10      	subs	r6, #16
   14aaa:	2e10      	cmp	r6, #16
   14aac:	dc00      	bgt.n	14ab0 <_svfprintf_r+0xb90>
   14aae:	e104      	b.n	14cba <_svfprintf_r+0xd9a>
   14ab0:	4650      	mov	r0, sl
   14ab2:	3110      	adds	r1, #16
   14ab4:	3301      	adds	r3, #1
   14ab6:	6014      	str	r4, [r2, #0]
   14ab8:	6050      	str	r0, [r2, #4]
   14aba:	60b9      	str	r1, [r7, #8]
   14abc:	607b      	str	r3, [r7, #4]
   14abe:	2b07      	cmp	r3, #7
   14ac0:	ddf1      	ble.n	14aa6 <_svfprintf_r+0xb86>
   14ac2:	003a      	movs	r2, r7
   14ac4:	9906      	ldr	r1, [sp, #24]
   14ac6:	0028      	movs	r0, r5
   14ac8:	f004 ff4e 	bl	19968 <__ssprint_r>
   14acc:	2800      	cmp	r0, #0
   14ace:	d001      	beq.n	14ad4 <_svfprintf_r+0xbb4>
   14ad0:	f7ff faad 	bl	1402e <_svfprintf_r+0x10e>
   14ad4:	68b9      	ldr	r1, [r7, #8]
   14ad6:	687b      	ldr	r3, [r7, #4]
   14ad8:	aa32      	add	r2, sp, #200	; 0xc8
   14ada:	e7e5      	b.n	14aa8 <_svfprintf_r+0xb88>
   14adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14ade:	2b00      	cmp	r3, #0
   14ae0:	d100      	bne.n	14ae4 <_svfprintf_r+0xbc4>
   14ae2:	e0ca      	b.n	14c7a <_svfprintf_r+0xd5a>
   14ae4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   14ae6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   14ae8:	ab32      	add	r3, sp, #200	; 0xc8
   14aea:	46b1      	mov	r9, r6
   14aec:	001e      	movs	r6, r3
   14aee:	0020      	movs	r0, r4
   14af0:	0029      	movs	r1, r5
   14af2:	220a      	movs	r2, #10
   14af4:	2300      	movs	r3, #0
   14af6:	f7fc f881 	bl	10bfc <__aeabi_uldivmod>
   14afa:	3e01      	subs	r6, #1
   14afc:	3230      	adds	r2, #48	; 0x30
   14afe:	7032      	strb	r2, [r6, #0]
   14b00:	2300      	movs	r3, #0
   14b02:	0020      	movs	r0, r4
   14b04:	0029      	movs	r1, r5
   14b06:	220a      	movs	r2, #10
   14b08:	f7fc f878 	bl	10bfc <__aeabi_uldivmod>
   14b0c:	0003      	movs	r3, r0
   14b0e:	0004      	movs	r4, r0
   14b10:	000d      	movs	r5, r1
   14b12:	430b      	orrs	r3, r1
   14b14:	d1eb      	bne.n	14aee <_svfprintf_r+0xbce>
   14b16:	0032      	movs	r2, r6
   14b18:	ab32      	add	r3, sp, #200	; 0xc8
   14b1a:	1a9b      	subs	r3, r3, r2
   14b1c:	9611      	str	r6, [sp, #68]	; 0x44
   14b1e:	940c      	str	r4, [sp, #48]	; 0x30
   14b20:	950d      	str	r5, [sp, #52]	; 0x34
   14b22:	464e      	mov	r6, r9
   14b24:	930e      	str	r3, [sp, #56]	; 0x38
   14b26:	f7ff fb0b 	bl	14140 <_svfprintf_r+0x220>
   14b2a:	2300      	movs	r3, #0
   14b2c:	930e      	str	r3, [sp, #56]	; 0x38
   14b2e:	ab32      	add	r3, sp, #200	; 0xc8
   14b30:	9311      	str	r3, [sp, #68]	; 0x44
   14b32:	f7ff fb05 	bl	14140 <_svfprintf_r+0x220>
   14b36:	003a      	movs	r2, r7
   14b38:	9906      	ldr	r1, [sp, #24]
   14b3a:	9809      	ldr	r0, [sp, #36]	; 0x24
   14b3c:	f004 ff14 	bl	19968 <__ssprint_r>
   14b40:	2800      	cmp	r0, #0
   14b42:	d001      	beq.n	14b48 <_svfprintf_r+0xc28>
   14b44:	f7ff fa73 	bl	1402e <_svfprintf_r+0x10e>
   14b48:	ab16      	add	r3, sp, #88	; 0x58
   14b4a:	7fdb      	ldrb	r3, [r3, #31]
   14b4c:	68bc      	ldr	r4, [r7, #8]
   14b4e:	4698      	mov	r8, r3
   14b50:	ae32      	add	r6, sp, #200	; 0xc8
   14b52:	e560      	b.n	14616 <_svfprintf_r+0x6f6>
   14b54:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14b56:	1e5d      	subs	r5, r3, #1
   14b58:	2d00      	cmp	r5, #0
   14b5a:	dc00      	bgt.n	14b5e <_svfprintf_r+0xc3e>
   14b5c:	e666      	b.n	1482c <_svfprintf_r+0x90c>
   14b5e:	4b9c      	ldr	r3, [pc, #624]	; (14dd0 <_svfprintf_r+0xeb0>)
   14b60:	4699      	mov	r9, r3
   14b62:	2d10      	cmp	r5, #16
   14b64:	dd29      	ble.n	14bba <_svfprintf_r+0xc9a>
   14b66:	2310      	movs	r3, #16
   14b68:	0032      	movs	r2, r6
   14b6a:	469a      	mov	sl, r3
   14b6c:	002e      	movs	r6, r5
   14b6e:	0021      	movs	r1, r4
   14b70:	4643      	mov	r3, r8
   14b72:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14b74:	464d      	mov	r5, r9
   14b76:	e003      	b.n	14b80 <_svfprintf_r+0xc60>
   14b78:	3e10      	subs	r6, #16
   14b7a:	3208      	adds	r2, #8
   14b7c:	2e10      	cmp	r6, #16
   14b7e:	dd17      	ble.n	14bb0 <_svfprintf_r+0xc90>
   14b80:	4650      	mov	r0, sl
   14b82:	3110      	adds	r1, #16
   14b84:	3301      	adds	r3, #1
   14b86:	6015      	str	r5, [r2, #0]
   14b88:	6050      	str	r0, [r2, #4]
   14b8a:	60b9      	str	r1, [r7, #8]
   14b8c:	607b      	str	r3, [r7, #4]
   14b8e:	2b07      	cmp	r3, #7
   14b90:	ddf2      	ble.n	14b78 <_svfprintf_r+0xc58>
   14b92:	003a      	movs	r2, r7
   14b94:	9906      	ldr	r1, [sp, #24]
   14b96:	0020      	movs	r0, r4
   14b98:	f004 fee6 	bl	19968 <__ssprint_r>
   14b9c:	2800      	cmp	r0, #0
   14b9e:	d001      	beq.n	14ba4 <_svfprintf_r+0xc84>
   14ba0:	f7ff fa45 	bl	1402e <_svfprintf_r+0x10e>
   14ba4:	3e10      	subs	r6, #16
   14ba6:	68b9      	ldr	r1, [r7, #8]
   14ba8:	687b      	ldr	r3, [r7, #4]
   14baa:	aa32      	add	r2, sp, #200	; 0xc8
   14bac:	2e10      	cmp	r6, #16
   14bae:	dce7      	bgt.n	14b80 <_svfprintf_r+0xc60>
   14bb0:	46a9      	mov	r9, r5
   14bb2:	000c      	movs	r4, r1
   14bb4:	0035      	movs	r5, r6
   14bb6:	4698      	mov	r8, r3
   14bb8:	0016      	movs	r6, r2
   14bba:	464b      	mov	r3, r9
   14bbc:	6075      	str	r5, [r6, #4]
   14bbe:	6033      	str	r3, [r6, #0]
   14bc0:	1964      	adds	r4, r4, r5
   14bc2:	e629      	b.n	14818 <_svfprintf_r+0x8f8>
   14bc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14bc6:	681a      	ldr	r2, [r3, #0]
   14bc8:	f7ff fbfb 	bl	143c2 <_svfprintf_r+0x4a2>
   14bcc:	6813      	ldr	r3, [r2, #0]
   14bce:	9307      	str	r3, [sp, #28]
   14bd0:	f7ff fa82 	bl	140d8 <_svfprintf_r+0x1b8>
   14bd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14bd6:	681a      	ldr	r2, [r3, #0]
   14bd8:	f7ff fb84 	bl	142e4 <_svfprintf_r+0x3c4>
   14bdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14bde:	681a      	ldr	r2, [r3, #0]
   14be0:	f7ff fbd1 	bl	14386 <_svfprintf_r+0x466>
   14be4:	9b19      	ldr	r3, [sp, #100]	; 0x64
   14be6:	68ba      	ldr	r2, [r7, #8]
   14be8:	6033      	str	r3, [r6, #0]
   14bea:	9b18      	ldr	r3, [sp, #96]	; 0x60
   14bec:	469c      	mov	ip, r3
   14bee:	6073      	str	r3, [r6, #4]
   14bf0:	687b      	ldr	r3, [r7, #4]
   14bf2:	4462      	add	r2, ip
   14bf4:	3301      	adds	r3, #1
   14bf6:	0014      	movs	r4, r2
   14bf8:	60ba      	str	r2, [r7, #8]
   14bfa:	607b      	str	r3, [r7, #4]
   14bfc:	2b07      	cmp	r3, #7
   14bfe:	dd00      	ble.n	14c02 <_svfprintf_r+0xce2>
   14c00:	e202      	b.n	15008 <_svfprintf_r+0x10e8>
   14c02:	3608      	adds	r6, #8
   14c04:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14c06:	1e5d      	subs	r5, r3, #1
   14c08:	2d00      	cmp	r5, #0
   14c0a:	dc00      	bgt.n	14c0e <_svfprintf_r+0xcee>
   14c0c:	e57e      	b.n	1470c <_svfprintf_r+0x7ec>
   14c0e:	4a70      	ldr	r2, [pc, #448]	; (14dd0 <_svfprintf_r+0xeb0>)
   14c10:	687b      	ldr	r3, [r7, #4]
   14c12:	4691      	mov	r9, r2
   14c14:	2d10      	cmp	r5, #16
   14c16:	dd25      	ble.n	14c64 <_svfprintf_r+0xd44>
   14c18:	2210      	movs	r2, #16
   14c1a:	0021      	movs	r1, r4
   14c1c:	4690      	mov	r8, r2
   14c1e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14c20:	0032      	movs	r2, r6
   14c22:	002e      	movs	r6, r5
   14c24:	464d      	mov	r5, r9
   14c26:	e003      	b.n	14c30 <_svfprintf_r+0xd10>
   14c28:	3208      	adds	r2, #8
   14c2a:	3e10      	subs	r6, #16
   14c2c:	2e10      	cmp	r6, #16
   14c2e:	dd15      	ble.n	14c5c <_svfprintf_r+0xd3c>
   14c30:	4640      	mov	r0, r8
   14c32:	3110      	adds	r1, #16
   14c34:	3301      	adds	r3, #1
   14c36:	6015      	str	r5, [r2, #0]
   14c38:	6050      	str	r0, [r2, #4]
   14c3a:	60b9      	str	r1, [r7, #8]
   14c3c:	607b      	str	r3, [r7, #4]
   14c3e:	2b07      	cmp	r3, #7
   14c40:	ddf2      	ble.n	14c28 <_svfprintf_r+0xd08>
   14c42:	003a      	movs	r2, r7
   14c44:	9906      	ldr	r1, [sp, #24]
   14c46:	0020      	movs	r0, r4
   14c48:	f004 fe8e 	bl	19968 <__ssprint_r>
   14c4c:	2800      	cmp	r0, #0
   14c4e:	d001      	beq.n	14c54 <_svfprintf_r+0xd34>
   14c50:	f7ff f9ed 	bl	1402e <_svfprintf_r+0x10e>
   14c54:	68b9      	ldr	r1, [r7, #8]
   14c56:	687b      	ldr	r3, [r7, #4]
   14c58:	aa32      	add	r2, sp, #200	; 0xc8
   14c5a:	e7e6      	b.n	14c2a <_svfprintf_r+0xd0a>
   14c5c:	46a9      	mov	r9, r5
   14c5e:	000c      	movs	r4, r1
   14c60:	0035      	movs	r5, r6
   14c62:	0016      	movs	r6, r2
   14c64:	464a      	mov	r2, r9
   14c66:	1964      	adds	r4, r4, r5
   14c68:	3301      	adds	r3, #1
   14c6a:	6032      	str	r2, [r6, #0]
   14c6c:	6075      	str	r5, [r6, #4]
   14c6e:	60bc      	str	r4, [r7, #8]
   14c70:	607b      	str	r3, [r7, #4]
   14c72:	2b07      	cmp	r3, #7
   14c74:	dc00      	bgt.n	14c78 <_svfprintf_r+0xd58>
   14c76:	e548      	b.n	1470a <_svfprintf_r+0x7ea>
   14c78:	e5e5      	b.n	14846 <_svfprintf_r+0x926>
   14c7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14c7c:	2b09      	cmp	r3, #9
   14c7e:	d900      	bls.n	14c82 <_svfprintf_r+0xd62>
   14c80:	e730      	b.n	14ae4 <_svfprintf_r+0xbc4>
   14c82:	9c08      	ldr	r4, [sp, #32]
   14c84:	2227      	movs	r2, #39	; 0x27
   14c86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14c88:	a928      	add	r1, sp, #160	; 0xa0
   14c8a:	3330      	adds	r3, #48	; 0x30
   14c8c:	548b      	strb	r3, [r1, r2]
   14c8e:	2301      	movs	r3, #1
   14c90:	aa16      	add	r2, sp, #88	; 0x58
   14c92:	4694      	mov	ip, r2
   14c94:	930e      	str	r3, [sp, #56]	; 0x38
   14c96:	336e      	adds	r3, #110	; 0x6e
   14c98:	4463      	add	r3, ip
   14c9a:	9408      	str	r4, [sp, #32]
   14c9c:	9311      	str	r3, [sp, #68]	; 0x44
   14c9e:	f7ff fa4f 	bl	14140 <_svfprintf_r+0x220>
   14ca2:	2b30      	cmp	r3, #48	; 0x30
   14ca4:	d100      	bne.n	14ca8 <_svfprintf_r+0xd88>
   14ca6:	e20b      	b.n	150c0 <_svfprintf_r+0x11a0>
   14ca8:	2330      	movs	r3, #48	; 0x30
   14caa:	3a02      	subs	r2, #2
   14cac:	7013      	strb	r3, [r2, #0]
   14cae:	ab32      	add	r3, sp, #200	; 0xc8
   14cb0:	1a9b      	subs	r3, r3, r2
   14cb2:	930e      	str	r3, [sp, #56]	; 0x38
   14cb4:	9211      	str	r2, [sp, #68]	; 0x44
   14cb6:	f7ff fa43 	bl	14140 <_svfprintf_r+0x220>
   14cba:	46b0      	mov	r8, r6
   14cbc:	46a1      	mov	r9, r4
   14cbe:	0016      	movs	r6, r2
   14cc0:	000c      	movs	r4, r1
   14cc2:	464a      	mov	r2, r9
   14cc4:	6032      	str	r2, [r6, #0]
   14cc6:	4642      	mov	r2, r8
   14cc8:	4444      	add	r4, r8
   14cca:	3301      	adds	r3, #1
   14ccc:	6072      	str	r2, [r6, #4]
   14cce:	60bc      	str	r4, [r7, #8]
   14cd0:	607b      	str	r3, [r7, #4]
   14cd2:	2b07      	cmp	r3, #7
   14cd4:	dd00      	ble.n	14cd8 <_svfprintf_r+0xdb8>
   14cd6:	e29c      	b.n	15212 <_svfprintf_r+0x12f2>
   14cd8:	3608      	adds	r6, #8
   14cda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14cdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14cde:	4293      	cmp	r3, r2
   14ce0:	db4c      	blt.n	14d7c <_svfprintf_r+0xe5c>
   14ce2:	9a08      	ldr	r2, [sp, #32]
   14ce4:	07d2      	lsls	r2, r2, #31
   14ce6:	d449      	bmi.n	14d7c <_svfprintf_r+0xe5c>
   14ce8:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14cea:	9913      	ldr	r1, [sp, #76]	; 0x4c
   14cec:	1ad3      	subs	r3, r2, r3
   14cee:	1a52      	subs	r2, r2, r1
   14cf0:	4690      	mov	r8, r2
   14cf2:	429a      	cmp	r2, r3
   14cf4:	dd00      	ble.n	14cf8 <_svfprintf_r+0xdd8>
   14cf6:	4698      	mov	r8, r3
   14cf8:	4642      	mov	r2, r8
   14cfa:	2a00      	cmp	r2, #0
   14cfc:	dd0f      	ble.n	14d1e <_svfprintf_r+0xdfe>
   14cfe:	9913      	ldr	r1, [sp, #76]	; 0x4c
   14d00:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14d02:	468c      	mov	ip, r1
   14d04:	4462      	add	r2, ip
   14d06:	6032      	str	r2, [r6, #0]
   14d08:	4642      	mov	r2, r8
   14d0a:	6072      	str	r2, [r6, #4]
   14d0c:	687a      	ldr	r2, [r7, #4]
   14d0e:	4444      	add	r4, r8
   14d10:	3201      	adds	r2, #1
   14d12:	60bc      	str	r4, [r7, #8]
   14d14:	607a      	str	r2, [r7, #4]
   14d16:	2a07      	cmp	r2, #7
   14d18:	dd00      	ble.n	14d1c <_svfprintf_r+0xdfc>
   14d1a:	e286      	b.n	1522a <_svfprintf_r+0x130a>
   14d1c:	3608      	adds	r6, #8
   14d1e:	4642      	mov	r2, r8
   14d20:	43d5      	mvns	r5, r2
   14d22:	17ed      	asrs	r5, r5, #31
   14d24:	4015      	ands	r5, r2
   14d26:	1b5d      	subs	r5, r3, r5
   14d28:	2d00      	cmp	r5, #0
   14d2a:	dc00      	bgt.n	14d2e <_svfprintf_r+0xe0e>
   14d2c:	e4ee      	b.n	1470c <_svfprintf_r+0x7ec>
   14d2e:	4a28      	ldr	r2, [pc, #160]	; (14dd0 <_svfprintf_r+0xeb0>)
   14d30:	687b      	ldr	r3, [r7, #4]
   14d32:	4691      	mov	r9, r2
   14d34:	2d10      	cmp	r5, #16
   14d36:	dd95      	ble.n	14c64 <_svfprintf_r+0xd44>
   14d38:	2210      	movs	r2, #16
   14d3a:	0021      	movs	r1, r4
   14d3c:	4690      	mov	r8, r2
   14d3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14d40:	0032      	movs	r2, r6
   14d42:	002e      	movs	r6, r5
   14d44:	464d      	mov	r5, r9
   14d46:	e003      	b.n	14d50 <_svfprintf_r+0xe30>
   14d48:	3208      	adds	r2, #8
   14d4a:	3e10      	subs	r6, #16
   14d4c:	2e10      	cmp	r6, #16
   14d4e:	dd85      	ble.n	14c5c <_svfprintf_r+0xd3c>
   14d50:	4640      	mov	r0, r8
   14d52:	3110      	adds	r1, #16
   14d54:	3301      	adds	r3, #1
   14d56:	6015      	str	r5, [r2, #0]
   14d58:	6050      	str	r0, [r2, #4]
   14d5a:	60b9      	str	r1, [r7, #8]
   14d5c:	607b      	str	r3, [r7, #4]
   14d5e:	2b07      	cmp	r3, #7
   14d60:	ddf2      	ble.n	14d48 <_svfprintf_r+0xe28>
   14d62:	003a      	movs	r2, r7
   14d64:	9906      	ldr	r1, [sp, #24]
   14d66:	0020      	movs	r0, r4
   14d68:	f004 fdfe 	bl	19968 <__ssprint_r>
   14d6c:	2800      	cmp	r0, #0
   14d6e:	d001      	beq.n	14d74 <_svfprintf_r+0xe54>
   14d70:	f7ff f95d 	bl	1402e <_svfprintf_r+0x10e>
   14d74:	68b9      	ldr	r1, [r7, #8]
   14d76:	687b      	ldr	r3, [r7, #4]
   14d78:	aa32      	add	r2, sp, #200	; 0xc8
   14d7a:	e7e6      	b.n	14d4a <_svfprintf_r+0xe2a>
   14d7c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   14d7e:	6032      	str	r2, [r6, #0]
   14d80:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14d82:	4694      	mov	ip, r2
   14d84:	6072      	str	r2, [r6, #4]
   14d86:	687a      	ldr	r2, [r7, #4]
   14d88:	4464      	add	r4, ip
   14d8a:	3201      	adds	r2, #1
   14d8c:	60bc      	str	r4, [r7, #8]
   14d8e:	607a      	str	r2, [r7, #4]
   14d90:	2a07      	cmp	r2, #7
   14d92:	dd00      	ble.n	14d96 <_svfprintf_r+0xe76>
   14d94:	e230      	b.n	151f8 <_svfprintf_r+0x12d8>
   14d96:	3608      	adds	r6, #8
   14d98:	e7a6      	b.n	14ce8 <_svfprintf_r+0xdc8>
   14d9a:	003a      	movs	r2, r7
   14d9c:	9906      	ldr	r1, [sp, #24]
   14d9e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14da0:	f004 fde2 	bl	19968 <__ssprint_r>
   14da4:	2800      	cmp	r0, #0
   14da6:	d001      	beq.n	14dac <_svfprintf_r+0xe8c>
   14da8:	f7ff f941 	bl	1402e <_svfprintf_r+0x10e>
   14dac:	68bc      	ldr	r4, [r7, #8]
   14dae:	687b      	ldr	r3, [r7, #4]
   14db0:	ae32      	add	r6, sp, #200	; 0xc8
   14db2:	e513      	b.n	147dc <_svfprintf_r+0x8bc>
   14db4:	003a      	movs	r2, r7
   14db6:	9906      	ldr	r1, [sp, #24]
   14db8:	9809      	ldr	r0, [sp, #36]	; 0x24
   14dba:	f004 fdd5 	bl	19968 <__ssprint_r>
   14dbe:	2800      	cmp	r0, #0
   14dc0:	d001      	beq.n	14dc6 <_svfprintf_r+0xea6>
   14dc2:	f7ff f934 	bl	1402e <_svfprintf_r+0x10e>
   14dc6:	687b      	ldr	r3, [r7, #4]
   14dc8:	68bc      	ldr	r4, [r7, #8]
   14dca:	4698      	mov	r8, r3
   14dcc:	ae32      	add	r6, sp, #200	; 0xc8
   14dce:	e513      	b.n	147f8 <_svfprintf_r+0x8d8>
   14dd0:	0001b9b8 	.word	0x0001b9b8
   14dd4:	2307      	movs	r3, #7
   14dd6:	3207      	adds	r2, #7
   14dd8:	439a      	bics	r2, r3
   14dda:	3301      	adds	r3, #1
   14ddc:	469c      	mov	ip, r3
   14dde:	4494      	add	ip, r2
   14de0:	4663      	mov	r3, ip
   14de2:	930f      	str	r3, [sp, #60]	; 0x3c
   14de4:	6853      	ldr	r3, [r2, #4]
   14de6:	6812      	ldr	r2, [r2, #0]
   14de8:	930d      	str	r3, [sp, #52]	; 0x34
   14dea:	920c      	str	r2, [sp, #48]	; 0x30
   14dec:	2b00      	cmp	r3, #0
   14dee:	db01      	blt.n	14df4 <_svfprintf_r+0xed4>
   14df0:	f7ff f97a 	bl	140e8 <_svfprintf_r+0x1c8>
   14df4:	980c      	ldr	r0, [sp, #48]	; 0x30
   14df6:	990d      	ldr	r1, [sp, #52]	; 0x34
   14df8:	2300      	movs	r3, #0
   14dfa:	4242      	negs	r2, r0
   14dfc:	418b      	sbcs	r3, r1
   14dfe:	0011      	movs	r1, r2
   14e00:	001a      	movs	r2, r3
   14e02:	232d      	movs	r3, #45	; 0x2d
   14e04:	a816      	add	r0, sp, #88	; 0x58
   14e06:	77c3      	strb	r3, [r0, #31]
   14e08:	0008      	movs	r0, r1
   14e0a:	4310      	orrs	r0, r2
   14e0c:	910c      	str	r1, [sp, #48]	; 0x30
   14e0e:	920d      	str	r2, [sp, #52]	; 0x34
   14e10:	4698      	mov	r8, r3
   14e12:	0002      	movs	r2, r0
   14e14:	3b2c      	subs	r3, #44	; 0x2c
   14e16:	f7ff f970 	bl	140fa <_svfprintf_r+0x1da>
   14e1a:	003a      	movs	r2, r7
   14e1c:	9906      	ldr	r1, [sp, #24]
   14e1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e20:	f004 fda2 	bl	19968 <__ssprint_r>
   14e24:	2800      	cmp	r0, #0
   14e26:	d001      	beq.n	14e2c <_svfprintf_r+0xf0c>
   14e28:	f7ff f901 	bl	1402e <_svfprintf_r+0x10e>
   14e2c:	68bc      	ldr	r4, [r7, #8]
   14e2e:	ae32      	add	r6, sp, #200	; 0xc8
   14e30:	e418      	b.n	14664 <_svfprintf_r+0x744>
   14e32:	9916      	ldr	r1, [sp, #88]	; 0x58
   14e34:	9d15      	ldr	r5, [sp, #84]	; 0x54
   14e36:	000a      	movs	r2, r1
   14e38:	0008      	movs	r0, r1
   14e3a:	002b      	movs	r3, r5
   14e3c:	0029      	movs	r1, r5
   14e3e:	f005 f925 	bl	1a08c <__aeabi_dcmpun>
   14e42:	2800      	cmp	r0, #0
   14e44:	d000      	beq.n	14e48 <_svfprintf_r+0xf28>
   14e46:	e2e6      	b.n	15416 <_svfprintf_r+0x14f6>
   14e48:	4653      	mov	r3, sl
   14e4a:	3301      	adds	r3, #1
   14e4c:	d100      	bne.n	14e50 <_svfprintf_r+0xf30>
   14e4e:	e20d      	b.n	1526c <_svfprintf_r+0x134c>
   14e50:	2320      	movs	r3, #32
   14e52:	9a12      	ldr	r2, [sp, #72]	; 0x48
   14e54:	439a      	bics	r2, r3
   14e56:	920e      	str	r2, [sp, #56]	; 0x38
   14e58:	2a47      	cmp	r2, #71	; 0x47
   14e5a:	d100      	bne.n	14e5e <_svfprintf_r+0xf3e>
   14e5c:	e11c      	b.n	15098 <_svfprintf_r+0x1178>
   14e5e:	2380      	movs	r3, #128	; 0x80
   14e60:	005b      	lsls	r3, r3, #1
   14e62:	4323      	orrs	r3, r4
   14e64:	9308      	str	r3, [sp, #32]
   14e66:	9b15      	ldr	r3, [sp, #84]	; 0x54
   14e68:	2b00      	cmp	r3, #0
   14e6a:	da00      	bge.n	14e6e <_svfprintf_r+0xf4e>
   14e6c:	e221      	b.n	152b2 <_svfprintf_r+0x1392>
   14e6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   14e70:	9307      	str	r3, [sp, #28]
   14e72:	2300      	movs	r3, #0
   14e74:	4691      	mov	r9, r2
   14e76:	9310      	str	r3, [sp, #64]	; 0x40
   14e78:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14e7a:	2b66      	cmp	r3, #102	; 0x66
   14e7c:	d100      	bne.n	14e80 <_svfprintf_r+0xf60>
   14e7e:	e1fc      	b.n	1527a <_svfprintf_r+0x135a>
   14e80:	2b46      	cmp	r3, #70	; 0x46
   14e82:	d100      	bne.n	14e86 <_svfprintf_r+0xf66>
   14e84:	e0db      	b.n	1503e <_svfprintf_r+0x111e>
   14e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14e88:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e8a:	3a45      	subs	r2, #69	; 0x45
   14e8c:	0013      	movs	r3, r2
   14e8e:	4259      	negs	r1, r3
   14e90:	4159      	adcs	r1, r3
   14e92:	ab20      	add	r3, sp, #128	; 0x80
   14e94:	000d      	movs	r5, r1
   14e96:	9303      	str	r3, [sp, #12]
   14e98:	ab1f      	add	r3, sp, #124	; 0x7c
   14e9a:	9302      	str	r3, [sp, #8]
   14e9c:	2302      	movs	r3, #2
   14e9e:	aa23      	add	r2, sp, #140	; 0x8c
   14ea0:	4455      	add	r5, sl
   14ea2:	921b      	str	r2, [sp, #108]	; 0x6c
   14ea4:	9204      	str	r2, [sp, #16]
   14ea6:	9300      	str	r3, [sp, #0]
   14ea8:	9501      	str	r5, [sp, #4]
   14eaa:	9b07      	ldr	r3, [sp, #28]
   14eac:	464a      	mov	r2, r9
   14eae:	f002 f813 	bl	16ed8 <_dtoa_r>
   14eb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14eb4:	9011      	str	r0, [sp, #68]	; 0x44
   14eb6:	2b67      	cmp	r3, #103	; 0x67
   14eb8:	d000      	beq.n	14ebc <_svfprintf_r+0xf9c>
   14eba:	e239      	b.n	15330 <_svfprintf_r+0x1410>
   14ebc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14ebe:	4698      	mov	r8, r3
   14ec0:	44a8      	add	r8, r5
   14ec2:	07e3      	lsls	r3, r4, #31
   14ec4:	d400      	bmi.n	14ec8 <_svfprintf_r+0xfa8>
   14ec6:	e28b      	b.n	153e0 <_svfprintf_r+0x14c0>
   14ec8:	2300      	movs	r3, #0
   14eca:	2200      	movs	r2, #0
   14ecc:	4648      	mov	r0, r9
   14ece:	9907      	ldr	r1, [sp, #28]
   14ed0:	f7fe fc44 	bl	1375c <__aeabi_dcmpeq>
   14ed4:	4643      	mov	r3, r8
   14ed6:	2800      	cmp	r0, #0
   14ed8:	d10a      	bne.n	14ef0 <_svfprintf_r+0xfd0>
   14eda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   14edc:	4543      	cmp	r3, r8
   14ede:	d207      	bcs.n	14ef0 <_svfprintf_r+0xfd0>
   14ee0:	2130      	movs	r1, #48	; 0x30
   14ee2:	4640      	mov	r0, r8
   14ee4:	1c5a      	adds	r2, r3, #1
   14ee6:	9223      	str	r2, [sp, #140]	; 0x8c
   14ee8:	7019      	strb	r1, [r3, #0]
   14eea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   14eec:	4298      	cmp	r0, r3
   14eee:	d8f9      	bhi.n	14ee4 <_svfprintf_r+0xfc4>
   14ef0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14ef2:	1a9b      	subs	r3, r3, r2
   14ef4:	9314      	str	r3, [sp, #80]	; 0x50
   14ef6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14ef8:	2b47      	cmp	r3, #71	; 0x47
   14efa:	d100      	bne.n	14efe <_svfprintf_r+0xfde>
   14efc:	e0f6      	b.n	150ec <_svfprintf_r+0x11cc>
   14efe:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14f00:	2b65      	cmp	r3, #101	; 0x65
   14f02:	dc00      	bgt.n	14f06 <_svfprintf_r+0xfe6>
   14f04:	e226      	b.n	15354 <_svfprintf_r+0x1434>
   14f06:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14f08:	2b66      	cmp	r3, #102	; 0x66
   14f0a:	d100      	bne.n	14f0e <_svfprintf_r+0xfee>
   14f0c:	e1f4      	b.n	152f8 <_svfprintf_r+0x13d8>
   14f0e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14f10:	9313      	str	r3, [sp, #76]	; 0x4c
   14f12:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14f14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14f16:	0019      	movs	r1, r3
   14f18:	4291      	cmp	r1, r2
   14f1a:	dd00      	ble.n	14f1e <_svfprintf_r+0xffe>
   14f1c:	e1d4      	b.n	152c8 <_svfprintf_r+0x13a8>
   14f1e:	07e3      	lsls	r3, r4, #31
   14f20:	d500      	bpl.n	14f24 <_svfprintf_r+0x1004>
   14f22:	e249      	b.n	153b8 <_svfprintf_r+0x1498>
   14f24:	43d3      	mvns	r3, r2
   14f26:	17db      	asrs	r3, r3, #31
   14f28:	0011      	movs	r1, r2
   14f2a:	401a      	ands	r2, r3
   14f2c:	2367      	movs	r3, #103	; 0x67
   14f2e:	9207      	str	r2, [sp, #28]
   14f30:	910e      	str	r1, [sp, #56]	; 0x38
   14f32:	9312      	str	r3, [sp, #72]	; 0x48
   14f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
   14f36:	2b00      	cmp	r3, #0
   14f38:	d000      	beq.n	14f3c <_svfprintf_r+0x101c>
   14f3a:	e0cf      	b.n	150dc <_svfprintf_r+0x11bc>
   14f3c:	ab16      	add	r3, sp, #88	; 0x58
   14f3e:	7fdb      	ldrb	r3, [r3, #31]
   14f40:	4698      	mov	r8, r3
   14f42:	2300      	movs	r3, #0
   14f44:	469a      	mov	sl, r3
   14f46:	f7ff f903 	bl	14150 <_svfprintf_r+0x230>
   14f4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14f4c:	990a      	ldr	r1, [sp, #40]	; 0x28
   14f4e:	6813      	ldr	r3, [r2, #0]
   14f50:	6019      	str	r1, [r3, #0]
   14f52:	0013      	movs	r3, r2
   14f54:	3304      	adds	r3, #4
   14f56:	930f      	str	r3, [sp, #60]	; 0x3c
   14f58:	f7ff f80d 	bl	13f76 <_svfprintf_r+0x56>
   14f5c:	003a      	movs	r2, r7
   14f5e:	9906      	ldr	r1, [sp, #24]
   14f60:	9809      	ldr	r0, [sp, #36]	; 0x24
   14f62:	f004 fd01 	bl	19968 <__ssprint_r>
   14f66:	2800      	cmp	r0, #0
   14f68:	d001      	beq.n	14f6e <_svfprintf_r+0x104e>
   14f6a:	f7ff f860 	bl	1402e <_svfprintf_r+0x10e>
   14f6e:	ae32      	add	r6, sp, #200	; 0xc8
   14f70:	e48e      	b.n	14890 <_svfprintf_r+0x970>
   14f72:	4bde      	ldr	r3, [pc, #888]	; (152ec <_svfprintf_r+0x13cc>)
   14f74:	3401      	adds	r4, #1
   14f76:	6033      	str	r3, [r6, #0]
   14f78:	2301      	movs	r3, #1
   14f7a:	6073      	str	r3, [r6, #4]
   14f7c:	687b      	ldr	r3, [r7, #4]
   14f7e:	60bc      	str	r4, [r7, #8]
   14f80:	3301      	adds	r3, #1
   14f82:	607b      	str	r3, [r7, #4]
   14f84:	2b07      	cmp	r3, #7
   14f86:	dc7a      	bgt.n	1507e <_svfprintf_r+0x115e>
   14f88:	3608      	adds	r6, #8
   14f8a:	2800      	cmp	r0, #0
   14f8c:	d107      	bne.n	14f9e <_svfprintf_r+0x107e>
   14f8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14f90:	2b00      	cmp	r3, #0
   14f92:	d104      	bne.n	14f9e <_svfprintf_r+0x107e>
   14f94:	9b08      	ldr	r3, [sp, #32]
   14f96:	07db      	lsls	r3, r3, #31
   14f98:	d401      	bmi.n	14f9e <_svfprintf_r+0x107e>
   14f9a:	f7ff fbb7 	bl	1470c <_svfprintf_r+0x7ec>
   14f9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
   14fa0:	6033      	str	r3, [r6, #0]
   14fa2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   14fa4:	1919      	adds	r1, r3, r4
   14fa6:	6073      	str	r3, [r6, #4]
   14fa8:	687b      	ldr	r3, [r7, #4]
   14faa:	60b9      	str	r1, [r7, #8]
   14fac:	3301      	adds	r3, #1
   14fae:	607b      	str	r3, [r7, #4]
   14fb0:	2b07      	cmp	r3, #7
   14fb2:	dd00      	ble.n	14fb6 <_svfprintf_r+0x1096>
   14fb4:	e1f2      	b.n	1539c <_svfprintf_r+0x147c>
   14fb6:	0032      	movs	r2, r6
   14fb8:	3208      	adds	r2, #8
   14fba:	2800      	cmp	r0, #0
   14fbc:	da00      	bge.n	14fc0 <_svfprintf_r+0x10a0>
   14fbe:	e1cc      	b.n	1535a <_svfprintf_r+0x143a>
   14fc0:	9811      	ldr	r0, [sp, #68]	; 0x44
   14fc2:	3301      	adds	r3, #1
   14fc4:	6010      	str	r0, [r2, #0]
   14fc6:	9814      	ldr	r0, [sp, #80]	; 0x50
   14fc8:	607b      	str	r3, [r7, #4]
   14fca:	1844      	adds	r4, r0, r1
   14fcc:	6050      	str	r0, [r2, #4]
   14fce:	60bc      	str	r4, [r7, #8]
   14fd0:	2b07      	cmp	r3, #7
   14fd2:	dd00      	ble.n	14fd6 <_svfprintf_r+0x10b6>
   14fd4:	e437      	b.n	14846 <_svfprintf_r+0x926>
   14fd6:	3208      	adds	r2, #8
   14fd8:	0016      	movs	r6, r2
   14fda:	f7ff fb97 	bl	1470c <_svfprintf_r+0x7ec>
   14fde:	990f      	ldr	r1, [sp, #60]	; 0x3c
   14fe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   14fe2:	680b      	ldr	r3, [r1, #0]
   14fe4:	601a      	str	r2, [r3, #0]
   14fe6:	17d2      	asrs	r2, r2, #31
   14fe8:	605a      	str	r2, [r3, #4]
   14fea:	000b      	movs	r3, r1
   14fec:	3304      	adds	r3, #4
   14fee:	930f      	str	r3, [sp, #60]	; 0x3c
   14ff0:	f7fe ffc1 	bl	13f76 <_svfprintf_r+0x56>
   14ff4:	464b      	mov	r3, r9
   14ff6:	3101      	adds	r1, #1
   14ff8:	431c      	orrs	r4, r3
   14ffa:	780b      	ldrb	r3, [r1, #0]
   14ffc:	f7fe fff4 	bl	13fe8 <_svfprintf_r+0xc8>
   15000:	4bbb      	ldr	r3, [pc, #748]	; (152f0 <_svfprintf_r+0x13d0>)
   15002:	9311      	str	r3, [sp, #68]	; 0x44
   15004:	f7ff f937 	bl	14276 <_svfprintf_r+0x356>
   15008:	003a      	movs	r2, r7
   1500a:	9906      	ldr	r1, [sp, #24]
   1500c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1500e:	f004 fcab 	bl	19968 <__ssprint_r>
   15012:	2800      	cmp	r0, #0
   15014:	d001      	beq.n	1501a <_svfprintf_r+0x10fa>
   15016:	f7ff f80a 	bl	1402e <_svfprintf_r+0x10e>
   1501a:	68bc      	ldr	r4, [r7, #8]
   1501c:	ae32      	add	r6, sp, #200	; 0xc8
   1501e:	e5f1      	b.n	14c04 <_svfprintf_r+0xce4>
   15020:	2140      	movs	r1, #64	; 0x40
   15022:	9809      	ldr	r0, [sp, #36]	; 0x24
   15024:	f003 fbe6 	bl	187f4 <_malloc_r>
   15028:	9b06      	ldr	r3, [sp, #24]
   1502a:	6018      	str	r0, [r3, #0]
   1502c:	6118      	str	r0, [r3, #16]
   1502e:	2800      	cmp	r0, #0
   15030:	d100      	bne.n	15034 <_svfprintf_r+0x1114>
   15032:	e24f      	b.n	154d4 <_svfprintf_r+0x15b4>
   15034:	2340      	movs	r3, #64	; 0x40
   15036:	9a06      	ldr	r2, [sp, #24]
   15038:	6153      	str	r3, [r2, #20]
   1503a:	f7fe ff8e 	bl	13f5a <_svfprintf_r+0x3a>
   1503e:	ab23      	add	r3, sp, #140	; 0x8c
   15040:	931b      	str	r3, [sp, #108]	; 0x6c
   15042:	9304      	str	r3, [sp, #16]
   15044:	ab20      	add	r3, sp, #128	; 0x80
   15046:	9303      	str	r3, [sp, #12]
   15048:	ab1f      	add	r3, sp, #124	; 0x7c
   1504a:	9302      	str	r3, [sp, #8]
   1504c:	4653      	mov	r3, sl
   1504e:	9301      	str	r3, [sp, #4]
   15050:	2303      	movs	r3, #3
   15052:	464a      	mov	r2, r9
   15054:	9300      	str	r3, [sp, #0]
   15056:	9809      	ldr	r0, [sp, #36]	; 0x24
   15058:	9b07      	ldr	r3, [sp, #28]
   1505a:	f001 ff3d 	bl	16ed8 <_dtoa_r>
   1505e:	4655      	mov	r5, sl
   15060:	9011      	str	r0, [sp, #68]	; 0x44
   15062:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15064:	4698      	mov	r8, r3
   15066:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15068:	44a8      	add	r8, r5
   1506a:	2b46      	cmp	r3, #70	; 0x46
   1506c:	d000      	beq.n	15070 <_svfprintf_r+0x1150>
   1506e:	e72b      	b.n	14ec8 <_svfprintf_r+0xfa8>
   15070:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15072:	781b      	ldrb	r3, [r3, #0]
   15074:	2b30      	cmp	r3, #48	; 0x30
   15076:	d016      	beq.n	150a6 <_svfprintf_r+0x1186>
   15078:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1507a:	4498      	add	r8, r3
   1507c:	e724      	b.n	14ec8 <_svfprintf_r+0xfa8>
   1507e:	003a      	movs	r2, r7
   15080:	9906      	ldr	r1, [sp, #24]
   15082:	9809      	ldr	r0, [sp, #36]	; 0x24
   15084:	f004 fc70 	bl	19968 <__ssprint_r>
   15088:	2800      	cmp	r0, #0
   1508a:	d001      	beq.n	15090 <_svfprintf_r+0x1170>
   1508c:	f7fe ffcf 	bl	1402e <_svfprintf_r+0x10e>
   15090:	981f      	ldr	r0, [sp, #124]	; 0x7c
   15092:	68bc      	ldr	r4, [r7, #8]
   15094:	ae32      	add	r6, sp, #200	; 0xc8
   15096:	e778      	b.n	14f8a <_svfprintf_r+0x106a>
   15098:	4653      	mov	r3, sl
   1509a:	2b00      	cmp	r3, #0
   1509c:	d000      	beq.n	150a0 <_svfprintf_r+0x1180>
   1509e:	e6de      	b.n	14e5e <_svfprintf_r+0xf3e>
   150a0:	3301      	adds	r3, #1
   150a2:	469a      	mov	sl, r3
   150a4:	e6db      	b.n	14e5e <_svfprintf_r+0xf3e>
   150a6:	2200      	movs	r2, #0
   150a8:	2300      	movs	r3, #0
   150aa:	4648      	mov	r0, r9
   150ac:	9907      	ldr	r1, [sp, #28]
   150ae:	f7fe fb55 	bl	1375c <__aeabi_dcmpeq>
   150b2:	2800      	cmp	r0, #0
   150b4:	d1e0      	bne.n	15078 <_svfprintf_r+0x1158>
   150b6:	2301      	movs	r3, #1
   150b8:	1b5b      	subs	r3, r3, r5
   150ba:	931f      	str	r3, [sp, #124]	; 0x7c
   150bc:	4498      	add	r8, r3
   150be:	e703      	b.n	14ec8 <_svfprintf_r+0xfa8>
   150c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   150c2:	ab32      	add	r3, sp, #200	; 0xc8
   150c4:	1a9b      	subs	r3, r3, r2
   150c6:	930e      	str	r3, [sp, #56]	; 0x38
   150c8:	f7ff f83a 	bl	14140 <_svfprintf_r+0x220>
   150cc:	9811      	ldr	r0, [sp, #68]	; 0x44
   150ce:	f7fe fef5 	bl	13ebc <strlen>
   150d2:	0002      	movs	r2, r0
   150d4:	900e      	str	r0, [sp, #56]	; 0x38
   150d6:	0003      	movs	r3, r0
   150d8:	f7ff f9cd 	bl	14476 <_svfprintf_r+0x556>
   150dc:	232d      	movs	r3, #45	; 0x2d
   150de:	aa16      	add	r2, sp, #88	; 0x58
   150e0:	77d3      	strb	r3, [r2, #31]
   150e2:	4698      	mov	r8, r3
   150e4:	2300      	movs	r3, #0
   150e6:	469a      	mov	sl, r3
   150e8:	f7ff f835 	bl	14156 <_svfprintf_r+0x236>
   150ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150ee:	9313      	str	r3, [sp, #76]	; 0x4c
   150f0:	1cda      	adds	r2, r3, #3
   150f2:	db02      	blt.n	150fa <_svfprintf_r+0x11da>
   150f4:	459a      	cmp	sl, r3
   150f6:	db00      	blt.n	150fa <_svfprintf_r+0x11da>
   150f8:	e70b      	b.n	14f12 <_svfprintf_r+0xff2>
   150fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   150fc:	3b02      	subs	r3, #2
   150fe:	9312      	str	r3, [sp, #72]	; 0x48
   15100:	222c      	movs	r2, #44	; 0x2c
   15102:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15104:	2148      	movs	r1, #72	; 0x48
   15106:	1e5d      	subs	r5, r3, #1
   15108:	ab16      	add	r3, sp, #88	; 0x58
   1510a:	189b      	adds	r3, r3, r2
   1510c:	466a      	mov	r2, sp
   1510e:	1852      	adds	r2, r2, r1
   15110:	7812      	ldrb	r2, [r2, #0]
   15112:	951f      	str	r5, [sp, #124]	; 0x7c
   15114:	701a      	strb	r2, [r3, #0]
   15116:	2d00      	cmp	r5, #0
   15118:	da00      	bge.n	1511c <_svfprintf_r+0x11fc>
   1511a:	e1a4      	b.n	15466 <_svfprintf_r+0x1546>
   1511c:	212d      	movs	r1, #45	; 0x2d
   1511e:	232b      	movs	r3, #43	; 0x2b
   15120:	aa16      	add	r2, sp, #88	; 0x58
   15122:	1852      	adds	r2, r2, r1
   15124:	7013      	strb	r3, [r2, #0]
   15126:	2d09      	cmp	r5, #9
   15128:	dc00      	bgt.n	1512c <_svfprintf_r+0x120c>
   1512a:	e14c      	b.n	153c6 <_svfprintf_r+0x14a6>
   1512c:	aa16      	add	r2, sp, #88	; 0x58
   1512e:	233b      	movs	r3, #59	; 0x3b
   15130:	4694      	mov	ip, r2
   15132:	4463      	add	r3, ip
   15134:	469a      	mov	sl, r3
   15136:	46b1      	mov	r9, r6
   15138:	46a0      	mov	r8, r4
   1513a:	4656      	mov	r6, sl
   1513c:	e000      	b.n	15140 <_svfprintf_r+0x1220>
   1513e:	0026      	movs	r6, r4
   15140:	0028      	movs	r0, r5
   15142:	210a      	movs	r1, #10
   15144:	f7fb fd1a 	bl	10b7c <__aeabi_idivmod>
   15148:	1e74      	subs	r4, r6, #1
   1514a:	3130      	adds	r1, #48	; 0x30
   1514c:	7021      	strb	r1, [r4, #0]
   1514e:	0028      	movs	r0, r5
   15150:	210a      	movs	r1, #10
   15152:	f7fb fc2d 	bl	109b0 <__divsi3>
   15156:	0005      	movs	r5, r0
   15158:	2809      	cmp	r0, #9
   1515a:	dcf0      	bgt.n	1513e <_svfprintf_r+0x121e>
   1515c:	0023      	movs	r3, r4
   1515e:	4644      	mov	r4, r8
   15160:	46b0      	mov	r8, r6
   15162:	464e      	mov	r6, r9
   15164:	4699      	mov	r9, r3
   15166:	0003      	movs	r3, r0
   15168:	3330      	adds	r3, #48	; 0x30
   1516a:	b2d8      	uxtb	r0, r3
   1516c:	4643      	mov	r3, r8
   1516e:	3b02      	subs	r3, #2
   15170:	7018      	strb	r0, [r3, #0]
   15172:	459a      	cmp	sl, r3
   15174:	d800      	bhi.n	15178 <_svfprintf_r+0x1258>
   15176:	e1b4      	b.n	154e2 <_svfprintf_r+0x15c2>
   15178:	4642      	mov	r2, r8
   1517a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   1517c:	4645      	mov	r5, r8
   1517e:	1a99      	subs	r1, r3, r2
   15180:	2301      	movs	r3, #1
   15182:	3107      	adds	r1, #7
   15184:	425b      	negs	r3, r3
   15186:	e001      	b.n	1518c <_svfprintf_r+0x126c>
   15188:	5ce8      	ldrb	r0, [r5, r3]
   1518a:	3301      	adds	r3, #1
   1518c:	aa21      	add	r2, sp, #132	; 0x84
   1518e:	18d2      	adds	r2, r2, r3
   15190:	70d0      	strb	r0, [r2, #3]
   15192:	428b      	cmp	r3, r1
   15194:	d1f8      	bne.n	15188 <_svfprintf_r+0x1268>
   15196:	a916      	add	r1, sp, #88	; 0x58
   15198:	468c      	mov	ip, r1
   1519a:	222e      	movs	r2, #46	; 0x2e
   1519c:	464b      	mov	r3, r9
   1519e:	4462      	add	r2, ip
   151a0:	4694      	mov	ip, r2
   151a2:	1afb      	subs	r3, r7, r3
   151a4:	4463      	add	r3, ip
   151a6:	aa21      	add	r2, sp, #132	; 0x84
   151a8:	9914      	ldr	r1, [sp, #80]	; 0x50
   151aa:	1a9b      	subs	r3, r3, r2
   151ac:	469c      	mov	ip, r3
   151ae:	000a      	movs	r2, r1
   151b0:	4462      	add	r2, ip
   151b2:	931a      	str	r3, [sp, #104]	; 0x68
   151b4:	920e      	str	r2, [sp, #56]	; 0x38
   151b6:	2901      	cmp	r1, #1
   151b8:	dc00      	bgt.n	151bc <_svfprintf_r+0x129c>
   151ba:	e145      	b.n	15448 <_svfprintf_r+0x1528>
   151bc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   151be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   151c0:	4694      	mov	ip, r2
   151c2:	4463      	add	r3, ip
   151c4:	001a      	movs	r2, r3
   151c6:	930e      	str	r3, [sp, #56]	; 0x38
   151c8:	43db      	mvns	r3, r3
   151ca:	17db      	asrs	r3, r3, #31
   151cc:	401a      	ands	r2, r3
   151ce:	2300      	movs	r3, #0
   151d0:	9207      	str	r2, [sp, #28]
   151d2:	9313      	str	r3, [sp, #76]	; 0x4c
   151d4:	e6ae      	b.n	14f34 <_svfprintf_r+0x1014>
   151d6:	2301      	movs	r3, #1
   151d8:	425b      	negs	r3, r3
   151da:	930a      	str	r3, [sp, #40]	; 0x28
   151dc:	f7fe ff2d 	bl	1403a <_svfprintf_r+0x11a>
   151e0:	003a      	movs	r2, r7
   151e2:	9906      	ldr	r1, [sp, #24]
   151e4:	9809      	ldr	r0, [sp, #36]	; 0x24
   151e6:	f004 fbbf 	bl	19968 <__ssprint_r>
   151ea:	2800      	cmp	r0, #0
   151ec:	d001      	beq.n	151f2 <_svfprintf_r+0x12d2>
   151ee:	f7fe ff1e 	bl	1402e <_svfprintf_r+0x10e>
   151f2:	68bc      	ldr	r4, [r7, #8]
   151f4:	ae32      	add	r6, sp, #200	; 0xc8
   151f6:	e43c      	b.n	14a72 <_svfprintf_r+0xb52>
   151f8:	003a      	movs	r2, r7
   151fa:	9906      	ldr	r1, [sp, #24]
   151fc:	9809      	ldr	r0, [sp, #36]	; 0x24
   151fe:	f004 fbb3 	bl	19968 <__ssprint_r>
   15202:	2800      	cmp	r0, #0
   15204:	d001      	beq.n	1520a <_svfprintf_r+0x12ea>
   15206:	f7fe ff12 	bl	1402e <_svfprintf_r+0x10e>
   1520a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1520c:	68bc      	ldr	r4, [r7, #8]
   1520e:	ae32      	add	r6, sp, #200	; 0xc8
   15210:	e56a      	b.n	14ce8 <_svfprintf_r+0xdc8>
   15212:	003a      	movs	r2, r7
   15214:	9906      	ldr	r1, [sp, #24]
   15216:	9809      	ldr	r0, [sp, #36]	; 0x24
   15218:	f004 fba6 	bl	19968 <__ssprint_r>
   1521c:	2800      	cmp	r0, #0
   1521e:	d001      	beq.n	15224 <_svfprintf_r+0x1304>
   15220:	f7fe ff05 	bl	1402e <_svfprintf_r+0x10e>
   15224:	68bc      	ldr	r4, [r7, #8]
   15226:	ae32      	add	r6, sp, #200	; 0xc8
   15228:	e557      	b.n	14cda <_svfprintf_r+0xdba>
   1522a:	003a      	movs	r2, r7
   1522c:	9906      	ldr	r1, [sp, #24]
   1522e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15230:	f004 fb9a 	bl	19968 <__ssprint_r>
   15234:	2800      	cmp	r0, #0
   15236:	d001      	beq.n	1523c <_svfprintf_r+0x131c>
   15238:	f7fe fef9 	bl	1402e <_svfprintf_r+0x10e>
   1523c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1523e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15240:	68bc      	ldr	r4, [r7, #8]
   15242:	1a9b      	subs	r3, r3, r2
   15244:	ae32      	add	r6, sp, #200	; 0xc8
   15246:	e56a      	b.n	14d1e <_svfprintf_r+0xdfe>
   15248:	4653      	mov	r3, sl
   1524a:	9307      	str	r3, [sp, #28]
   1524c:	2b06      	cmp	r3, #6
   1524e:	d901      	bls.n	15254 <_svfprintf_r+0x1334>
   15250:	2306      	movs	r3, #6
   15252:	9307      	str	r3, [sp, #28]
   15254:	9b07      	ldr	r3, [sp, #28]
   15256:	950f      	str	r5, [sp, #60]	; 0x3c
   15258:	930e      	str	r3, [sp, #56]	; 0x38
   1525a:	2300      	movs	r3, #0
   1525c:	4698      	mov	r8, r3
   1525e:	469a      	mov	sl, r3
   15260:	9313      	str	r3, [sp, #76]	; 0x4c
   15262:	4b24      	ldr	r3, [pc, #144]	; (152f4 <_svfprintf_r+0x13d4>)
   15264:	9408      	str	r4, [sp, #32]
   15266:	9311      	str	r3, [sp, #68]	; 0x44
   15268:	f7fe ff78 	bl	1415c <_svfprintf_r+0x23c>
   1526c:	2320      	movs	r3, #32
   1526e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   15270:	439a      	bics	r2, r3
   15272:	3b1a      	subs	r3, #26
   15274:	920e      	str	r2, [sp, #56]	; 0x38
   15276:	469a      	mov	sl, r3
   15278:	e5f1      	b.n	14e5e <_svfprintf_r+0xf3e>
   1527a:	ab23      	add	r3, sp, #140	; 0x8c
   1527c:	931b      	str	r3, [sp, #108]	; 0x6c
   1527e:	9304      	str	r3, [sp, #16]
   15280:	ab20      	add	r3, sp, #128	; 0x80
   15282:	9303      	str	r3, [sp, #12]
   15284:	ab1f      	add	r3, sp, #124	; 0x7c
   15286:	9302      	str	r3, [sp, #8]
   15288:	4653      	mov	r3, sl
   1528a:	9301      	str	r3, [sp, #4]
   1528c:	2303      	movs	r3, #3
   1528e:	464a      	mov	r2, r9
   15290:	9300      	str	r3, [sp, #0]
   15292:	9809      	ldr	r0, [sp, #36]	; 0x24
   15294:	9b07      	ldr	r3, [sp, #28]
   15296:	f001 fe1f 	bl	16ed8 <_dtoa_r>
   1529a:	0003      	movs	r3, r0
   1529c:	4453      	add	r3, sl
   1529e:	9011      	str	r0, [sp, #68]	; 0x44
   152a0:	4698      	mov	r8, r3
   152a2:	4655      	mov	r5, sl
   152a4:	e6e4      	b.n	15070 <_svfprintf_r+0x1150>
   152a6:	232d      	movs	r3, #45	; 0x2d
   152a8:	aa16      	add	r2, sp, #88	; 0x58
   152aa:	77d3      	strb	r3, [r2, #31]
   152ac:	4698      	mov	r8, r3
   152ae:	f7fe ffdb 	bl	14268 <_svfprintf_r+0x348>
   152b2:	2280      	movs	r2, #128	; 0x80
   152b4:	0612      	lsls	r2, r2, #24
   152b6:	4694      	mov	ip, r2
   152b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   152ba:	4699      	mov	r9, r3
   152bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   152be:	4463      	add	r3, ip
   152c0:	9307      	str	r3, [sp, #28]
   152c2:	232d      	movs	r3, #45	; 0x2d
   152c4:	9310      	str	r3, [sp, #64]	; 0x40
   152c6:	e5d7      	b.n	14e78 <_svfprintf_r+0xf58>
   152c8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   152ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
   152cc:	4694      	mov	ip, r2
   152ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   152d0:	4463      	add	r3, ip
   152d2:	930e      	str	r3, [sp, #56]	; 0x38
   152d4:	2a00      	cmp	r2, #0
   152d6:	dc00      	bgt.n	152da <_svfprintf_r+0x13ba>
   152d8:	e0ce      	b.n	15478 <_svfprintf_r+0x1558>
   152da:	001a      	movs	r2, r3
   152dc:	43db      	mvns	r3, r3
   152de:	17db      	asrs	r3, r3, #31
   152e0:	401a      	ands	r2, r3
   152e2:	2367      	movs	r3, #103	; 0x67
   152e4:	9207      	str	r2, [sp, #28]
   152e6:	9312      	str	r3, [sp, #72]	; 0x48
   152e8:	e624      	b.n	14f34 <_svfprintf_r+0x1014>
   152ea:	46c0      	nop			; (mov r8, r8)
   152ec:	0001b9a4 	.word	0x0001b9a4
   152f0:	0001b968 	.word	0x0001b968
   152f4:	0001b99c 	.word	0x0001b99c
   152f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   152fa:	9313      	str	r3, [sp, #76]	; 0x4c
   152fc:	2b00      	cmp	r3, #0
   152fe:	dc00      	bgt.n	15302 <_svfprintf_r+0x13e2>
   15300:	e0d5      	b.n	154ae <_svfprintf_r+0x158e>
   15302:	4652      	mov	r2, sl
   15304:	2a00      	cmp	r2, #0
   15306:	d000      	beq.n	1530a <_svfprintf_r+0x13ea>
   15308:	e092      	b.n	15430 <_svfprintf_r+0x1510>
   1530a:	07e2      	lsls	r2, r4, #31
   1530c:	d500      	bpl.n	15310 <_svfprintf_r+0x13f0>
   1530e:	e08f      	b.n	15430 <_svfprintf_r+0x1510>
   15310:	9307      	str	r3, [sp, #28]
   15312:	930e      	str	r3, [sp, #56]	; 0x38
   15314:	e60e      	b.n	14f34 <_svfprintf_r+0x1014>
   15316:	ab16      	add	r3, sp, #88	; 0x58
   15318:	7fdb      	ldrb	r3, [r3, #31]
   1531a:	950f      	str	r5, [sp, #60]	; 0x3c
   1531c:	4698      	mov	r8, r3
   1531e:	4653      	mov	r3, sl
   15320:	9307      	str	r3, [sp, #28]
   15322:	930e      	str	r3, [sp, #56]	; 0x38
   15324:	2300      	movs	r3, #0
   15326:	9408      	str	r4, [sp, #32]
   15328:	469a      	mov	sl, r3
   1532a:	9313      	str	r3, [sp, #76]	; 0x4c
   1532c:	f7fe ff10 	bl	14150 <_svfprintf_r+0x230>
   15330:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15332:	4698      	mov	r8, r3
   15334:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15336:	44a8      	add	r8, r5
   15338:	2b47      	cmp	r3, #71	; 0x47
   1533a:	d000      	beq.n	1533e <_svfprintf_r+0x141e>
   1533c:	e5c4      	b.n	14ec8 <_svfprintf_r+0xfa8>
   1533e:	07e3      	lsls	r3, r4, #31
   15340:	d500      	bpl.n	15344 <_svfprintf_r+0x1424>
   15342:	e68e      	b.n	15062 <_svfprintf_r+0x1142>
   15344:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   15346:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15348:	1a9b      	subs	r3, r3, r2
   1534a:	9314      	str	r3, [sp, #80]	; 0x50
   1534c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1534e:	2b47      	cmp	r3, #71	; 0x47
   15350:	d100      	bne.n	15354 <_svfprintf_r+0x1434>
   15352:	e6cb      	b.n	150ec <_svfprintf_r+0x11cc>
   15354:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15356:	9313      	str	r3, [sp, #76]	; 0x4c
   15358:	e6d2      	b.n	15100 <_svfprintf_r+0x11e0>
   1535a:	4244      	negs	r4, r0
   1535c:	3010      	adds	r0, #16
   1535e:	db00      	blt.n	15362 <_svfprintf_r+0x1442>
   15360:	e0d0      	b.n	15504 <_svfprintf_r+0x15e4>
   15362:	486e      	ldr	r0, [pc, #440]	; (1551c <_svfprintf_r+0x15fc>)
   15364:	2610      	movs	r6, #16
   15366:	0005      	movs	r5, r0
   15368:	e003      	b.n	15372 <_svfprintf_r+0x1452>
   1536a:	3208      	adds	r2, #8
   1536c:	3c10      	subs	r4, #16
   1536e:	2c10      	cmp	r4, #16
   15370:	dd38      	ble.n	153e4 <_svfprintf_r+0x14c4>
   15372:	3110      	adds	r1, #16
   15374:	3301      	adds	r3, #1
   15376:	6015      	str	r5, [r2, #0]
   15378:	6056      	str	r6, [r2, #4]
   1537a:	60b9      	str	r1, [r7, #8]
   1537c:	607b      	str	r3, [r7, #4]
   1537e:	2b07      	cmp	r3, #7
   15380:	ddf3      	ble.n	1536a <_svfprintf_r+0x144a>
   15382:	003a      	movs	r2, r7
   15384:	9906      	ldr	r1, [sp, #24]
   15386:	9809      	ldr	r0, [sp, #36]	; 0x24
   15388:	f004 faee 	bl	19968 <__ssprint_r>
   1538c:	2800      	cmp	r0, #0
   1538e:	d001      	beq.n	15394 <_svfprintf_r+0x1474>
   15390:	f7fe fe4d 	bl	1402e <_svfprintf_r+0x10e>
   15394:	68b9      	ldr	r1, [r7, #8]
   15396:	687b      	ldr	r3, [r7, #4]
   15398:	aa32      	add	r2, sp, #200	; 0xc8
   1539a:	e7e7      	b.n	1536c <_svfprintf_r+0x144c>
   1539c:	003a      	movs	r2, r7
   1539e:	9906      	ldr	r1, [sp, #24]
   153a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   153a2:	f004 fae1 	bl	19968 <__ssprint_r>
   153a6:	2800      	cmp	r0, #0
   153a8:	d001      	beq.n	153ae <_svfprintf_r+0x148e>
   153aa:	f7fe fe40 	bl	1402e <_svfprintf_r+0x10e>
   153ae:	981f      	ldr	r0, [sp, #124]	; 0x7c
   153b0:	68b9      	ldr	r1, [r7, #8]
   153b2:	687b      	ldr	r3, [r7, #4]
   153b4:	aa32      	add	r2, sp, #200	; 0xc8
   153b6:	e600      	b.n	14fba <_svfprintf_r+0x109a>
   153b8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   153ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   153bc:	4694      	mov	ip, r2
   153be:	4463      	add	r3, ip
   153c0:	001a      	movs	r2, r3
   153c2:	930e      	str	r3, [sp, #56]	; 0x38
   153c4:	e78a      	b.n	152dc <_svfprintf_r+0x13bc>
   153c6:	212e      	movs	r1, #46	; 0x2e
   153c8:	2330      	movs	r3, #48	; 0x30
   153ca:	aa16      	add	r2, sp, #88	; 0x58
   153cc:	1852      	adds	r2, r2, r1
   153ce:	7013      	strb	r3, [r2, #0]
   153d0:	002b      	movs	r3, r5
   153d2:	aa16      	add	r2, sp, #88	; 0x58
   153d4:	3101      	adds	r1, #1
   153d6:	3330      	adds	r3, #48	; 0x30
   153d8:	1852      	adds	r2, r2, r1
   153da:	7013      	strb	r3, [r2, #0]
   153dc:	ab22      	add	r3, sp, #136	; 0x88
   153de:	e6e2      	b.n	151a6 <_svfprintf_r+0x1286>
   153e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   153e2:	e585      	b.n	14ef0 <_svfprintf_r+0xfd0>
   153e4:	46a9      	mov	r9, r5
   153e6:	4648      	mov	r0, r9
   153e8:	1909      	adds	r1, r1, r4
   153ea:	3301      	adds	r3, #1
   153ec:	6010      	str	r0, [r2, #0]
   153ee:	6054      	str	r4, [r2, #4]
   153f0:	60b9      	str	r1, [r7, #8]
   153f2:	3208      	adds	r2, #8
   153f4:	607b      	str	r3, [r7, #4]
   153f6:	2b07      	cmp	r3, #7
   153f8:	dc00      	bgt.n	153fc <_svfprintf_r+0x14dc>
   153fa:	e5e1      	b.n	14fc0 <_svfprintf_r+0x10a0>
   153fc:	003a      	movs	r2, r7
   153fe:	9906      	ldr	r1, [sp, #24]
   15400:	9809      	ldr	r0, [sp, #36]	; 0x24
   15402:	f004 fab1 	bl	19968 <__ssprint_r>
   15406:	2800      	cmp	r0, #0
   15408:	d001      	beq.n	1540e <_svfprintf_r+0x14ee>
   1540a:	f7fe fe10 	bl	1402e <_svfprintf_r+0x10e>
   1540e:	68b9      	ldr	r1, [r7, #8]
   15410:	687b      	ldr	r3, [r7, #4]
   15412:	aa32      	add	r2, sp, #200	; 0xc8
   15414:	e5d4      	b.n	14fc0 <_svfprintf_r+0x10a0>
   15416:	9b15      	ldr	r3, [sp, #84]	; 0x54
   15418:	2b00      	cmp	r3, #0
   1541a:	db38      	blt.n	1548e <_svfprintf_r+0x156e>
   1541c:	ab16      	add	r3, sp, #88	; 0x58
   1541e:	7fdb      	ldrb	r3, [r3, #31]
   15420:	4698      	mov	r8, r3
   15422:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15424:	2b47      	cmp	r3, #71	; 0x47
   15426:	dc2e      	bgt.n	15486 <_svfprintf_r+0x1566>
   15428:	4b3d      	ldr	r3, [pc, #244]	; (15520 <_svfprintf_r+0x1600>)
   1542a:	9311      	str	r3, [sp, #68]	; 0x44
   1542c:	f7fe ff23 	bl	14276 <_svfprintf_r+0x356>
   15430:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15434:	4694      	mov	ip, r2
   15436:	4463      	add	r3, ip
   15438:	4453      	add	r3, sl
   1543a:	001a      	movs	r2, r3
   1543c:	930e      	str	r3, [sp, #56]	; 0x38
   1543e:	43db      	mvns	r3, r3
   15440:	17db      	asrs	r3, r3, #31
   15442:	401a      	ands	r2, r3
   15444:	9207      	str	r2, [sp, #28]
   15446:	e575      	b.n	14f34 <_svfprintf_r+0x1014>
   15448:	2301      	movs	r3, #1
   1544a:	4023      	ands	r3, r4
   1544c:	9313      	str	r3, [sp, #76]	; 0x4c
   1544e:	d000      	beq.n	15452 <_svfprintf_r+0x1532>
   15450:	e6b4      	b.n	151bc <_svfprintf_r+0x129c>
   15452:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15454:	43d3      	mvns	r3, r2
   15456:	17db      	asrs	r3, r3, #31
   15458:	401a      	ands	r2, r3
   1545a:	9207      	str	r2, [sp, #28]
   1545c:	e56a      	b.n	14f34 <_svfprintf_r+0x1014>
   1545e:	4a2f      	ldr	r2, [pc, #188]	; (1551c <_svfprintf_r+0x15fc>)
   15460:	687b      	ldr	r3, [r7, #4]
   15462:	4691      	mov	r9, r2
   15464:	e42d      	b.n	14cc2 <_svfprintf_r+0xda2>
   15466:	2301      	movs	r3, #1
   15468:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1546a:	391b      	subs	r1, #27
   1546c:	1a9d      	subs	r5, r3, r2
   1546e:	aa16      	add	r2, sp, #88	; 0x58
   15470:	332c      	adds	r3, #44	; 0x2c
   15472:	1852      	adds	r2, r2, r1
   15474:	7013      	strb	r3, [r2, #0]
   15476:	e656      	b.n	15126 <_svfprintf_r+0x1206>
   15478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1547a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1547c:	1a98      	subs	r0, r3, r2
   1547e:	1c43      	adds	r3, r0, #1
   15480:	001a      	movs	r2, r3
   15482:	930e      	str	r3, [sp, #56]	; 0x38
   15484:	e72a      	b.n	152dc <_svfprintf_r+0x13bc>
   15486:	4b27      	ldr	r3, [pc, #156]	; (15524 <_svfprintf_r+0x1604>)
   15488:	9311      	str	r3, [sp, #68]	; 0x44
   1548a:	f7fe fef4 	bl	14276 <_svfprintf_r+0x356>
   1548e:	232d      	movs	r3, #45	; 0x2d
   15490:	aa16      	add	r2, sp, #88	; 0x58
   15492:	77d3      	strb	r3, [r2, #31]
   15494:	4698      	mov	r8, r3
   15496:	e7c4      	b.n	15422 <_svfprintf_r+0x1502>
   15498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1549a:	1d1a      	adds	r2, r3, #4
   1549c:	681b      	ldr	r3, [r3, #0]
   1549e:	469a      	mov	sl, r3
   154a0:	2b00      	cmp	r3, #0
   154a2:	db36      	blt.n	15512 <_svfprintf_r+0x15f2>
   154a4:	784b      	ldrb	r3, [r1, #1]
   154a6:	920f      	str	r2, [sp, #60]	; 0x3c
   154a8:	4659      	mov	r1, fp
   154aa:	f7fe fd9d 	bl	13fe8 <_svfprintf_r+0xc8>
   154ae:	4653      	mov	r3, sl
   154b0:	2b00      	cmp	r3, #0
   154b2:	d101      	bne.n	154b8 <_svfprintf_r+0x1598>
   154b4:	07e3      	lsls	r3, r4, #31
   154b6:	d503      	bpl.n	154c0 <_svfprintf_r+0x15a0>
   154b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
   154ba:	1c58      	adds	r0, r3, #1
   154bc:	0003      	movs	r3, r0
   154be:	e7bb      	b.n	15438 <_svfprintf_r+0x1518>
   154c0:	2301      	movs	r3, #1
   154c2:	e725      	b.n	15310 <_svfprintf_r+0x13f0>
   154c4:	ab16      	add	r3, sp, #88	; 0x58
   154c6:	77d8      	strb	r0, [r3, #31]
   154c8:	f7fe ff6c 	bl	143a4 <_svfprintf_r+0x484>
   154cc:	ab16      	add	r3, sp, #88	; 0x58
   154ce:	77d8      	strb	r0, [r3, #31]
   154d0:	f7ff f814 	bl	144fc <_svfprintf_r+0x5dc>
   154d4:	230c      	movs	r3, #12
   154d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
   154d8:	6013      	str	r3, [r2, #0]
   154da:	3b0d      	subs	r3, #13
   154dc:	930a      	str	r3, [sp, #40]	; 0x28
   154de:	f7fe fdac 	bl	1403a <_svfprintf_r+0x11a>
   154e2:	aa16      	add	r2, sp, #88	; 0x58
   154e4:	232e      	movs	r3, #46	; 0x2e
   154e6:	4694      	mov	ip, r2
   154e8:	4463      	add	r3, ip
   154ea:	e65c      	b.n	151a6 <_svfprintf_r+0x1286>
   154ec:	ab16      	add	r3, sp, #88	; 0x58
   154ee:	77d8      	strb	r0, [r3, #31]
   154f0:	f7fe fe85 	bl	141fe <_svfprintf_r+0x2de>
   154f4:	ab16      	add	r3, sp, #88	; 0x58
   154f6:	77d8      	strb	r0, [r3, #31]
   154f8:	f7fe fddd 	bl	140b6 <_svfprintf_r+0x196>
   154fc:	ab16      	add	r3, sp, #88	; 0x58
   154fe:	77d8      	strb	r0, [r3, #31]
   15500:	f7ff f87d 	bl	145fe <_svfprintf_r+0x6de>
   15504:	4805      	ldr	r0, [pc, #20]	; (1551c <_svfprintf_r+0x15fc>)
   15506:	4681      	mov	r9, r0
   15508:	e76d      	b.n	153e6 <_svfprintf_r+0x14c6>
   1550a:	ab16      	add	r3, sp, #88	; 0x58
   1550c:	77d8      	strb	r0, [r3, #31]
   1550e:	f7fe ff79 	bl	14404 <_svfprintf_r+0x4e4>
   15512:	2301      	movs	r3, #1
   15514:	425b      	negs	r3, r3
   15516:	469a      	mov	sl, r3
   15518:	e7c4      	b.n	154a4 <_svfprintf_r+0x1584>
   1551a:	46c0      	nop			; (mov r8, r8)
   1551c:	0001b9b8 	.word	0x0001b9b8
   15520:	0001b96c 	.word	0x0001b96c
   15524:	0001b970 	.word	0x0001b970

00015528 <_vfprintf_r>:
   15528:	b5f0      	push	{r4, r5, r6, r7, lr}
   1552a:	46de      	mov	lr, fp
   1552c:	464e      	mov	r6, r9
   1552e:	4645      	mov	r5, r8
   15530:	4657      	mov	r7, sl
   15532:	b5e0      	push	{r5, r6, r7, lr}
   15534:	b0c3      	sub	sp, #268	; 0x10c
   15536:	4689      	mov	r9, r1
   15538:	0014      	movs	r4, r2
   1553a:	001d      	movs	r5, r3
   1553c:	930f      	str	r3, [sp, #60]	; 0x3c
   1553e:	0006      	movs	r6, r0
   15540:	9006      	str	r0, [sp, #24]
   15542:	f003 f8bf 	bl	186c4 <_localeconv_r>
   15546:	6803      	ldr	r3, [r0, #0]
   15548:	0018      	movs	r0, r3
   1554a:	9318      	str	r3, [sp, #96]	; 0x60
   1554c:	f7fe fcb6 	bl	13ebc <strlen>
   15550:	9017      	str	r0, [sp, #92]	; 0x5c
   15552:	2e00      	cmp	r6, #0
   15554:	d004      	beq.n	15560 <_vfprintf_r+0x38>
   15556:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   15558:	9307      	str	r3, [sp, #28]
   1555a:	2b00      	cmp	r3, #0
   1555c:	d100      	bne.n	15560 <_vfprintf_r+0x38>
   1555e:	e0a7      	b.n	156b0 <_vfprintf_r+0x188>
   15560:	464b      	mov	r3, r9
   15562:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15564:	07db      	lsls	r3, r3, #31
   15566:	d478      	bmi.n	1565a <_vfprintf_r+0x132>
   15568:	464b      	mov	r3, r9
   1556a:	210c      	movs	r1, #12
   1556c:	5e59      	ldrsh	r1, [r3, r1]
   1556e:	b28b      	uxth	r3, r1
   15570:	059a      	lsls	r2, r3, #22
   15572:	d56e      	bpl.n	15652 <_vfprintf_r+0x12a>
   15574:	2280      	movs	r2, #128	; 0x80
   15576:	0192      	lsls	r2, r2, #6
   15578:	4213      	tst	r3, r2
   1557a:	d109      	bne.n	15590 <_vfprintf_r+0x68>
   1557c:	430a      	orrs	r2, r1
   1557e:	464b      	mov	r3, r9
   15580:	4649      	mov	r1, r9
   15582:	819a      	strh	r2, [r3, #12]
   15584:	6e49      	ldr	r1, [r1, #100]	; 0x64
   15586:	4bcc      	ldr	r3, [pc, #816]	; (158b8 <_vfprintf_r+0x390>)
   15588:	400b      	ands	r3, r1
   1558a:	4649      	mov	r1, r9
   1558c:	664b      	str	r3, [r1, #100]	; 0x64
   1558e:	b293      	uxth	r3, r2
   15590:	071a      	lsls	r2, r3, #28
   15592:	d567      	bpl.n	15664 <_vfprintf_r+0x13c>
   15594:	464a      	mov	r2, r9
   15596:	6912      	ldr	r2, [r2, #16]
   15598:	2a00      	cmp	r2, #0
   1559a:	d063      	beq.n	15664 <_vfprintf_r+0x13c>
   1559c:	221a      	movs	r2, #26
   1559e:	401a      	ands	r2, r3
   155a0:	2a0a      	cmp	r2, #10
   155a2:	d100      	bne.n	155a6 <_vfprintf_r+0x7e>
   155a4:	e088      	b.n	156b8 <_vfprintf_r+0x190>
   155a6:	ab32      	add	r3, sp, #200	; 0xc8
   155a8:	9325      	str	r3, [sp, #148]	; 0x94
   155aa:	2300      	movs	r3, #0
   155ac:	46cb      	mov	fp, r9
   155ae:	af25      	add	r7, sp, #148	; 0x94
   155b0:	60bb      	str	r3, [r7, #8]
   155b2:	607b      	str	r3, [r7, #4]
   155b4:	9407      	str	r4, [sp, #28]
   155b6:	9314      	str	r3, [sp, #80]	; 0x50
   155b8:	9316      	str	r3, [sp, #88]	; 0x58
   155ba:	9315      	str	r3, [sp, #84]	; 0x54
   155bc:	ae32      	add	r6, sp, #200	; 0xc8
   155be:	9319      	str	r3, [sp, #100]	; 0x64
   155c0:	931a      	str	r3, [sp, #104]	; 0x68
   155c2:	930a      	str	r3, [sp, #40]	; 0x28
   155c4:	9c07      	ldr	r4, [sp, #28]
   155c6:	7823      	ldrb	r3, [r4, #0]
   155c8:	2b00      	cmp	r3, #0
   155ca:	d101      	bne.n	155d0 <_vfprintf_r+0xa8>
   155cc:	f000 fd9e 	bl	1610c <_vfprintf_r+0xbe4>
   155d0:	2b25      	cmp	r3, #37	; 0x25
   155d2:	d103      	bne.n	155dc <_vfprintf_r+0xb4>
   155d4:	f000 fd9a 	bl	1610c <_vfprintf_r+0xbe4>
   155d8:	2b25      	cmp	r3, #37	; 0x25
   155da:	d003      	beq.n	155e4 <_vfprintf_r+0xbc>
   155dc:	3401      	adds	r4, #1
   155de:	7823      	ldrb	r3, [r4, #0]
   155e0:	2b00      	cmp	r3, #0
   155e2:	d1f9      	bne.n	155d8 <_vfprintf_r+0xb0>
   155e4:	9b07      	ldr	r3, [sp, #28]
   155e6:	1ae5      	subs	r5, r4, r3
   155e8:	d010      	beq.n	1560c <_vfprintf_r+0xe4>
   155ea:	9b07      	ldr	r3, [sp, #28]
   155ec:	6075      	str	r5, [r6, #4]
   155ee:	6033      	str	r3, [r6, #0]
   155f0:	68bb      	ldr	r3, [r7, #8]
   155f2:	195b      	adds	r3, r3, r5
   155f4:	60bb      	str	r3, [r7, #8]
   155f6:	687b      	ldr	r3, [r7, #4]
   155f8:	3301      	adds	r3, #1
   155fa:	607b      	str	r3, [r7, #4]
   155fc:	2b07      	cmp	r3, #7
   155fe:	dc4c      	bgt.n	1569a <_vfprintf_r+0x172>
   15600:	3608      	adds	r6, #8
   15602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15604:	469c      	mov	ip, r3
   15606:	44ac      	add	ip, r5
   15608:	4663      	mov	r3, ip
   1560a:	930a      	str	r3, [sp, #40]	; 0x28
   1560c:	7823      	ldrb	r3, [r4, #0]
   1560e:	2b00      	cmp	r3, #0
   15610:	d101      	bne.n	15616 <_vfprintf_r+0xee>
   15612:	f000 fc99 	bl	15f48 <_vfprintf_r+0xa20>
   15616:	1c63      	adds	r3, r4, #1
   15618:	9307      	str	r3, [sp, #28]
   1561a:	2300      	movs	r3, #0
   1561c:	aa16      	add	r2, sp, #88	; 0x58
   1561e:	77d3      	strb	r3, [r2, #31]
   15620:	2201      	movs	r2, #1
   15622:	4252      	negs	r2, r2
   15624:	4692      	mov	sl, r2
   15626:	2200      	movs	r2, #0
   15628:	920b      	str	r2, [sp, #44]	; 0x2c
   1562a:	3220      	adds	r2, #32
   1562c:	4691      	mov	r9, r2
   1562e:	3220      	adds	r2, #32
   15630:	7863      	ldrb	r3, [r4, #1]
   15632:	2100      	movs	r1, #0
   15634:	2000      	movs	r0, #0
   15636:	2400      	movs	r4, #0
   15638:	4694      	mov	ip, r2
   1563a:	9a07      	ldr	r2, [sp, #28]
   1563c:	3201      	adds	r2, #1
   1563e:	9207      	str	r2, [sp, #28]
   15640:	001a      	movs	r2, r3
   15642:	3a20      	subs	r2, #32
   15644:	2a58      	cmp	r2, #88	; 0x58
   15646:	d900      	bls.n	1564a <_vfprintf_r+0x122>
   15648:	e2e7      	b.n	15c1a <_vfprintf_r+0x6f2>
   1564a:	4d9c      	ldr	r5, [pc, #624]	; (158bc <_vfprintf_r+0x394>)
   1564c:	0092      	lsls	r2, r2, #2
   1564e:	58aa      	ldr	r2, [r5, r2]
   15650:	4697      	mov	pc, r2
   15652:	464b      	mov	r3, r9
   15654:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15656:	f003 f847 	bl	186e8 <__retarget_lock_acquire_recursive>
   1565a:	464b      	mov	r3, r9
   1565c:	210c      	movs	r1, #12
   1565e:	5e59      	ldrsh	r1, [r3, r1]
   15660:	b28b      	uxth	r3, r1
   15662:	e787      	b.n	15574 <_vfprintf_r+0x4c>
   15664:	4649      	mov	r1, r9
   15666:	9806      	ldr	r0, [sp, #24]
   15668:	f001 fb0e 	bl	16c88 <__swsetup_r>
   1566c:	464b      	mov	r3, r9
   1566e:	2800      	cmp	r0, #0
   15670:	d03a      	beq.n	156e8 <_vfprintf_r+0x1c0>
   15672:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15674:	07db      	lsls	r3, r3, #31
   15676:	d405      	bmi.n	15684 <_vfprintf_r+0x15c>
   15678:	464b      	mov	r3, r9
   1567a:	899b      	ldrh	r3, [r3, #12]
   1567c:	059b      	lsls	r3, r3, #22
   1567e:	d401      	bmi.n	15684 <_vfprintf_r+0x15c>
   15680:	f000 ffcf 	bl	16622 <_vfprintf_r+0x10fa>
   15684:	2301      	movs	r3, #1
   15686:	425b      	negs	r3, r3
   15688:	930a      	str	r3, [sp, #40]	; 0x28
   1568a:	980a      	ldr	r0, [sp, #40]	; 0x28
   1568c:	b043      	add	sp, #268	; 0x10c
   1568e:	bc3c      	pop	{r2, r3, r4, r5}
   15690:	4690      	mov	r8, r2
   15692:	4699      	mov	r9, r3
   15694:	46a2      	mov	sl, r4
   15696:	46ab      	mov	fp, r5
   15698:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1569a:	003a      	movs	r2, r7
   1569c:	4659      	mov	r1, fp
   1569e:	9806      	ldr	r0, [sp, #24]
   156a0:	f004 fa34 	bl	19b0c <__sprint_r>
   156a4:	2800      	cmp	r0, #0
   156a6:	d001      	beq.n	156ac <_vfprintf_r+0x184>
   156a8:	f000 fcce 	bl	16048 <_vfprintf_r+0xb20>
   156ac:	ae32      	add	r6, sp, #200	; 0xc8
   156ae:	e7a8      	b.n	15602 <_vfprintf_r+0xda>
   156b0:	9806      	ldr	r0, [sp, #24]
   156b2:	f002 fcd7 	bl	18064 <__sinit>
   156b6:	e753      	b.n	15560 <_vfprintf_r+0x38>
   156b8:	464a      	mov	r2, r9
   156ba:	210e      	movs	r1, #14
   156bc:	5e52      	ldrsh	r2, [r2, r1]
   156be:	2a00      	cmp	r2, #0
   156c0:	da00      	bge.n	156c4 <_vfprintf_r+0x19c>
   156c2:	e770      	b.n	155a6 <_vfprintf_r+0x7e>
   156c4:	464a      	mov	r2, r9
   156c6:	6e52      	ldr	r2, [r2, #100]	; 0x64
   156c8:	07d2      	lsls	r2, r2, #31
   156ca:	d405      	bmi.n	156d8 <_vfprintf_r+0x1b0>
   156cc:	059b      	lsls	r3, r3, #22
   156ce:	d403      	bmi.n	156d8 <_vfprintf_r+0x1b0>
   156d0:	464b      	mov	r3, r9
   156d2:	6d98      	ldr	r0, [r3, #88]	; 0x58
   156d4:	f003 f80a 	bl	186ec <__retarget_lock_release_recursive>
   156d8:	002b      	movs	r3, r5
   156da:	0022      	movs	r2, r4
   156dc:	4649      	mov	r1, r9
   156de:	9806      	ldr	r0, [sp, #24]
   156e0:	f001 fa8e 	bl	16c00 <__sbprintf>
   156e4:	900a      	str	r0, [sp, #40]	; 0x28
   156e6:	e7d0      	b.n	1568a <_vfprintf_r+0x162>
   156e8:	899b      	ldrh	r3, [r3, #12]
   156ea:	e757      	b.n	1559c <_vfprintf_r+0x74>
   156ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   156ee:	920f      	str	r2, [sp, #60]	; 0x3c
   156f0:	425b      	negs	r3, r3
   156f2:	930b      	str	r3, [sp, #44]	; 0x2c
   156f4:	2304      	movs	r3, #4
   156f6:	431c      	orrs	r4, r3
   156f8:	9b07      	ldr	r3, [sp, #28]
   156fa:	781b      	ldrb	r3, [r3, #0]
   156fc:	e79d      	b.n	1563a <_vfprintf_r+0x112>
   156fe:	9b07      	ldr	r3, [sp, #28]
   15700:	2101      	movs	r1, #1
   15702:	781b      	ldrb	r3, [r3, #0]
   15704:	202b      	movs	r0, #43	; 0x2b
   15706:	e798      	b.n	1563a <_vfprintf_r+0x112>
   15708:	9b07      	ldr	r3, [sp, #28]
   1570a:	1c5a      	adds	r2, r3, #1
   1570c:	781b      	ldrb	r3, [r3, #0]
   1570e:	4690      	mov	r8, r2
   15710:	2b2a      	cmp	r3, #42	; 0x2a
   15712:	d101      	bne.n	15718 <_vfprintf_r+0x1f0>
   15714:	f001 fa38 	bl	16b88 <_vfprintf_r+0x1660>
   15718:	001a      	movs	r2, r3
   1571a:	2500      	movs	r5, #0
   1571c:	3a30      	subs	r2, #48	; 0x30
   1571e:	46aa      	mov	sl, r5
   15720:	2a09      	cmp	r2, #9
   15722:	d901      	bls.n	15728 <_vfprintf_r+0x200>
   15724:	f001 f96d 	bl	16a02 <_vfprintf_r+0x14da>
   15728:	0025      	movs	r5, r4
   1572a:	4643      	mov	r3, r8
   1572c:	4654      	mov	r4, sl
   1572e:	4688      	mov	r8, r1
   15730:	4682      	mov	sl, r0
   15732:	00a1      	lsls	r1, r4, #2
   15734:	190c      	adds	r4, r1, r4
   15736:	7818      	ldrb	r0, [r3, #0]
   15738:	0064      	lsls	r4, r4, #1
   1573a:	18a4      	adds	r4, r4, r2
   1573c:	0002      	movs	r2, r0
   1573e:	1c59      	adds	r1, r3, #1
   15740:	3a30      	subs	r2, #48	; 0x30
   15742:	000b      	movs	r3, r1
   15744:	2a09      	cmp	r2, #9
   15746:	d9f4      	bls.n	15732 <_vfprintf_r+0x20a>
   15748:	9107      	str	r1, [sp, #28]
   1574a:	0003      	movs	r3, r0
   1574c:	4641      	mov	r1, r8
   1574e:	4650      	mov	r0, sl
   15750:	46a2      	mov	sl, r4
   15752:	002c      	movs	r4, r5
   15754:	e774      	b.n	15640 <_vfprintf_r+0x118>
   15756:	9312      	str	r3, [sp, #72]	; 0x48
   15758:	2900      	cmp	r1, #0
   1575a:	d001      	beq.n	15760 <_vfprintf_r+0x238>
   1575c:	f001 fa2e 	bl	16bbc <_vfprintf_r+0x1694>
   15760:	4b57      	ldr	r3, [pc, #348]	; (158c0 <_vfprintf_r+0x398>)
   15762:	9319      	str	r3, [sp, #100]	; 0x64
   15764:	06a3      	lsls	r3, r4, #26
   15766:	d501      	bpl.n	1576c <_vfprintf_r+0x244>
   15768:	f000 fe9a 	bl	164a0 <_vfprintf_r+0xf78>
   1576c:	06e3      	lsls	r3, r4, #27
   1576e:	d501      	bpl.n	15774 <_vfprintf_r+0x24c>
   15770:	f000 fd9a 	bl	162a8 <_vfprintf_r+0xd80>
   15774:	0663      	lsls	r3, r4, #25
   15776:	d401      	bmi.n	1577c <_vfprintf_r+0x254>
   15778:	f000 fd96 	bl	162a8 <_vfprintf_r+0xd80>
   1577c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1577e:	881a      	ldrh	r2, [r3, #0]
   15780:	920c      	str	r2, [sp, #48]	; 0x30
   15782:	2200      	movs	r2, #0
   15784:	3304      	adds	r3, #4
   15786:	920d      	str	r2, [sp, #52]	; 0x34
   15788:	930f      	str	r3, [sp, #60]	; 0x3c
   1578a:	07e3      	lsls	r3, r4, #31
   1578c:	d401      	bmi.n	15792 <_vfprintf_r+0x26a>
   1578e:	f000 fd76 	bl	1627e <_vfprintf_r+0xd56>
   15792:	990c      	ldr	r1, [sp, #48]	; 0x30
   15794:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15796:	000b      	movs	r3, r1
   15798:	4313      	orrs	r3, r2
   1579a:	001a      	movs	r2, r3
   1579c:	2302      	movs	r3, #2
   1579e:	2a00      	cmp	r2, #0
   157a0:	d008      	beq.n	157b4 <_vfprintf_r+0x28c>
   157a2:	2030      	movs	r0, #48	; 0x30
   157a4:	a91e      	add	r1, sp, #120	; 0x78
   157a6:	7008      	strb	r0, [r1, #0]
   157a8:	2548      	movs	r5, #72	; 0x48
   157aa:	4668      	mov	r0, sp
   157ac:	1940      	adds	r0, r0, r5
   157ae:	7800      	ldrb	r0, [r0, #0]
   157b0:	431c      	orrs	r4, r3
   157b2:	7048      	strb	r0, [r1, #1]
   157b4:	2100      	movs	r1, #0
   157b6:	4688      	mov	r8, r1
   157b8:	a816      	add	r0, sp, #88	; 0x58
   157ba:	77c1      	strb	r1, [r0, #31]
   157bc:	4651      	mov	r1, sl
   157be:	3101      	adds	r1, #1
   157c0:	d100      	bne.n	157c4 <_vfprintf_r+0x29c>
   157c2:	e0e6      	b.n	15992 <_vfprintf_r+0x46a>
   157c4:	2180      	movs	r1, #128	; 0x80
   157c6:	0020      	movs	r0, r4
   157c8:	4388      	bics	r0, r1
   157ca:	9009      	str	r0, [sp, #36]	; 0x24
   157cc:	2a00      	cmp	r2, #0
   157ce:	d000      	beq.n	157d2 <_vfprintf_r+0x2aa>
   157d0:	e0e3      	b.n	1599a <_vfprintf_r+0x472>
   157d2:	4652      	mov	r2, sl
   157d4:	2a00      	cmp	r2, #0
   157d6:	d001      	beq.n	157dc <_vfprintf_r+0x2b4>
   157d8:	f000 fc38 	bl	1604c <_vfprintf_r+0xb24>
   157dc:	2b00      	cmp	r3, #0
   157de:	d001      	beq.n	157e4 <_vfprintf_r+0x2bc>
   157e0:	f000 fd0c 	bl	161fc <_vfprintf_r+0xcd4>
   157e4:	2001      	movs	r0, #1
   157e6:	ab32      	add	r3, sp, #200	; 0xc8
   157e8:	4020      	ands	r0, r4
   157ea:	900e      	str	r0, [sp, #56]	; 0x38
   157ec:	9311      	str	r3, [sp, #68]	; 0x44
   157ee:	d008      	beq.n	15802 <_vfprintf_r+0x2da>
   157f0:	2327      	movs	r3, #39	; 0x27
   157f2:	2130      	movs	r1, #48	; 0x30
   157f4:	aa28      	add	r2, sp, #160	; 0xa0
   157f6:	54d1      	strb	r1, [r2, r3]
   157f8:	aa16      	add	r2, sp, #88	; 0x58
   157fa:	4694      	mov	ip, r2
   157fc:	3348      	adds	r3, #72	; 0x48
   157fe:	4463      	add	r3, ip
   15800:	9311      	str	r3, [sp, #68]	; 0x44
   15802:	4653      	mov	r3, sl
   15804:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15806:	9308      	str	r3, [sp, #32]
   15808:	4592      	cmp	sl, r2
   1580a:	da00      	bge.n	1580e <_vfprintf_r+0x2e6>
   1580c:	9208      	str	r2, [sp, #32]
   1580e:	2300      	movs	r3, #0
   15810:	9313      	str	r3, [sp, #76]	; 0x4c
   15812:	4643      	mov	r3, r8
   15814:	2b00      	cmp	r3, #0
   15816:	d002      	beq.n	1581e <_vfprintf_r+0x2f6>
   15818:	9b08      	ldr	r3, [sp, #32]
   1581a:	3301      	adds	r3, #1
   1581c:	9308      	str	r3, [sp, #32]
   1581e:	2302      	movs	r3, #2
   15820:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15822:	401a      	ands	r2, r3
   15824:	4691      	mov	r9, r2
   15826:	d002      	beq.n	1582e <_vfprintf_r+0x306>
   15828:	9b08      	ldr	r3, [sp, #32]
   1582a:	3302      	adds	r3, #2
   1582c:	9308      	str	r3, [sp, #32]
   1582e:	2384      	movs	r3, #132	; 0x84
   15830:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15832:	401a      	ands	r2, r3
   15834:	9210      	str	r2, [sp, #64]	; 0x40
   15836:	d000      	beq.n	1583a <_vfprintf_r+0x312>
   15838:	e207      	b.n	15c4a <_vfprintf_r+0x722>
   1583a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1583c:	9a08      	ldr	r2, [sp, #32]
   1583e:	1a9c      	subs	r4, r3, r2
   15840:	2c00      	cmp	r4, #0
   15842:	dc00      	bgt.n	15846 <_vfprintf_r+0x31e>
   15844:	e201      	b.n	15c4a <_vfprintf_r+0x722>
   15846:	491f      	ldr	r1, [pc, #124]	; (158c4 <_vfprintf_r+0x39c>)
   15848:	68ba      	ldr	r2, [r7, #8]
   1584a:	687b      	ldr	r3, [r7, #4]
   1584c:	4688      	mov	r8, r1
   1584e:	2c10      	cmp	r4, #16
   15850:	dd21      	ble.n	15896 <_vfprintf_r+0x36e>
   15852:	0031      	movs	r1, r6
   15854:	2510      	movs	r5, #16
   15856:	465e      	mov	r6, fp
   15858:	e003      	b.n	15862 <_vfprintf_r+0x33a>
   1585a:	3c10      	subs	r4, #16
   1585c:	3108      	adds	r1, #8
   1585e:	2c10      	cmp	r4, #16
   15860:	dd17      	ble.n	15892 <_vfprintf_r+0x36a>
   15862:	4640      	mov	r0, r8
   15864:	3210      	adds	r2, #16
   15866:	3301      	adds	r3, #1
   15868:	6008      	str	r0, [r1, #0]
   1586a:	604d      	str	r5, [r1, #4]
   1586c:	60ba      	str	r2, [r7, #8]
   1586e:	607b      	str	r3, [r7, #4]
   15870:	2b07      	cmp	r3, #7
   15872:	ddf2      	ble.n	1585a <_vfprintf_r+0x332>
   15874:	003a      	movs	r2, r7
   15876:	0031      	movs	r1, r6
   15878:	9806      	ldr	r0, [sp, #24]
   1587a:	f004 f947 	bl	19b0c <__sprint_r>
   1587e:	2800      	cmp	r0, #0
   15880:	d001      	beq.n	15886 <_vfprintf_r+0x35e>
   15882:	f000 fccf 	bl	16224 <_vfprintf_r+0xcfc>
   15886:	3c10      	subs	r4, #16
   15888:	68ba      	ldr	r2, [r7, #8]
   1588a:	687b      	ldr	r3, [r7, #4]
   1588c:	a932      	add	r1, sp, #200	; 0xc8
   1588e:	2c10      	cmp	r4, #16
   15890:	dce7      	bgt.n	15862 <_vfprintf_r+0x33a>
   15892:	46b3      	mov	fp, r6
   15894:	000e      	movs	r6, r1
   15896:	4641      	mov	r1, r8
   15898:	6074      	str	r4, [r6, #4]
   1589a:	3301      	adds	r3, #1
   1589c:	18a4      	adds	r4, r4, r2
   1589e:	6031      	str	r1, [r6, #0]
   158a0:	60bc      	str	r4, [r7, #8]
   158a2:	607b      	str	r3, [r7, #4]
   158a4:	2b07      	cmp	r3, #7
   158a6:	dd01      	ble.n	158ac <_vfprintf_r+0x384>
   158a8:	f000 fcae 	bl	16208 <_vfprintf_r+0xce0>
   158ac:	ab16      	add	r3, sp, #88	; 0x58
   158ae:	7fdb      	ldrb	r3, [r3, #31]
   158b0:	3608      	adds	r6, #8
   158b2:	4698      	mov	r8, r3
   158b4:	e1ca      	b.n	15c4c <_vfprintf_r+0x724>
   158b6:	46c0      	nop			; (mov r8, r8)
   158b8:	ffffdfff 	.word	0xffffdfff
   158bc:	0001b9c8 	.word	0x0001b9c8
   158c0:	0001b988 	.word	0x0001b988
   158c4:	0001bb2c 	.word	0x0001bb2c
   158c8:	2200      	movs	r2, #0
   158ca:	9d07      	ldr	r5, [sp, #28]
   158cc:	3b30      	subs	r3, #48	; 0x30
   158ce:	46a8      	mov	r8, r5
   158d0:	920b      	str	r2, [sp, #44]	; 0x2c
   158d2:	001a      	movs	r2, r3
   158d4:	9408      	str	r4, [sp, #32]
   158d6:	002c      	movs	r4, r5
   158d8:	4655      	mov	r5, sl
   158da:	4682      	mov	sl, r0
   158dc:	4640      	mov	r0, r8
   158de:	4688      	mov	r8, r1
   158e0:	0011      	movs	r1, r2
   158e2:	2200      	movs	r2, #0
   158e4:	0093      	lsls	r3, r2, #2
   158e6:	189a      	adds	r2, r3, r2
   158e8:	7803      	ldrb	r3, [r0, #0]
   158ea:	0052      	lsls	r2, r2, #1
   158ec:	188a      	adds	r2, r1, r2
   158ee:	0019      	movs	r1, r3
   158f0:	3401      	adds	r4, #1
   158f2:	3930      	subs	r1, #48	; 0x30
   158f4:	0020      	movs	r0, r4
   158f6:	2909      	cmp	r1, #9
   158f8:	d9f4      	bls.n	158e4 <_vfprintf_r+0x3bc>
   158fa:	9407      	str	r4, [sp, #28]
   158fc:	4650      	mov	r0, sl
   158fe:	9c08      	ldr	r4, [sp, #32]
   15900:	920b      	str	r2, [sp, #44]	; 0x2c
   15902:	4641      	mov	r1, r8
   15904:	46aa      	mov	sl, r5
   15906:	e69b      	b.n	15640 <_vfprintf_r+0x118>
   15908:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1590a:	9312      	str	r3, [sp, #72]	; 0x48
   1590c:	6813      	ldr	r3, [r2, #0]
   1590e:	2120      	movs	r1, #32
   15910:	9308      	str	r3, [sp, #32]
   15912:	466b      	mov	r3, sp
   15914:	185b      	adds	r3, r3, r1
   15916:	781b      	ldrb	r3, [r3, #0]
   15918:	ad28      	add	r5, sp, #160	; 0xa0
   1591a:	702b      	strb	r3, [r5, #0]
   1591c:	2300      	movs	r3, #0
   1591e:	a916      	add	r1, sp, #88	; 0x58
   15920:	77cb      	strb	r3, [r1, #31]
   15922:	0013      	movs	r3, r2
   15924:	3304      	adds	r3, #4
   15926:	930f      	str	r3, [sp, #60]	; 0x3c
   15928:	2300      	movs	r3, #0
   1592a:	9409      	str	r4, [sp, #36]	; 0x24
   1592c:	4698      	mov	r8, r3
   1592e:	3301      	adds	r3, #1
   15930:	9308      	str	r3, [sp, #32]
   15932:	930e      	str	r3, [sp, #56]	; 0x38
   15934:	2300      	movs	r3, #0
   15936:	9511      	str	r5, [sp, #68]	; 0x44
   15938:	469a      	mov	sl, r3
   1593a:	9313      	str	r3, [sp, #76]	; 0x4c
   1593c:	e76f      	b.n	1581e <_vfprintf_r+0x2f6>
   1593e:	9312      	str	r3, [sp, #72]	; 0x48
   15940:	2900      	cmp	r1, #0
   15942:	d001      	beq.n	15948 <_vfprintf_r+0x420>
   15944:	f001 f94d 	bl	16be2 <_vfprintf_r+0x16ba>
   15948:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1594a:	06a3      	lsls	r3, r4, #26
   1594c:	d501      	bpl.n	15952 <_vfprintf_r+0x42a>
   1594e:	f000 fd5a 	bl	16406 <_vfprintf_r+0xede>
   15952:	06e3      	lsls	r3, r4, #27
   15954:	d501      	bpl.n	1595a <_vfprintf_r+0x432>
   15956:	f000 fcab 	bl	162b0 <_vfprintf_r+0xd88>
   1595a:	0663      	lsls	r3, r4, #25
   1595c:	d401      	bmi.n	15962 <_vfprintf_r+0x43a>
   1595e:	f000 fca7 	bl	162b0 <_vfprintf_r+0xd88>
   15962:	2100      	movs	r1, #0
   15964:	5e53      	ldrsh	r3, [r2, r1]
   15966:	930c      	str	r3, [sp, #48]	; 0x30
   15968:	3204      	adds	r2, #4
   1596a:	17db      	asrs	r3, r3, #31
   1596c:	930d      	str	r3, [sp, #52]	; 0x34
   1596e:	920f      	str	r2, [sp, #60]	; 0x3c
   15970:	2b00      	cmp	r3, #0
   15972:	da01      	bge.n	15978 <_vfprintf_r+0x450>
   15974:	f000 fdb2 	bl	164dc <_vfprintf_r+0xfb4>
   15978:	990c      	ldr	r1, [sp, #48]	; 0x30
   1597a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1597c:	0008      	movs	r0, r1
   1597e:	4651      	mov	r1, sl
   15980:	ab16      	add	r3, sp, #88	; 0x58
   15982:	7fdb      	ldrb	r3, [r3, #31]
   15984:	4310      	orrs	r0, r2
   15986:	4698      	mov	r8, r3
   15988:	0002      	movs	r2, r0
   1598a:	2301      	movs	r3, #1
   1598c:	3101      	adds	r1, #1
   1598e:	d000      	beq.n	15992 <_vfprintf_r+0x46a>
   15990:	e718      	b.n	157c4 <_vfprintf_r+0x29c>
   15992:	2a00      	cmp	r2, #0
   15994:	d100      	bne.n	15998 <_vfprintf_r+0x470>
   15996:	e35a      	b.n	1604e <_vfprintf_r+0xb26>
   15998:	9409      	str	r4, [sp, #36]	; 0x24
   1599a:	2b01      	cmp	r3, #1
   1599c:	d101      	bne.n	159a2 <_vfprintf_r+0x47a>
   1599e:	f000 fc06 	bl	161ae <_vfprintf_r+0xc86>
   159a2:	2b02      	cmp	r3, #2
   159a4:	d000      	beq.n	159a8 <_vfprintf_r+0x480>
   159a6:	e380      	b.n	160aa <_vfprintf_r+0xb82>
   159a8:	9c19      	ldr	r4, [sp, #100]	; 0x64
   159aa:	200f      	movs	r0, #15
   159ac:	46a1      	mov	r9, r4
   159ae:	46b4      	mov	ip, r6
   159b0:	ab32      	add	r3, sp, #200	; 0xc8
   159b2:	0019      	movs	r1, r3
   159b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   159b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   159b8:	0004      	movs	r4, r0
   159ba:	464d      	mov	r5, r9
   159bc:	4014      	ands	r4, r2
   159be:	5d2c      	ldrb	r4, [r5, r4]
   159c0:	071e      	lsls	r6, r3, #28
   159c2:	0915      	lsrs	r5, r2, #4
   159c4:	3901      	subs	r1, #1
   159c6:	432e      	orrs	r6, r5
   159c8:	700c      	strb	r4, [r1, #0]
   159ca:	091c      	lsrs	r4, r3, #4
   159cc:	0023      	movs	r3, r4
   159ce:	0034      	movs	r4, r6
   159d0:	0032      	movs	r2, r6
   159d2:	431c      	orrs	r4, r3
   159d4:	d1f0      	bne.n	159b8 <_vfprintf_r+0x490>
   159d6:	920c      	str	r2, [sp, #48]	; 0x30
   159d8:	930d      	str	r3, [sp, #52]	; 0x34
   159da:	ab32      	add	r3, sp, #200	; 0xc8
   159dc:	1a5b      	subs	r3, r3, r1
   159de:	9111      	str	r1, [sp, #68]	; 0x44
   159e0:	4666      	mov	r6, ip
   159e2:	930e      	str	r3, [sp, #56]	; 0x38
   159e4:	e70d      	b.n	15802 <_vfprintf_r+0x2da>
   159e6:	4663      	mov	r3, ip
   159e8:	431c      	orrs	r4, r3
   159ea:	9b07      	ldr	r3, [sp, #28]
   159ec:	781b      	ldrb	r3, [r3, #0]
   159ee:	e624      	b.n	1563a <_vfprintf_r+0x112>
   159f0:	9b07      	ldr	r3, [sp, #28]
   159f2:	781b      	ldrb	r3, [r3, #0]
   159f4:	2b6c      	cmp	r3, #108	; 0x6c
   159f6:	d101      	bne.n	159fc <_vfprintf_r+0x4d4>
   159f8:	f000 fe8c 	bl	16714 <_vfprintf_r+0x11ec>
   159fc:	2210      	movs	r2, #16
   159fe:	4314      	orrs	r4, r2
   15a00:	e61b      	b.n	1563a <_vfprintf_r+0x112>
   15a02:	2900      	cmp	r1, #0
   15a04:	d001      	beq.n	15a0a <_vfprintf_r+0x4e2>
   15a06:	f001 f8d5 	bl	16bb4 <_vfprintf_r+0x168c>
   15a0a:	06a3      	lsls	r3, r4, #26
   15a0c:	d501      	bpl.n	15a12 <_vfprintf_r+0x4ea>
   15a0e:	f000 fe76 	bl	166fe <_vfprintf_r+0x11d6>
   15a12:	06e3      	lsls	r3, r4, #27
   15a14:	d500      	bpl.n	15a18 <_vfprintf_r+0x4f0>
   15a16:	e110      	b.n	15c3a <_vfprintf_r+0x712>
   15a18:	0663      	lsls	r3, r4, #25
   15a1a:	d400      	bmi.n	15a1e <_vfprintf_r+0x4f6>
   15a1c:	e10d      	b.n	15c3a <_vfprintf_r+0x712>
   15a1e:	4669      	mov	r1, sp
   15a20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15a22:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   15a24:	681a      	ldr	r2, [r3, #0]
   15a26:	3304      	adds	r3, #4
   15a28:	9208      	str	r2, [sp, #32]
   15a2a:	8011      	strh	r1, [r2, #0]
   15a2c:	930f      	str	r3, [sp, #60]	; 0x3c
   15a2e:	e5c9      	b.n	155c4 <_vfprintf_r+0x9c>
   15a30:	990f      	ldr	r1, [sp, #60]	; 0x3c
   15a32:	2230      	movs	r2, #48	; 0x30
   15a34:	680b      	ldr	r3, [r1, #0]
   15a36:	930c      	str	r3, [sp, #48]	; 0x30
   15a38:	2300      	movs	r3, #0
   15a3a:	930d      	str	r3, [sp, #52]	; 0x34
   15a3c:	3302      	adds	r3, #2
   15a3e:	431c      	orrs	r4, r3
   15a40:	ab1e      	add	r3, sp, #120	; 0x78
   15a42:	701a      	strb	r2, [r3, #0]
   15a44:	3248      	adds	r2, #72	; 0x48
   15a46:	705a      	strb	r2, [r3, #1]
   15a48:	000b      	movs	r3, r1
   15a4a:	3304      	adds	r3, #4
   15a4c:	930f      	str	r3, [sp, #60]	; 0x3c
   15a4e:	4bc1      	ldr	r3, [pc, #772]	; (15d54 <_vfprintf_r+0x82c>)
   15a50:	9212      	str	r2, [sp, #72]	; 0x48
   15a52:	9319      	str	r3, [sp, #100]	; 0x64
   15a54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15a56:	2302      	movs	r3, #2
   15a58:	e6ac      	b.n	157b4 <_vfprintf_r+0x28c>
   15a5a:	464b      	mov	r3, r9
   15a5c:	431c      	orrs	r4, r3
   15a5e:	9b07      	ldr	r3, [sp, #28]
   15a60:	781b      	ldrb	r3, [r3, #0]
   15a62:	e5ea      	b.n	1563a <_vfprintf_r+0x112>
   15a64:	9312      	str	r3, [sp, #72]	; 0x48
   15a66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15a68:	a916      	add	r1, sp, #88	; 0x58
   15a6a:	1d1d      	adds	r5, r3, #4
   15a6c:	681b      	ldr	r3, [r3, #0]
   15a6e:	001a      	movs	r2, r3
   15a70:	9311      	str	r3, [sp, #68]	; 0x44
   15a72:	2300      	movs	r3, #0
   15a74:	77cb      	strb	r3, [r1, #31]
   15a76:	2a00      	cmp	r2, #0
   15a78:	d101      	bne.n	15a7e <_vfprintf_r+0x556>
   15a7a:	f000 ff01 	bl	16880 <_vfprintf_r+0x1358>
   15a7e:	4653      	mov	r3, sl
   15a80:	3301      	adds	r3, #1
   15a82:	d101      	bne.n	15a88 <_vfprintf_r+0x560>
   15a84:	f000 fe64 	bl	16750 <_vfprintf_r+0x1228>
   15a88:	4652      	mov	r2, sl
   15a8a:	2100      	movs	r1, #0
   15a8c:	9811      	ldr	r0, [sp, #68]	; 0x44
   15a8e:	f003 f965 	bl	18d5c <memchr>
   15a92:	2800      	cmp	r0, #0
   15a94:	d101      	bne.n	15a9a <_vfprintf_r+0x572>
   15a96:	f000 ff78 	bl	1698a <_vfprintf_r+0x1462>
   15a9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15a9c:	1ac3      	subs	r3, r0, r3
   15a9e:	001a      	movs	r2, r3
   15aa0:	930e      	str	r3, [sp, #56]	; 0x38
   15aa2:	43db      	mvns	r3, r3
   15aa4:	17db      	asrs	r3, r3, #31
   15aa6:	401a      	ands	r2, r3
   15aa8:	ab16      	add	r3, sp, #88	; 0x58
   15aaa:	7fdb      	ldrb	r3, [r3, #31]
   15aac:	9208      	str	r2, [sp, #32]
   15aae:	4698      	mov	r8, r3
   15ab0:	2300      	movs	r3, #0
   15ab2:	950f      	str	r5, [sp, #60]	; 0x3c
   15ab4:	9409      	str	r4, [sp, #36]	; 0x24
   15ab6:	469a      	mov	sl, r3
   15ab8:	9313      	str	r3, [sp, #76]	; 0x4c
   15aba:	e6aa      	b.n	15812 <_vfprintf_r+0x2ea>
   15abc:	2308      	movs	r3, #8
   15abe:	431c      	orrs	r4, r3
   15ac0:	9b07      	ldr	r3, [sp, #28]
   15ac2:	781b      	ldrb	r3, [r3, #0]
   15ac4:	e5b9      	b.n	1563a <_vfprintf_r+0x112>
   15ac6:	9312      	str	r3, [sp, #72]	; 0x48
   15ac8:	2310      	movs	r3, #16
   15aca:	431c      	orrs	r4, r3
   15acc:	06a3      	lsls	r3, r4, #26
   15ace:	d501      	bpl.n	15ad4 <_vfprintf_r+0x5ac>
   15ad0:	f000 fca7 	bl	16422 <_vfprintf_r+0xefa>
   15ad4:	06e3      	lsls	r3, r4, #27
   15ad6:	d500      	bpl.n	15ada <_vfprintf_r+0x5b2>
   15ad8:	e3ee      	b.n	162b8 <_vfprintf_r+0xd90>
   15ada:	0663      	lsls	r3, r4, #25
   15adc:	d400      	bmi.n	15ae0 <_vfprintf_r+0x5b8>
   15ade:	e3eb      	b.n	162b8 <_vfprintf_r+0xd90>
   15ae0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15ae2:	881a      	ldrh	r2, [r3, #0]
   15ae4:	920c      	str	r2, [sp, #48]	; 0x30
   15ae6:	2200      	movs	r2, #0
   15ae8:	3304      	adds	r3, #4
   15aea:	920d      	str	r2, [sp, #52]	; 0x34
   15aec:	930f      	str	r3, [sp, #60]	; 0x3c
   15aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15af0:	2300      	movs	r3, #0
   15af2:	e65f      	b.n	157b4 <_vfprintf_r+0x28c>
   15af4:	9312      	str	r3, [sp, #72]	; 0x48
   15af6:	2310      	movs	r3, #16
   15af8:	431c      	orrs	r4, r3
   15afa:	06a3      	lsls	r3, r4, #26
   15afc:	d501      	bpl.n	15b02 <_vfprintf_r+0x5da>
   15afe:	f000 fcba 	bl	16476 <_vfprintf_r+0xf4e>
   15b02:	06e3      	lsls	r3, r4, #27
   15b04:	d500      	bpl.n	15b08 <_vfprintf_r+0x5e0>
   15b06:	e3da      	b.n	162be <_vfprintf_r+0xd96>
   15b08:	0663      	lsls	r3, r4, #25
   15b0a:	d400      	bmi.n	15b0e <_vfprintf_r+0x5e6>
   15b0c:	e3d7      	b.n	162be <_vfprintf_r+0xd96>
   15b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15b10:	881a      	ldrh	r2, [r3, #0]
   15b12:	920c      	str	r2, [sp, #48]	; 0x30
   15b14:	2200      	movs	r2, #0
   15b16:	3304      	adds	r3, #4
   15b18:	920d      	str	r2, [sp, #52]	; 0x34
   15b1a:	930f      	str	r3, [sp, #60]	; 0x3c
   15b1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15b1e:	2301      	movs	r3, #1
   15b20:	e648      	b.n	157b4 <_vfprintf_r+0x28c>
   15b22:	9312      	str	r3, [sp, #72]	; 0x48
   15b24:	2900      	cmp	r1, #0
   15b26:	d001      	beq.n	15b2c <_vfprintf_r+0x604>
   15b28:	f001 f857 	bl	16bda <_vfprintf_r+0x16b2>
   15b2c:	4b8a      	ldr	r3, [pc, #552]	; (15d58 <_vfprintf_r+0x830>)
   15b2e:	9319      	str	r3, [sp, #100]	; 0x64
   15b30:	e618      	b.n	15764 <_vfprintf_r+0x23c>
   15b32:	2301      	movs	r3, #1
   15b34:	431c      	orrs	r4, r3
   15b36:	9b07      	ldr	r3, [sp, #28]
   15b38:	781b      	ldrb	r3, [r3, #0]
   15b3a:	e57e      	b.n	1563a <_vfprintf_r+0x112>
   15b3c:	2380      	movs	r3, #128	; 0x80
   15b3e:	431c      	orrs	r4, r3
   15b40:	9b07      	ldr	r3, [sp, #28]
   15b42:	781b      	ldrb	r3, [r3, #0]
   15b44:	e579      	b.n	1563a <_vfprintf_r+0x112>
   15b46:	9b07      	ldr	r3, [sp, #28]
   15b48:	781b      	ldrb	r3, [r3, #0]
   15b4a:	2800      	cmp	r0, #0
   15b4c:	d000      	beq.n	15b50 <_vfprintf_r+0x628>
   15b4e:	e574      	b.n	1563a <_vfprintf_r+0x112>
   15b50:	2101      	movs	r1, #1
   15b52:	3020      	adds	r0, #32
   15b54:	e571      	b.n	1563a <_vfprintf_r+0x112>
   15b56:	9312      	str	r3, [sp, #72]	; 0x48
   15b58:	2900      	cmp	r1, #0
   15b5a:	d001      	beq.n	15b60 <_vfprintf_r+0x638>
   15b5c:	f001 f839 	bl	16bd2 <_vfprintf_r+0x16aa>
   15b60:	2207      	movs	r2, #7
   15b62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15b64:	3307      	adds	r3, #7
   15b66:	4393      	bics	r3, r2
   15b68:	3201      	adds	r2, #1
   15b6a:	4694      	mov	ip, r2
   15b6c:	449c      	add	ip, r3
   15b6e:	4662      	mov	r2, ip
   15b70:	920f      	str	r2, [sp, #60]	; 0x3c
   15b72:	681a      	ldr	r2, [r3, #0]
   15b74:	9216      	str	r2, [sp, #88]	; 0x58
   15b76:	685b      	ldr	r3, [r3, #4]
   15b78:	2201      	movs	r2, #1
   15b7a:	9315      	str	r3, [sp, #84]	; 0x54
   15b7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   15b7e:	9d16      	ldr	r5, [sp, #88]	; 0x58
   15b80:	005b      	lsls	r3, r3, #1
   15b82:	085b      	lsrs	r3, r3, #1
   15b84:	4698      	mov	r8, r3
   15b86:	4252      	negs	r2, r2
   15b88:	4b74      	ldr	r3, [pc, #464]	; (15d5c <_vfprintf_r+0x834>)
   15b8a:	0028      	movs	r0, r5
   15b8c:	4641      	mov	r1, r8
   15b8e:	f004 fa7d 	bl	1a08c <__aeabi_dcmpun>
   15b92:	2800      	cmp	r0, #0
   15b94:	d001      	beq.n	15b9a <_vfprintf_r+0x672>
   15b96:	f000 fcb4 	bl	16502 <_vfprintf_r+0xfda>
   15b9a:	2201      	movs	r2, #1
   15b9c:	4b6f      	ldr	r3, [pc, #444]	; (15d5c <_vfprintf_r+0x834>)
   15b9e:	4252      	negs	r2, r2
   15ba0:	0028      	movs	r0, r5
   15ba2:	4641      	mov	r1, r8
   15ba4:	f7fd fdea 	bl	1377c <__aeabi_dcmple>
   15ba8:	2800      	cmp	r0, #0
   15baa:	d001      	beq.n	15bb0 <_vfprintf_r+0x688>
   15bac:	f000 fca9 	bl	16502 <_vfprintf_r+0xfda>
   15bb0:	2200      	movs	r2, #0
   15bb2:	2300      	movs	r3, #0
   15bb4:	9816      	ldr	r0, [sp, #88]	; 0x58
   15bb6:	9915      	ldr	r1, [sp, #84]	; 0x54
   15bb8:	f7fd fdd6 	bl	13768 <__aeabi_dcmplt>
   15bbc:	2800      	cmp	r0, #0
   15bbe:	d001      	beq.n	15bc4 <_vfprintf_r+0x69c>
   15bc0:	f000 fd55 	bl	1666e <_vfprintf_r+0x1146>
   15bc4:	ab16      	add	r3, sp, #88	; 0x58
   15bc6:	7fdb      	ldrb	r3, [r3, #31]
   15bc8:	4698      	mov	r8, r3
   15bca:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15bcc:	2b47      	cmp	r3, #71	; 0x47
   15bce:	dd01      	ble.n	15bd4 <_vfprintf_r+0x6ac>
   15bd0:	f000 fdb4 	bl	1673c <_vfprintf_r+0x1214>
   15bd4:	4b62      	ldr	r3, [pc, #392]	; (15d60 <_vfprintf_r+0x838>)
   15bd6:	9311      	str	r3, [sp, #68]	; 0x44
   15bd8:	2380      	movs	r3, #128	; 0x80
   15bda:	439c      	bics	r4, r3
   15bdc:	3b7d      	subs	r3, #125	; 0x7d
   15bde:	9308      	str	r3, [sp, #32]
   15be0:	930e      	str	r3, [sp, #56]	; 0x38
   15be2:	2300      	movs	r3, #0
   15be4:	9409      	str	r4, [sp, #36]	; 0x24
   15be6:	469a      	mov	sl, r3
   15be8:	9313      	str	r3, [sp, #76]	; 0x4c
   15bea:	e612      	b.n	15812 <_vfprintf_r+0x2ea>
   15bec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15bee:	1d1a      	adds	r2, r3, #4
   15bf0:	681b      	ldr	r3, [r3, #0]
   15bf2:	930b      	str	r3, [sp, #44]	; 0x2c
   15bf4:	2b00      	cmp	r3, #0
   15bf6:	da00      	bge.n	15bfa <_vfprintf_r+0x6d2>
   15bf8:	e578      	b.n	156ec <_vfprintf_r+0x1c4>
   15bfa:	9b07      	ldr	r3, [sp, #28]
   15bfc:	920f      	str	r2, [sp, #60]	; 0x3c
   15bfe:	781b      	ldrb	r3, [r3, #0]
   15c00:	e51b      	b.n	1563a <_vfprintf_r+0x112>
   15c02:	9312      	str	r3, [sp, #72]	; 0x48
   15c04:	2900      	cmp	r1, #0
   15c06:	d001      	beq.n	15c0c <_vfprintf_r+0x6e4>
   15c08:	f000 ffcc 	bl	16ba4 <_vfprintf_r+0x167c>
   15c0c:	2310      	movs	r3, #16
   15c0e:	431c      	orrs	r4, r3
   15c10:	e69a      	b.n	15948 <_vfprintf_r+0x420>
   15c12:	9312      	str	r3, [sp, #72]	; 0x48
   15c14:	e771      	b.n	15afa <_vfprintf_r+0x5d2>
   15c16:	9312      	str	r3, [sp, #72]	; 0x48
   15c18:	e758      	b.n	15acc <_vfprintf_r+0x5a4>
   15c1a:	9312      	str	r3, [sp, #72]	; 0x48
   15c1c:	2900      	cmp	r1, #0
   15c1e:	d001      	beq.n	15c24 <_vfprintf_r+0x6fc>
   15c20:	f000 ffd3 	bl	16bca <_vfprintf_r+0x16a2>
   15c24:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15c26:	2b00      	cmp	r3, #0
   15c28:	d100      	bne.n	15c2c <_vfprintf_r+0x704>
   15c2a:	e18d      	b.n	15f48 <_vfprintf_r+0xa20>
   15c2c:	ad28      	add	r5, sp, #160	; 0xa0
   15c2e:	702b      	strb	r3, [r5, #0]
   15c30:	2300      	movs	r3, #0
   15c32:	aa16      	add	r2, sp, #88	; 0x58
   15c34:	77d3      	strb	r3, [r2, #31]
   15c36:	9409      	str	r4, [sp, #36]	; 0x24
   15c38:	e678      	b.n	1592c <_vfprintf_r+0x404>
   15c3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15c3c:	990a      	ldr	r1, [sp, #40]	; 0x28
   15c3e:	6813      	ldr	r3, [r2, #0]
   15c40:	6019      	str	r1, [r3, #0]
   15c42:	0013      	movs	r3, r2
   15c44:	3304      	adds	r3, #4
   15c46:	930f      	str	r3, [sp, #60]	; 0x3c
   15c48:	e4bc      	b.n	155c4 <_vfprintf_r+0x9c>
   15c4a:	68bc      	ldr	r4, [r7, #8]
   15c4c:	4643      	mov	r3, r8
   15c4e:	2b00      	cmp	r3, #0
   15c50:	d00f      	beq.n	15c72 <_vfprintf_r+0x74a>
   15c52:	aa16      	add	r2, sp, #88	; 0x58
   15c54:	231f      	movs	r3, #31
   15c56:	4694      	mov	ip, r2
   15c58:	4463      	add	r3, ip
   15c5a:	6033      	str	r3, [r6, #0]
   15c5c:	2301      	movs	r3, #1
   15c5e:	6073      	str	r3, [r6, #4]
   15c60:	687b      	ldr	r3, [r7, #4]
   15c62:	3401      	adds	r4, #1
   15c64:	3301      	adds	r3, #1
   15c66:	60bc      	str	r4, [r7, #8]
   15c68:	607b      	str	r3, [r7, #4]
   15c6a:	2b07      	cmp	r3, #7
   15c6c:	dd00      	ble.n	15c70 <_vfprintf_r+0x748>
   15c6e:	e203      	b.n	16078 <_vfprintf_r+0xb50>
   15c70:	3608      	adds	r6, #8
   15c72:	464b      	mov	r3, r9
   15c74:	2b00      	cmp	r3, #0
   15c76:	d00c      	beq.n	15c92 <_vfprintf_r+0x76a>
   15c78:	ab1e      	add	r3, sp, #120	; 0x78
   15c7a:	6033      	str	r3, [r6, #0]
   15c7c:	2302      	movs	r3, #2
   15c7e:	6073      	str	r3, [r6, #4]
   15c80:	687b      	ldr	r3, [r7, #4]
   15c82:	3402      	adds	r4, #2
   15c84:	3301      	adds	r3, #1
   15c86:	60bc      	str	r4, [r7, #8]
   15c88:	607b      	str	r3, [r7, #4]
   15c8a:	2b07      	cmp	r3, #7
   15c8c:	dd00      	ble.n	15c90 <_vfprintf_r+0x768>
   15c8e:	e1fd      	b.n	1608c <_vfprintf_r+0xb64>
   15c90:	3608      	adds	r6, #8
   15c92:	9b10      	ldr	r3, [sp, #64]	; 0x40
   15c94:	2b80      	cmp	r3, #128	; 0x80
   15c96:	d100      	bne.n	15c9a <_vfprintf_r+0x772>
   15c98:	e173      	b.n	15f82 <_vfprintf_r+0xa5a>
   15c9a:	4653      	mov	r3, sl
   15c9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15c9e:	1a9d      	subs	r5, r3, r2
   15ca0:	2d00      	cmp	r5, #0
   15ca2:	dd32      	ble.n	15d0a <_vfprintf_r+0x7e2>
   15ca4:	4a2f      	ldr	r2, [pc, #188]	; (15d64 <_vfprintf_r+0x83c>)
   15ca6:	687b      	ldr	r3, [r7, #4]
   15ca8:	4691      	mov	r9, r2
   15caa:	2d10      	cmp	r5, #16
   15cac:	dd22      	ble.n	15cf4 <_vfprintf_r+0x7cc>
   15cae:	2210      	movs	r2, #16
   15cb0:	4692      	mov	sl, r2
   15cb2:	0022      	movs	r2, r4
   15cb4:	465c      	mov	r4, fp
   15cb6:	e003      	b.n	15cc0 <_vfprintf_r+0x798>
   15cb8:	3d10      	subs	r5, #16
   15cba:	3608      	adds	r6, #8
   15cbc:	2d10      	cmp	r5, #16
   15cbe:	dd17      	ble.n	15cf0 <_vfprintf_r+0x7c8>
   15cc0:	4649      	mov	r1, r9
   15cc2:	6031      	str	r1, [r6, #0]
   15cc4:	4651      	mov	r1, sl
   15cc6:	3210      	adds	r2, #16
   15cc8:	3301      	adds	r3, #1
   15cca:	6071      	str	r1, [r6, #4]
   15ccc:	60ba      	str	r2, [r7, #8]
   15cce:	607b      	str	r3, [r7, #4]
   15cd0:	2b07      	cmp	r3, #7
   15cd2:	ddf1      	ble.n	15cb8 <_vfprintf_r+0x790>
   15cd4:	003a      	movs	r2, r7
   15cd6:	0021      	movs	r1, r4
   15cd8:	9806      	ldr	r0, [sp, #24]
   15cda:	f003 ff17 	bl	19b0c <__sprint_r>
   15cde:	2800      	cmp	r0, #0
   15ce0:	d000      	beq.n	15ce4 <_vfprintf_r+0x7bc>
   15ce2:	e18a      	b.n	15ffa <_vfprintf_r+0xad2>
   15ce4:	3d10      	subs	r5, #16
   15ce6:	68ba      	ldr	r2, [r7, #8]
   15ce8:	687b      	ldr	r3, [r7, #4]
   15cea:	ae32      	add	r6, sp, #200	; 0xc8
   15cec:	2d10      	cmp	r5, #16
   15cee:	dce7      	bgt.n	15cc0 <_vfprintf_r+0x798>
   15cf0:	46a3      	mov	fp, r4
   15cf2:	0014      	movs	r4, r2
   15cf4:	464a      	mov	r2, r9
   15cf6:	1964      	adds	r4, r4, r5
   15cf8:	3301      	adds	r3, #1
   15cfa:	6032      	str	r2, [r6, #0]
   15cfc:	6075      	str	r5, [r6, #4]
   15cfe:	60bc      	str	r4, [r7, #8]
   15d00:	607b      	str	r3, [r7, #4]
   15d02:	2b07      	cmp	r3, #7
   15d04:	dd00      	ble.n	15d08 <_vfprintf_r+0x7e0>
   15d06:	e1ad      	b.n	16064 <_vfprintf_r+0xb3c>
   15d08:	3608      	adds	r6, #8
   15d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15d0c:	05db      	lsls	r3, r3, #23
   15d0e:	d500      	bpl.n	15d12 <_vfprintf_r+0x7ea>
   15d10:	e0be      	b.n	15e90 <_vfprintf_r+0x968>
   15d12:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15d14:	6033      	str	r3, [r6, #0]
   15d16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15d18:	469c      	mov	ip, r3
   15d1a:	6073      	str	r3, [r6, #4]
   15d1c:	687b      	ldr	r3, [r7, #4]
   15d1e:	4464      	add	r4, ip
   15d20:	3301      	adds	r3, #1
   15d22:	60bc      	str	r4, [r7, #8]
   15d24:	607b      	str	r3, [r7, #4]
   15d26:	2b07      	cmp	r3, #7
   15d28:	dd00      	ble.n	15d2c <_vfprintf_r+0x804>
   15d2a:	e0a6      	b.n	15e7a <_vfprintf_r+0x952>
   15d2c:	3608      	adds	r6, #8
   15d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15d30:	075b      	lsls	r3, r3, #29
   15d32:	d54a      	bpl.n	15dca <_vfprintf_r+0x8a2>
   15d34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15d36:	9a08      	ldr	r2, [sp, #32]
   15d38:	1a9d      	subs	r5, r3, r2
   15d3a:	2d00      	cmp	r5, #0
   15d3c:	dd45      	ble.n	15dca <_vfprintf_r+0x8a2>
   15d3e:	4a0a      	ldr	r2, [pc, #40]	; (15d68 <_vfprintf_r+0x840>)
   15d40:	687b      	ldr	r3, [r7, #4]
   15d42:	4690      	mov	r8, r2
   15d44:	2d10      	cmp	r5, #16
   15d46:	dd2f      	ble.n	15da8 <_vfprintf_r+0x880>
   15d48:	2210      	movs	r2, #16
   15d4a:	4691      	mov	r9, r2
   15d4c:	0022      	movs	r2, r4
   15d4e:	465c      	mov	r4, fp
   15d50:	e010      	b.n	15d74 <_vfprintf_r+0x84c>
   15d52:	46c0      	nop			; (mov r8, r8)
   15d54:	0001b988 	.word	0x0001b988
   15d58:	0001b974 	.word	0x0001b974
   15d5c:	7fefffff 	.word	0x7fefffff
   15d60:	0001b964 	.word	0x0001b964
   15d64:	0001bb3c 	.word	0x0001bb3c
   15d68:	0001bb2c 	.word	0x0001bb2c
   15d6c:	3d10      	subs	r5, #16
   15d6e:	3608      	adds	r6, #8
   15d70:	2d10      	cmp	r5, #16
   15d72:	dd17      	ble.n	15da4 <_vfprintf_r+0x87c>
   15d74:	49d1      	ldr	r1, [pc, #836]	; (160bc <_vfprintf_r+0xb94>)
   15d76:	3210      	adds	r2, #16
   15d78:	6031      	str	r1, [r6, #0]
   15d7a:	4649      	mov	r1, r9
   15d7c:	3301      	adds	r3, #1
   15d7e:	6071      	str	r1, [r6, #4]
   15d80:	60ba      	str	r2, [r7, #8]
   15d82:	607b      	str	r3, [r7, #4]
   15d84:	2b07      	cmp	r3, #7
   15d86:	ddf1      	ble.n	15d6c <_vfprintf_r+0x844>
   15d88:	003a      	movs	r2, r7
   15d8a:	0021      	movs	r1, r4
   15d8c:	9806      	ldr	r0, [sp, #24]
   15d8e:	f003 febd 	bl	19b0c <__sprint_r>
   15d92:	2800      	cmp	r0, #0
   15d94:	d000      	beq.n	15d98 <_vfprintf_r+0x870>
   15d96:	e130      	b.n	15ffa <_vfprintf_r+0xad2>
   15d98:	3d10      	subs	r5, #16
   15d9a:	68ba      	ldr	r2, [r7, #8]
   15d9c:	687b      	ldr	r3, [r7, #4]
   15d9e:	ae32      	add	r6, sp, #200	; 0xc8
   15da0:	2d10      	cmp	r5, #16
   15da2:	dce7      	bgt.n	15d74 <_vfprintf_r+0x84c>
   15da4:	46a3      	mov	fp, r4
   15da6:	0014      	movs	r4, r2
   15da8:	4642      	mov	r2, r8
   15daa:	1964      	adds	r4, r4, r5
   15dac:	3301      	adds	r3, #1
   15dae:	c624      	stmia	r6!, {r2, r5}
   15db0:	60bc      	str	r4, [r7, #8]
   15db2:	607b      	str	r3, [r7, #4]
   15db4:	2b07      	cmp	r3, #7
   15db6:	dd08      	ble.n	15dca <_vfprintf_r+0x8a2>
   15db8:	003a      	movs	r2, r7
   15dba:	4659      	mov	r1, fp
   15dbc:	9806      	ldr	r0, [sp, #24]
   15dbe:	f003 fea5 	bl	19b0c <__sprint_r>
   15dc2:	2800      	cmp	r0, #0
   15dc4:	d000      	beq.n	15dc8 <_vfprintf_r+0x8a0>
   15dc6:	e13f      	b.n	16048 <_vfprintf_r+0xb20>
   15dc8:	68bc      	ldr	r4, [r7, #8]
   15dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15dcc:	9908      	ldr	r1, [sp, #32]
   15dce:	428b      	cmp	r3, r1
   15dd0:	da00      	bge.n	15dd4 <_vfprintf_r+0x8ac>
   15dd2:	000b      	movs	r3, r1
   15dd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15dd6:	4694      	mov	ip, r2
   15dd8:	449c      	add	ip, r3
   15dda:	4663      	mov	r3, ip
   15ddc:	930a      	str	r3, [sp, #40]	; 0x28
   15dde:	2c00      	cmp	r4, #0
   15de0:	d000      	beq.n	15de4 <_vfprintf_r+0x8bc>
   15de2:	e129      	b.n	16038 <_vfprintf_r+0xb10>
   15de4:	2300      	movs	r3, #0
   15de6:	ae32      	add	r6, sp, #200	; 0xc8
   15de8:	607b      	str	r3, [r7, #4]
   15dea:	f7ff fbeb 	bl	155c4 <_vfprintf_r+0x9c>
   15dee:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15df0:	2b01      	cmp	r3, #1
   15df2:	dc00      	bgt.n	15df6 <_vfprintf_r+0x8ce>
   15df4:	e103      	b.n	15ffe <_vfprintf_r+0xad6>
   15df6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15df8:	3401      	adds	r4, #1
   15dfa:	6033      	str	r3, [r6, #0]
   15dfc:	2301      	movs	r3, #1
   15dfe:	6073      	str	r3, [r6, #4]
   15e00:	687b      	ldr	r3, [r7, #4]
   15e02:	60bc      	str	r4, [r7, #8]
   15e04:	3301      	adds	r3, #1
   15e06:	607b      	str	r3, [r7, #4]
   15e08:	2b07      	cmp	r3, #7
   15e0a:	dd00      	ble.n	15e0e <_vfprintf_r+0x8e6>
   15e0c:	e2ef      	b.n	163ee <_vfprintf_r+0xec6>
   15e0e:	3608      	adds	r6, #8
   15e10:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15e12:	3301      	adds	r3, #1
   15e14:	6032      	str	r2, [r6, #0]
   15e16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   15e18:	4698      	mov	r8, r3
   15e1a:	4694      	mov	ip, r2
   15e1c:	4464      	add	r4, ip
   15e1e:	6072      	str	r2, [r6, #4]
   15e20:	60bc      	str	r4, [r7, #8]
   15e22:	607b      	str	r3, [r7, #4]
   15e24:	2b07      	cmp	r3, #7
   15e26:	dd00      	ble.n	15e2a <_vfprintf_r+0x902>
   15e28:	e318      	b.n	1645c <_vfprintf_r+0xf34>
   15e2a:	3608      	adds	r6, #8
   15e2c:	2200      	movs	r2, #0
   15e2e:	2300      	movs	r3, #0
   15e30:	9816      	ldr	r0, [sp, #88]	; 0x58
   15e32:	9915      	ldr	r1, [sp, #84]	; 0x54
   15e34:	f7fd fc92 	bl	1375c <__aeabi_dcmpeq>
   15e38:	2800      	cmp	r0, #0
   15e3a:	d000      	beq.n	15e3e <_vfprintf_r+0x916>
   15e3c:	e1f4      	b.n	16228 <_vfprintf_r+0xd00>
   15e3e:	9d11      	ldr	r5, [sp, #68]	; 0x44
   15e40:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15e42:	3501      	adds	r5, #1
   15e44:	3b01      	subs	r3, #1
   15e46:	6035      	str	r5, [r6, #0]
   15e48:	6073      	str	r3, [r6, #4]
   15e4a:	18e4      	adds	r4, r4, r3
   15e4c:	2301      	movs	r3, #1
   15e4e:	469c      	mov	ip, r3
   15e50:	44e0      	add	r8, ip
   15e52:	4643      	mov	r3, r8
   15e54:	60bc      	str	r4, [r7, #8]
   15e56:	607b      	str	r3, [r7, #4]
   15e58:	2b07      	cmp	r3, #7
   15e5a:	dd00      	ble.n	15e5e <_vfprintf_r+0x936>
   15e5c:	e0e0      	b.n	16020 <_vfprintf_r+0xaf8>
   15e5e:	3608      	adds	r6, #8
   15e60:	ab21      	add	r3, sp, #132	; 0x84
   15e62:	6033      	str	r3, [r6, #0]
   15e64:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15e66:	469c      	mov	ip, r3
   15e68:	6073      	str	r3, [r6, #4]
   15e6a:	4643      	mov	r3, r8
   15e6c:	4464      	add	r4, ip
   15e6e:	3301      	adds	r3, #1
   15e70:	60bc      	str	r4, [r7, #8]
   15e72:	607b      	str	r3, [r7, #4]
   15e74:	2b07      	cmp	r3, #7
   15e76:	dc00      	bgt.n	15e7a <_vfprintf_r+0x952>
   15e78:	e758      	b.n	15d2c <_vfprintf_r+0x804>
   15e7a:	003a      	movs	r2, r7
   15e7c:	4659      	mov	r1, fp
   15e7e:	9806      	ldr	r0, [sp, #24]
   15e80:	f003 fe44 	bl	19b0c <__sprint_r>
   15e84:	2800      	cmp	r0, #0
   15e86:	d000      	beq.n	15e8a <_vfprintf_r+0x962>
   15e88:	e0de      	b.n	16048 <_vfprintf_r+0xb20>
   15e8a:	68bc      	ldr	r4, [r7, #8]
   15e8c:	ae32      	add	r6, sp, #200	; 0xc8
   15e8e:	e74e      	b.n	15d2e <_vfprintf_r+0x806>
   15e90:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15e92:	2b65      	cmp	r3, #101	; 0x65
   15e94:	ddab      	ble.n	15dee <_vfprintf_r+0x8c6>
   15e96:	2200      	movs	r2, #0
   15e98:	2300      	movs	r3, #0
   15e9a:	9816      	ldr	r0, [sp, #88]	; 0x58
   15e9c:	9915      	ldr	r1, [sp, #84]	; 0x54
   15e9e:	f7fd fc5d 	bl	1375c <__aeabi_dcmpeq>
   15ea2:	2800      	cmp	r0, #0
   15ea4:	d100      	bne.n	15ea8 <_vfprintf_r+0x980>
   15ea6:	e134      	b.n	16112 <_vfprintf_r+0xbea>
   15ea8:	4b85      	ldr	r3, [pc, #532]	; (160c0 <_vfprintf_r+0xb98>)
   15eaa:	3401      	adds	r4, #1
   15eac:	6033      	str	r3, [r6, #0]
   15eae:	2301      	movs	r3, #1
   15eb0:	6073      	str	r3, [r6, #4]
   15eb2:	687b      	ldr	r3, [r7, #4]
   15eb4:	60bc      	str	r4, [r7, #8]
   15eb6:	3301      	adds	r3, #1
   15eb8:	607b      	str	r3, [r7, #4]
   15eba:	2b07      	cmp	r3, #7
   15ebc:	dd00      	ble.n	15ec0 <_vfprintf_r+0x998>
   15ebe:	e3dc      	b.n	1667a <_vfprintf_r+0x1152>
   15ec0:	3608      	adds	r6, #8
   15ec2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15ec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15ec6:	4293      	cmp	r3, r2
   15ec8:	db03      	blt.n	15ed2 <_vfprintf_r+0x9aa>
   15eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15ecc:	07db      	lsls	r3, r3, #31
   15ece:	d400      	bmi.n	15ed2 <_vfprintf_r+0x9aa>
   15ed0:	e3b7      	b.n	16642 <_vfprintf_r+0x111a>
   15ed2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   15ed4:	68ba      	ldr	r2, [r7, #8]
   15ed6:	6033      	str	r3, [r6, #0]
   15ed8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   15eda:	469c      	mov	ip, r3
   15edc:	6073      	str	r3, [r6, #4]
   15ede:	687b      	ldr	r3, [r7, #4]
   15ee0:	4462      	add	r2, ip
   15ee2:	3301      	adds	r3, #1
   15ee4:	0014      	movs	r4, r2
   15ee6:	60ba      	str	r2, [r7, #8]
   15ee8:	607b      	str	r3, [r7, #4]
   15eea:	2b07      	cmp	r3, #7
   15eec:	dd01      	ble.n	15ef2 <_vfprintf_r+0x9ca>
   15eee:	f000 fc19 	bl	16724 <_vfprintf_r+0x11fc>
   15ef2:	3608      	adds	r6, #8
   15ef4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15ef6:	1e5d      	subs	r5, r3, #1
   15ef8:	2d00      	cmp	r5, #0
   15efa:	dc00      	bgt.n	15efe <_vfprintf_r+0x9d6>
   15efc:	e717      	b.n	15d2e <_vfprintf_r+0x806>
   15efe:	4a71      	ldr	r2, [pc, #452]	; (160c4 <_vfprintf_r+0xb9c>)
   15f00:	687b      	ldr	r3, [r7, #4]
   15f02:	4691      	mov	r9, r2
   15f04:	2d10      	cmp	r5, #16
   15f06:	dc00      	bgt.n	15f0a <_vfprintf_r+0x9e2>
   15f08:	e1c3      	b.n	16292 <_vfprintf_r+0xd6a>
   15f0a:	2210      	movs	r2, #16
   15f0c:	4690      	mov	r8, r2
   15f0e:	0022      	movs	r2, r4
   15f10:	464c      	mov	r4, r9
   15f12:	46d9      	mov	r9, fp
   15f14:	e004      	b.n	15f20 <_vfprintf_r+0x9f8>
   15f16:	3608      	adds	r6, #8
   15f18:	3d10      	subs	r5, #16
   15f1a:	2d10      	cmp	r5, #16
   15f1c:	dc00      	bgt.n	15f20 <_vfprintf_r+0x9f8>
   15f1e:	e37c      	b.n	1661a <_vfprintf_r+0x10f2>
   15f20:	4641      	mov	r1, r8
   15f22:	3210      	adds	r2, #16
   15f24:	3301      	adds	r3, #1
   15f26:	6034      	str	r4, [r6, #0]
   15f28:	6071      	str	r1, [r6, #4]
   15f2a:	60ba      	str	r2, [r7, #8]
   15f2c:	607b      	str	r3, [r7, #4]
   15f2e:	2b07      	cmp	r3, #7
   15f30:	ddf1      	ble.n	15f16 <_vfprintf_r+0x9ee>
   15f32:	003a      	movs	r2, r7
   15f34:	4649      	mov	r1, r9
   15f36:	9806      	ldr	r0, [sp, #24]
   15f38:	f003 fde8 	bl	19b0c <__sprint_r>
   15f3c:	2800      	cmp	r0, #0
   15f3e:	d10b      	bne.n	15f58 <_vfprintf_r+0xa30>
   15f40:	68ba      	ldr	r2, [r7, #8]
   15f42:	687b      	ldr	r3, [r7, #4]
   15f44:	ae32      	add	r6, sp, #200	; 0xc8
   15f46:	e7e7      	b.n	15f18 <_vfprintf_r+0x9f0>
   15f48:	68bb      	ldr	r3, [r7, #8]
   15f4a:	46d9      	mov	r9, fp
   15f4c:	2b00      	cmp	r3, #0
   15f4e:	d001      	beq.n	15f54 <_vfprintf_r+0xa2c>
   15f50:	f000 fd4c 	bl	169ec <_vfprintf_r+0x14c4>
   15f54:	2300      	movs	r3, #0
   15f56:	607b      	str	r3, [r7, #4]
   15f58:	464b      	mov	r3, r9
   15f5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15f5c:	07db      	lsls	r3, r3, #31
   15f5e:	d40d      	bmi.n	15f7c <_vfprintf_r+0xa54>
   15f60:	464b      	mov	r3, r9
   15f62:	899b      	ldrh	r3, [r3, #12]
   15f64:	059a      	lsls	r2, r3, #22
   15f66:	d505      	bpl.n	15f74 <_vfprintf_r+0xa4c>
   15f68:	065b      	lsls	r3, r3, #25
   15f6a:	d401      	bmi.n	15f70 <_vfprintf_r+0xa48>
   15f6c:	f7ff fb8d 	bl	1568a <_vfprintf_r+0x162>
   15f70:	f7ff fb88 	bl	15684 <_vfprintf_r+0x15c>
   15f74:	464b      	mov	r3, r9
   15f76:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15f78:	f002 fbb8 	bl	186ec <__retarget_lock_release_recursive>
   15f7c:	464b      	mov	r3, r9
   15f7e:	899b      	ldrh	r3, [r3, #12]
   15f80:	e7f2      	b.n	15f68 <_vfprintf_r+0xa40>
   15f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15f84:	9a08      	ldr	r2, [sp, #32]
   15f86:	1a9d      	subs	r5, r3, r2
   15f88:	2d00      	cmp	r5, #0
   15f8a:	dc00      	bgt.n	15f8e <_vfprintf_r+0xa66>
   15f8c:	e685      	b.n	15c9a <_vfprintf_r+0x772>
   15f8e:	4a4d      	ldr	r2, [pc, #308]	; (160c4 <_vfprintf_r+0xb9c>)
   15f90:	687b      	ldr	r3, [r7, #4]
   15f92:	4691      	mov	r9, r2
   15f94:	2d10      	cmp	r5, #16
   15f96:	dd24      	ble.n	15fe2 <_vfprintf_r+0xaba>
   15f98:	2210      	movs	r2, #16
   15f9a:	0021      	movs	r1, r4
   15f9c:	4690      	mov	r8, r2
   15f9e:	465c      	mov	r4, fp
   15fa0:	0032      	movs	r2, r6
   15fa2:	464e      	mov	r6, r9
   15fa4:	e003      	b.n	15fae <_vfprintf_r+0xa86>
   15fa6:	3d10      	subs	r5, #16
   15fa8:	3208      	adds	r2, #8
   15faa:	2d10      	cmp	r5, #16
   15fac:	dd15      	ble.n	15fda <_vfprintf_r+0xab2>
   15fae:	4640      	mov	r0, r8
   15fb0:	3110      	adds	r1, #16
   15fb2:	3301      	adds	r3, #1
   15fb4:	6016      	str	r6, [r2, #0]
   15fb6:	6050      	str	r0, [r2, #4]
   15fb8:	60b9      	str	r1, [r7, #8]
   15fba:	607b      	str	r3, [r7, #4]
   15fbc:	2b07      	cmp	r3, #7
   15fbe:	ddf2      	ble.n	15fa6 <_vfprintf_r+0xa7e>
   15fc0:	003a      	movs	r2, r7
   15fc2:	0021      	movs	r1, r4
   15fc4:	9806      	ldr	r0, [sp, #24]
   15fc6:	f003 fda1 	bl	19b0c <__sprint_r>
   15fca:	2800      	cmp	r0, #0
   15fcc:	d115      	bne.n	15ffa <_vfprintf_r+0xad2>
   15fce:	3d10      	subs	r5, #16
   15fd0:	68b9      	ldr	r1, [r7, #8]
   15fd2:	687b      	ldr	r3, [r7, #4]
   15fd4:	aa32      	add	r2, sp, #200	; 0xc8
   15fd6:	2d10      	cmp	r5, #16
   15fd8:	dce9      	bgt.n	15fae <_vfprintf_r+0xa86>
   15fda:	46a3      	mov	fp, r4
   15fdc:	46b1      	mov	r9, r6
   15fde:	000c      	movs	r4, r1
   15fe0:	0016      	movs	r6, r2
   15fe2:	464a      	mov	r2, r9
   15fe4:	1964      	adds	r4, r4, r5
   15fe6:	3301      	adds	r3, #1
   15fe8:	6032      	str	r2, [r6, #0]
   15fea:	6075      	str	r5, [r6, #4]
   15fec:	60bc      	str	r4, [r7, #8]
   15fee:	607b      	str	r3, [r7, #4]
   15ff0:	2b07      	cmp	r3, #7
   15ff2:	dd00      	ble.n	15ff6 <_vfprintf_r+0xace>
   15ff4:	e263      	b.n	164be <_vfprintf_r+0xf96>
   15ff6:	3608      	adds	r6, #8
   15ff8:	e64f      	b.n	15c9a <_vfprintf_r+0x772>
   15ffa:	46a1      	mov	r9, r4
   15ffc:	e7ac      	b.n	15f58 <_vfprintf_r+0xa30>
   15ffe:	2301      	movs	r3, #1
   16000:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16002:	4213      	tst	r3, r2
   16004:	d000      	beq.n	16008 <_vfprintf_r+0xae0>
   16006:	e6f6      	b.n	15df6 <_vfprintf_r+0x8ce>
   16008:	6073      	str	r3, [r6, #4]
   1600a:	687b      	ldr	r3, [r7, #4]
   1600c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1600e:	3301      	adds	r3, #1
   16010:	3401      	adds	r4, #1
   16012:	6032      	str	r2, [r6, #0]
   16014:	60bc      	str	r4, [r7, #8]
   16016:	4698      	mov	r8, r3
   16018:	607b      	str	r3, [r7, #4]
   1601a:	2b07      	cmp	r3, #7
   1601c:	dc00      	bgt.n	16020 <_vfprintf_r+0xaf8>
   1601e:	e71e      	b.n	15e5e <_vfprintf_r+0x936>
   16020:	003a      	movs	r2, r7
   16022:	4659      	mov	r1, fp
   16024:	9806      	ldr	r0, [sp, #24]
   16026:	f003 fd71 	bl	19b0c <__sprint_r>
   1602a:	2800      	cmp	r0, #0
   1602c:	d10c      	bne.n	16048 <_vfprintf_r+0xb20>
   1602e:	687b      	ldr	r3, [r7, #4]
   16030:	68bc      	ldr	r4, [r7, #8]
   16032:	4698      	mov	r8, r3
   16034:	ae32      	add	r6, sp, #200	; 0xc8
   16036:	e713      	b.n	15e60 <_vfprintf_r+0x938>
   16038:	003a      	movs	r2, r7
   1603a:	4659      	mov	r1, fp
   1603c:	9806      	ldr	r0, [sp, #24]
   1603e:	f003 fd65 	bl	19b0c <__sprint_r>
   16042:	2800      	cmp	r0, #0
   16044:	d100      	bne.n	16048 <_vfprintf_r+0xb20>
   16046:	e6cd      	b.n	15de4 <_vfprintf_r+0x8bc>
   16048:	46d9      	mov	r9, fp
   1604a:	e785      	b.n	15f58 <_vfprintf_r+0xa30>
   1604c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1604e:	2b01      	cmp	r3, #1
   16050:	d100      	bne.n	16054 <_vfprintf_r+0xb2c>
   16052:	e148      	b.n	162e6 <_vfprintf_r+0xdbe>
   16054:	2b02      	cmp	r3, #2
   16056:	d123      	bne.n	160a0 <_vfprintf_r+0xb78>
   16058:	9409      	str	r4, [sp, #36]	; 0x24
   1605a:	2300      	movs	r3, #0
   1605c:	2400      	movs	r4, #0
   1605e:	930c      	str	r3, [sp, #48]	; 0x30
   16060:	940d      	str	r4, [sp, #52]	; 0x34
   16062:	e4a1      	b.n	159a8 <_vfprintf_r+0x480>
   16064:	003a      	movs	r2, r7
   16066:	4659      	mov	r1, fp
   16068:	9806      	ldr	r0, [sp, #24]
   1606a:	f003 fd4f 	bl	19b0c <__sprint_r>
   1606e:	2800      	cmp	r0, #0
   16070:	d1ea      	bne.n	16048 <_vfprintf_r+0xb20>
   16072:	68bc      	ldr	r4, [r7, #8]
   16074:	ae32      	add	r6, sp, #200	; 0xc8
   16076:	e648      	b.n	15d0a <_vfprintf_r+0x7e2>
   16078:	003a      	movs	r2, r7
   1607a:	4659      	mov	r1, fp
   1607c:	9806      	ldr	r0, [sp, #24]
   1607e:	f003 fd45 	bl	19b0c <__sprint_r>
   16082:	2800      	cmp	r0, #0
   16084:	d1e0      	bne.n	16048 <_vfprintf_r+0xb20>
   16086:	68bc      	ldr	r4, [r7, #8]
   16088:	ae32      	add	r6, sp, #200	; 0xc8
   1608a:	e5f2      	b.n	15c72 <_vfprintf_r+0x74a>
   1608c:	003a      	movs	r2, r7
   1608e:	4659      	mov	r1, fp
   16090:	9806      	ldr	r0, [sp, #24]
   16092:	f003 fd3b 	bl	19b0c <__sprint_r>
   16096:	2800      	cmp	r0, #0
   16098:	d1d6      	bne.n	16048 <_vfprintf_r+0xb20>
   1609a:	68bc      	ldr	r4, [r7, #8]
   1609c:	ae32      	add	r6, sp, #200	; 0xc8
   1609e:	e5f8      	b.n	15c92 <_vfprintf_r+0x76a>
   160a0:	9409      	str	r4, [sp, #36]	; 0x24
   160a2:	2300      	movs	r3, #0
   160a4:	2400      	movs	r4, #0
   160a6:	930c      	str	r3, [sp, #48]	; 0x30
   160a8:	940d      	str	r4, [sp, #52]	; 0x34
   160aa:	980c      	ldr	r0, [sp, #48]	; 0x30
   160ac:	990d      	ldr	r1, [sp, #52]	; 0x34
   160ae:	4653      	mov	r3, sl
   160b0:	aa32      	add	r2, sp, #200	; 0xc8
   160b2:	4691      	mov	r9, r2
   160b4:	9308      	str	r3, [sp, #32]
   160b6:	46b2      	mov	sl, r6
   160b8:	e007      	b.n	160ca <_vfprintf_r+0xba2>
   160ba:	46c0      	nop			; (mov r8, r8)
   160bc:	0001bb2c 	.word	0x0001bb2c
   160c0:	0001b9a4 	.word	0x0001b9a4
   160c4:	0001bb3c 	.word	0x0001bb3c
   160c8:	46a1      	mov	r9, r4
   160ca:	074a      	lsls	r2, r1, #29
   160cc:	4694      	mov	ip, r2
   160ce:	464b      	mov	r3, r9
   160d0:	4665      	mov	r5, ip
   160d2:	1e5c      	subs	r4, r3, #1
   160d4:	08c6      	lsrs	r6, r0, #3
   160d6:	2307      	movs	r3, #7
   160d8:	08ca      	lsrs	r2, r1, #3
   160da:	4335      	orrs	r5, r6
   160dc:	0011      	movs	r1, r2
   160de:	002a      	movs	r2, r5
   160e0:	4003      	ands	r3, r0
   160e2:	3330      	adds	r3, #48	; 0x30
   160e4:	7023      	strb	r3, [r4, #0]
   160e6:	0028      	movs	r0, r5
   160e8:	430a      	orrs	r2, r1
   160ea:	d1ed      	bne.n	160c8 <_vfprintf_r+0xba0>
   160ec:	900c      	str	r0, [sp, #48]	; 0x30
   160ee:	910d      	str	r1, [sp, #52]	; 0x34
   160f0:	9908      	ldr	r1, [sp, #32]
   160f2:	4656      	mov	r6, sl
   160f4:	468a      	mov	sl, r1
   160f6:	9909      	ldr	r1, [sp, #36]	; 0x24
   160f8:	464a      	mov	r2, r9
   160fa:	9411      	str	r4, [sp, #68]	; 0x44
   160fc:	07c9      	lsls	r1, r1, #31
   160fe:	d500      	bpl.n	16102 <_vfprintf_r+0xbda>
   16100:	e0e0      	b.n	162c4 <_vfprintf_r+0xd9c>
   16102:	ab32      	add	r3, sp, #200	; 0xc8
   16104:	1b1b      	subs	r3, r3, r4
   16106:	930e      	str	r3, [sp, #56]	; 0x38
   16108:	f7ff fb7b 	bl	15802 <_vfprintf_r+0x2da>
   1610c:	9c07      	ldr	r4, [sp, #28]
   1610e:	f7ff fa7d 	bl	1560c <_vfprintf_r+0xe4>
   16112:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16114:	2800      	cmp	r0, #0
   16116:	dc00      	bgt.n	1611a <_vfprintf_r+0xbf2>
   16118:	e2b9      	b.n	1668e <_vfprintf_r+0x1166>
   1611a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1611c:	9914      	ldr	r1, [sp, #80]	; 0x50
   1611e:	0013      	movs	r3, r2
   16120:	4690      	mov	r8, r2
   16122:	428b      	cmp	r3, r1
   16124:	dd00      	ble.n	16128 <_vfprintf_r+0xc00>
   16126:	4688      	mov	r8, r1
   16128:	4643      	mov	r3, r8
   1612a:	2b00      	cmp	r3, #0
   1612c:	dd0c      	ble.n	16148 <_vfprintf_r+0xc20>
   1612e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16130:	4444      	add	r4, r8
   16132:	6033      	str	r3, [r6, #0]
   16134:	4643      	mov	r3, r8
   16136:	6073      	str	r3, [r6, #4]
   16138:	687b      	ldr	r3, [r7, #4]
   1613a:	60bc      	str	r4, [r7, #8]
   1613c:	3301      	adds	r3, #1
   1613e:	607b      	str	r3, [r7, #4]
   16140:	2b07      	cmp	r3, #7
   16142:	dd00      	ble.n	16146 <_vfprintf_r+0xc1e>
   16144:	e389      	b.n	1685a <_vfprintf_r+0x1332>
   16146:	3608      	adds	r6, #8
   16148:	4643      	mov	r3, r8
   1614a:	43db      	mvns	r3, r3
   1614c:	4642      	mov	r2, r8
   1614e:	17db      	asrs	r3, r3, #31
   16150:	4013      	ands	r3, r2
   16152:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16154:	1ad3      	subs	r3, r2, r3
   16156:	4698      	mov	r8, r3
   16158:	2b00      	cmp	r3, #0
   1615a:	dc00      	bgt.n	1615e <_vfprintf_r+0xc36>
   1615c:	e0eb      	b.n	16336 <_vfprintf_r+0xe0e>
   1615e:	2b10      	cmp	r3, #16
   16160:	dc01      	bgt.n	16166 <_vfprintf_r+0xc3e>
   16162:	f000 fcd9 	bl	16b18 <_vfprintf_r+0x15f0>
   16166:	4adc      	ldr	r2, [pc, #880]	; (164d8 <_vfprintf_r+0xfb0>)
   16168:	687b      	ldr	r3, [r7, #4]
   1616a:	4691      	mov	r9, r2
   1616c:	2210      	movs	r2, #16
   1616e:	464d      	mov	r5, r9
   16170:	4692      	mov	sl, r2
   16172:	0022      	movs	r2, r4
   16174:	4644      	mov	r4, r8
   16176:	46d8      	mov	r8, fp
   16178:	e004      	b.n	16184 <_vfprintf_r+0xc5c>
   1617a:	3608      	adds	r6, #8
   1617c:	3c10      	subs	r4, #16
   1617e:	2c10      	cmp	r4, #16
   16180:	dc00      	bgt.n	16184 <_vfprintf_r+0xc5c>
   16182:	e0bf      	b.n	16304 <_vfprintf_r+0xddc>
   16184:	4651      	mov	r1, sl
   16186:	3210      	adds	r2, #16
   16188:	3301      	adds	r3, #1
   1618a:	6035      	str	r5, [r6, #0]
   1618c:	6071      	str	r1, [r6, #4]
   1618e:	60ba      	str	r2, [r7, #8]
   16190:	607b      	str	r3, [r7, #4]
   16192:	2b07      	cmp	r3, #7
   16194:	ddf1      	ble.n	1617a <_vfprintf_r+0xc52>
   16196:	003a      	movs	r2, r7
   16198:	4641      	mov	r1, r8
   1619a:	9806      	ldr	r0, [sp, #24]
   1619c:	f003 fcb6 	bl	19b0c <__sprint_r>
   161a0:	2800      	cmp	r0, #0
   161a2:	d000      	beq.n	161a6 <_vfprintf_r+0xc7e>
   161a4:	e3b6      	b.n	16914 <_vfprintf_r+0x13ec>
   161a6:	68ba      	ldr	r2, [r7, #8]
   161a8:	687b      	ldr	r3, [r7, #4]
   161aa:	ae32      	add	r6, sp, #200	; 0xc8
   161ac:	e7e6      	b.n	1617c <_vfprintf_r+0xc54>
   161ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   161b0:	2b00      	cmp	r3, #0
   161b2:	d100      	bne.n	161b6 <_vfprintf_r+0xc8e>
   161b4:	e092      	b.n	162dc <_vfprintf_r+0xdb4>
   161b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   161b8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   161ba:	ab32      	add	r3, sp, #200	; 0xc8
   161bc:	46b1      	mov	r9, r6
   161be:	001e      	movs	r6, r3
   161c0:	0020      	movs	r0, r4
   161c2:	0029      	movs	r1, r5
   161c4:	220a      	movs	r2, #10
   161c6:	2300      	movs	r3, #0
   161c8:	f7fa fd18 	bl	10bfc <__aeabi_uldivmod>
   161cc:	3e01      	subs	r6, #1
   161ce:	3230      	adds	r2, #48	; 0x30
   161d0:	7032      	strb	r2, [r6, #0]
   161d2:	2300      	movs	r3, #0
   161d4:	0020      	movs	r0, r4
   161d6:	0029      	movs	r1, r5
   161d8:	220a      	movs	r2, #10
   161da:	f7fa fd0f 	bl	10bfc <__aeabi_uldivmod>
   161de:	0003      	movs	r3, r0
   161e0:	0004      	movs	r4, r0
   161e2:	000d      	movs	r5, r1
   161e4:	430b      	orrs	r3, r1
   161e6:	d1eb      	bne.n	161c0 <_vfprintf_r+0xc98>
   161e8:	0032      	movs	r2, r6
   161ea:	ab32      	add	r3, sp, #200	; 0xc8
   161ec:	1a9b      	subs	r3, r3, r2
   161ee:	9611      	str	r6, [sp, #68]	; 0x44
   161f0:	940c      	str	r4, [sp, #48]	; 0x30
   161f2:	950d      	str	r5, [sp, #52]	; 0x34
   161f4:	464e      	mov	r6, r9
   161f6:	930e      	str	r3, [sp, #56]	; 0x38
   161f8:	f7ff fb03 	bl	15802 <_vfprintf_r+0x2da>
   161fc:	2300      	movs	r3, #0
   161fe:	930e      	str	r3, [sp, #56]	; 0x38
   16200:	ab32      	add	r3, sp, #200	; 0xc8
   16202:	9311      	str	r3, [sp, #68]	; 0x44
   16204:	f7ff fafd 	bl	15802 <_vfprintf_r+0x2da>
   16208:	003a      	movs	r2, r7
   1620a:	4659      	mov	r1, fp
   1620c:	9806      	ldr	r0, [sp, #24]
   1620e:	f003 fc7d 	bl	19b0c <__sprint_r>
   16212:	2800      	cmp	r0, #0
   16214:	d000      	beq.n	16218 <_vfprintf_r+0xcf0>
   16216:	e717      	b.n	16048 <_vfprintf_r+0xb20>
   16218:	ab16      	add	r3, sp, #88	; 0x58
   1621a:	7fdb      	ldrb	r3, [r3, #31]
   1621c:	68bc      	ldr	r4, [r7, #8]
   1621e:	4698      	mov	r8, r3
   16220:	ae32      	add	r6, sp, #200	; 0xc8
   16222:	e513      	b.n	15c4c <_vfprintf_r+0x724>
   16224:	46b1      	mov	r9, r6
   16226:	e697      	b.n	15f58 <_vfprintf_r+0xa30>
   16228:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1622a:	1e5d      	subs	r5, r3, #1
   1622c:	2d00      	cmp	r5, #0
   1622e:	dc00      	bgt.n	16232 <_vfprintf_r+0xd0a>
   16230:	e616      	b.n	15e60 <_vfprintf_r+0x938>
   16232:	4ba9      	ldr	r3, [pc, #676]	; (164d8 <_vfprintf_r+0xfb0>)
   16234:	4699      	mov	r9, r3
   16236:	2d10      	cmp	r5, #16
   16238:	dc00      	bgt.n	1623c <_vfprintf_r+0xd14>
   1623a:	e10a      	b.n	16452 <_vfprintf_r+0xf2a>
   1623c:	2310      	movs	r3, #16
   1623e:	0022      	movs	r2, r4
   16240:	469a      	mov	sl, r3
   16242:	465c      	mov	r4, fp
   16244:	4643      	mov	r3, r8
   16246:	e004      	b.n	16252 <_vfprintf_r+0xd2a>
   16248:	3608      	adds	r6, #8
   1624a:	3d10      	subs	r5, #16
   1624c:	2d10      	cmp	r5, #16
   1624e:	dc00      	bgt.n	16252 <_vfprintf_r+0xd2a>
   16250:	e0fc      	b.n	1644c <_vfprintf_r+0xf24>
   16252:	4649      	mov	r1, r9
   16254:	6031      	str	r1, [r6, #0]
   16256:	4651      	mov	r1, sl
   16258:	3210      	adds	r2, #16
   1625a:	3301      	adds	r3, #1
   1625c:	6071      	str	r1, [r6, #4]
   1625e:	60ba      	str	r2, [r7, #8]
   16260:	607b      	str	r3, [r7, #4]
   16262:	2b07      	cmp	r3, #7
   16264:	ddf0      	ble.n	16248 <_vfprintf_r+0xd20>
   16266:	003a      	movs	r2, r7
   16268:	0021      	movs	r1, r4
   1626a:	9806      	ldr	r0, [sp, #24]
   1626c:	f003 fc4e 	bl	19b0c <__sprint_r>
   16270:	2800      	cmp	r0, #0
   16272:	d000      	beq.n	16276 <_vfprintf_r+0xd4e>
   16274:	e6c1      	b.n	15ffa <_vfprintf_r+0xad2>
   16276:	68ba      	ldr	r2, [r7, #8]
   16278:	687b      	ldr	r3, [r7, #4]
   1627a:	ae32      	add	r6, sp, #200	; 0xc8
   1627c:	e7e5      	b.n	1624a <_vfprintf_r+0xd22>
   1627e:	990c      	ldr	r1, [sp, #48]	; 0x30
   16280:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16282:	0008      	movs	r0, r1
   16284:	4310      	orrs	r0, r2
   16286:	2302      	movs	r3, #2
   16288:	0002      	movs	r2, r0
   1628a:	f7ff fa93 	bl	157b4 <_vfprintf_r+0x28c>
   1628e:	46a3      	mov	fp, r4
   16290:	0014      	movs	r4, r2
   16292:	464a      	mov	r2, r9
   16294:	1964      	adds	r4, r4, r5
   16296:	3301      	adds	r3, #1
   16298:	6032      	str	r2, [r6, #0]
   1629a:	6075      	str	r5, [r6, #4]
   1629c:	60bc      	str	r4, [r7, #8]
   1629e:	607b      	str	r3, [r7, #4]
   162a0:	2b07      	cmp	r3, #7
   162a2:	dc00      	bgt.n	162a6 <_vfprintf_r+0xd7e>
   162a4:	e542      	b.n	15d2c <_vfprintf_r+0x804>
   162a6:	e5e8      	b.n	15e7a <_vfprintf_r+0x952>
   162a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   162aa:	681a      	ldr	r2, [r3, #0]
   162ac:	f7ff fa68 	bl	15780 <_vfprintf_r+0x258>
   162b0:	6813      	ldr	r3, [r2, #0]
   162b2:	9308      	str	r3, [sp, #32]
   162b4:	f7ff fb57 	bl	15966 <_vfprintf_r+0x43e>
   162b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   162ba:	681a      	ldr	r2, [r3, #0]
   162bc:	e412      	b.n	15ae4 <_vfprintf_r+0x5bc>
   162be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   162c0:	681a      	ldr	r2, [r3, #0]
   162c2:	e426      	b.n	15b12 <_vfprintf_r+0x5ea>
   162c4:	2b30      	cmp	r3, #48	; 0x30
   162c6:	d100      	bne.n	162ca <_vfprintf_r+0xda2>
   162c8:	e23c      	b.n	16744 <_vfprintf_r+0x121c>
   162ca:	2330      	movs	r3, #48	; 0x30
   162cc:	3a02      	subs	r2, #2
   162ce:	7013      	strb	r3, [r2, #0]
   162d0:	ab32      	add	r3, sp, #200	; 0xc8
   162d2:	1a9b      	subs	r3, r3, r2
   162d4:	930e      	str	r3, [sp, #56]	; 0x38
   162d6:	9211      	str	r2, [sp, #68]	; 0x44
   162d8:	f7ff fa93 	bl	15802 <_vfprintf_r+0x2da>
   162dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   162de:	2b09      	cmp	r3, #9
   162e0:	d900      	bls.n	162e4 <_vfprintf_r+0xdbc>
   162e2:	e768      	b.n	161b6 <_vfprintf_r+0xc8e>
   162e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   162e6:	2227      	movs	r2, #39	; 0x27
   162e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   162ea:	a928      	add	r1, sp, #160	; 0xa0
   162ec:	3330      	adds	r3, #48	; 0x30
   162ee:	548b      	strb	r3, [r1, r2]
   162f0:	2301      	movs	r3, #1
   162f2:	aa16      	add	r2, sp, #88	; 0x58
   162f4:	4694      	mov	ip, r2
   162f6:	930e      	str	r3, [sp, #56]	; 0x38
   162f8:	336e      	adds	r3, #110	; 0x6e
   162fa:	4463      	add	r3, ip
   162fc:	9409      	str	r4, [sp, #36]	; 0x24
   162fe:	9311      	str	r3, [sp, #68]	; 0x44
   16300:	f7ff fa7f 	bl	15802 <_vfprintf_r+0x2da>
   16304:	46c3      	mov	fp, r8
   16306:	46a9      	mov	r9, r5
   16308:	46a0      	mov	r8, r4
   1630a:	0014      	movs	r4, r2
   1630c:	464a      	mov	r2, r9
   1630e:	6032      	str	r2, [r6, #0]
   16310:	4642      	mov	r2, r8
   16312:	4444      	add	r4, r8
   16314:	3301      	adds	r3, #1
   16316:	6072      	str	r2, [r6, #4]
   16318:	60bc      	str	r4, [r7, #8]
   1631a:	607b      	str	r3, [r7, #4]
   1631c:	2b07      	cmp	r3, #7
   1631e:	dc00      	bgt.n	16322 <_vfprintf_r+0xdfa>
   16320:	e18d      	b.n	1663e <_vfprintf_r+0x1116>
   16322:	003a      	movs	r2, r7
   16324:	4659      	mov	r1, fp
   16326:	9806      	ldr	r0, [sp, #24]
   16328:	f003 fbf0 	bl	19b0c <__sprint_r>
   1632c:	2800      	cmp	r0, #0
   1632e:	d000      	beq.n	16332 <_vfprintf_r+0xe0a>
   16330:	e68a      	b.n	16048 <_vfprintf_r+0xb20>
   16332:	68bc      	ldr	r4, [r7, #8]
   16334:	ae32      	add	r6, sp, #200	; 0xc8
   16336:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16338:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1633a:	4293      	cmp	r3, r2
   1633c:	db00      	blt.n	16340 <_vfprintf_r+0xe18>
   1633e:	e179      	b.n	16634 <_vfprintf_r+0x110c>
   16340:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16342:	6032      	str	r2, [r6, #0]
   16344:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16346:	4694      	mov	ip, r2
   16348:	6072      	str	r2, [r6, #4]
   1634a:	687a      	ldr	r2, [r7, #4]
   1634c:	4464      	add	r4, ip
   1634e:	3201      	adds	r2, #1
   16350:	60bc      	str	r4, [r7, #8]
   16352:	607a      	str	r2, [r7, #4]
   16354:	2a07      	cmp	r2, #7
   16356:	dd00      	ble.n	1635a <_vfprintf_r+0xe32>
   16358:	e176      	b.n	16648 <_vfprintf_r+0x1120>
   1635a:	3608      	adds	r6, #8
   1635c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1635e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16360:	1ad3      	subs	r3, r2, r3
   16362:	1a52      	subs	r2, r2, r1
   16364:	4690      	mov	r8, r2
   16366:	429a      	cmp	r2, r3
   16368:	dd00      	ble.n	1636c <_vfprintf_r+0xe44>
   1636a:	4698      	mov	r8, r3
   1636c:	4642      	mov	r2, r8
   1636e:	2a00      	cmp	r2, #0
   16370:	dd0f      	ble.n	16392 <_vfprintf_r+0xe6a>
   16372:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16374:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16376:	468c      	mov	ip, r1
   16378:	4462      	add	r2, ip
   1637a:	6032      	str	r2, [r6, #0]
   1637c:	4642      	mov	r2, r8
   1637e:	6072      	str	r2, [r6, #4]
   16380:	687a      	ldr	r2, [r7, #4]
   16382:	4444      	add	r4, r8
   16384:	3201      	adds	r2, #1
   16386:	60bc      	str	r4, [r7, #8]
   16388:	607a      	str	r2, [r7, #4]
   1638a:	2a07      	cmp	r2, #7
   1638c:	dd00      	ble.n	16390 <_vfprintf_r+0xe68>
   1638e:	e289      	b.n	168a4 <_vfprintf_r+0x137c>
   16390:	3608      	adds	r6, #8
   16392:	4642      	mov	r2, r8
   16394:	43d5      	mvns	r5, r2
   16396:	17ed      	asrs	r5, r5, #31
   16398:	4015      	ands	r5, r2
   1639a:	1b5d      	subs	r5, r3, r5
   1639c:	2d00      	cmp	r5, #0
   1639e:	dc00      	bgt.n	163a2 <_vfprintf_r+0xe7a>
   163a0:	e4c5      	b.n	15d2e <_vfprintf_r+0x806>
   163a2:	4a4d      	ldr	r2, [pc, #308]	; (164d8 <_vfprintf_r+0xfb0>)
   163a4:	687b      	ldr	r3, [r7, #4]
   163a6:	4691      	mov	r9, r2
   163a8:	2d10      	cmp	r5, #16
   163aa:	dc00      	bgt.n	163ae <_vfprintf_r+0xe86>
   163ac:	e771      	b.n	16292 <_vfprintf_r+0xd6a>
   163ae:	2210      	movs	r2, #16
   163b0:	4690      	mov	r8, r2
   163b2:	0022      	movs	r2, r4
   163b4:	465c      	mov	r4, fp
   163b6:	e004      	b.n	163c2 <_vfprintf_r+0xe9a>
   163b8:	3608      	adds	r6, #8
   163ba:	3d10      	subs	r5, #16
   163bc:	2d10      	cmp	r5, #16
   163be:	dc00      	bgt.n	163c2 <_vfprintf_r+0xe9a>
   163c0:	e765      	b.n	1628e <_vfprintf_r+0xd66>
   163c2:	4649      	mov	r1, r9
   163c4:	6031      	str	r1, [r6, #0]
   163c6:	4641      	mov	r1, r8
   163c8:	3210      	adds	r2, #16
   163ca:	3301      	adds	r3, #1
   163cc:	6071      	str	r1, [r6, #4]
   163ce:	60ba      	str	r2, [r7, #8]
   163d0:	607b      	str	r3, [r7, #4]
   163d2:	2b07      	cmp	r3, #7
   163d4:	ddf0      	ble.n	163b8 <_vfprintf_r+0xe90>
   163d6:	003a      	movs	r2, r7
   163d8:	0021      	movs	r1, r4
   163da:	9806      	ldr	r0, [sp, #24]
   163dc:	f003 fb96 	bl	19b0c <__sprint_r>
   163e0:	2800      	cmp	r0, #0
   163e2:	d000      	beq.n	163e6 <_vfprintf_r+0xebe>
   163e4:	e609      	b.n	15ffa <_vfprintf_r+0xad2>
   163e6:	68ba      	ldr	r2, [r7, #8]
   163e8:	687b      	ldr	r3, [r7, #4]
   163ea:	ae32      	add	r6, sp, #200	; 0xc8
   163ec:	e7e5      	b.n	163ba <_vfprintf_r+0xe92>
   163ee:	003a      	movs	r2, r7
   163f0:	4659      	mov	r1, fp
   163f2:	9806      	ldr	r0, [sp, #24]
   163f4:	f003 fb8a 	bl	19b0c <__sprint_r>
   163f8:	2800      	cmp	r0, #0
   163fa:	d000      	beq.n	163fe <_vfprintf_r+0xed6>
   163fc:	e624      	b.n	16048 <_vfprintf_r+0xb20>
   163fe:	68bc      	ldr	r4, [r7, #8]
   16400:	687b      	ldr	r3, [r7, #4]
   16402:	ae32      	add	r6, sp, #200	; 0xc8
   16404:	e504      	b.n	15e10 <_vfprintf_r+0x8e8>
   16406:	2307      	movs	r3, #7
   16408:	3207      	adds	r2, #7
   1640a:	439a      	bics	r2, r3
   1640c:	3301      	adds	r3, #1
   1640e:	469c      	mov	ip, r3
   16410:	4494      	add	ip, r2
   16412:	4663      	mov	r3, ip
   16414:	930f      	str	r3, [sp, #60]	; 0x3c
   16416:	6853      	ldr	r3, [r2, #4]
   16418:	6812      	ldr	r2, [r2, #0]
   1641a:	930d      	str	r3, [sp, #52]	; 0x34
   1641c:	920c      	str	r2, [sp, #48]	; 0x30
   1641e:	f7ff faa7 	bl	15970 <_vfprintf_r+0x448>
   16422:	2207      	movs	r2, #7
   16424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16426:	3307      	adds	r3, #7
   16428:	4393      	bics	r3, r2
   1642a:	3201      	adds	r2, #1
   1642c:	4694      	mov	ip, r2
   1642e:	449c      	add	ip, r3
   16430:	4662      	mov	r2, ip
   16432:	920f      	str	r2, [sp, #60]	; 0x3c
   16434:	681a      	ldr	r2, [r3, #0]
   16436:	685b      	ldr	r3, [r3, #4]
   16438:	0011      	movs	r1, r2
   1643a:	001a      	movs	r2, r3
   1643c:	0008      	movs	r0, r1
   1643e:	4310      	orrs	r0, r2
   16440:	910c      	str	r1, [sp, #48]	; 0x30
   16442:	920d      	str	r2, [sp, #52]	; 0x34
   16444:	2300      	movs	r3, #0
   16446:	0002      	movs	r2, r0
   16448:	f7ff f9b4 	bl	157b4 <_vfprintf_r+0x28c>
   1644c:	46a3      	mov	fp, r4
   1644e:	4698      	mov	r8, r3
   16450:	0014      	movs	r4, r2
   16452:	464b      	mov	r3, r9
   16454:	6075      	str	r5, [r6, #4]
   16456:	6033      	str	r3, [r6, #0]
   16458:	1964      	adds	r4, r4, r5
   1645a:	e4f7      	b.n	15e4c <_vfprintf_r+0x924>
   1645c:	003a      	movs	r2, r7
   1645e:	4659      	mov	r1, fp
   16460:	9806      	ldr	r0, [sp, #24]
   16462:	f003 fb53 	bl	19b0c <__sprint_r>
   16466:	2800      	cmp	r0, #0
   16468:	d000      	beq.n	1646c <_vfprintf_r+0xf44>
   1646a:	e5ed      	b.n	16048 <_vfprintf_r+0xb20>
   1646c:	687b      	ldr	r3, [r7, #4]
   1646e:	68bc      	ldr	r4, [r7, #8]
   16470:	4698      	mov	r8, r3
   16472:	ae32      	add	r6, sp, #200	; 0xc8
   16474:	e4da      	b.n	15e2c <_vfprintf_r+0x904>
   16476:	2207      	movs	r2, #7
   16478:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1647a:	3307      	adds	r3, #7
   1647c:	4393      	bics	r3, r2
   1647e:	3201      	adds	r2, #1
   16480:	4694      	mov	ip, r2
   16482:	449c      	add	ip, r3
   16484:	4662      	mov	r2, ip
   16486:	920f      	str	r2, [sp, #60]	; 0x3c
   16488:	681a      	ldr	r2, [r3, #0]
   1648a:	685b      	ldr	r3, [r3, #4]
   1648c:	0011      	movs	r1, r2
   1648e:	001a      	movs	r2, r3
   16490:	0008      	movs	r0, r1
   16492:	4310      	orrs	r0, r2
   16494:	910c      	str	r1, [sp, #48]	; 0x30
   16496:	920d      	str	r2, [sp, #52]	; 0x34
   16498:	2301      	movs	r3, #1
   1649a:	0002      	movs	r2, r0
   1649c:	f7ff f98a 	bl	157b4 <_vfprintf_r+0x28c>
   164a0:	2207      	movs	r2, #7
   164a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   164a4:	3307      	adds	r3, #7
   164a6:	4393      	bics	r3, r2
   164a8:	3201      	adds	r2, #1
   164aa:	4694      	mov	ip, r2
   164ac:	449c      	add	ip, r3
   164ae:	4662      	mov	r2, ip
   164b0:	920f      	str	r2, [sp, #60]	; 0x3c
   164b2:	681a      	ldr	r2, [r3, #0]
   164b4:	685b      	ldr	r3, [r3, #4]
   164b6:	920c      	str	r2, [sp, #48]	; 0x30
   164b8:	930d      	str	r3, [sp, #52]	; 0x34
   164ba:	f7ff f966 	bl	1578a <_vfprintf_r+0x262>
   164be:	003a      	movs	r2, r7
   164c0:	4659      	mov	r1, fp
   164c2:	9806      	ldr	r0, [sp, #24]
   164c4:	f003 fb22 	bl	19b0c <__sprint_r>
   164c8:	2800      	cmp	r0, #0
   164ca:	d000      	beq.n	164ce <_vfprintf_r+0xfa6>
   164cc:	e5bc      	b.n	16048 <_vfprintf_r+0xb20>
   164ce:	68bc      	ldr	r4, [r7, #8]
   164d0:	ae32      	add	r6, sp, #200	; 0xc8
   164d2:	f7ff fbe2 	bl	15c9a <_vfprintf_r+0x772>
   164d6:	46c0      	nop			; (mov r8, r8)
   164d8:	0001bb3c 	.word	0x0001bb3c
   164dc:	980c      	ldr	r0, [sp, #48]	; 0x30
   164de:	990d      	ldr	r1, [sp, #52]	; 0x34
   164e0:	2300      	movs	r3, #0
   164e2:	4242      	negs	r2, r0
   164e4:	418b      	sbcs	r3, r1
   164e6:	0011      	movs	r1, r2
   164e8:	001a      	movs	r2, r3
   164ea:	232d      	movs	r3, #45	; 0x2d
   164ec:	a816      	add	r0, sp, #88	; 0x58
   164ee:	77c3      	strb	r3, [r0, #31]
   164f0:	0008      	movs	r0, r1
   164f2:	4310      	orrs	r0, r2
   164f4:	910c      	str	r1, [sp, #48]	; 0x30
   164f6:	920d      	str	r2, [sp, #52]	; 0x34
   164f8:	4698      	mov	r8, r3
   164fa:	0002      	movs	r2, r0
   164fc:	3b2c      	subs	r3, #44	; 0x2c
   164fe:	f7ff f95d 	bl	157bc <_vfprintf_r+0x294>
   16502:	9916      	ldr	r1, [sp, #88]	; 0x58
   16504:	9d15      	ldr	r5, [sp, #84]	; 0x54
   16506:	000a      	movs	r2, r1
   16508:	0008      	movs	r0, r1
   1650a:	002b      	movs	r3, r5
   1650c:	0029      	movs	r1, r5
   1650e:	f003 fdbd 	bl	1a08c <__aeabi_dcmpun>
   16512:	2800      	cmp	r0, #0
   16514:	d000      	beq.n	16518 <_vfprintf_r+0xff0>
   16516:	e2c6      	b.n	16aa6 <_vfprintf_r+0x157e>
   16518:	4653      	mov	r3, sl
   1651a:	3301      	adds	r3, #1
   1651c:	d100      	bne.n	16520 <_vfprintf_r+0xff8>
   1651e:	e09f      	b.n	16660 <_vfprintf_r+0x1138>
   16520:	2320      	movs	r3, #32
   16522:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16524:	439a      	bics	r2, r3
   16526:	920e      	str	r2, [sp, #56]	; 0x38
   16528:	2a47      	cmp	r2, #71	; 0x47
   1652a:	d100      	bne.n	1652e <_vfprintf_r+0x1006>
   1652c:	e1a1      	b.n	16872 <_vfprintf_r+0x134a>
   1652e:	2380      	movs	r3, #128	; 0x80
   16530:	005b      	lsls	r3, r3, #1
   16532:	4323      	orrs	r3, r4
   16534:	9309      	str	r3, [sp, #36]	; 0x24
   16536:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16538:	2b00      	cmp	r3, #0
   1653a:	da00      	bge.n	1653e <_vfprintf_r+0x1016>
   1653c:	e1ed      	b.n	1691a <_vfprintf_r+0x13f2>
   1653e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16540:	9308      	str	r3, [sp, #32]
   16542:	2300      	movs	r3, #0
   16544:	4691      	mov	r9, r2
   16546:	9310      	str	r3, [sp, #64]	; 0x40
   16548:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1654a:	2b66      	cmp	r3, #102	; 0x66
   1654c:	d100      	bne.n	16550 <_vfprintf_r+0x1028>
   1654e:	e1b8      	b.n	168c2 <_vfprintf_r+0x139a>
   16550:	2b46      	cmp	r3, #70	; 0x46
   16552:	d100      	bne.n	16556 <_vfprintf_r+0x102e>
   16554:	e237      	b.n	169c6 <_vfprintf_r+0x149e>
   16556:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16558:	9806      	ldr	r0, [sp, #24]
   1655a:	3a45      	subs	r2, #69	; 0x45
   1655c:	0013      	movs	r3, r2
   1655e:	4259      	negs	r1, r3
   16560:	4159      	adcs	r1, r3
   16562:	ab20      	add	r3, sp, #128	; 0x80
   16564:	000d      	movs	r5, r1
   16566:	9303      	str	r3, [sp, #12]
   16568:	ab1f      	add	r3, sp, #124	; 0x7c
   1656a:	9302      	str	r3, [sp, #8]
   1656c:	2302      	movs	r3, #2
   1656e:	aa23      	add	r2, sp, #140	; 0x8c
   16570:	4455      	add	r5, sl
   16572:	921b      	str	r2, [sp, #108]	; 0x6c
   16574:	9204      	str	r2, [sp, #16]
   16576:	9300      	str	r3, [sp, #0]
   16578:	9501      	str	r5, [sp, #4]
   1657a:	9b08      	ldr	r3, [sp, #32]
   1657c:	464a      	mov	r2, r9
   1657e:	f000 fcab 	bl	16ed8 <_dtoa_r>
   16582:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16584:	9011      	str	r0, [sp, #68]	; 0x44
   16586:	2b67      	cmp	r3, #103	; 0x67
   16588:	d000      	beq.n	1658c <_vfprintf_r+0x1064>
   1658a:	e20b      	b.n	169a4 <_vfprintf_r+0x147c>
   1658c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1658e:	4698      	mov	r8, r3
   16590:	44a8      	add	r8, r5
   16592:	07e3      	lsls	r3, r4, #31
   16594:	d400      	bmi.n	16598 <_vfprintf_r+0x1070>
   16596:	e277      	b.n	16a88 <_vfprintf_r+0x1560>
   16598:	2300      	movs	r3, #0
   1659a:	2200      	movs	r2, #0
   1659c:	4648      	mov	r0, r9
   1659e:	9908      	ldr	r1, [sp, #32]
   165a0:	f7fd f8dc 	bl	1375c <__aeabi_dcmpeq>
   165a4:	4643      	mov	r3, r8
   165a6:	2800      	cmp	r0, #0
   165a8:	d10a      	bne.n	165c0 <_vfprintf_r+0x1098>
   165aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   165ac:	4543      	cmp	r3, r8
   165ae:	d207      	bcs.n	165c0 <_vfprintf_r+0x1098>
   165b0:	2130      	movs	r1, #48	; 0x30
   165b2:	4640      	mov	r0, r8
   165b4:	1c5a      	adds	r2, r3, #1
   165b6:	9223      	str	r2, [sp, #140]	; 0x8c
   165b8:	7019      	strb	r1, [r3, #0]
   165ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   165bc:	4298      	cmp	r0, r3
   165be:	d8f9      	bhi.n	165b4 <_vfprintf_r+0x108c>
   165c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   165c2:	1a9b      	subs	r3, r3, r2
   165c4:	9314      	str	r3, [sp, #80]	; 0x50
   165c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   165c8:	2b47      	cmp	r3, #71	; 0x47
   165ca:	d100      	bne.n	165ce <_vfprintf_r+0x10a6>
   165cc:	e0d0      	b.n	16770 <_vfprintf_r+0x1248>
   165ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
   165d0:	2b65      	cmp	r3, #101	; 0x65
   165d2:	dc00      	bgt.n	165d6 <_vfprintf_r+0x10ae>
   165d4:	e2d5      	b.n	16b82 <_vfprintf_r+0x165a>
   165d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   165d8:	2b66      	cmp	r3, #102	; 0x66
   165da:	d100      	bne.n	165de <_vfprintf_r+0x10b6>
   165dc:	e1c6      	b.n	1696c <_vfprintf_r+0x1444>
   165de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   165e0:	9313      	str	r3, [sp, #76]	; 0x4c
   165e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   165e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   165e6:	0019      	movs	r1, r3
   165e8:	4291      	cmp	r1, r2
   165ea:	dd00      	ble.n	165ee <_vfprintf_r+0x10c6>
   165ec:	e1a0      	b.n	16930 <_vfprintf_r+0x1408>
   165ee:	07e3      	lsls	r3, r4, #31
   165f0:	d500      	bpl.n	165f4 <_vfprintf_r+0x10cc>
   165f2:	e242      	b.n	16a7a <_vfprintf_r+0x1552>
   165f4:	43d3      	mvns	r3, r2
   165f6:	17db      	asrs	r3, r3, #31
   165f8:	0011      	movs	r1, r2
   165fa:	401a      	ands	r2, r3
   165fc:	2367      	movs	r3, #103	; 0x67
   165fe:	9208      	str	r2, [sp, #32]
   16600:	910e      	str	r1, [sp, #56]	; 0x38
   16602:	9312      	str	r3, [sp, #72]	; 0x48
   16604:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16606:	2b00      	cmp	r3, #0
   16608:	d000      	beq.n	1660c <_vfprintf_r+0x10e4>
   1660a:	e0a9      	b.n	16760 <_vfprintf_r+0x1238>
   1660c:	ab16      	add	r3, sp, #88	; 0x58
   1660e:	7fdb      	ldrb	r3, [r3, #31]
   16610:	4698      	mov	r8, r3
   16612:	2300      	movs	r3, #0
   16614:	469a      	mov	sl, r3
   16616:	f7ff f8fc 	bl	15812 <_vfprintf_r+0x2ea>
   1661a:	46cb      	mov	fp, r9
   1661c:	46a1      	mov	r9, r4
   1661e:	0014      	movs	r4, r2
   16620:	e637      	b.n	16292 <_vfprintf_r+0xd6a>
   16622:	464b      	mov	r3, r9
   16624:	6d98      	ldr	r0, [r3, #88]	; 0x58
   16626:	f002 f861 	bl	186ec <__retarget_lock_release_recursive>
   1662a:	2301      	movs	r3, #1
   1662c:	425b      	negs	r3, r3
   1662e:	930a      	str	r3, [sp, #40]	; 0x28
   16630:	f7ff f82b 	bl	1568a <_vfprintf_r+0x162>
   16634:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16636:	07d2      	lsls	r2, r2, #31
   16638:	d400      	bmi.n	1663c <_vfprintf_r+0x1114>
   1663a:	e68f      	b.n	1635c <_vfprintf_r+0xe34>
   1663c:	e680      	b.n	16340 <_vfprintf_r+0xe18>
   1663e:	3608      	adds	r6, #8
   16640:	e679      	b.n	16336 <_vfprintf_r+0xe0e>
   16642:	68bc      	ldr	r4, [r7, #8]
   16644:	f7ff fb73 	bl	15d2e <_vfprintf_r+0x806>
   16648:	003a      	movs	r2, r7
   1664a:	4659      	mov	r1, fp
   1664c:	9806      	ldr	r0, [sp, #24]
   1664e:	f003 fa5d 	bl	19b0c <__sprint_r>
   16652:	2800      	cmp	r0, #0
   16654:	d000      	beq.n	16658 <_vfprintf_r+0x1130>
   16656:	e4f7      	b.n	16048 <_vfprintf_r+0xb20>
   16658:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1665a:	68bc      	ldr	r4, [r7, #8]
   1665c:	ae32      	add	r6, sp, #200	; 0xc8
   1665e:	e67d      	b.n	1635c <_vfprintf_r+0xe34>
   16660:	2320      	movs	r3, #32
   16662:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16664:	439a      	bics	r2, r3
   16666:	3b1a      	subs	r3, #26
   16668:	920e      	str	r2, [sp, #56]	; 0x38
   1666a:	469a      	mov	sl, r3
   1666c:	e75f      	b.n	1652e <_vfprintf_r+0x1006>
   1666e:	232d      	movs	r3, #45	; 0x2d
   16670:	aa16      	add	r2, sp, #88	; 0x58
   16672:	77d3      	strb	r3, [r2, #31]
   16674:	4698      	mov	r8, r3
   16676:	f7ff faa8 	bl	15bca <_vfprintf_r+0x6a2>
   1667a:	003a      	movs	r2, r7
   1667c:	4659      	mov	r1, fp
   1667e:	9806      	ldr	r0, [sp, #24]
   16680:	f003 fa44 	bl	19b0c <__sprint_r>
   16684:	2800      	cmp	r0, #0
   16686:	d000      	beq.n	1668a <_vfprintf_r+0x1162>
   16688:	e4de      	b.n	16048 <_vfprintf_r+0xb20>
   1668a:	ae32      	add	r6, sp, #200	; 0xc8
   1668c:	e419      	b.n	15ec2 <_vfprintf_r+0x99a>
   1668e:	4be3      	ldr	r3, [pc, #908]	; (16a1c <_vfprintf_r+0x14f4>)
   16690:	3401      	adds	r4, #1
   16692:	6033      	str	r3, [r6, #0]
   16694:	2301      	movs	r3, #1
   16696:	6073      	str	r3, [r6, #4]
   16698:	687b      	ldr	r3, [r7, #4]
   1669a:	60bc      	str	r4, [r7, #8]
   1669c:	3301      	adds	r3, #1
   1669e:	607b      	str	r3, [r7, #4]
   166a0:	2b07      	cmp	r3, #7
   166a2:	dd00      	ble.n	166a6 <_vfprintf_r+0x117e>
   166a4:	e155      	b.n	16952 <_vfprintf_r+0x142a>
   166a6:	3608      	adds	r6, #8
   166a8:	2800      	cmp	r0, #0
   166aa:	d107      	bne.n	166bc <_vfprintf_r+0x1194>
   166ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
   166ae:	2b00      	cmp	r3, #0
   166b0:	d104      	bne.n	166bc <_vfprintf_r+0x1194>
   166b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   166b4:	07db      	lsls	r3, r3, #31
   166b6:	d401      	bmi.n	166bc <_vfprintf_r+0x1194>
   166b8:	f7ff fb39 	bl	15d2e <_vfprintf_r+0x806>
   166bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
   166be:	6033      	str	r3, [r6, #0]
   166c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   166c2:	1919      	adds	r1, r3, r4
   166c4:	6073      	str	r3, [r6, #4]
   166c6:	687b      	ldr	r3, [r7, #4]
   166c8:	60b9      	str	r1, [r7, #8]
   166ca:	3301      	adds	r3, #1
   166cc:	607b      	str	r3, [r7, #4]
   166ce:	2b07      	cmp	r3, #7
   166d0:	dd00      	ble.n	166d4 <_vfprintf_r+0x11ac>
   166d2:	e1c4      	b.n	16a5e <_vfprintf_r+0x1536>
   166d4:	0032      	movs	r2, r6
   166d6:	3208      	adds	r2, #8
   166d8:	2800      	cmp	r0, #0
   166da:	da00      	bge.n	166de <_vfprintf_r+0x11b6>
   166dc:	e195      	b.n	16a0a <_vfprintf_r+0x14e2>
   166de:	9811      	ldr	r0, [sp, #68]	; 0x44
   166e0:	3301      	adds	r3, #1
   166e2:	6010      	str	r0, [r2, #0]
   166e4:	9814      	ldr	r0, [sp, #80]	; 0x50
   166e6:	607b      	str	r3, [r7, #4]
   166e8:	1844      	adds	r4, r0, r1
   166ea:	6050      	str	r0, [r2, #4]
   166ec:	60bc      	str	r4, [r7, #8]
   166ee:	2b07      	cmp	r3, #7
   166f0:	dd01      	ble.n	166f6 <_vfprintf_r+0x11ce>
   166f2:	f7ff fbc2 	bl	15e7a <_vfprintf_r+0x952>
   166f6:	3208      	adds	r2, #8
   166f8:	0016      	movs	r6, r2
   166fa:	f7ff fb18 	bl	15d2e <_vfprintf_r+0x806>
   166fe:	990f      	ldr	r1, [sp, #60]	; 0x3c
   16700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16702:	680b      	ldr	r3, [r1, #0]
   16704:	601a      	str	r2, [r3, #0]
   16706:	17d2      	asrs	r2, r2, #31
   16708:	605a      	str	r2, [r3, #4]
   1670a:	000b      	movs	r3, r1
   1670c:	3304      	adds	r3, #4
   1670e:	930f      	str	r3, [sp, #60]	; 0x3c
   16710:	f7fe ff58 	bl	155c4 <_vfprintf_r+0x9c>
   16714:	464b      	mov	r3, r9
   16716:	9a07      	ldr	r2, [sp, #28]
   16718:	431c      	orrs	r4, r3
   1671a:	3201      	adds	r2, #1
   1671c:	7813      	ldrb	r3, [r2, #0]
   1671e:	9207      	str	r2, [sp, #28]
   16720:	f7fe ff8b 	bl	1563a <_vfprintf_r+0x112>
   16724:	003a      	movs	r2, r7
   16726:	4659      	mov	r1, fp
   16728:	9806      	ldr	r0, [sp, #24]
   1672a:	f003 f9ef 	bl	19b0c <__sprint_r>
   1672e:	2800      	cmp	r0, #0
   16730:	d000      	beq.n	16734 <_vfprintf_r+0x120c>
   16732:	e489      	b.n	16048 <_vfprintf_r+0xb20>
   16734:	68bc      	ldr	r4, [r7, #8]
   16736:	ae32      	add	r6, sp, #200	; 0xc8
   16738:	f7ff fbdc 	bl	15ef4 <_vfprintf_r+0x9cc>
   1673c:	4bb8      	ldr	r3, [pc, #736]	; (16a20 <_vfprintf_r+0x14f8>)
   1673e:	9311      	str	r3, [sp, #68]	; 0x44
   16740:	f7ff fa4a 	bl	15bd8 <_vfprintf_r+0x6b0>
   16744:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16746:	ab32      	add	r3, sp, #200	; 0xc8
   16748:	1a9b      	subs	r3, r3, r2
   1674a:	930e      	str	r3, [sp, #56]	; 0x38
   1674c:	f7ff f859 	bl	15802 <_vfprintf_r+0x2da>
   16750:	9811      	ldr	r0, [sp, #68]	; 0x44
   16752:	f7fd fbb3 	bl	13ebc <strlen>
   16756:	0002      	movs	r2, r0
   16758:	900e      	str	r0, [sp, #56]	; 0x38
   1675a:	0003      	movs	r3, r0
   1675c:	f7ff f9a1 	bl	15aa2 <_vfprintf_r+0x57a>
   16760:	232d      	movs	r3, #45	; 0x2d
   16762:	aa16      	add	r2, sp, #88	; 0x58
   16764:	77d3      	strb	r3, [r2, #31]
   16766:	4698      	mov	r8, r3
   16768:	2300      	movs	r3, #0
   1676a:	469a      	mov	sl, r3
   1676c:	f7ff f854 	bl	15818 <_vfprintf_r+0x2f0>
   16770:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16772:	9313      	str	r3, [sp, #76]	; 0x4c
   16774:	1cda      	adds	r2, r3, #3
   16776:	db02      	blt.n	1677e <_vfprintf_r+0x1256>
   16778:	459a      	cmp	sl, r3
   1677a:	db00      	blt.n	1677e <_vfprintf_r+0x1256>
   1677c:	e731      	b.n	165e2 <_vfprintf_r+0x10ba>
   1677e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16780:	3b02      	subs	r3, #2
   16782:	9312      	str	r3, [sp, #72]	; 0x48
   16784:	222c      	movs	r2, #44	; 0x2c
   16786:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16788:	2148      	movs	r1, #72	; 0x48
   1678a:	1e5d      	subs	r5, r3, #1
   1678c:	ab16      	add	r3, sp, #88	; 0x58
   1678e:	189b      	adds	r3, r3, r2
   16790:	466a      	mov	r2, sp
   16792:	1852      	adds	r2, r2, r1
   16794:	7812      	ldrb	r2, [r2, #0]
   16796:	951f      	str	r5, [sp, #124]	; 0x7c
   16798:	701a      	strb	r2, [r3, #0]
   1679a:	2d00      	cmp	r5, #0
   1679c:	da00      	bge.n	167a0 <_vfprintf_r+0x1278>
   1679e:	e1cb      	b.n	16b38 <_vfprintf_r+0x1610>
   167a0:	212d      	movs	r1, #45	; 0x2d
   167a2:	232b      	movs	r3, #43	; 0x2b
   167a4:	aa16      	add	r2, sp, #88	; 0x58
   167a6:	1852      	adds	r2, r2, r1
   167a8:	7013      	strb	r3, [r2, #0]
   167aa:	2d09      	cmp	r5, #9
   167ac:	dc00      	bgt.n	167b0 <_vfprintf_r+0x1288>
   167ae:	e16d      	b.n	16a8c <_vfprintf_r+0x1564>
   167b0:	aa16      	add	r2, sp, #88	; 0x58
   167b2:	233b      	movs	r3, #59	; 0x3b
   167b4:	4694      	mov	ip, r2
   167b6:	4463      	add	r3, ip
   167b8:	469a      	mov	sl, r3
   167ba:	46b1      	mov	r9, r6
   167bc:	46a0      	mov	r8, r4
   167be:	4656      	mov	r6, sl
   167c0:	e000      	b.n	167c4 <_vfprintf_r+0x129c>
   167c2:	0026      	movs	r6, r4
   167c4:	0028      	movs	r0, r5
   167c6:	210a      	movs	r1, #10
   167c8:	f7fa f9d8 	bl	10b7c <__aeabi_idivmod>
   167cc:	1e74      	subs	r4, r6, #1
   167ce:	3130      	adds	r1, #48	; 0x30
   167d0:	7021      	strb	r1, [r4, #0]
   167d2:	0028      	movs	r0, r5
   167d4:	210a      	movs	r1, #10
   167d6:	f7fa f8eb 	bl	109b0 <__divsi3>
   167da:	0005      	movs	r5, r0
   167dc:	2809      	cmp	r0, #9
   167de:	dcf0      	bgt.n	167c2 <_vfprintf_r+0x129a>
   167e0:	0023      	movs	r3, r4
   167e2:	4644      	mov	r4, r8
   167e4:	46b0      	mov	r8, r6
   167e6:	464e      	mov	r6, r9
   167e8:	4699      	mov	r9, r3
   167ea:	0003      	movs	r3, r0
   167ec:	3330      	adds	r3, #48	; 0x30
   167ee:	b2d8      	uxtb	r0, r3
   167f0:	4643      	mov	r3, r8
   167f2:	3b02      	subs	r3, #2
   167f4:	7018      	strb	r0, [r3, #0]
   167f6:	459a      	cmp	sl, r3
   167f8:	d800      	bhi.n	167fc <_vfprintf_r+0x12d4>
   167fa:	e1f6      	b.n	16bea <_vfprintf_r+0x16c2>
   167fc:	4642      	mov	r2, r8
   167fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   16800:	4645      	mov	r5, r8
   16802:	1a99      	subs	r1, r3, r2
   16804:	2301      	movs	r3, #1
   16806:	3107      	adds	r1, #7
   16808:	425b      	negs	r3, r3
   1680a:	e001      	b.n	16810 <_vfprintf_r+0x12e8>
   1680c:	5ce8      	ldrb	r0, [r5, r3]
   1680e:	3301      	adds	r3, #1
   16810:	aa21      	add	r2, sp, #132	; 0x84
   16812:	18d2      	adds	r2, r2, r3
   16814:	70d0      	strb	r0, [r2, #3]
   16816:	428b      	cmp	r3, r1
   16818:	d1f8      	bne.n	1680c <_vfprintf_r+0x12e4>
   1681a:	a916      	add	r1, sp, #88	; 0x58
   1681c:	468c      	mov	ip, r1
   1681e:	222e      	movs	r2, #46	; 0x2e
   16820:	464b      	mov	r3, r9
   16822:	4462      	add	r2, ip
   16824:	4694      	mov	ip, r2
   16826:	1afb      	subs	r3, r7, r3
   16828:	4463      	add	r3, ip
   1682a:	aa21      	add	r2, sp, #132	; 0x84
   1682c:	9914      	ldr	r1, [sp, #80]	; 0x50
   1682e:	1a9b      	subs	r3, r3, r2
   16830:	469c      	mov	ip, r3
   16832:	000a      	movs	r2, r1
   16834:	4462      	add	r2, ip
   16836:	931a      	str	r3, [sp, #104]	; 0x68
   16838:	920e      	str	r2, [sp, #56]	; 0x38
   1683a:	2901      	cmp	r1, #1
   1683c:	dc00      	bgt.n	16840 <_vfprintf_r+0x1318>
   1683e:	e170      	b.n	16b22 <_vfprintf_r+0x15fa>
   16840:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16844:	4694      	mov	ip, r2
   16846:	4463      	add	r3, ip
   16848:	001a      	movs	r2, r3
   1684a:	930e      	str	r3, [sp, #56]	; 0x38
   1684c:	43db      	mvns	r3, r3
   1684e:	17db      	asrs	r3, r3, #31
   16850:	401a      	ands	r2, r3
   16852:	2300      	movs	r3, #0
   16854:	9208      	str	r2, [sp, #32]
   16856:	9313      	str	r3, [sp, #76]	; 0x4c
   16858:	e6d4      	b.n	16604 <_vfprintf_r+0x10dc>
   1685a:	003a      	movs	r2, r7
   1685c:	4659      	mov	r1, fp
   1685e:	9806      	ldr	r0, [sp, #24]
   16860:	f003 f954 	bl	19b0c <__sprint_r>
   16864:	2800      	cmp	r0, #0
   16866:	d001      	beq.n	1686c <_vfprintf_r+0x1344>
   16868:	f7ff fbee 	bl	16048 <_vfprintf_r+0xb20>
   1686c:	68bc      	ldr	r4, [r7, #8]
   1686e:	ae32      	add	r6, sp, #200	; 0xc8
   16870:	e46a      	b.n	16148 <_vfprintf_r+0xc20>
   16872:	4653      	mov	r3, sl
   16874:	2b00      	cmp	r3, #0
   16876:	d000      	beq.n	1687a <_vfprintf_r+0x1352>
   16878:	e659      	b.n	1652e <_vfprintf_r+0x1006>
   1687a:	3301      	adds	r3, #1
   1687c:	469a      	mov	sl, r3
   1687e:	e656      	b.n	1652e <_vfprintf_r+0x1006>
   16880:	4653      	mov	r3, sl
   16882:	9308      	str	r3, [sp, #32]
   16884:	2b06      	cmp	r3, #6
   16886:	d901      	bls.n	1688c <_vfprintf_r+0x1364>
   16888:	2306      	movs	r3, #6
   1688a:	9308      	str	r3, [sp, #32]
   1688c:	9b08      	ldr	r3, [sp, #32]
   1688e:	950f      	str	r5, [sp, #60]	; 0x3c
   16890:	930e      	str	r3, [sp, #56]	; 0x38
   16892:	2300      	movs	r3, #0
   16894:	4698      	mov	r8, r3
   16896:	469a      	mov	sl, r3
   16898:	9313      	str	r3, [sp, #76]	; 0x4c
   1689a:	4b62      	ldr	r3, [pc, #392]	; (16a24 <_vfprintf_r+0x14fc>)
   1689c:	9409      	str	r4, [sp, #36]	; 0x24
   1689e:	9311      	str	r3, [sp, #68]	; 0x44
   168a0:	f7fe ffbd 	bl	1581e <_vfprintf_r+0x2f6>
   168a4:	003a      	movs	r2, r7
   168a6:	4659      	mov	r1, fp
   168a8:	9806      	ldr	r0, [sp, #24]
   168aa:	f003 f92f 	bl	19b0c <__sprint_r>
   168ae:	2800      	cmp	r0, #0
   168b0:	d001      	beq.n	168b6 <_vfprintf_r+0x138e>
   168b2:	f7ff fbc9 	bl	16048 <_vfprintf_r+0xb20>
   168b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   168b8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   168ba:	68bc      	ldr	r4, [r7, #8]
   168bc:	1a9b      	subs	r3, r3, r2
   168be:	ae32      	add	r6, sp, #200	; 0xc8
   168c0:	e567      	b.n	16392 <_vfprintf_r+0xe6a>
   168c2:	ab23      	add	r3, sp, #140	; 0x8c
   168c4:	931b      	str	r3, [sp, #108]	; 0x6c
   168c6:	9304      	str	r3, [sp, #16]
   168c8:	ab20      	add	r3, sp, #128	; 0x80
   168ca:	9303      	str	r3, [sp, #12]
   168cc:	ab1f      	add	r3, sp, #124	; 0x7c
   168ce:	9302      	str	r3, [sp, #8]
   168d0:	4653      	mov	r3, sl
   168d2:	9301      	str	r3, [sp, #4]
   168d4:	2303      	movs	r3, #3
   168d6:	464a      	mov	r2, r9
   168d8:	9300      	str	r3, [sp, #0]
   168da:	9806      	ldr	r0, [sp, #24]
   168dc:	9b08      	ldr	r3, [sp, #32]
   168de:	f000 fafb 	bl	16ed8 <_dtoa_r>
   168e2:	0003      	movs	r3, r0
   168e4:	4453      	add	r3, sl
   168e6:	4698      	mov	r8, r3
   168e8:	4655      	mov	r5, sl
   168ea:	9011      	str	r0, [sp, #68]	; 0x44
   168ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   168ee:	781b      	ldrb	r3, [r3, #0]
   168f0:	2b30      	cmp	r3, #48	; 0x30
   168f2:	d002      	beq.n	168fa <_vfprintf_r+0x13d2>
   168f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   168f6:	4498      	add	r8, r3
   168f8:	e64e      	b.n	16598 <_vfprintf_r+0x1070>
   168fa:	2200      	movs	r2, #0
   168fc:	2300      	movs	r3, #0
   168fe:	4648      	mov	r0, r9
   16900:	9908      	ldr	r1, [sp, #32]
   16902:	f7fc ff2b 	bl	1375c <__aeabi_dcmpeq>
   16906:	2800      	cmp	r0, #0
   16908:	d1f4      	bne.n	168f4 <_vfprintf_r+0x13cc>
   1690a:	2301      	movs	r3, #1
   1690c:	1b5b      	subs	r3, r3, r5
   1690e:	931f      	str	r3, [sp, #124]	; 0x7c
   16910:	4498      	add	r8, r3
   16912:	e641      	b.n	16598 <_vfprintf_r+0x1070>
   16914:	46c1      	mov	r9, r8
   16916:	f7ff fb1f 	bl	15f58 <_vfprintf_r+0xa30>
   1691a:	2280      	movs	r2, #128	; 0x80
   1691c:	0612      	lsls	r2, r2, #24
   1691e:	4694      	mov	ip, r2
   16920:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16922:	4699      	mov	r9, r3
   16924:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16926:	4463      	add	r3, ip
   16928:	9308      	str	r3, [sp, #32]
   1692a:	232d      	movs	r3, #45	; 0x2d
   1692c:	9310      	str	r3, [sp, #64]	; 0x40
   1692e:	e60b      	b.n	16548 <_vfprintf_r+0x1020>
   16930:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16932:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16934:	4694      	mov	ip, r2
   16936:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16938:	4463      	add	r3, ip
   1693a:	930e      	str	r3, [sp, #56]	; 0x38
   1693c:	2a00      	cmp	r2, #0
   1693e:	dc00      	bgt.n	16942 <_vfprintf_r+0x141a>
   16940:	e0e3      	b.n	16b0a <_vfprintf_r+0x15e2>
   16942:	001a      	movs	r2, r3
   16944:	43db      	mvns	r3, r3
   16946:	17db      	asrs	r3, r3, #31
   16948:	401a      	ands	r2, r3
   1694a:	2367      	movs	r3, #103	; 0x67
   1694c:	9208      	str	r2, [sp, #32]
   1694e:	9312      	str	r3, [sp, #72]	; 0x48
   16950:	e658      	b.n	16604 <_vfprintf_r+0x10dc>
   16952:	003a      	movs	r2, r7
   16954:	4659      	mov	r1, fp
   16956:	9806      	ldr	r0, [sp, #24]
   16958:	f003 f8d8 	bl	19b0c <__sprint_r>
   1695c:	2800      	cmp	r0, #0
   1695e:	d001      	beq.n	16964 <_vfprintf_r+0x143c>
   16960:	f7ff fb72 	bl	16048 <_vfprintf_r+0xb20>
   16964:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16966:	68bc      	ldr	r4, [r7, #8]
   16968:	ae32      	add	r6, sp, #200	; 0xc8
   1696a:	e69d      	b.n	166a8 <_vfprintf_r+0x1180>
   1696c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1696e:	9313      	str	r3, [sp, #76]	; 0x4c
   16970:	2b00      	cmp	r3, #0
   16972:	dc00      	bgt.n	16976 <_vfprintf_r+0x144e>
   16974:	e0f2      	b.n	16b5c <_vfprintf_r+0x1634>
   16976:	4652      	mov	r2, sl
   16978:	2a00      	cmp	r2, #0
   1697a:	d000      	beq.n	1697e <_vfprintf_r+0x1456>
   1697c:	e0a0      	b.n	16ac0 <_vfprintf_r+0x1598>
   1697e:	07e2      	lsls	r2, r4, #31
   16980:	d500      	bpl.n	16984 <_vfprintf_r+0x145c>
   16982:	e09d      	b.n	16ac0 <_vfprintf_r+0x1598>
   16984:	9308      	str	r3, [sp, #32]
   16986:	930e      	str	r3, [sp, #56]	; 0x38
   16988:	e63c      	b.n	16604 <_vfprintf_r+0x10dc>
   1698a:	ab16      	add	r3, sp, #88	; 0x58
   1698c:	7fdb      	ldrb	r3, [r3, #31]
   1698e:	950f      	str	r5, [sp, #60]	; 0x3c
   16990:	4698      	mov	r8, r3
   16992:	4653      	mov	r3, sl
   16994:	9308      	str	r3, [sp, #32]
   16996:	930e      	str	r3, [sp, #56]	; 0x38
   16998:	2300      	movs	r3, #0
   1699a:	9409      	str	r4, [sp, #36]	; 0x24
   1699c:	469a      	mov	sl, r3
   1699e:	9313      	str	r3, [sp, #76]	; 0x4c
   169a0:	f7fe ff37 	bl	15812 <_vfprintf_r+0x2ea>
   169a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   169a6:	4698      	mov	r8, r3
   169a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   169aa:	44a8      	add	r8, r5
   169ac:	2b47      	cmp	r3, #71	; 0x47
   169ae:	d000      	beq.n	169b2 <_vfprintf_r+0x148a>
   169b0:	e5f2      	b.n	16598 <_vfprintf_r+0x1070>
   169b2:	07e3      	lsls	r3, r4, #31
   169b4:	d400      	bmi.n	169b8 <_vfprintf_r+0x1490>
   169b6:	e0dc      	b.n	16b72 <_vfprintf_r+0x164a>
   169b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   169ba:	4698      	mov	r8, r3
   169bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   169be:	44a8      	add	r8, r5
   169c0:	2b46      	cmp	r3, #70	; 0x46
   169c2:	d093      	beq.n	168ec <_vfprintf_r+0x13c4>
   169c4:	e5e8      	b.n	16598 <_vfprintf_r+0x1070>
   169c6:	ab23      	add	r3, sp, #140	; 0x8c
   169c8:	931b      	str	r3, [sp, #108]	; 0x6c
   169ca:	9304      	str	r3, [sp, #16]
   169cc:	ab20      	add	r3, sp, #128	; 0x80
   169ce:	9303      	str	r3, [sp, #12]
   169d0:	ab1f      	add	r3, sp, #124	; 0x7c
   169d2:	9302      	str	r3, [sp, #8]
   169d4:	4653      	mov	r3, sl
   169d6:	9301      	str	r3, [sp, #4]
   169d8:	2303      	movs	r3, #3
   169da:	464a      	mov	r2, r9
   169dc:	9300      	str	r3, [sp, #0]
   169de:	9806      	ldr	r0, [sp, #24]
   169e0:	9b08      	ldr	r3, [sp, #32]
   169e2:	f000 fa79 	bl	16ed8 <_dtoa_r>
   169e6:	4655      	mov	r5, sl
   169e8:	9011      	str	r0, [sp, #68]	; 0x44
   169ea:	e7e5      	b.n	169b8 <_vfprintf_r+0x1490>
   169ec:	003a      	movs	r2, r7
   169ee:	4659      	mov	r1, fp
   169f0:	9806      	ldr	r0, [sp, #24]
   169f2:	f003 f88b 	bl	19b0c <__sprint_r>
   169f6:	2800      	cmp	r0, #0
   169f8:	d101      	bne.n	169fe <_vfprintf_r+0x14d6>
   169fa:	f7ff faab 	bl	15f54 <_vfprintf_r+0xa2c>
   169fe:	f7ff faab 	bl	15f58 <_vfprintf_r+0xa30>
   16a02:	4642      	mov	r2, r8
   16a04:	9207      	str	r2, [sp, #28]
   16a06:	f7fe fe1b 	bl	15640 <_vfprintf_r+0x118>
   16a0a:	4244      	negs	r4, r0
   16a0c:	3010      	adds	r0, #16
   16a0e:	db00      	blt.n	16a12 <_vfprintf_r+0x14ea>
   16a10:	e0d8      	b.n	16bc4 <_vfprintf_r+0x169c>
   16a12:	4805      	ldr	r0, [pc, #20]	; (16a28 <_vfprintf_r+0x1500>)
   16a14:	2610      	movs	r6, #16
   16a16:	0005      	movs	r5, r0
   16a18:	e00c      	b.n	16a34 <_vfprintf_r+0x150c>
   16a1a:	46c0      	nop			; (mov r8, r8)
   16a1c:	0001b9a4 	.word	0x0001b9a4
   16a20:	0001b968 	.word	0x0001b968
   16a24:	0001b99c 	.word	0x0001b99c
   16a28:	0001bb3c 	.word	0x0001bb3c
   16a2c:	3208      	adds	r2, #8
   16a2e:	3c10      	subs	r4, #16
   16a30:	2c10      	cmp	r4, #16
   16a32:	dd51      	ble.n	16ad8 <_vfprintf_r+0x15b0>
   16a34:	3110      	adds	r1, #16
   16a36:	3301      	adds	r3, #1
   16a38:	6015      	str	r5, [r2, #0]
   16a3a:	6056      	str	r6, [r2, #4]
   16a3c:	60b9      	str	r1, [r7, #8]
   16a3e:	607b      	str	r3, [r7, #4]
   16a40:	2b07      	cmp	r3, #7
   16a42:	ddf3      	ble.n	16a2c <_vfprintf_r+0x1504>
   16a44:	003a      	movs	r2, r7
   16a46:	4659      	mov	r1, fp
   16a48:	9806      	ldr	r0, [sp, #24]
   16a4a:	f003 f85f 	bl	19b0c <__sprint_r>
   16a4e:	2800      	cmp	r0, #0
   16a50:	d001      	beq.n	16a56 <_vfprintf_r+0x152e>
   16a52:	f7ff faf9 	bl	16048 <_vfprintf_r+0xb20>
   16a56:	68b9      	ldr	r1, [r7, #8]
   16a58:	687b      	ldr	r3, [r7, #4]
   16a5a:	aa32      	add	r2, sp, #200	; 0xc8
   16a5c:	e7e7      	b.n	16a2e <_vfprintf_r+0x1506>
   16a5e:	003a      	movs	r2, r7
   16a60:	4659      	mov	r1, fp
   16a62:	9806      	ldr	r0, [sp, #24]
   16a64:	f003 f852 	bl	19b0c <__sprint_r>
   16a68:	2800      	cmp	r0, #0
   16a6a:	d001      	beq.n	16a70 <_vfprintf_r+0x1548>
   16a6c:	f7ff faec 	bl	16048 <_vfprintf_r+0xb20>
   16a70:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16a72:	68b9      	ldr	r1, [r7, #8]
   16a74:	687b      	ldr	r3, [r7, #4]
   16a76:	aa32      	add	r2, sp, #200	; 0xc8
   16a78:	e62e      	b.n	166d8 <_vfprintf_r+0x11b0>
   16a7a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16a7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16a7e:	4694      	mov	ip, r2
   16a80:	4463      	add	r3, ip
   16a82:	001a      	movs	r2, r3
   16a84:	930e      	str	r3, [sp, #56]	; 0x38
   16a86:	e75d      	b.n	16944 <_vfprintf_r+0x141c>
   16a88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16a8a:	e599      	b.n	165c0 <_vfprintf_r+0x1098>
   16a8c:	212e      	movs	r1, #46	; 0x2e
   16a8e:	2330      	movs	r3, #48	; 0x30
   16a90:	aa16      	add	r2, sp, #88	; 0x58
   16a92:	1852      	adds	r2, r2, r1
   16a94:	7013      	strb	r3, [r2, #0]
   16a96:	002b      	movs	r3, r5
   16a98:	aa16      	add	r2, sp, #88	; 0x58
   16a9a:	3101      	adds	r1, #1
   16a9c:	3330      	adds	r3, #48	; 0x30
   16a9e:	1852      	adds	r2, r2, r1
   16aa0:	7013      	strb	r3, [r2, #0]
   16aa2:	ab22      	add	r3, sp, #136	; 0x88
   16aa4:	e6c1      	b.n	1682a <_vfprintf_r+0x1302>
   16aa6:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16aa8:	2b00      	cmp	r3, #0
   16aaa:	db52      	blt.n	16b52 <_vfprintf_r+0x162a>
   16aac:	ab16      	add	r3, sp, #88	; 0x58
   16aae:	7fdb      	ldrb	r3, [r3, #31]
   16ab0:	4698      	mov	r8, r3
   16ab2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16ab4:	2b47      	cmp	r3, #71	; 0x47
   16ab6:	dc48      	bgt.n	16b4a <_vfprintf_r+0x1622>
   16ab8:	4b4e      	ldr	r3, [pc, #312]	; (16bf4 <_vfprintf_r+0x16cc>)
   16aba:	9311      	str	r3, [sp, #68]	; 0x44
   16abc:	f7ff f88c 	bl	15bd8 <_vfprintf_r+0x6b0>
   16ac0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16ac2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16ac4:	4694      	mov	ip, r2
   16ac6:	4463      	add	r3, ip
   16ac8:	4453      	add	r3, sl
   16aca:	001a      	movs	r2, r3
   16acc:	930e      	str	r3, [sp, #56]	; 0x38
   16ace:	43db      	mvns	r3, r3
   16ad0:	17db      	asrs	r3, r3, #31
   16ad2:	401a      	ands	r2, r3
   16ad4:	9208      	str	r2, [sp, #32]
   16ad6:	e595      	b.n	16604 <_vfprintf_r+0x10dc>
   16ad8:	46a9      	mov	r9, r5
   16ada:	4648      	mov	r0, r9
   16adc:	1909      	adds	r1, r1, r4
   16ade:	3301      	adds	r3, #1
   16ae0:	6010      	str	r0, [r2, #0]
   16ae2:	6054      	str	r4, [r2, #4]
   16ae4:	60b9      	str	r1, [r7, #8]
   16ae6:	3208      	adds	r2, #8
   16ae8:	607b      	str	r3, [r7, #4]
   16aea:	2b07      	cmp	r3, #7
   16aec:	dc00      	bgt.n	16af0 <_vfprintf_r+0x15c8>
   16aee:	e5f6      	b.n	166de <_vfprintf_r+0x11b6>
   16af0:	003a      	movs	r2, r7
   16af2:	4659      	mov	r1, fp
   16af4:	9806      	ldr	r0, [sp, #24]
   16af6:	f003 f809 	bl	19b0c <__sprint_r>
   16afa:	2800      	cmp	r0, #0
   16afc:	d001      	beq.n	16b02 <_vfprintf_r+0x15da>
   16afe:	f7ff faa3 	bl	16048 <_vfprintf_r+0xb20>
   16b02:	68b9      	ldr	r1, [r7, #8]
   16b04:	687b      	ldr	r3, [r7, #4]
   16b06:	aa32      	add	r2, sp, #200	; 0xc8
   16b08:	e5e9      	b.n	166de <_vfprintf_r+0x11b6>
   16b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16b0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16b0e:	1a98      	subs	r0, r3, r2
   16b10:	1c43      	adds	r3, r0, #1
   16b12:	001a      	movs	r2, r3
   16b14:	930e      	str	r3, [sp, #56]	; 0x38
   16b16:	e715      	b.n	16944 <_vfprintf_r+0x141c>
   16b18:	4a37      	ldr	r2, [pc, #220]	; (16bf8 <_vfprintf_r+0x16d0>)
   16b1a:	687b      	ldr	r3, [r7, #4]
   16b1c:	4691      	mov	r9, r2
   16b1e:	f7ff fbf5 	bl	1630c <_vfprintf_r+0xde4>
   16b22:	2301      	movs	r3, #1
   16b24:	4023      	ands	r3, r4
   16b26:	9313      	str	r3, [sp, #76]	; 0x4c
   16b28:	d000      	beq.n	16b2c <_vfprintf_r+0x1604>
   16b2a:	e689      	b.n	16840 <_vfprintf_r+0x1318>
   16b2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16b2e:	43d3      	mvns	r3, r2
   16b30:	17db      	asrs	r3, r3, #31
   16b32:	401a      	ands	r2, r3
   16b34:	9208      	str	r2, [sp, #32]
   16b36:	e565      	b.n	16604 <_vfprintf_r+0x10dc>
   16b38:	2301      	movs	r3, #1
   16b3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16b3c:	391b      	subs	r1, #27
   16b3e:	1a9d      	subs	r5, r3, r2
   16b40:	aa16      	add	r2, sp, #88	; 0x58
   16b42:	332c      	adds	r3, #44	; 0x2c
   16b44:	1852      	adds	r2, r2, r1
   16b46:	7013      	strb	r3, [r2, #0]
   16b48:	e62f      	b.n	167aa <_vfprintf_r+0x1282>
   16b4a:	4b2c      	ldr	r3, [pc, #176]	; (16bfc <_vfprintf_r+0x16d4>)
   16b4c:	9311      	str	r3, [sp, #68]	; 0x44
   16b4e:	f7ff f843 	bl	15bd8 <_vfprintf_r+0x6b0>
   16b52:	232d      	movs	r3, #45	; 0x2d
   16b54:	aa16      	add	r2, sp, #88	; 0x58
   16b56:	77d3      	strb	r3, [r2, #31]
   16b58:	4698      	mov	r8, r3
   16b5a:	e7aa      	b.n	16ab2 <_vfprintf_r+0x158a>
   16b5c:	4653      	mov	r3, sl
   16b5e:	2b00      	cmp	r3, #0
   16b60:	d101      	bne.n	16b66 <_vfprintf_r+0x163e>
   16b62:	07e3      	lsls	r3, r4, #31
   16b64:	d503      	bpl.n	16b6e <_vfprintf_r+0x1646>
   16b66:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16b68:	1c58      	adds	r0, r3, #1
   16b6a:	0003      	movs	r3, r0
   16b6c:	e7ac      	b.n	16ac8 <_vfprintf_r+0x15a0>
   16b6e:	2301      	movs	r3, #1
   16b70:	e708      	b.n	16984 <_vfprintf_r+0x145c>
   16b72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16b74:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16b76:	1a9b      	subs	r3, r3, r2
   16b78:	9314      	str	r3, [sp, #80]	; 0x50
   16b7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16b7c:	2b47      	cmp	r3, #71	; 0x47
   16b7e:	d100      	bne.n	16b82 <_vfprintf_r+0x165a>
   16b80:	e5f6      	b.n	16770 <_vfprintf_r+0x1248>
   16b82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16b84:	9313      	str	r3, [sp, #76]	; 0x4c
   16b86:	e5fd      	b.n	16784 <_vfprintf_r+0x125c>
   16b88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16b8a:	1d1d      	adds	r5, r3, #4
   16b8c:	681b      	ldr	r3, [r3, #0]
   16b8e:	46a8      	mov	r8, r5
   16b90:	469a      	mov	sl, r3
   16b92:	2b00      	cmp	r3, #0
   16b94:	db0a      	blt.n	16bac <_vfprintf_r+0x1684>
   16b96:	4645      	mov	r5, r8
   16b98:	9b07      	ldr	r3, [sp, #28]
   16b9a:	950f      	str	r5, [sp, #60]	; 0x3c
   16b9c:	785b      	ldrb	r3, [r3, #1]
   16b9e:	9207      	str	r2, [sp, #28]
   16ba0:	f7fe fd4b 	bl	1563a <_vfprintf_r+0x112>
   16ba4:	ab16      	add	r3, sp, #88	; 0x58
   16ba6:	77d8      	strb	r0, [r3, #31]
   16ba8:	f7ff f830 	bl	15c0c <_vfprintf_r+0x6e4>
   16bac:	2301      	movs	r3, #1
   16bae:	425b      	negs	r3, r3
   16bb0:	469a      	mov	sl, r3
   16bb2:	e7f0      	b.n	16b96 <_vfprintf_r+0x166e>
   16bb4:	ab16      	add	r3, sp, #88	; 0x58
   16bb6:	77d8      	strb	r0, [r3, #31]
   16bb8:	f7fe ff27 	bl	15a0a <_vfprintf_r+0x4e2>
   16bbc:	ab16      	add	r3, sp, #88	; 0x58
   16bbe:	77d8      	strb	r0, [r3, #31]
   16bc0:	f7fe fdce 	bl	15760 <_vfprintf_r+0x238>
   16bc4:	480c      	ldr	r0, [pc, #48]	; (16bf8 <_vfprintf_r+0x16d0>)
   16bc6:	4681      	mov	r9, r0
   16bc8:	e787      	b.n	16ada <_vfprintf_r+0x15b2>
   16bca:	ab16      	add	r3, sp, #88	; 0x58
   16bcc:	77d8      	strb	r0, [r3, #31]
   16bce:	f7ff f829 	bl	15c24 <_vfprintf_r+0x6fc>
   16bd2:	ab16      	add	r3, sp, #88	; 0x58
   16bd4:	77d8      	strb	r0, [r3, #31]
   16bd6:	f7fe ffc3 	bl	15b60 <_vfprintf_r+0x638>
   16bda:	ab16      	add	r3, sp, #88	; 0x58
   16bdc:	77d8      	strb	r0, [r3, #31]
   16bde:	f7fe ffa5 	bl	15b2c <_vfprintf_r+0x604>
   16be2:	ab16      	add	r3, sp, #88	; 0x58
   16be4:	77d8      	strb	r0, [r3, #31]
   16be6:	f7fe feaf 	bl	15948 <_vfprintf_r+0x420>
   16bea:	aa16      	add	r2, sp, #88	; 0x58
   16bec:	232e      	movs	r3, #46	; 0x2e
   16bee:	4694      	mov	ip, r2
   16bf0:	4463      	add	r3, ip
   16bf2:	e61a      	b.n	1682a <_vfprintf_r+0x1302>
   16bf4:	0001b96c 	.word	0x0001b96c
   16bf8:	0001bb3c 	.word	0x0001bb3c
   16bfc:	0001b970 	.word	0x0001b970

00016c00 <__sbprintf>:
   16c00:	b5f0      	push	{r4, r5, r6, r7, lr}
   16c02:	0015      	movs	r5, r2
   16c04:	2202      	movs	r2, #2
   16c06:	4c1e      	ldr	r4, [pc, #120]	; (16c80 <__sbprintf+0x80>)
   16c08:	001f      	movs	r7, r3
   16c0a:	898b      	ldrh	r3, [r1, #12]
   16c0c:	44a5      	add	sp, r4
   16c0e:	4393      	bics	r3, r2
   16c10:	466a      	mov	r2, sp
   16c12:	8193      	strh	r3, [r2, #12]
   16c14:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   16c16:	0006      	movs	r6, r0
   16c18:	9319      	str	r3, [sp, #100]	; 0x64
   16c1a:	89cb      	ldrh	r3, [r1, #14]
   16c1c:	a816      	add	r0, sp, #88	; 0x58
   16c1e:	81d3      	strh	r3, [r2, #14]
   16c20:	69cb      	ldr	r3, [r1, #28]
   16c22:	000c      	movs	r4, r1
   16c24:	9307      	str	r3, [sp, #28]
   16c26:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   16c28:	9309      	str	r3, [sp, #36]	; 0x24
   16c2a:	ab1a      	add	r3, sp, #104	; 0x68
   16c2c:	9300      	str	r3, [sp, #0]
   16c2e:	9304      	str	r3, [sp, #16]
   16c30:	2380      	movs	r3, #128	; 0x80
   16c32:	00db      	lsls	r3, r3, #3
   16c34:	9302      	str	r3, [sp, #8]
   16c36:	9305      	str	r3, [sp, #20]
   16c38:	2300      	movs	r3, #0
   16c3a:	9306      	str	r3, [sp, #24]
   16c3c:	f001 fd50 	bl	186e0 <__retarget_lock_init_recursive>
   16c40:	002a      	movs	r2, r5
   16c42:	003b      	movs	r3, r7
   16c44:	4669      	mov	r1, sp
   16c46:	0030      	movs	r0, r6
   16c48:	f7fe fc6e 	bl	15528 <_vfprintf_r>
   16c4c:	1e05      	subs	r5, r0, #0
   16c4e:	db05      	blt.n	16c5c <__sbprintf+0x5c>
   16c50:	4669      	mov	r1, sp
   16c52:	0030      	movs	r0, r6
   16c54:	f001 f9ac 	bl	17fb0 <_fflush_r>
   16c58:	2800      	cmp	r0, #0
   16c5a:	d10e      	bne.n	16c7a <__sbprintf+0x7a>
   16c5c:	466b      	mov	r3, sp
   16c5e:	899b      	ldrh	r3, [r3, #12]
   16c60:	065b      	lsls	r3, r3, #25
   16c62:	d503      	bpl.n	16c6c <__sbprintf+0x6c>
   16c64:	2240      	movs	r2, #64	; 0x40
   16c66:	89a3      	ldrh	r3, [r4, #12]
   16c68:	4313      	orrs	r3, r2
   16c6a:	81a3      	strh	r3, [r4, #12]
   16c6c:	9816      	ldr	r0, [sp, #88]	; 0x58
   16c6e:	f001 fd39 	bl	186e4 <__retarget_lock_close_recursive>
   16c72:	0028      	movs	r0, r5
   16c74:	4b03      	ldr	r3, [pc, #12]	; (16c84 <__sbprintf+0x84>)
   16c76:	449d      	add	sp, r3
   16c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16c7a:	2501      	movs	r5, #1
   16c7c:	426d      	negs	r5, r5
   16c7e:	e7ed      	b.n	16c5c <__sbprintf+0x5c>
   16c80:	fffffb94 	.word	0xfffffb94
   16c84:	0000046c 	.word	0x0000046c

00016c88 <__swsetup_r>:
   16c88:	4b33      	ldr	r3, [pc, #204]	; (16d58 <__swsetup_r+0xd0>)
   16c8a:	b570      	push	{r4, r5, r6, lr}
   16c8c:	0005      	movs	r5, r0
   16c8e:	6818      	ldr	r0, [r3, #0]
   16c90:	000c      	movs	r4, r1
   16c92:	2800      	cmp	r0, #0
   16c94:	d002      	beq.n	16c9c <__swsetup_r+0x14>
   16c96:	6b83      	ldr	r3, [r0, #56]	; 0x38
   16c98:	2b00      	cmp	r3, #0
   16c9a:	d03c      	beq.n	16d16 <__swsetup_r+0x8e>
   16c9c:	230c      	movs	r3, #12
   16c9e:	5ee2      	ldrsh	r2, [r4, r3]
   16ca0:	b293      	uxth	r3, r2
   16ca2:	0719      	lsls	r1, r3, #28
   16ca4:	d50d      	bpl.n	16cc2 <__swsetup_r+0x3a>
   16ca6:	6921      	ldr	r1, [r4, #16]
   16ca8:	2900      	cmp	r1, #0
   16caa:	d015      	beq.n	16cd8 <__swsetup_r+0x50>
   16cac:	07da      	lsls	r2, r3, #31
   16cae:	d521      	bpl.n	16cf4 <__swsetup_r+0x6c>
   16cb0:	2300      	movs	r3, #0
   16cb2:	60a3      	str	r3, [r4, #8]
   16cb4:	6963      	ldr	r3, [r4, #20]
   16cb6:	2000      	movs	r0, #0
   16cb8:	425b      	negs	r3, r3
   16cba:	61a3      	str	r3, [r4, #24]
   16cbc:	2900      	cmp	r1, #0
   16cbe:	d021      	beq.n	16d04 <__swsetup_r+0x7c>
   16cc0:	bd70      	pop	{r4, r5, r6, pc}
   16cc2:	06d9      	lsls	r1, r3, #27
   16cc4:	d53f      	bpl.n	16d46 <__swsetup_r+0xbe>
   16cc6:	075b      	lsls	r3, r3, #29
   16cc8:	d428      	bmi.n	16d1c <__swsetup_r+0x94>
   16cca:	6921      	ldr	r1, [r4, #16]
   16ccc:	2308      	movs	r3, #8
   16cce:	4313      	orrs	r3, r2
   16cd0:	81a3      	strh	r3, [r4, #12]
   16cd2:	b29b      	uxth	r3, r3
   16cd4:	2900      	cmp	r1, #0
   16cd6:	d1e9      	bne.n	16cac <__swsetup_r+0x24>
   16cd8:	22a0      	movs	r2, #160	; 0xa0
   16cda:	2080      	movs	r0, #128	; 0x80
   16cdc:	0092      	lsls	r2, r2, #2
   16cde:	0080      	lsls	r0, r0, #2
   16ce0:	401a      	ands	r2, r3
   16ce2:	4282      	cmp	r2, r0
   16ce4:	d0e2      	beq.n	16cac <__swsetup_r+0x24>
   16ce6:	0021      	movs	r1, r4
   16ce8:	0028      	movs	r0, r5
   16cea:	f001 fd31 	bl	18750 <__smakebuf_r>
   16cee:	89a3      	ldrh	r3, [r4, #12]
   16cf0:	6921      	ldr	r1, [r4, #16]
   16cf2:	e7db      	b.n	16cac <__swsetup_r+0x24>
   16cf4:	2200      	movs	r2, #0
   16cf6:	079b      	lsls	r3, r3, #30
   16cf8:	d400      	bmi.n	16cfc <__swsetup_r+0x74>
   16cfa:	6962      	ldr	r2, [r4, #20]
   16cfc:	60a2      	str	r2, [r4, #8]
   16cfe:	2000      	movs	r0, #0
   16d00:	2900      	cmp	r1, #0
   16d02:	d1dd      	bne.n	16cc0 <__swsetup_r+0x38>
   16d04:	220c      	movs	r2, #12
   16d06:	5ea3      	ldrsh	r3, [r4, r2]
   16d08:	061a      	lsls	r2, r3, #24
   16d0a:	d5d9      	bpl.n	16cc0 <__swsetup_r+0x38>
   16d0c:	2240      	movs	r2, #64	; 0x40
   16d0e:	4313      	orrs	r3, r2
   16d10:	81a3      	strh	r3, [r4, #12]
   16d12:	3801      	subs	r0, #1
   16d14:	e7d4      	b.n	16cc0 <__swsetup_r+0x38>
   16d16:	f001 f9a5 	bl	18064 <__sinit>
   16d1a:	e7bf      	b.n	16c9c <__swsetup_r+0x14>
   16d1c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   16d1e:	2900      	cmp	r1, #0
   16d20:	d00a      	beq.n	16d38 <__swsetup_r+0xb0>
   16d22:	0023      	movs	r3, r4
   16d24:	3340      	adds	r3, #64	; 0x40
   16d26:	4299      	cmp	r1, r3
   16d28:	d004      	beq.n	16d34 <__swsetup_r+0xac>
   16d2a:	0028      	movs	r0, r5
   16d2c:	f001 fa44 	bl	181b8 <_free_r>
   16d30:	230c      	movs	r3, #12
   16d32:	5ee2      	ldrsh	r2, [r4, r3]
   16d34:	2300      	movs	r3, #0
   16d36:	6323      	str	r3, [r4, #48]	; 0x30
   16d38:	2324      	movs	r3, #36	; 0x24
   16d3a:	439a      	bics	r2, r3
   16d3c:	2300      	movs	r3, #0
   16d3e:	6921      	ldr	r1, [r4, #16]
   16d40:	6063      	str	r3, [r4, #4]
   16d42:	6021      	str	r1, [r4, #0]
   16d44:	e7c2      	b.n	16ccc <__swsetup_r+0x44>
   16d46:	2309      	movs	r3, #9
   16d48:	602b      	str	r3, [r5, #0]
   16d4a:	2340      	movs	r3, #64	; 0x40
   16d4c:	2001      	movs	r0, #1
   16d4e:	431a      	orrs	r2, r3
   16d50:	81a2      	strh	r2, [r4, #12]
   16d52:	4240      	negs	r0, r0
   16d54:	e7b4      	b.n	16cc0 <__swsetup_r+0x38>
   16d56:	46c0      	nop			; (mov r8, r8)
   16d58:	20000064 	.word	0x20000064

00016d5c <register_fini>:
   16d5c:	4b03      	ldr	r3, [pc, #12]	; (16d6c <register_fini+0x10>)
   16d5e:	b510      	push	{r4, lr}
   16d60:	2b00      	cmp	r3, #0
   16d62:	d002      	beq.n	16d6a <register_fini+0xe>
   16d64:	4802      	ldr	r0, [pc, #8]	; (16d70 <register_fini+0x14>)
   16d66:	f000 f805 	bl	16d74 <atexit>
   16d6a:	bd10      	pop	{r4, pc}
   16d6c:	00000000 	.word	0x00000000
   16d70:	000180e5 	.word	0x000180e5

00016d74 <atexit>:
   16d74:	b510      	push	{r4, lr}
   16d76:	0001      	movs	r1, r0
   16d78:	2300      	movs	r3, #0
   16d7a:	2200      	movs	r2, #0
   16d7c:	2000      	movs	r0, #0
   16d7e:	f002 fee3 	bl	19b48 <__register_exitproc>
   16d82:	bd10      	pop	{r4, pc}

00016d84 <quorem>:
   16d84:	b5f0      	push	{r4, r5, r6, r7, lr}
   16d86:	4645      	mov	r5, r8
   16d88:	4680      	mov	r8, r0
   16d8a:	46de      	mov	lr, fp
   16d8c:	4657      	mov	r7, sl
   16d8e:	464e      	mov	r6, r9
   16d90:	4642      	mov	r2, r8
   16d92:	b5e0      	push	{r5, r6, r7, lr}
   16d94:	690c      	ldr	r4, [r1, #16]
   16d96:	6912      	ldr	r2, [r2, #16]
   16d98:	b085      	sub	sp, #20
   16d9a:	000b      	movs	r3, r1
   16d9c:	9102      	str	r1, [sp, #8]
   16d9e:	2000      	movs	r0, #0
   16da0:	4294      	cmp	r4, r2
   16da2:	dd00      	ble.n	16da6 <quorem+0x22>
   16da4:	e090      	b.n	16ec8 <quorem+0x144>
   16da6:	2214      	movs	r2, #20
   16da8:	4694      	mov	ip, r2
   16daa:	4463      	add	r3, ip
   16dac:	4699      	mov	r9, r3
   16dae:	464a      	mov	r2, r9
   16db0:	3c01      	subs	r4, #1
   16db2:	00a3      	lsls	r3, r4, #2
   16db4:	18d6      	adds	r6, r2, r3
   16db6:	2214      	movs	r2, #20
   16db8:	4442      	add	r2, r8
   16dba:	4693      	mov	fp, r2
   16dbc:	449b      	add	fp, r3
   16dbe:	6833      	ldr	r3, [r6, #0]
   16dc0:	0015      	movs	r5, r2
   16dc2:	1c59      	adds	r1, r3, #1
   16dc4:	465b      	mov	r3, fp
   16dc6:	6818      	ldr	r0, [r3, #0]
   16dc8:	9201      	str	r2, [sp, #4]
   16dca:	f7f9 fd67 	bl	1089c <__udivsi3>
   16dce:	1e03      	subs	r3, r0, #0
   16dd0:	9000      	str	r0, [sp, #0]
   16dd2:	d042      	beq.n	16e5a <quorem+0xd6>
   16dd4:	0029      	movs	r1, r5
   16dd6:	2700      	movs	r7, #0
   16dd8:	464d      	mov	r5, r9
   16dda:	2000      	movs	r0, #0
   16ddc:	46b1      	mov	r9, r6
   16dde:	46a2      	mov	sl, r4
   16de0:	003e      	movs	r6, r7
   16de2:	0004      	movs	r4, r0
   16de4:	469c      	mov	ip, r3
   16de6:	002f      	movs	r7, r5
   16de8:	0008      	movs	r0, r1
   16dea:	9503      	str	r5, [sp, #12]
   16dec:	4663      	mov	r3, ip
   16dee:	cf04      	ldmia	r7!, {r2}
   16df0:	0415      	lsls	r5, r2, #16
   16df2:	0c2d      	lsrs	r5, r5, #16
   16df4:	435d      	muls	r5, r3
   16df6:	0c12      	lsrs	r2, r2, #16
   16df8:	435a      	muls	r2, r3
   16dfa:	19ad      	adds	r5, r5, r6
   16dfc:	0c2b      	lsrs	r3, r5, #16
   16dfe:	18d2      	adds	r2, r2, r3
   16e00:	6803      	ldr	r3, [r0, #0]
   16e02:	042d      	lsls	r5, r5, #16
   16e04:	0419      	lsls	r1, r3, #16
   16e06:	0c09      	lsrs	r1, r1, #16
   16e08:	1909      	adds	r1, r1, r4
   16e0a:	0c16      	lsrs	r6, r2, #16
   16e0c:	0c2d      	lsrs	r5, r5, #16
   16e0e:	0412      	lsls	r2, r2, #16
   16e10:	1b49      	subs	r1, r1, r5
   16e12:	0c12      	lsrs	r2, r2, #16
   16e14:	0c1b      	lsrs	r3, r3, #16
   16e16:	1a9b      	subs	r3, r3, r2
   16e18:	140a      	asrs	r2, r1, #16
   16e1a:	189b      	adds	r3, r3, r2
   16e1c:	0409      	lsls	r1, r1, #16
   16e1e:	141c      	asrs	r4, r3, #16
   16e20:	0c09      	lsrs	r1, r1, #16
   16e22:	041b      	lsls	r3, r3, #16
   16e24:	4319      	orrs	r1, r3
   16e26:	c002      	stmia	r0!, {r1}
   16e28:	45b9      	cmp	r9, r7
   16e2a:	d2df      	bcs.n	16dec <quorem+0x68>
   16e2c:	9b03      	ldr	r3, [sp, #12]
   16e2e:	464e      	mov	r6, r9
   16e30:	4699      	mov	r9, r3
   16e32:	465b      	mov	r3, fp
   16e34:	681b      	ldr	r3, [r3, #0]
   16e36:	4654      	mov	r4, sl
   16e38:	2b00      	cmp	r3, #0
   16e3a:	d10e      	bne.n	16e5a <quorem+0xd6>
   16e3c:	465b      	mov	r3, fp
   16e3e:	9a01      	ldr	r2, [sp, #4]
   16e40:	3b04      	subs	r3, #4
   16e42:	429a      	cmp	r2, r3
   16e44:	d304      	bcc.n	16e50 <quorem+0xcc>
   16e46:	e006      	b.n	16e56 <quorem+0xd2>
   16e48:	3b04      	subs	r3, #4
   16e4a:	3c01      	subs	r4, #1
   16e4c:	429a      	cmp	r2, r3
   16e4e:	d202      	bcs.n	16e56 <quorem+0xd2>
   16e50:	6819      	ldr	r1, [r3, #0]
   16e52:	2900      	cmp	r1, #0
   16e54:	d0f8      	beq.n	16e48 <quorem+0xc4>
   16e56:	4643      	mov	r3, r8
   16e58:	611c      	str	r4, [r3, #16]
   16e5a:	9902      	ldr	r1, [sp, #8]
   16e5c:	4640      	mov	r0, r8
   16e5e:	f002 fa51 	bl	19304 <__mcmp>
   16e62:	2800      	cmp	r0, #0
   16e64:	db2f      	blt.n	16ec6 <quorem+0x142>
   16e66:	464f      	mov	r7, r9
   16e68:	2000      	movs	r0, #0
   16e6a:	9b00      	ldr	r3, [sp, #0]
   16e6c:	9d01      	ldr	r5, [sp, #4]
   16e6e:	3301      	adds	r3, #1
   16e70:	9300      	str	r3, [sp, #0]
   16e72:	682b      	ldr	r3, [r5, #0]
   16e74:	cf02      	ldmia	r7!, {r1}
   16e76:	041a      	lsls	r2, r3, #16
   16e78:	0c12      	lsrs	r2, r2, #16
   16e7a:	1810      	adds	r0, r2, r0
   16e7c:	040a      	lsls	r2, r1, #16
   16e7e:	0c12      	lsrs	r2, r2, #16
   16e80:	1a82      	subs	r2, r0, r2
   16e82:	0c09      	lsrs	r1, r1, #16
   16e84:	0c1b      	lsrs	r3, r3, #16
   16e86:	1a5b      	subs	r3, r3, r1
   16e88:	1411      	asrs	r1, r2, #16
   16e8a:	185b      	adds	r3, r3, r1
   16e8c:	0412      	lsls	r2, r2, #16
   16e8e:	1418      	asrs	r0, r3, #16
   16e90:	0c12      	lsrs	r2, r2, #16
   16e92:	041b      	lsls	r3, r3, #16
   16e94:	4313      	orrs	r3, r2
   16e96:	c508      	stmia	r5!, {r3}
   16e98:	42be      	cmp	r6, r7
   16e9a:	d2ea      	bcs.n	16e72 <quorem+0xee>
   16e9c:	9901      	ldr	r1, [sp, #4]
   16e9e:	00a3      	lsls	r3, r4, #2
   16ea0:	468c      	mov	ip, r1
   16ea2:	4463      	add	r3, ip
   16ea4:	681a      	ldr	r2, [r3, #0]
   16ea6:	2a00      	cmp	r2, #0
   16ea8:	d10d      	bne.n	16ec6 <quorem+0x142>
   16eaa:	3b04      	subs	r3, #4
   16eac:	000a      	movs	r2, r1
   16eae:	4299      	cmp	r1, r3
   16eb0:	d304      	bcc.n	16ebc <quorem+0x138>
   16eb2:	e006      	b.n	16ec2 <quorem+0x13e>
   16eb4:	3b04      	subs	r3, #4
   16eb6:	3c01      	subs	r4, #1
   16eb8:	429a      	cmp	r2, r3
   16eba:	d202      	bcs.n	16ec2 <quorem+0x13e>
   16ebc:	6819      	ldr	r1, [r3, #0]
   16ebe:	2900      	cmp	r1, #0
   16ec0:	d0f8      	beq.n	16eb4 <quorem+0x130>
   16ec2:	4643      	mov	r3, r8
   16ec4:	611c      	str	r4, [r3, #16]
   16ec6:	9800      	ldr	r0, [sp, #0]
   16ec8:	b005      	add	sp, #20
   16eca:	bc3c      	pop	{r2, r3, r4, r5}
   16ecc:	4690      	mov	r8, r2
   16ece:	4699      	mov	r9, r3
   16ed0:	46a2      	mov	sl, r4
   16ed2:	46ab      	mov	fp, r5
   16ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16ed6:	46c0      	nop			; (mov r8, r8)

00016ed8 <_dtoa_r>:
   16ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
   16eda:	4657      	mov	r7, sl
   16edc:	464e      	mov	r6, r9
   16ede:	4645      	mov	r5, r8
   16ee0:	46de      	mov	lr, fp
   16ee2:	b5e0      	push	{r5, r6, r7, lr}
   16ee4:	6c01      	ldr	r1, [r0, #64]	; 0x40
   16ee6:	b099      	sub	sp, #100	; 0x64
   16ee8:	4682      	mov	sl, r0
   16eea:	001d      	movs	r5, r3
   16eec:	0016      	movs	r6, r2
   16eee:	001f      	movs	r7, r3
   16ef0:	2900      	cmp	r1, #0
   16ef2:	d009      	beq.n	16f08 <_dtoa_r+0x30>
   16ef4:	2301      	movs	r3, #1
   16ef6:	6c42      	ldr	r2, [r0, #68]	; 0x44
   16ef8:	4093      	lsls	r3, r2
   16efa:	604a      	str	r2, [r1, #4]
   16efc:	608b      	str	r3, [r1, #8]
   16efe:	f001 fff5 	bl	18eec <_Bfree>
   16f02:	2300      	movs	r3, #0
   16f04:	4652      	mov	r2, sl
   16f06:	6413      	str	r3, [r2, #64]	; 0x40
   16f08:	46b8      	mov	r8, r7
   16f0a:	2f00      	cmp	r7, #0
   16f0c:	db37      	blt.n	16f7e <_dtoa_r+0xa6>
   16f0e:	2300      	movs	r3, #0
   16f10:	9a25      	ldr	r2, [sp, #148]	; 0x94
   16f12:	6013      	str	r3, [r2, #0]
   16f14:	4642      	mov	r2, r8
   16f16:	4bd6      	ldr	r3, [pc, #856]	; (17270 <_dtoa_r+0x398>)
   16f18:	401a      	ands	r2, r3
   16f1a:	429a      	cmp	r2, r3
   16f1c:	d018      	beq.n	16f50 <_dtoa_r+0x78>
   16f1e:	2200      	movs	r2, #0
   16f20:	2300      	movs	r3, #0
   16f22:	0030      	movs	r0, r6
   16f24:	0039      	movs	r1, r7
   16f26:	f7fc fc19 	bl	1375c <__aeabi_dcmpeq>
   16f2a:	2800      	cmp	r0, #0
   16f2c:	d02f      	beq.n	16f8e <_dtoa_r+0xb6>
   16f2e:	2301      	movs	r3, #1
   16f30:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16f32:	6013      	str	r3, [r2, #0]
   16f34:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16f36:	2b00      	cmp	r3, #0
   16f38:	d100      	bne.n	16f3c <_dtoa_r+0x64>
   16f3a:	e22a      	b.n	17392 <_dtoa_r+0x4ba>
   16f3c:	48cd      	ldr	r0, [pc, #820]	; (17274 <_dtoa_r+0x39c>)
   16f3e:	6018      	str	r0, [r3, #0]
   16f40:	3801      	subs	r0, #1
   16f42:	b019      	add	sp, #100	; 0x64
   16f44:	bc3c      	pop	{r2, r3, r4, r5}
   16f46:	4690      	mov	r8, r2
   16f48:	4699      	mov	r9, r3
   16f4a:	46a2      	mov	sl, r4
   16f4c:	46ab      	mov	fp, r5
   16f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16f50:	4bc9      	ldr	r3, [pc, #804]	; (17278 <_dtoa_r+0x3a0>)
   16f52:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16f54:	6013      	str	r3, [r2, #0]
   16f56:	2e00      	cmp	r6, #0
   16f58:	d10b      	bne.n	16f72 <_dtoa_r+0x9a>
   16f5a:	4643      	mov	r3, r8
   16f5c:	0318      	lsls	r0, r3, #12
   16f5e:	d108      	bne.n	16f72 <_dtoa_r+0x9a>
   16f60:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16f62:	48c6      	ldr	r0, [pc, #792]	; (1727c <_dtoa_r+0x3a4>)
   16f64:	2b00      	cmp	r3, #0
   16f66:	d0ec      	beq.n	16f42 <_dtoa_r+0x6a>
   16f68:	0003      	movs	r3, r0
   16f6a:	3308      	adds	r3, #8
   16f6c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   16f6e:	6013      	str	r3, [r2, #0]
   16f70:	e7e7      	b.n	16f42 <_dtoa_r+0x6a>
   16f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16f74:	48c2      	ldr	r0, [pc, #776]	; (17280 <_dtoa_r+0x3a8>)
   16f76:	2b00      	cmp	r3, #0
   16f78:	d0e3      	beq.n	16f42 <_dtoa_r+0x6a>
   16f7a:	1cc3      	adds	r3, r0, #3
   16f7c:	e7f6      	b.n	16f6c <_dtoa_r+0x94>
   16f7e:	2301      	movs	r3, #1
   16f80:	9a25      	ldr	r2, [sp, #148]	; 0x94
   16f82:	0068      	lsls	r0, r5, #1
   16f84:	6013      	str	r3, [r2, #0]
   16f86:	0843      	lsrs	r3, r0, #1
   16f88:	4698      	mov	r8, r3
   16f8a:	001f      	movs	r7, r3
   16f8c:	e7c2      	b.n	16f14 <_dtoa_r+0x3c>
   16f8e:	ab16      	add	r3, sp, #88	; 0x58
   16f90:	9301      	str	r3, [sp, #4]
   16f92:	ab17      	add	r3, sp, #92	; 0x5c
   16f94:	9300      	str	r3, [sp, #0]
   16f96:	0032      	movs	r2, r6
   16f98:	003b      	movs	r3, r7
   16f9a:	4650      	mov	r0, sl
   16f9c:	f002 fa68 	bl	19470 <__d2b>
   16fa0:	4643      	mov	r3, r8
   16fa2:	4683      	mov	fp, r0
   16fa4:	0d1a      	lsrs	r2, r3, #20
   16fa6:	d100      	bne.n	16faa <_dtoa_r+0xd2>
   16fa8:	e1d6      	b.n	17358 <_dtoa_r+0x480>
   16faa:	033b      	lsls	r3, r7, #12
   16fac:	4cb5      	ldr	r4, [pc, #724]	; (17284 <_dtoa_r+0x3ac>)
   16fae:	0b1b      	lsrs	r3, r3, #12
   16fb0:	431c      	orrs	r4, r3
   16fb2:	4bb5      	ldr	r3, [pc, #724]	; (17288 <_dtoa_r+0x3b0>)
   16fb4:	0030      	movs	r0, r6
   16fb6:	4698      	mov	r8, r3
   16fb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16fba:	0021      	movs	r1, r4
   16fbc:	4699      	mov	r9, r3
   16fbe:	2300      	movs	r3, #0
   16fc0:	4490      	add	r8, r2
   16fc2:	930f      	str	r3, [sp, #60]	; 0x3c
   16fc4:	2200      	movs	r2, #0
   16fc6:	4bb1      	ldr	r3, [pc, #708]	; (1728c <_dtoa_r+0x3b4>)
   16fc8:	f7fb ff12 	bl	12df0 <__aeabi_dsub>
   16fcc:	4ab0      	ldr	r2, [pc, #704]	; (17290 <_dtoa_r+0x3b8>)
   16fce:	4bb1      	ldr	r3, [pc, #708]	; (17294 <_dtoa_r+0x3bc>)
   16fd0:	f7fb fc8e 	bl	128f0 <__aeabi_dmul>
   16fd4:	4ab0      	ldr	r2, [pc, #704]	; (17298 <_dtoa_r+0x3c0>)
   16fd6:	4bb1      	ldr	r3, [pc, #708]	; (1729c <_dtoa_r+0x3c4>)
   16fd8:	f7fa fe46 	bl	11c68 <__aeabi_dadd>
   16fdc:	0004      	movs	r4, r0
   16fde:	4640      	mov	r0, r8
   16fe0:	000d      	movs	r5, r1
   16fe2:	f003 f873 	bl	1a0cc <__aeabi_i2d>
   16fe6:	4aae      	ldr	r2, [pc, #696]	; (172a0 <_dtoa_r+0x3c8>)
   16fe8:	4bae      	ldr	r3, [pc, #696]	; (172a4 <_dtoa_r+0x3cc>)
   16fea:	f7fb fc81 	bl	128f0 <__aeabi_dmul>
   16fee:	0002      	movs	r2, r0
   16ff0:	000b      	movs	r3, r1
   16ff2:	0020      	movs	r0, r4
   16ff4:	0029      	movs	r1, r5
   16ff6:	f7fa fe37 	bl	11c68 <__aeabi_dadd>
   16ffa:	0004      	movs	r4, r0
   16ffc:	000d      	movs	r5, r1
   16ffe:	f7fc fa0d 	bl	1341c <__aeabi_d2iz>
   17002:	2200      	movs	r2, #0
   17004:	9003      	str	r0, [sp, #12]
   17006:	2300      	movs	r3, #0
   17008:	0020      	movs	r0, r4
   1700a:	0029      	movs	r1, r5
   1700c:	f7fc fbac 	bl	13768 <__aeabi_dcmplt>
   17010:	2800      	cmp	r0, #0
   17012:	d000      	beq.n	17016 <_dtoa_r+0x13e>
   17014:	e2b1      	b.n	1757a <_dtoa_r+0x6a2>
   17016:	2301      	movs	r3, #1
   17018:	9c03      	ldr	r4, [sp, #12]
   1701a:	930c      	str	r3, [sp, #48]	; 0x30
   1701c:	2c16      	cmp	r4, #22
   1701e:	d810      	bhi.n	17042 <_dtoa_r+0x16a>
   17020:	49a1      	ldr	r1, [pc, #644]	; (172a8 <_dtoa_r+0x3d0>)
   17022:	00e3      	lsls	r3, r4, #3
   17024:	18c9      	adds	r1, r1, r3
   17026:	0032      	movs	r2, r6
   17028:	6808      	ldr	r0, [r1, #0]
   1702a:	6849      	ldr	r1, [r1, #4]
   1702c:	003b      	movs	r3, r7
   1702e:	f7fc fbaf 	bl	13790 <__aeabi_dcmpgt>
   17032:	2800      	cmp	r0, #0
   17034:	d100      	bne.n	17038 <_dtoa_r+0x160>
   17036:	e31d      	b.n	17674 <_dtoa_r+0x79c>
   17038:	0023      	movs	r3, r4
   1703a:	3b01      	subs	r3, #1
   1703c:	9303      	str	r3, [sp, #12]
   1703e:	2300      	movs	r3, #0
   17040:	930c      	str	r3, [sp, #48]	; 0x30
   17042:	464b      	mov	r3, r9
   17044:	4642      	mov	r2, r8
   17046:	1a9a      	subs	r2, r3, r2
   17048:	2300      	movs	r3, #0
   1704a:	9306      	str	r3, [sp, #24]
   1704c:	0013      	movs	r3, r2
   1704e:	3b01      	subs	r3, #1
   17050:	9304      	str	r3, [sp, #16]
   17052:	d500      	bpl.n	17056 <_dtoa_r+0x17e>
   17054:	e2a1      	b.n	1759a <_dtoa_r+0x6c2>
   17056:	9b03      	ldr	r3, [sp, #12]
   17058:	2b00      	cmp	r3, #0
   1705a:	da00      	bge.n	1705e <_dtoa_r+0x186>
   1705c:	e284      	b.n	17568 <_dtoa_r+0x690>
   1705e:	469c      	mov	ip, r3
   17060:	930d      	str	r3, [sp, #52]	; 0x34
   17062:	2300      	movs	r3, #0
   17064:	9a04      	ldr	r2, [sp, #16]
   17066:	4699      	mov	r9, r3
   17068:	0011      	movs	r1, r2
   1706a:	4461      	add	r1, ip
   1706c:	9104      	str	r1, [sp, #16]
   1706e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17070:	2b09      	cmp	r3, #9
   17072:	d900      	bls.n	17076 <_dtoa_r+0x19e>
   17074:	e18f      	b.n	17396 <_dtoa_r+0x4be>
   17076:	2401      	movs	r4, #1
   17078:	2b05      	cmp	r3, #5
   1707a:	dd02      	ble.n	17082 <_dtoa_r+0x1aa>
   1707c:	2400      	movs	r4, #0
   1707e:	3b04      	subs	r3, #4
   17080:	9322      	str	r3, [sp, #136]	; 0x88
   17082:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17084:	2b03      	cmp	r3, #3
   17086:	d101      	bne.n	1708c <_dtoa_r+0x1b4>
   17088:	f000 fcce 	bl	17a28 <_dtoa_r+0xb50>
   1708c:	dc01      	bgt.n	17092 <_dtoa_r+0x1ba>
   1708e:	f000 fc92 	bl	179b6 <_dtoa_r+0xade>
   17092:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17094:	2b04      	cmp	r3, #4
   17096:	d101      	bne.n	1709c <_dtoa_r+0x1c4>
   17098:	f000 fc40 	bl	1791c <_dtoa_r+0xa44>
   1709c:	2301      	movs	r3, #1
   1709e:	930b      	str	r3, [sp, #44]	; 0x2c
   170a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
   170a2:	2b05      	cmp	r3, #5
   170a4:	d001      	beq.n	170aa <_dtoa_r+0x1d2>
   170a6:	f000 fc8b 	bl	179c0 <_dtoa_r+0xae8>
   170aa:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   170ac:	9b03      	ldr	r3, [sp, #12]
   170ae:	4694      	mov	ip, r2
   170b0:	4463      	add	r3, ip
   170b2:	930e      	str	r3, [sp, #56]	; 0x38
   170b4:	3301      	adds	r3, #1
   170b6:	9307      	str	r3, [sp, #28]
   170b8:	1e1d      	subs	r5, r3, #0
   170ba:	dc01      	bgt.n	170c0 <_dtoa_r+0x1e8>
   170bc:	f000 fd49 	bl	17b52 <_dtoa_r+0xc7a>
   170c0:	9b07      	ldr	r3, [sp, #28]
   170c2:	4698      	mov	r8, r3
   170c4:	2300      	movs	r3, #0
   170c6:	4652      	mov	r2, sl
   170c8:	2100      	movs	r1, #0
   170ca:	6453      	str	r3, [r2, #68]	; 0x44
   170cc:	2d17      	cmp	r5, #23
   170ce:	d90a      	bls.n	170e6 <_dtoa_r+0x20e>
   170d0:	2201      	movs	r2, #1
   170d2:	3304      	adds	r3, #4
   170d4:	005b      	lsls	r3, r3, #1
   170d6:	0018      	movs	r0, r3
   170d8:	3014      	adds	r0, #20
   170da:	0011      	movs	r1, r2
   170dc:	3201      	adds	r2, #1
   170de:	4285      	cmp	r5, r0
   170e0:	d2f8      	bcs.n	170d4 <_dtoa_r+0x1fc>
   170e2:	4653      	mov	r3, sl
   170e4:	6459      	str	r1, [r3, #68]	; 0x44
   170e6:	4650      	mov	r0, sl
   170e8:	f001 fed8 	bl	18e9c <_Balloc>
   170ec:	4653      	mov	r3, sl
   170ee:	6418      	str	r0, [r3, #64]	; 0x40
   170f0:	4643      	mov	r3, r8
   170f2:	900a      	str	r0, [sp, #40]	; 0x28
   170f4:	2b0e      	cmp	r3, #14
   170f6:	d900      	bls.n	170fa <_dtoa_r+0x222>
   170f8:	e161      	b.n	173be <_dtoa_r+0x4e6>
   170fa:	2c00      	cmp	r4, #0
   170fc:	d100      	bne.n	17100 <_dtoa_r+0x228>
   170fe:	e15e      	b.n	173be <_dtoa_r+0x4e6>
   17100:	9610      	str	r6, [sp, #64]	; 0x40
   17102:	9711      	str	r7, [sp, #68]	; 0x44
   17104:	9e03      	ldr	r6, [sp, #12]
   17106:	2e00      	cmp	r6, #0
   17108:	dc01      	bgt.n	1710e <_dtoa_r+0x236>
   1710a:	f000 fd25 	bl	17b58 <_dtoa_r+0xc80>
   1710e:	0032      	movs	r2, r6
   17110:	210f      	movs	r1, #15
   17112:	4b65      	ldr	r3, [pc, #404]	; (172a8 <_dtoa_r+0x3d0>)
   17114:	400a      	ands	r2, r1
   17116:	00d2      	lsls	r2, r2, #3
   17118:	189b      	adds	r3, r3, r2
   1711a:	1136      	asrs	r6, r6, #4
   1711c:	681c      	ldr	r4, [r3, #0]
   1711e:	685d      	ldr	r5, [r3, #4]
   17120:	06f3      	lsls	r3, r6, #27
   17122:	d401      	bmi.n	17128 <_dtoa_r+0x250>
   17124:	f000 fcca 	bl	17abc <_dtoa_r+0xbe4>
   17128:	4b60      	ldr	r3, [pc, #384]	; (172ac <_dtoa_r+0x3d4>)
   1712a:	400e      	ands	r6, r1
   1712c:	6a1a      	ldr	r2, [r3, #32]
   1712e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   17130:	9810      	ldr	r0, [sp, #64]	; 0x40
   17132:	9911      	ldr	r1, [sp, #68]	; 0x44
   17134:	f7fb f8a8 	bl	12288 <__aeabi_ddiv>
   17138:	2303      	movs	r3, #3
   1713a:	4698      	mov	r8, r3
   1713c:	9008      	str	r0, [sp, #32]
   1713e:	9109      	str	r1, [sp, #36]	; 0x24
   17140:	2e00      	cmp	r6, #0
   17142:	d011      	beq.n	17168 <_dtoa_r+0x290>
   17144:	4f59      	ldr	r7, [pc, #356]	; (172ac <_dtoa_r+0x3d4>)
   17146:	2301      	movs	r3, #1
   17148:	4233      	tst	r3, r6
   1714a:	d009      	beq.n	17160 <_dtoa_r+0x288>
   1714c:	469c      	mov	ip, r3
   1714e:	683a      	ldr	r2, [r7, #0]
   17150:	687b      	ldr	r3, [r7, #4]
   17152:	0020      	movs	r0, r4
   17154:	0029      	movs	r1, r5
   17156:	44e0      	add	r8, ip
   17158:	f7fb fbca 	bl	128f0 <__aeabi_dmul>
   1715c:	0004      	movs	r4, r0
   1715e:	000d      	movs	r5, r1
   17160:	1076      	asrs	r6, r6, #1
   17162:	3708      	adds	r7, #8
   17164:	2e00      	cmp	r6, #0
   17166:	d1ee      	bne.n	17146 <_dtoa_r+0x26e>
   17168:	0022      	movs	r2, r4
   1716a:	9808      	ldr	r0, [sp, #32]
   1716c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1716e:	002b      	movs	r3, r5
   17170:	f7fb f88a 	bl	12288 <__aeabi_ddiv>
   17174:	0006      	movs	r6, r0
   17176:	000f      	movs	r7, r1
   17178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1717a:	2b00      	cmp	r3, #0
   1717c:	d009      	beq.n	17192 <_dtoa_r+0x2ba>
   1717e:	2200      	movs	r2, #0
   17180:	4b40      	ldr	r3, [pc, #256]	; (17284 <_dtoa_r+0x3ac>)
   17182:	0030      	movs	r0, r6
   17184:	0039      	movs	r1, r7
   17186:	f7fc faef 	bl	13768 <__aeabi_dcmplt>
   1718a:	2800      	cmp	r0, #0
   1718c:	d001      	beq.n	17192 <_dtoa_r+0x2ba>
   1718e:	f000 fdc2 	bl	17d16 <_dtoa_r+0xe3e>
   17192:	4640      	mov	r0, r8
   17194:	f002 ff9a 	bl	1a0cc <__aeabi_i2d>
   17198:	0032      	movs	r2, r6
   1719a:	003b      	movs	r3, r7
   1719c:	f7fb fba8 	bl	128f0 <__aeabi_dmul>
   171a0:	2200      	movs	r2, #0
   171a2:	4b43      	ldr	r3, [pc, #268]	; (172b0 <_dtoa_r+0x3d8>)
   171a4:	f7fa fd60 	bl	11c68 <__aeabi_dadd>
   171a8:	4a42      	ldr	r2, [pc, #264]	; (172b4 <_dtoa_r+0x3dc>)
   171aa:	000b      	movs	r3, r1
   171ac:	4694      	mov	ip, r2
   171ae:	4463      	add	r3, ip
   171b0:	9008      	str	r0, [sp, #32]
   171b2:	9109      	str	r1, [sp, #36]	; 0x24
   171b4:	9309      	str	r3, [sp, #36]	; 0x24
   171b6:	9b07      	ldr	r3, [sp, #28]
   171b8:	2b00      	cmp	r3, #0
   171ba:	d101      	bne.n	171c0 <_dtoa_r+0x2e8>
   171bc:	f000 fc50 	bl	17a60 <_dtoa_r+0xb88>
   171c0:	9b03      	ldr	r3, [sp, #12]
   171c2:	9313      	str	r3, [sp, #76]	; 0x4c
   171c4:	9b07      	ldr	r3, [sp, #28]
   171c6:	9312      	str	r3, [sp, #72]	; 0x48
   171c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   171ca:	2b00      	cmp	r3, #0
   171cc:	d101      	bne.n	171d2 <_dtoa_r+0x2fa>
   171ce:	f000 fd1d 	bl	17c0c <_dtoa_r+0xd34>
   171d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   171d4:	2000      	movs	r0, #0
   171d6:	1e5a      	subs	r2, r3, #1
   171d8:	4b33      	ldr	r3, [pc, #204]	; (172a8 <_dtoa_r+0x3d0>)
   171da:	00d2      	lsls	r2, r2, #3
   171dc:	189b      	adds	r3, r3, r2
   171de:	681a      	ldr	r2, [r3, #0]
   171e0:	685b      	ldr	r3, [r3, #4]
   171e2:	4935      	ldr	r1, [pc, #212]	; (172b8 <_dtoa_r+0x3e0>)
   171e4:	f7fb f850 	bl	12288 <__aeabi_ddiv>
   171e8:	9a08      	ldr	r2, [sp, #32]
   171ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
   171ec:	f7fb fe00 	bl	12df0 <__aeabi_dsub>
   171f0:	9008      	str	r0, [sp, #32]
   171f2:	9109      	str	r1, [sp, #36]	; 0x24
   171f4:	0039      	movs	r1, r7
   171f6:	0030      	movs	r0, r6
   171f8:	f7fc f910 	bl	1341c <__aeabi_d2iz>
   171fc:	0004      	movs	r4, r0
   171fe:	f002 ff65 	bl	1a0cc <__aeabi_i2d>
   17202:	0002      	movs	r2, r0
   17204:	000b      	movs	r3, r1
   17206:	0030      	movs	r0, r6
   17208:	0039      	movs	r1, r7
   1720a:	f7fb fdf1 	bl	12df0 <__aeabi_dsub>
   1720e:	0005      	movs	r5, r0
   17210:	000e      	movs	r6, r1
   17212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17214:	3430      	adds	r4, #48	; 0x30
   17216:	1c51      	adds	r1, r2, #1
   17218:	b2e7      	uxtb	r7, r4
   1721a:	9114      	str	r1, [sp, #80]	; 0x50
   1721c:	7017      	strb	r7, [r2, #0]
   1721e:	0033      	movs	r3, r6
   17220:	9808      	ldr	r0, [sp, #32]
   17222:	9909      	ldr	r1, [sp, #36]	; 0x24
   17224:	002a      	movs	r2, r5
   17226:	f7fc fab3 	bl	13790 <__aeabi_dcmpgt>
   1722a:	2800      	cmp	r0, #0
   1722c:	d001      	beq.n	17232 <_dtoa_r+0x35a>
   1722e:	f000 fdfe 	bl	17e2e <_dtoa_r+0xf56>
   17232:	002a      	movs	r2, r5
   17234:	0033      	movs	r3, r6
   17236:	2000      	movs	r0, #0
   17238:	4912      	ldr	r1, [pc, #72]	; (17284 <_dtoa_r+0x3ac>)
   1723a:	f7fb fdd9 	bl	12df0 <__aeabi_dsub>
   1723e:	0002      	movs	r2, r0
   17240:	000b      	movs	r3, r1
   17242:	9808      	ldr	r0, [sp, #32]
   17244:	9909      	ldr	r1, [sp, #36]	; 0x24
   17246:	f7fc faa3 	bl	13790 <__aeabi_dcmpgt>
   1724a:	2800      	cmp	r0, #0
   1724c:	d001      	beq.n	17252 <_dtoa_r+0x37a>
   1724e:	f000 fde7 	bl	17e20 <_dtoa_r+0xf48>
   17252:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17254:	2b01      	cmp	r3, #1
   17256:	d101      	bne.n	1725c <_dtoa_r+0x384>
   17258:	f000 fc78 	bl	17b4c <_dtoa_r+0xc74>
   1725c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1725e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17260:	4694      	mov	ip, r2
   17262:	4463      	add	r3, ip
   17264:	4698      	mov	r8, r3
   17266:	464b      	mov	r3, r9
   17268:	9312      	str	r3, [sp, #72]	; 0x48
   1726a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1726c:	4699      	mov	r9, r3
   1726e:	e038      	b.n	172e2 <_dtoa_r+0x40a>
   17270:	7ff00000 	.word	0x7ff00000
   17274:	0001b9a5 	.word	0x0001b9a5
   17278:	0000270f 	.word	0x0000270f
   1727c:	0001bb4c 	.word	0x0001bb4c
   17280:	0001bb58 	.word	0x0001bb58
   17284:	3ff00000 	.word	0x3ff00000
   17288:	fffffc01 	.word	0xfffffc01
   1728c:	3ff80000 	.word	0x3ff80000
   17290:	636f4361 	.word	0x636f4361
   17294:	3fd287a7 	.word	0x3fd287a7
   17298:	8b60c8b3 	.word	0x8b60c8b3
   1729c:	3fc68a28 	.word	0x3fc68a28
   172a0:	509f79fb 	.word	0x509f79fb
   172a4:	3fd34413 	.word	0x3fd34413
   172a8:	0001bb88 	.word	0x0001bb88
   172ac:	0001bb60 	.word	0x0001bb60
   172b0:	401c0000 	.word	0x401c0000
   172b4:	fcc00000 	.word	0xfcc00000
   172b8:	3fe00000 	.word	0x3fe00000
   172bc:	002a      	movs	r2, r5
   172be:	0033      	movs	r3, r6
   172c0:	2000      	movs	r0, #0
   172c2:	49b9      	ldr	r1, [pc, #740]	; (175a8 <_dtoa_r+0x6d0>)
   172c4:	f7fb fd94 	bl	12df0 <__aeabi_dsub>
   172c8:	9a08      	ldr	r2, [sp, #32]
   172ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
   172cc:	f7fc fa4c 	bl	13768 <__aeabi_dcmplt>
   172d0:	2800      	cmp	r0, #0
   172d2:	d001      	beq.n	172d8 <_dtoa_r+0x400>
   172d4:	f000 fd74 	bl	17dc0 <_dtoa_r+0xee8>
   172d8:	46a1      	mov	r9, r4
   172da:	4544      	cmp	r4, r8
   172dc:	d101      	bne.n	172e2 <_dtoa_r+0x40a>
   172de:	f000 fc33 	bl	17b48 <_dtoa_r+0xc70>
   172e2:	9808      	ldr	r0, [sp, #32]
   172e4:	9909      	ldr	r1, [sp, #36]	; 0x24
   172e6:	2200      	movs	r2, #0
   172e8:	4bb0      	ldr	r3, [pc, #704]	; (175ac <_dtoa_r+0x6d4>)
   172ea:	f7fb fb01 	bl	128f0 <__aeabi_dmul>
   172ee:	2200      	movs	r2, #0
   172f0:	4bae      	ldr	r3, [pc, #696]	; (175ac <_dtoa_r+0x6d4>)
   172f2:	9008      	str	r0, [sp, #32]
   172f4:	9109      	str	r1, [sp, #36]	; 0x24
   172f6:	0028      	movs	r0, r5
   172f8:	0031      	movs	r1, r6
   172fa:	f7fb faf9 	bl	128f0 <__aeabi_dmul>
   172fe:	000d      	movs	r5, r1
   17300:	0004      	movs	r4, r0
   17302:	f7fc f88b 	bl	1341c <__aeabi_d2iz>
   17306:	0007      	movs	r7, r0
   17308:	f002 fee0 	bl	1a0cc <__aeabi_i2d>
   1730c:	0002      	movs	r2, r0
   1730e:	000b      	movs	r3, r1
   17310:	0020      	movs	r0, r4
   17312:	0029      	movs	r1, r5
   17314:	f7fb fd6c 	bl	12df0 <__aeabi_dsub>
   17318:	464b      	mov	r3, r9
   1731a:	3730      	adds	r7, #48	; 0x30
   1731c:	b2ff      	uxtb	r7, r7
   1731e:	1c5c      	adds	r4, r3, #1
   17320:	701f      	strb	r7, [r3, #0]
   17322:	9a08      	ldr	r2, [sp, #32]
   17324:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17326:	0005      	movs	r5, r0
   17328:	000e      	movs	r6, r1
   1732a:	f7fc fa1d 	bl	13768 <__aeabi_dcmplt>
   1732e:	2800      	cmp	r0, #0
   17330:	d0c4      	beq.n	172bc <_dtoa_r+0x3e4>
   17332:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17334:	9303      	str	r3, [sp, #12]
   17336:	4659      	mov	r1, fp
   17338:	4650      	mov	r0, sl
   1733a:	f001 fdd7 	bl	18eec <_Bfree>
   1733e:	2300      	movs	r3, #0
   17340:	7023      	strb	r3, [r4, #0]
   17342:	9b03      	ldr	r3, [sp, #12]
   17344:	9a24      	ldr	r2, [sp, #144]	; 0x90
   17346:	3301      	adds	r3, #1
   17348:	6013      	str	r3, [r2, #0]
   1734a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1734c:	2b00      	cmp	r3, #0
   1734e:	d100      	bne.n	17352 <_dtoa_r+0x47a>
   17350:	e3a8      	b.n	17aa4 <_dtoa_r+0xbcc>
   17352:	601c      	str	r4, [r3, #0]
   17354:	980a      	ldr	r0, [sp, #40]	; 0x28
   17356:	e5f4      	b.n	16f42 <_dtoa_r+0x6a>
   17358:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1735a:	4699      	mov	r9, r3
   1735c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1735e:	444b      	add	r3, r9
   17360:	001c      	movs	r4, r3
   17362:	4b93      	ldr	r3, [pc, #588]	; (175b0 <_dtoa_r+0x6d8>)
   17364:	18e3      	adds	r3, r4, r3
   17366:	2b20      	cmp	r3, #32
   17368:	dc00      	bgt.n	1736c <_dtoa_r+0x494>
   1736a:	e17e      	b.n	1766a <_dtoa_r+0x792>
   1736c:	0031      	movs	r1, r6
   1736e:	4a91      	ldr	r2, [pc, #580]	; (175b4 <_dtoa_r+0x6dc>)
   17370:	4640      	mov	r0, r8
   17372:	18a2      	adds	r2, r4, r2
   17374:	40d1      	lsrs	r1, r2
   17376:	000a      	movs	r2, r1
   17378:	2140      	movs	r1, #64	; 0x40
   1737a:	1acb      	subs	r3, r1, r3
   1737c:	4098      	lsls	r0, r3
   1737e:	4310      	orrs	r0, r2
   17380:	f7fc f880 	bl	13484 <__aeabi_ui2d>
   17384:	1e63      	subs	r3, r4, #1
   17386:	4698      	mov	r8, r3
   17388:	2301      	movs	r3, #1
   1738a:	4d8b      	ldr	r5, [pc, #556]	; (175b8 <_dtoa_r+0x6e0>)
   1738c:	930f      	str	r3, [sp, #60]	; 0x3c
   1738e:	1949      	adds	r1, r1, r5
   17390:	e618      	b.n	16fc4 <_dtoa_r+0xec>
   17392:	488a      	ldr	r0, [pc, #552]	; (175bc <_dtoa_r+0x6e4>)
   17394:	e5d5      	b.n	16f42 <_dtoa_r+0x6a>
   17396:	2300      	movs	r3, #0
   17398:	4652      	mov	r2, sl
   1739a:	2100      	movs	r1, #0
   1739c:	6453      	str	r3, [r2, #68]	; 0x44
   1739e:	4650      	mov	r0, sl
   173a0:	f001 fd7c 	bl	18e9c <_Balloc>
   173a4:	4653      	mov	r3, sl
   173a6:	6418      	str	r0, [r3, #64]	; 0x40
   173a8:	2301      	movs	r3, #1
   173aa:	425b      	negs	r3, r3
   173ac:	9307      	str	r3, [sp, #28]
   173ae:	930e      	str	r3, [sp, #56]	; 0x38
   173b0:	3302      	adds	r3, #2
   173b2:	2200      	movs	r2, #0
   173b4:	930b      	str	r3, [sp, #44]	; 0x2c
   173b6:	2300      	movs	r3, #0
   173b8:	900a      	str	r0, [sp, #40]	; 0x28
   173ba:	9223      	str	r2, [sp, #140]	; 0x8c
   173bc:	9322      	str	r3, [sp, #136]	; 0x88
   173be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   173c0:	2b00      	cmp	r3, #0
   173c2:	da00      	bge.n	173c6 <_dtoa_r+0x4ee>
   173c4:	e0ab      	b.n	1751e <_dtoa_r+0x646>
   173c6:	9a03      	ldr	r2, [sp, #12]
   173c8:	2a0e      	cmp	r2, #14
   173ca:	dd00      	ble.n	173ce <_dtoa_r+0x4f6>
   173cc:	e0a7      	b.n	1751e <_dtoa_r+0x646>
   173ce:	4b7c      	ldr	r3, [pc, #496]	; (175c0 <_dtoa_r+0x6e8>)
   173d0:	00d2      	lsls	r2, r2, #3
   173d2:	189b      	adds	r3, r3, r2
   173d4:	685c      	ldr	r4, [r3, #4]
   173d6:	681b      	ldr	r3, [r3, #0]
   173d8:	9304      	str	r3, [sp, #16]
   173da:	9405      	str	r4, [sp, #20]
   173dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   173de:	2b00      	cmp	r3, #0
   173e0:	da00      	bge.n	173e4 <_dtoa_r+0x50c>
   173e2:	e2a7      	b.n	17934 <_dtoa_r+0xa5c>
   173e4:	9c04      	ldr	r4, [sp, #16]
   173e6:	9d05      	ldr	r5, [sp, #20]
   173e8:	0030      	movs	r0, r6
   173ea:	0022      	movs	r2, r4
   173ec:	002b      	movs	r3, r5
   173ee:	0039      	movs	r1, r7
   173f0:	f7fa ff4a 	bl	12288 <__aeabi_ddiv>
   173f4:	f7fc f812 	bl	1341c <__aeabi_d2iz>
   173f8:	4680      	mov	r8, r0
   173fa:	f002 fe67 	bl	1a0cc <__aeabi_i2d>
   173fe:	0022      	movs	r2, r4
   17400:	002b      	movs	r3, r5
   17402:	f7fb fa75 	bl	128f0 <__aeabi_dmul>
   17406:	0002      	movs	r2, r0
   17408:	000b      	movs	r3, r1
   1740a:	0030      	movs	r0, r6
   1740c:	0039      	movs	r1, r7
   1740e:	f7fb fcef 	bl	12df0 <__aeabi_dsub>
   17412:	4643      	mov	r3, r8
   17414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17416:	3330      	adds	r3, #48	; 0x30
   17418:	7013      	strb	r3, [r2, #0]
   1741a:	9b07      	ldr	r3, [sp, #28]
   1741c:	0006      	movs	r6, r0
   1741e:	000f      	movs	r7, r1
   17420:	1c54      	adds	r4, r2, #1
   17422:	2b01      	cmp	r3, #1
   17424:	d04e      	beq.n	174c4 <_dtoa_r+0x5ec>
   17426:	2200      	movs	r2, #0
   17428:	4b60      	ldr	r3, [pc, #384]	; (175ac <_dtoa_r+0x6d4>)
   1742a:	f7fb fa61 	bl	128f0 <__aeabi_dmul>
   1742e:	2200      	movs	r2, #0
   17430:	2300      	movs	r3, #0
   17432:	0006      	movs	r6, r0
   17434:	000f      	movs	r7, r1
   17436:	f7fc f991 	bl	1375c <__aeabi_dcmpeq>
   1743a:	2800      	cmp	r0, #0
   1743c:	d000      	beq.n	17440 <_dtoa_r+0x568>
   1743e:	e77a      	b.n	17336 <_dtoa_r+0x45e>
   17440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17442:	9a07      	ldr	r2, [sp, #28]
   17444:	1c9d      	adds	r5, r3, #2
   17446:	469c      	mov	ip, r3
   17448:	465b      	mov	r3, fp
   1744a:	9306      	str	r3, [sp, #24]
   1744c:	4653      	mov	r3, sl
   1744e:	4462      	add	r2, ip
   17450:	46aa      	mov	sl, r5
   17452:	9c04      	ldr	r4, [sp, #16]
   17454:	9d05      	ldr	r5, [sp, #20]
   17456:	4691      	mov	r9, r2
   17458:	9307      	str	r3, [sp, #28]
   1745a:	e00f      	b.n	1747c <_dtoa_r+0x5a4>
   1745c:	2200      	movs	r2, #0
   1745e:	4b53      	ldr	r3, [pc, #332]	; (175ac <_dtoa_r+0x6d4>)
   17460:	f7fb fa46 	bl	128f0 <__aeabi_dmul>
   17464:	2301      	movs	r3, #1
   17466:	469c      	mov	ip, r3
   17468:	2200      	movs	r2, #0
   1746a:	2300      	movs	r3, #0
   1746c:	0006      	movs	r6, r0
   1746e:	000f      	movs	r7, r1
   17470:	44e2      	add	sl, ip
   17472:	f7fc f973 	bl	1375c <__aeabi_dcmpeq>
   17476:	2800      	cmp	r0, #0
   17478:	d000      	beq.n	1747c <_dtoa_r+0x5a4>
   1747a:	e2d9      	b.n	17a30 <_dtoa_r+0xb58>
   1747c:	0022      	movs	r2, r4
   1747e:	002b      	movs	r3, r5
   17480:	0030      	movs	r0, r6
   17482:	0039      	movs	r1, r7
   17484:	f7fa ff00 	bl	12288 <__aeabi_ddiv>
   17488:	f7fb ffc8 	bl	1341c <__aeabi_d2iz>
   1748c:	4680      	mov	r8, r0
   1748e:	f002 fe1d 	bl	1a0cc <__aeabi_i2d>
   17492:	0022      	movs	r2, r4
   17494:	002b      	movs	r3, r5
   17496:	f7fb fa2b 	bl	128f0 <__aeabi_dmul>
   1749a:	0002      	movs	r2, r0
   1749c:	000b      	movs	r3, r1
   1749e:	0030      	movs	r0, r6
   174a0:	0039      	movs	r1, r7
   174a2:	f7fb fca5 	bl	12df0 <__aeabi_dsub>
   174a6:	4653      	mov	r3, sl
   174a8:	4642      	mov	r2, r8
   174aa:	3b01      	subs	r3, #1
   174ac:	3230      	adds	r2, #48	; 0x30
   174ae:	0006      	movs	r6, r0
   174b0:	000f      	movs	r7, r1
   174b2:	46d3      	mov	fp, sl
   174b4:	701a      	strb	r2, [r3, #0]
   174b6:	45d1      	cmp	r9, sl
   174b8:	d1d0      	bne.n	1745c <_dtoa_r+0x584>
   174ba:	9b06      	ldr	r3, [sp, #24]
   174bc:	4654      	mov	r4, sl
   174be:	469b      	mov	fp, r3
   174c0:	9b07      	ldr	r3, [sp, #28]
   174c2:	469a      	mov	sl, r3
   174c4:	0032      	movs	r2, r6
   174c6:	003b      	movs	r3, r7
   174c8:	0030      	movs	r0, r6
   174ca:	0039      	movs	r1, r7
   174cc:	f7fa fbcc 	bl	11c68 <__aeabi_dadd>
   174d0:	0006      	movs	r6, r0
   174d2:	000f      	movs	r7, r1
   174d4:	0002      	movs	r2, r0
   174d6:	000b      	movs	r3, r1
   174d8:	9804      	ldr	r0, [sp, #16]
   174da:	9905      	ldr	r1, [sp, #20]
   174dc:	f7fc f944 	bl	13768 <__aeabi_dcmplt>
   174e0:	2800      	cmp	r0, #0
   174e2:	d10c      	bne.n	174fe <_dtoa_r+0x626>
   174e4:	9804      	ldr	r0, [sp, #16]
   174e6:	9905      	ldr	r1, [sp, #20]
   174e8:	0032      	movs	r2, r6
   174ea:	003b      	movs	r3, r7
   174ec:	f7fc f936 	bl	1375c <__aeabi_dcmpeq>
   174f0:	2800      	cmp	r0, #0
   174f2:	d100      	bne.n	174f6 <_dtoa_r+0x61e>
   174f4:	e71f      	b.n	17336 <_dtoa_r+0x45e>
   174f6:	4643      	mov	r3, r8
   174f8:	07db      	lsls	r3, r3, #31
   174fa:	d400      	bmi.n	174fe <_dtoa_r+0x626>
   174fc:	e71b      	b.n	17336 <_dtoa_r+0x45e>
   174fe:	1e65      	subs	r5, r4, #1
   17500:	782f      	ldrb	r7, [r5, #0]
   17502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17504:	e006      	b.n	17514 <_dtoa_r+0x63c>
   17506:	429d      	cmp	r5, r3
   17508:	d100      	bne.n	1750c <_dtoa_r+0x634>
   1750a:	e351      	b.n	17bb0 <_dtoa_r+0xcd8>
   1750c:	3c02      	subs	r4, #2
   1750e:	7827      	ldrb	r7, [r4, #0]
   17510:	002c      	movs	r4, r5
   17512:	3d01      	subs	r5, #1
   17514:	2f39      	cmp	r7, #57	; 0x39
   17516:	d0f6      	beq.n	17506 <_dtoa_r+0x62e>
   17518:	3701      	adds	r7, #1
   1751a:	702f      	strb	r7, [r5, #0]
   1751c:	e70b      	b.n	17336 <_dtoa_r+0x45e>
   1751e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17520:	2a00      	cmp	r2, #0
   17522:	d04f      	beq.n	175c4 <_dtoa_r+0x6ec>
   17524:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17526:	2a01      	cmp	r2, #1
   17528:	dc00      	bgt.n	1752c <_dtoa_r+0x654>
   1752a:	e22c      	b.n	17986 <_dtoa_r+0xaae>
   1752c:	9b07      	ldr	r3, [sp, #28]
   1752e:	1e5c      	subs	r4, r3, #1
   17530:	464b      	mov	r3, r9
   17532:	45a1      	cmp	r9, r4
   17534:	da00      	bge.n	17538 <_dtoa_r+0x660>
   17536:	e2b8      	b.n	17aaa <_dtoa_r+0xbd2>
   17538:	1b1c      	subs	r4, r3, r4
   1753a:	9b07      	ldr	r3, [sp, #28]
   1753c:	2b00      	cmp	r3, #0
   1753e:	da00      	bge.n	17542 <_dtoa_r+0x66a>
   17540:	e3d4      	b.n	17cec <_dtoa_r+0xe14>
   17542:	9b06      	ldr	r3, [sp, #24]
   17544:	9308      	str	r3, [sp, #32]
   17546:	9b07      	ldr	r3, [sp, #28]
   17548:	9a06      	ldr	r2, [sp, #24]
   1754a:	2101      	movs	r1, #1
   1754c:	4694      	mov	ip, r2
   1754e:	449c      	add	ip, r3
   17550:	4662      	mov	r2, ip
   17552:	9206      	str	r2, [sp, #24]
   17554:	9a04      	ldr	r2, [sp, #16]
   17556:	4650      	mov	r0, sl
   17558:	4694      	mov	ip, r2
   1755a:	449c      	add	ip, r3
   1755c:	4663      	mov	r3, ip
   1755e:	9304      	str	r3, [sp, #16]
   17560:	f001 fd5c 	bl	1901c <__i2b>
   17564:	4680      	mov	r8, r0
   17566:	e032      	b.n	175ce <_dtoa_r+0x6f6>
   17568:	9a06      	ldr	r2, [sp, #24]
   1756a:	9b03      	ldr	r3, [sp, #12]
   1756c:	1ad2      	subs	r2, r2, r3
   1756e:	425b      	negs	r3, r3
   17570:	4699      	mov	r9, r3
   17572:	2300      	movs	r3, #0
   17574:	9206      	str	r2, [sp, #24]
   17576:	930d      	str	r3, [sp, #52]	; 0x34
   17578:	e579      	b.n	1706e <_dtoa_r+0x196>
   1757a:	9803      	ldr	r0, [sp, #12]
   1757c:	f002 fda6 	bl	1a0cc <__aeabi_i2d>
   17580:	000b      	movs	r3, r1
   17582:	0002      	movs	r2, r0
   17584:	0029      	movs	r1, r5
   17586:	0020      	movs	r0, r4
   17588:	f7fc f8e8 	bl	1375c <__aeabi_dcmpeq>
   1758c:	0002      	movs	r2, r0
   1758e:	4250      	negs	r0, r2
   17590:	4150      	adcs	r0, r2
   17592:	9b03      	ldr	r3, [sp, #12]
   17594:	1a1b      	subs	r3, r3, r0
   17596:	9303      	str	r3, [sp, #12]
   17598:	e53d      	b.n	17016 <_dtoa_r+0x13e>
   1759a:	2301      	movs	r3, #1
   1759c:	1a9b      	subs	r3, r3, r2
   1759e:	9306      	str	r3, [sp, #24]
   175a0:	2300      	movs	r3, #0
   175a2:	9304      	str	r3, [sp, #16]
   175a4:	e557      	b.n	17056 <_dtoa_r+0x17e>
   175a6:	46c0      	nop			; (mov r8, r8)
   175a8:	3ff00000 	.word	0x3ff00000
   175ac:	40240000 	.word	0x40240000
   175b0:	00000432 	.word	0x00000432
   175b4:	00000412 	.word	0x00000412
   175b8:	fe100000 	.word	0xfe100000
   175bc:	0001b9a4 	.word	0x0001b9a4
   175c0:	0001bb88 	.word	0x0001bb88
   175c4:	9b06      	ldr	r3, [sp, #24]
   175c6:	464c      	mov	r4, r9
   175c8:	9308      	str	r3, [sp, #32]
   175ca:	2300      	movs	r3, #0
   175cc:	4698      	mov	r8, r3
   175ce:	9908      	ldr	r1, [sp, #32]
   175d0:	1e0b      	subs	r3, r1, #0
   175d2:	dd0e      	ble.n	175f2 <_dtoa_r+0x71a>
   175d4:	9a04      	ldr	r2, [sp, #16]
   175d6:	2a00      	cmp	r2, #0
   175d8:	dd0b      	ble.n	175f2 <_dtoa_r+0x71a>
   175da:	4293      	cmp	r3, r2
   175dc:	dd00      	ble.n	175e0 <_dtoa_r+0x708>
   175de:	e187      	b.n	178f0 <_dtoa_r+0xa18>
   175e0:	9a06      	ldr	r2, [sp, #24]
   175e2:	1ad2      	subs	r2, r2, r3
   175e4:	9206      	str	r2, [sp, #24]
   175e6:	9a08      	ldr	r2, [sp, #32]
   175e8:	1ad2      	subs	r2, r2, r3
   175ea:	9208      	str	r2, [sp, #32]
   175ec:	9a04      	ldr	r2, [sp, #16]
   175ee:	1ad3      	subs	r3, r2, r3
   175f0:	9304      	str	r3, [sp, #16]
   175f2:	464b      	mov	r3, r9
   175f4:	2b00      	cmp	r3, #0
   175f6:	d01a      	beq.n	1762e <_dtoa_r+0x756>
   175f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   175fa:	2b00      	cmp	r3, #0
   175fc:	d100      	bne.n	17600 <_dtoa_r+0x728>
   175fe:	e1bb      	b.n	17978 <_dtoa_r+0xaa0>
   17600:	2c00      	cmp	r4, #0
   17602:	dd10      	ble.n	17626 <_dtoa_r+0x74e>
   17604:	4641      	mov	r1, r8
   17606:	0022      	movs	r2, r4
   17608:	4650      	mov	r0, sl
   1760a:	f001 fdbb 	bl	19184 <__pow5mult>
   1760e:	465a      	mov	r2, fp
   17610:	0001      	movs	r1, r0
   17612:	4680      	mov	r8, r0
   17614:	4650      	mov	r0, sl
   17616:	f001 fd0b 	bl	19030 <__multiply>
   1761a:	0005      	movs	r5, r0
   1761c:	4659      	mov	r1, fp
   1761e:	4650      	mov	r0, sl
   17620:	f001 fc64 	bl	18eec <_Bfree>
   17624:	46ab      	mov	fp, r5
   17626:	464b      	mov	r3, r9
   17628:	1b1a      	subs	r2, r3, r4
   1762a:	d000      	beq.n	1762e <_dtoa_r+0x756>
   1762c:	e1a5      	b.n	1797a <_dtoa_r+0xaa2>
   1762e:	2101      	movs	r1, #1
   17630:	4650      	mov	r0, sl
   17632:	f001 fcf3 	bl	1901c <__i2b>
   17636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17638:	4681      	mov	r9, r0
   1763a:	2b00      	cmp	r3, #0
   1763c:	dd1d      	ble.n	1767a <_dtoa_r+0x7a2>
   1763e:	001a      	movs	r2, r3
   17640:	0001      	movs	r1, r0
   17642:	4650      	mov	r0, sl
   17644:	f001 fd9e 	bl	19184 <__pow5mult>
   17648:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1764a:	4681      	mov	r9, r0
   1764c:	2b01      	cmp	r3, #1
   1764e:	dc00      	bgt.n	17652 <_dtoa_r+0x77a>
   17650:	e150      	b.n	178f4 <_dtoa_r+0xa1c>
   17652:	2400      	movs	r4, #0
   17654:	464b      	mov	r3, r9
   17656:	691b      	ldr	r3, [r3, #16]
   17658:	3303      	adds	r3, #3
   1765a:	009b      	lsls	r3, r3, #2
   1765c:	444b      	add	r3, r9
   1765e:	6858      	ldr	r0, [r3, #4]
   17660:	f001 fc94 	bl	18f8c <__hi0bits>
   17664:	2320      	movs	r3, #32
   17666:	1a1b      	subs	r3, r3, r0
   17668:	e010      	b.n	1768c <_dtoa_r+0x7b4>
   1766a:	2220      	movs	r2, #32
   1766c:	0030      	movs	r0, r6
   1766e:	1ad3      	subs	r3, r2, r3
   17670:	4098      	lsls	r0, r3
   17672:	e685      	b.n	17380 <_dtoa_r+0x4a8>
   17674:	2300      	movs	r3, #0
   17676:	930c      	str	r3, [sp, #48]	; 0x30
   17678:	e4e3      	b.n	17042 <_dtoa_r+0x16a>
   1767a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1767c:	2400      	movs	r4, #0
   1767e:	2b01      	cmp	r3, #1
   17680:	dc00      	bgt.n	17684 <_dtoa_r+0x7ac>
   17682:	e18b      	b.n	1799c <_dtoa_r+0xac4>
   17684:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17686:	2301      	movs	r3, #1
   17688:	2a00      	cmp	r2, #0
   1768a:	d1e3      	bne.n	17654 <_dtoa_r+0x77c>
   1768c:	9904      	ldr	r1, [sp, #16]
   1768e:	201f      	movs	r0, #31
   17690:	468c      	mov	ip, r1
   17692:	4463      	add	r3, ip
   17694:	4018      	ands	r0, r3
   17696:	d100      	bne.n	1769a <_dtoa_r+0x7c2>
   17698:	e0ae      	b.n	177f8 <_dtoa_r+0x920>
   1769a:	2320      	movs	r3, #32
   1769c:	1a1b      	subs	r3, r3, r0
   1769e:	2b04      	cmp	r3, #4
   176a0:	dc00      	bgt.n	176a4 <_dtoa_r+0x7cc>
   176a2:	e3cc      	b.n	17e3e <_dtoa_r+0xf66>
   176a4:	231c      	movs	r3, #28
   176a6:	1a18      	subs	r0, r3, r0
   176a8:	9b06      	ldr	r3, [sp, #24]
   176aa:	469c      	mov	ip, r3
   176ac:	4484      	add	ip, r0
   176ae:	4663      	mov	r3, ip
   176b0:	9306      	str	r3, [sp, #24]
   176b2:	9b08      	ldr	r3, [sp, #32]
   176b4:	469c      	mov	ip, r3
   176b6:	4484      	add	ip, r0
   176b8:	4663      	mov	r3, ip
   176ba:	468c      	mov	ip, r1
   176bc:	4484      	add	ip, r0
   176be:	9308      	str	r3, [sp, #32]
   176c0:	4663      	mov	r3, ip
   176c2:	9304      	str	r3, [sp, #16]
   176c4:	9b06      	ldr	r3, [sp, #24]
   176c6:	2b00      	cmp	r3, #0
   176c8:	dd05      	ble.n	176d6 <_dtoa_r+0x7fe>
   176ca:	4659      	mov	r1, fp
   176cc:	001a      	movs	r2, r3
   176ce:	4650      	mov	r0, sl
   176d0:	f001 fdb8 	bl	19244 <__lshift>
   176d4:	4683      	mov	fp, r0
   176d6:	9b04      	ldr	r3, [sp, #16]
   176d8:	2b00      	cmp	r3, #0
   176da:	dd05      	ble.n	176e8 <_dtoa_r+0x810>
   176dc:	4649      	mov	r1, r9
   176de:	001a      	movs	r2, r3
   176e0:	4650      	mov	r0, sl
   176e2:	f001 fdaf 	bl	19244 <__lshift>
   176e6:	4681      	mov	r9, r0
   176e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   176ea:	2b00      	cmp	r3, #0
   176ec:	d000      	beq.n	176f0 <_dtoa_r+0x818>
   176ee:	e094      	b.n	1781a <_dtoa_r+0x942>
   176f0:	9b07      	ldr	r3, [sp, #28]
   176f2:	2b00      	cmp	r3, #0
   176f4:	dc00      	bgt.n	176f8 <_dtoa_r+0x820>
   176f6:	e175      	b.n	179e4 <_dtoa_r+0xb0c>
   176f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   176fa:	2b00      	cmp	r3, #0
   176fc:	d100      	bne.n	17700 <_dtoa_r+0x828>
   176fe:	e0a6      	b.n	1784e <_dtoa_r+0x976>
   17700:	9b08      	ldr	r3, [sp, #32]
   17702:	2b00      	cmp	r3, #0
   17704:	dd05      	ble.n	17712 <_dtoa_r+0x83a>
   17706:	4641      	mov	r1, r8
   17708:	001a      	movs	r2, r3
   1770a:	4650      	mov	r0, sl
   1770c:	f001 fd9a 	bl	19244 <__lshift>
   17710:	4680      	mov	r8, r0
   17712:	4643      	mov	r3, r8
   17714:	930c      	str	r3, [sp, #48]	; 0x30
   17716:	2c00      	cmp	r4, #0
   17718:	d000      	beq.n	1771c <_dtoa_r+0x844>
   1771a:	e250      	b.n	17bbe <_dtoa_r+0xce6>
   1771c:	9c07      	ldr	r4, [sp, #28]
   1771e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17720:	3c01      	subs	r4, #1
   17722:	0023      	movs	r3, r4
   17724:	4694      	mov	ip, r2
   17726:	4463      	add	r3, ip
   17728:	9308      	str	r3, [sp, #32]
   1772a:	2301      	movs	r3, #1
   1772c:	4033      	ands	r3, r6
   1772e:	9307      	str	r3, [sp, #28]
   17730:	464b      	mov	r3, r9
   17732:	9306      	str	r3, [sp, #24]
   17734:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17736:	4657      	mov	r7, sl
   17738:	4645      	mov	r5, r8
   1773a:	465e      	mov	r6, fp
   1773c:	4692      	mov	sl, r2
   1773e:	4698      	mov	r8, r3
   17740:	9b06      	ldr	r3, [sp, #24]
   17742:	0030      	movs	r0, r6
   17744:	0019      	movs	r1, r3
   17746:	4699      	mov	r9, r3
   17748:	f7ff fb1c 	bl	16d84 <quorem>
   1774c:	0003      	movs	r3, r0
   1774e:	900b      	str	r0, [sp, #44]	; 0x2c
   17750:	3330      	adds	r3, #48	; 0x30
   17752:	0029      	movs	r1, r5
   17754:	0030      	movs	r0, r6
   17756:	9304      	str	r3, [sp, #16]
   17758:	f001 fdd4 	bl	19304 <__mcmp>
   1775c:	4649      	mov	r1, r9
   1775e:	0004      	movs	r4, r0
   17760:	4642      	mov	r2, r8
   17762:	0038      	movs	r0, r7
   17764:	f001 fde8 	bl	19338 <__mdiff>
   17768:	68c3      	ldr	r3, [r0, #12]
   1776a:	4681      	mov	r9, r0
   1776c:	2b00      	cmp	r3, #0
   1776e:	d000      	beq.n	17772 <_dtoa_r+0x89a>
   17770:	e11e      	b.n	179b0 <_dtoa_r+0xad8>
   17772:	0001      	movs	r1, r0
   17774:	0030      	movs	r0, r6
   17776:	f001 fdc5 	bl	19304 <__mcmp>
   1777a:	4683      	mov	fp, r0
   1777c:	4649      	mov	r1, r9
   1777e:	0038      	movs	r0, r7
   17780:	f001 fbb4 	bl	18eec <_Bfree>
   17784:	465b      	mov	r3, fp
   17786:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17788:	4313      	orrs	r3, r2
   1778a:	d103      	bne.n	17794 <_dtoa_r+0x8bc>
   1778c:	9b07      	ldr	r3, [sp, #28]
   1778e:	2b00      	cmp	r3, #0
   17790:	d100      	bne.n	17794 <_dtoa_r+0x8bc>
   17792:	e306      	b.n	17da2 <_dtoa_r+0xeca>
   17794:	2c00      	cmp	r4, #0
   17796:	da00      	bge.n	1779a <_dtoa_r+0x8c2>
   17798:	e1a8      	b.n	17aec <_dtoa_r+0xc14>
   1779a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1779c:	431c      	orrs	r4, r3
   1779e:	d103      	bne.n	177a8 <_dtoa_r+0x8d0>
   177a0:	9b07      	ldr	r3, [sp, #28]
   177a2:	2b00      	cmp	r3, #0
   177a4:	d100      	bne.n	177a8 <_dtoa_r+0x8d0>
   177a6:	e1a1      	b.n	17aec <_dtoa_r+0xc14>
   177a8:	465b      	mov	r3, fp
   177aa:	2b00      	cmp	r3, #0
   177ac:	dd00      	ble.n	177b0 <_dtoa_r+0x8d8>
   177ae:	e282      	b.n	17cb6 <_dtoa_r+0xdde>
   177b0:	4669      	mov	r1, sp
   177b2:	4652      	mov	r2, sl
   177b4:	4653      	mov	r3, sl
   177b6:	7c09      	ldrb	r1, [r1, #16]
   177b8:	1c5c      	adds	r4, r3, #1
   177ba:	7011      	strb	r1, [r2, #0]
   177bc:	9a08      	ldr	r2, [sp, #32]
   177be:	4552      	cmp	r2, sl
   177c0:	d100      	bne.n	177c4 <_dtoa_r+0x8ec>
   177c2:	e28a      	b.n	17cda <_dtoa_r+0xe02>
   177c4:	0031      	movs	r1, r6
   177c6:	2300      	movs	r3, #0
   177c8:	220a      	movs	r2, #10
   177ca:	0038      	movs	r0, r7
   177cc:	f001 fb98 	bl	18f00 <__multadd>
   177d0:	2300      	movs	r3, #0
   177d2:	0006      	movs	r6, r0
   177d4:	220a      	movs	r2, #10
   177d6:	0029      	movs	r1, r5
   177d8:	0038      	movs	r0, r7
   177da:	4545      	cmp	r5, r8
   177dc:	d100      	bne.n	177e0 <_dtoa_r+0x908>
   177de:	e0e1      	b.n	179a4 <_dtoa_r+0xacc>
   177e0:	f001 fb8e 	bl	18f00 <__multadd>
   177e4:	4641      	mov	r1, r8
   177e6:	0005      	movs	r5, r0
   177e8:	2300      	movs	r3, #0
   177ea:	220a      	movs	r2, #10
   177ec:	0038      	movs	r0, r7
   177ee:	f001 fb87 	bl	18f00 <__multadd>
   177f2:	46a2      	mov	sl, r4
   177f4:	4680      	mov	r8, r0
   177f6:	e7a3      	b.n	17740 <_dtoa_r+0x868>
   177f8:	201c      	movs	r0, #28
   177fa:	9b06      	ldr	r3, [sp, #24]
   177fc:	469c      	mov	ip, r3
   177fe:	4484      	add	ip, r0
   17800:	4663      	mov	r3, ip
   17802:	9306      	str	r3, [sp, #24]
   17804:	9b08      	ldr	r3, [sp, #32]
   17806:	469c      	mov	ip, r3
   17808:	4484      	add	ip, r0
   1780a:	4663      	mov	r3, ip
   1780c:	9308      	str	r3, [sp, #32]
   1780e:	9b04      	ldr	r3, [sp, #16]
   17810:	469c      	mov	ip, r3
   17812:	4484      	add	ip, r0
   17814:	4663      	mov	r3, ip
   17816:	9304      	str	r3, [sp, #16]
   17818:	e754      	b.n	176c4 <_dtoa_r+0x7ec>
   1781a:	4649      	mov	r1, r9
   1781c:	4658      	mov	r0, fp
   1781e:	f001 fd71 	bl	19304 <__mcmp>
   17822:	2800      	cmp	r0, #0
   17824:	db00      	blt.n	17828 <_dtoa_r+0x950>
   17826:	e763      	b.n	176f0 <_dtoa_r+0x818>
   17828:	9b03      	ldr	r3, [sp, #12]
   1782a:	4659      	mov	r1, fp
   1782c:	3b01      	subs	r3, #1
   1782e:	9303      	str	r3, [sp, #12]
   17830:	220a      	movs	r2, #10
   17832:	2300      	movs	r3, #0
   17834:	4650      	mov	r0, sl
   17836:	f001 fb63 	bl	18f00 <__multadd>
   1783a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1783c:	4683      	mov	fp, r0
   1783e:	2b00      	cmp	r3, #0
   17840:	d000      	beq.n	17844 <_dtoa_r+0x96c>
   17842:	e2ca      	b.n	17dda <_dtoa_r+0xf02>
   17844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17846:	2b00      	cmp	r3, #0
   17848:	dc00      	bgt.n	1784c <_dtoa_r+0x974>
   1784a:	e2d8      	b.n	17dfe <_dtoa_r+0xf26>
   1784c:	9307      	str	r3, [sp, #28]
   1784e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17850:	465d      	mov	r5, fp
   17852:	2400      	movs	r4, #0
   17854:	9f07      	ldr	r7, [sp, #28]
   17856:	469b      	mov	fp, r3
   17858:	e006      	b.n	17868 <_dtoa_r+0x990>
   1785a:	0029      	movs	r1, r5
   1785c:	2300      	movs	r3, #0
   1785e:	220a      	movs	r2, #10
   17860:	4650      	mov	r0, sl
   17862:	f001 fb4d 	bl	18f00 <__multadd>
   17866:	0005      	movs	r5, r0
   17868:	4649      	mov	r1, r9
   1786a:	0028      	movs	r0, r5
   1786c:	f7ff fa8a 	bl	16d84 <quorem>
   17870:	465b      	mov	r3, fp
   17872:	3030      	adds	r0, #48	; 0x30
   17874:	5518      	strb	r0, [r3, r4]
   17876:	3401      	adds	r4, #1
   17878:	42bc      	cmp	r4, r7
   1787a:	dbee      	blt.n	1785a <_dtoa_r+0x982>
   1787c:	46ab      	mov	fp, r5
   1787e:	0006      	movs	r6, r0
   17880:	9c07      	ldr	r4, [sp, #28]
   17882:	2c00      	cmp	r4, #0
   17884:	dc00      	bgt.n	17888 <_dtoa_r+0x9b0>
   17886:	e237      	b.n	17cf8 <_dtoa_r+0xe20>
   17888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1788a:	2700      	movs	r7, #0
   1788c:	469c      	mov	ip, r3
   1788e:	4464      	add	r4, ip
   17890:	4659      	mov	r1, fp
   17892:	2201      	movs	r2, #1
   17894:	4650      	mov	r0, sl
   17896:	f001 fcd5 	bl	19244 <__lshift>
   1789a:	4649      	mov	r1, r9
   1789c:	4683      	mov	fp, r0
   1789e:	f001 fd31 	bl	19304 <__mcmp>
   178a2:	2800      	cmp	r0, #0
   178a4:	dc00      	bgt.n	178a8 <_dtoa_r+0x9d0>
   178a6:	e144      	b.n	17b32 <_dtoa_r+0xc5a>
   178a8:	1e65      	subs	r5, r4, #1
   178aa:	782b      	ldrb	r3, [r5, #0]
   178ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   178ae:	e006      	b.n	178be <_dtoa_r+0x9e6>
   178b0:	4295      	cmp	r5, r2
   178b2:	d100      	bne.n	178b6 <_dtoa_r+0x9de>
   178b4:	e0b1      	b.n	17a1a <_dtoa_r+0xb42>
   178b6:	3c02      	subs	r4, #2
   178b8:	7823      	ldrb	r3, [r4, #0]
   178ba:	002c      	movs	r4, r5
   178bc:	3d01      	subs	r5, #1
   178be:	2b39      	cmp	r3, #57	; 0x39
   178c0:	d0f6      	beq.n	178b0 <_dtoa_r+0x9d8>
   178c2:	3301      	adds	r3, #1
   178c4:	702b      	strb	r3, [r5, #0]
   178c6:	4649      	mov	r1, r9
   178c8:	4650      	mov	r0, sl
   178ca:	f001 fb0f 	bl	18eec <_Bfree>
   178ce:	4643      	mov	r3, r8
   178d0:	2b00      	cmp	r3, #0
   178d2:	d100      	bne.n	178d6 <_dtoa_r+0x9fe>
   178d4:	e52f      	b.n	17336 <_dtoa_r+0x45e>
   178d6:	2f00      	cmp	r7, #0
   178d8:	d005      	beq.n	178e6 <_dtoa_r+0xa0e>
   178da:	4547      	cmp	r7, r8
   178dc:	d003      	beq.n	178e6 <_dtoa_r+0xa0e>
   178de:	0039      	movs	r1, r7
   178e0:	4650      	mov	r0, sl
   178e2:	f001 fb03 	bl	18eec <_Bfree>
   178e6:	4641      	mov	r1, r8
   178e8:	4650      	mov	r0, sl
   178ea:	f001 faff 	bl	18eec <_Bfree>
   178ee:	e522      	b.n	17336 <_dtoa_r+0x45e>
   178f0:	0013      	movs	r3, r2
   178f2:	e675      	b.n	175e0 <_dtoa_r+0x708>
   178f4:	2e00      	cmp	r6, #0
   178f6:	d000      	beq.n	178fa <_dtoa_r+0xa22>
   178f8:	e6ab      	b.n	17652 <_dtoa_r+0x77a>
   178fa:	033b      	lsls	r3, r7, #12
   178fc:	2400      	movs	r4, #0
   178fe:	2b00      	cmp	r3, #0
   17900:	d000      	beq.n	17904 <_dtoa_r+0xa2c>
   17902:	e6bf      	b.n	17684 <_dtoa_r+0x7ac>
   17904:	4bba      	ldr	r3, [pc, #744]	; (17bf0 <_dtoa_r+0xd18>)
   17906:	423b      	tst	r3, r7
   17908:	d100      	bne.n	1790c <_dtoa_r+0xa34>
   1790a:	e6bb      	b.n	17684 <_dtoa_r+0x7ac>
   1790c:	9b06      	ldr	r3, [sp, #24]
   1790e:	3401      	adds	r4, #1
   17910:	3301      	adds	r3, #1
   17912:	9306      	str	r3, [sp, #24]
   17914:	9b04      	ldr	r3, [sp, #16]
   17916:	3301      	adds	r3, #1
   17918:	9304      	str	r3, [sp, #16]
   1791a:	e6b3      	b.n	17684 <_dtoa_r+0x7ac>
   1791c:	2301      	movs	r3, #1
   1791e:	930b      	str	r3, [sp, #44]	; 0x2c
   17920:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17922:	2b00      	cmp	r3, #0
   17924:	dc00      	bgt.n	17928 <_dtoa_r+0xa50>
   17926:	e0d1      	b.n	17acc <_dtoa_r+0xbf4>
   17928:	001d      	movs	r5, r3
   1792a:	4698      	mov	r8, r3
   1792c:	930e      	str	r3, [sp, #56]	; 0x38
   1792e:	9307      	str	r3, [sp, #28]
   17930:	f7ff fbc8 	bl	170c4 <_dtoa_r+0x1ec>
   17934:	9b07      	ldr	r3, [sp, #28]
   17936:	2b00      	cmp	r3, #0
   17938:	dd00      	ble.n	1793c <_dtoa_r+0xa64>
   1793a:	e553      	b.n	173e4 <_dtoa_r+0x50c>
   1793c:	d000      	beq.n	17940 <_dtoa_r+0xa68>
   1793e:	e0ad      	b.n	17a9c <_dtoa_r+0xbc4>
   17940:	9804      	ldr	r0, [sp, #16]
   17942:	9905      	ldr	r1, [sp, #20]
   17944:	2200      	movs	r2, #0
   17946:	4bab      	ldr	r3, [pc, #684]	; (17bf4 <_dtoa_r+0xd1c>)
   17948:	f7fa ffd2 	bl	128f0 <__aeabi_dmul>
   1794c:	003b      	movs	r3, r7
   1794e:	0032      	movs	r2, r6
   17950:	f7fb ff28 	bl	137a4 <__aeabi_dcmpge>
   17954:	2300      	movs	r3, #0
   17956:	4699      	mov	r9, r3
   17958:	4698      	mov	r8, r3
   1795a:	2800      	cmp	r0, #0
   1795c:	d055      	beq.n	17a0a <_dtoa_r+0xb32>
   1795e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17960:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   17962:	43db      	mvns	r3, r3
   17964:	9303      	str	r3, [sp, #12]
   17966:	4649      	mov	r1, r9
   17968:	4650      	mov	r0, sl
   1796a:	f001 fabf 	bl	18eec <_Bfree>
   1796e:	4643      	mov	r3, r8
   17970:	2b00      	cmp	r3, #0
   17972:	d100      	bne.n	17976 <_dtoa_r+0xa9e>
   17974:	e4df      	b.n	17336 <_dtoa_r+0x45e>
   17976:	e7b6      	b.n	178e6 <_dtoa_r+0xa0e>
   17978:	464a      	mov	r2, r9
   1797a:	4659      	mov	r1, fp
   1797c:	4650      	mov	r0, sl
   1797e:	f001 fc01 	bl	19184 <__pow5mult>
   17982:	4683      	mov	fp, r0
   17984:	e653      	b.n	1762e <_dtoa_r+0x756>
   17986:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17988:	2a00      	cmp	r2, #0
   1798a:	d100      	bne.n	1798e <_dtoa_r+0xab6>
   1798c:	e1b6      	b.n	17cfc <_dtoa_r+0xe24>
   1798e:	4a9a      	ldr	r2, [pc, #616]	; (17bf8 <_dtoa_r+0xd20>)
   17990:	464c      	mov	r4, r9
   17992:	4694      	mov	ip, r2
   17994:	9a06      	ldr	r2, [sp, #24]
   17996:	4463      	add	r3, ip
   17998:	9208      	str	r2, [sp, #32]
   1799a:	e5d5      	b.n	17548 <_dtoa_r+0x670>
   1799c:	2e00      	cmp	r6, #0
   1799e:	d000      	beq.n	179a2 <_dtoa_r+0xaca>
   179a0:	e670      	b.n	17684 <_dtoa_r+0x7ac>
   179a2:	e7aa      	b.n	178fa <_dtoa_r+0xa22>
   179a4:	f001 faac 	bl	18f00 <__multadd>
   179a8:	46a2      	mov	sl, r4
   179aa:	0005      	movs	r5, r0
   179ac:	4680      	mov	r8, r0
   179ae:	e6c7      	b.n	17740 <_dtoa_r+0x868>
   179b0:	2301      	movs	r3, #1
   179b2:	469b      	mov	fp, r3
   179b4:	e6e2      	b.n	1777c <_dtoa_r+0x8a4>
   179b6:	2300      	movs	r3, #0
   179b8:	930b      	str	r3, [sp, #44]	; 0x2c
   179ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
   179bc:	2b02      	cmp	r3, #2
   179be:	d0af      	beq.n	17920 <_dtoa_r+0xa48>
   179c0:	2400      	movs	r4, #0
   179c2:	4653      	mov	r3, sl
   179c4:	0021      	movs	r1, r4
   179c6:	645c      	str	r4, [r3, #68]	; 0x44
   179c8:	4650      	mov	r0, sl
   179ca:	f001 fa67 	bl	18e9c <_Balloc>
   179ce:	4653      	mov	r3, sl
   179d0:	6418      	str	r0, [r3, #64]	; 0x40
   179d2:	2301      	movs	r3, #1
   179d4:	425b      	negs	r3, r3
   179d6:	9307      	str	r3, [sp, #28]
   179d8:	930e      	str	r3, [sp, #56]	; 0x38
   179da:	3302      	adds	r3, #2
   179dc:	900a      	str	r0, [sp, #40]	; 0x28
   179de:	9423      	str	r4, [sp, #140]	; 0x8c
   179e0:	930b      	str	r3, [sp, #44]	; 0x2c
   179e2:	e4ec      	b.n	173be <_dtoa_r+0x4e6>
   179e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
   179e6:	2b02      	cmp	r3, #2
   179e8:	dc00      	bgt.n	179ec <_dtoa_r+0xb14>
   179ea:	e685      	b.n	176f8 <_dtoa_r+0x820>
   179ec:	9b07      	ldr	r3, [sp, #28]
   179ee:	2b00      	cmp	r3, #0
   179f0:	d1b5      	bne.n	1795e <_dtoa_r+0xa86>
   179f2:	4649      	mov	r1, r9
   179f4:	2205      	movs	r2, #5
   179f6:	4650      	mov	r0, sl
   179f8:	f001 fa82 	bl	18f00 <__multadd>
   179fc:	4681      	mov	r9, r0
   179fe:	0001      	movs	r1, r0
   17a00:	4658      	mov	r0, fp
   17a02:	f001 fc7f 	bl	19304 <__mcmp>
   17a06:	2800      	cmp	r0, #0
   17a08:	dda9      	ble.n	1795e <_dtoa_r+0xa86>
   17a0a:	2331      	movs	r3, #49	; 0x31
   17a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17a0e:	7013      	strb	r3, [r2, #0]
   17a10:	9b03      	ldr	r3, [sp, #12]
   17a12:	1c54      	adds	r4, r2, #1
   17a14:	3301      	adds	r3, #1
   17a16:	9303      	str	r3, [sp, #12]
   17a18:	e7a5      	b.n	17966 <_dtoa_r+0xa8e>
   17a1a:	9b03      	ldr	r3, [sp, #12]
   17a1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17a1e:	3301      	adds	r3, #1
   17a20:	9303      	str	r3, [sp, #12]
   17a22:	2331      	movs	r3, #49	; 0x31
   17a24:	7013      	strb	r3, [r2, #0]
   17a26:	e74e      	b.n	178c6 <_dtoa_r+0x9ee>
   17a28:	2300      	movs	r3, #0
   17a2a:	930b      	str	r3, [sp, #44]	; 0x2c
   17a2c:	f7ff fb3d 	bl	170aa <_dtoa_r+0x1d2>
   17a30:	9b06      	ldr	r3, [sp, #24]
   17a32:	465c      	mov	r4, fp
   17a34:	469b      	mov	fp, r3
   17a36:	9b07      	ldr	r3, [sp, #28]
   17a38:	469a      	mov	sl, r3
   17a3a:	e47c      	b.n	17336 <_dtoa_r+0x45e>
   17a3c:	4640      	mov	r0, r8
   17a3e:	f002 fb45 	bl	1a0cc <__aeabi_i2d>
   17a42:	0032      	movs	r2, r6
   17a44:	003b      	movs	r3, r7
   17a46:	f7fa ff53 	bl	128f0 <__aeabi_dmul>
   17a4a:	2200      	movs	r2, #0
   17a4c:	4b6b      	ldr	r3, [pc, #428]	; (17bfc <_dtoa_r+0xd24>)
   17a4e:	f7fa f90b 	bl	11c68 <__aeabi_dadd>
   17a52:	4a6b      	ldr	r2, [pc, #428]	; (17c00 <_dtoa_r+0xd28>)
   17a54:	000b      	movs	r3, r1
   17a56:	4694      	mov	ip, r2
   17a58:	4463      	add	r3, ip
   17a5a:	9008      	str	r0, [sp, #32]
   17a5c:	9109      	str	r1, [sp, #36]	; 0x24
   17a5e:	9309      	str	r3, [sp, #36]	; 0x24
   17a60:	2200      	movs	r2, #0
   17a62:	4b64      	ldr	r3, [pc, #400]	; (17bf4 <_dtoa_r+0xd1c>)
   17a64:	0030      	movs	r0, r6
   17a66:	0039      	movs	r1, r7
   17a68:	f7fb f9c2 	bl	12df0 <__aeabi_dsub>
   17a6c:	9e08      	ldr	r6, [sp, #32]
   17a6e:	9f09      	ldr	r7, [sp, #36]	; 0x24
   17a70:	0032      	movs	r2, r6
   17a72:	003b      	movs	r3, r7
   17a74:	0004      	movs	r4, r0
   17a76:	000d      	movs	r5, r1
   17a78:	f7fb fe8a 	bl	13790 <__aeabi_dcmpgt>
   17a7c:	2800      	cmp	r0, #0
   17a7e:	d000      	beq.n	17a82 <_dtoa_r+0xbaa>
   17a80:	e0b2      	b.n	17be8 <_dtoa_r+0xd10>
   17a82:	2080      	movs	r0, #128	; 0x80
   17a84:	0600      	lsls	r0, r0, #24
   17a86:	4684      	mov	ip, r0
   17a88:	0039      	movs	r1, r7
   17a8a:	4461      	add	r1, ip
   17a8c:	000b      	movs	r3, r1
   17a8e:	0032      	movs	r2, r6
   17a90:	0020      	movs	r0, r4
   17a92:	0029      	movs	r1, r5
   17a94:	f7fb fe68 	bl	13768 <__aeabi_dcmplt>
   17a98:	2800      	cmp	r0, #0
   17a9a:	d057      	beq.n	17b4c <_dtoa_r+0xc74>
   17a9c:	2300      	movs	r3, #0
   17a9e:	4699      	mov	r9, r3
   17aa0:	4698      	mov	r8, r3
   17aa2:	e75c      	b.n	1795e <_dtoa_r+0xa86>
   17aa4:	980a      	ldr	r0, [sp, #40]	; 0x28
   17aa6:	f7ff fa4c 	bl	16f42 <_dtoa_r+0x6a>
   17aaa:	1ae2      	subs	r2, r4, r3
   17aac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17aae:	46a1      	mov	r9, r4
   17ab0:	469c      	mov	ip, r3
   17ab2:	4494      	add	ip, r2
   17ab4:	4663      	mov	r3, ip
   17ab6:	2400      	movs	r4, #0
   17ab8:	930d      	str	r3, [sp, #52]	; 0x34
   17aba:	e53e      	b.n	1753a <_dtoa_r+0x662>
   17abc:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17abe:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17ac0:	9208      	str	r2, [sp, #32]
   17ac2:	9309      	str	r3, [sp, #36]	; 0x24
   17ac4:	2302      	movs	r3, #2
   17ac6:	4698      	mov	r8, r3
   17ac8:	f7ff fb3a 	bl	17140 <_dtoa_r+0x268>
   17acc:	2300      	movs	r3, #0
   17ace:	4652      	mov	r2, sl
   17ad0:	2100      	movs	r1, #0
   17ad2:	6453      	str	r3, [r2, #68]	; 0x44
   17ad4:	4650      	mov	r0, sl
   17ad6:	f001 f9e1 	bl	18e9c <_Balloc>
   17ada:	4653      	mov	r3, sl
   17adc:	6418      	str	r0, [r3, #64]	; 0x40
   17ade:	2301      	movs	r3, #1
   17ae0:	900a      	str	r0, [sp, #40]	; 0x28
   17ae2:	9307      	str	r3, [sp, #28]
   17ae4:	9323      	str	r3, [sp, #140]	; 0x8c
   17ae6:	930e      	str	r3, [sp, #56]	; 0x38
   17ae8:	f7ff fb07 	bl	170fa <_dtoa_r+0x222>
   17aec:	4643      	mov	r3, r8
   17aee:	930c      	str	r3, [sp, #48]	; 0x30
   17af0:	465b      	mov	r3, fp
   17af2:	9a06      	ldr	r2, [sp, #24]
   17af4:	46a8      	mov	r8, r5
   17af6:	46b3      	mov	fp, r6
   17af8:	4655      	mov	r5, sl
   17afa:	9e04      	ldr	r6, [sp, #16]
   17afc:	4691      	mov	r9, r2
   17afe:	46ba      	mov	sl, r7
   17b00:	2b00      	cmp	r3, #0
   17b02:	dd10      	ble.n	17b26 <_dtoa_r+0xc4e>
   17b04:	4659      	mov	r1, fp
   17b06:	2201      	movs	r2, #1
   17b08:	0038      	movs	r0, r7
   17b0a:	f001 fb9b 	bl	19244 <__lshift>
   17b0e:	4649      	mov	r1, r9
   17b10:	4683      	mov	fp, r0
   17b12:	f001 fbf7 	bl	19304 <__mcmp>
   17b16:	2800      	cmp	r0, #0
   17b18:	dc00      	bgt.n	17b1c <_dtoa_r+0xc44>
   17b1a:	e157      	b.n	17dcc <_dtoa_r+0xef4>
   17b1c:	2e39      	cmp	r6, #57	; 0x39
   17b1e:	d100      	bne.n	17b22 <_dtoa_r+0xc4a>
   17b20:	e122      	b.n	17d68 <_dtoa_r+0xe90>
   17b22:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   17b24:	3631      	adds	r6, #49	; 0x31
   17b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17b28:	4647      	mov	r7, r8
   17b2a:	1c6c      	adds	r4, r5, #1
   17b2c:	702e      	strb	r6, [r5, #0]
   17b2e:	4698      	mov	r8, r3
   17b30:	e6c9      	b.n	178c6 <_dtoa_r+0x9ee>
   17b32:	2800      	cmp	r0, #0
   17b34:	d103      	bne.n	17b3e <_dtoa_r+0xc66>
   17b36:	07f3      	lsls	r3, r6, #31
   17b38:	d501      	bpl.n	17b3e <_dtoa_r+0xc66>
   17b3a:	e6b5      	b.n	178a8 <_dtoa_r+0x9d0>
   17b3c:	001c      	movs	r4, r3
   17b3e:	1e63      	subs	r3, r4, #1
   17b40:	781a      	ldrb	r2, [r3, #0]
   17b42:	2a30      	cmp	r2, #48	; 0x30
   17b44:	d0fa      	beq.n	17b3c <_dtoa_r+0xc64>
   17b46:	e6be      	b.n	178c6 <_dtoa_r+0x9ee>
   17b48:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17b4a:	4699      	mov	r9, r3
   17b4c:	9e10      	ldr	r6, [sp, #64]	; 0x40
   17b4e:	9f11      	ldr	r7, [sp, #68]	; 0x44
   17b50:	e435      	b.n	173be <_dtoa_r+0x4e6>
   17b52:	2501      	movs	r5, #1
   17b54:	f7ff fab4 	bl	170c0 <_dtoa_r+0x1e8>
   17b58:	9b03      	ldr	r3, [sp, #12]
   17b5a:	2b00      	cmp	r3, #0
   17b5c:	d100      	bne.n	17b60 <_dtoa_r+0xc88>
   17b5e:	e0d4      	b.n	17d0a <_dtoa_r+0xe32>
   17b60:	9810      	ldr	r0, [sp, #64]	; 0x40
   17b62:	9911      	ldr	r1, [sp, #68]	; 0x44
   17b64:	425c      	negs	r4, r3
   17b66:	230f      	movs	r3, #15
   17b68:	4a26      	ldr	r2, [pc, #152]	; (17c04 <_dtoa_r+0xd2c>)
   17b6a:	4023      	ands	r3, r4
   17b6c:	00db      	lsls	r3, r3, #3
   17b6e:	18d3      	adds	r3, r2, r3
   17b70:	681a      	ldr	r2, [r3, #0]
   17b72:	685b      	ldr	r3, [r3, #4]
   17b74:	f7fa febc 	bl	128f0 <__aeabi_dmul>
   17b78:	1124      	asrs	r4, r4, #4
   17b7a:	0006      	movs	r6, r0
   17b7c:	000f      	movs	r7, r1
   17b7e:	2c00      	cmp	r4, #0
   17b80:	d100      	bne.n	17b84 <_dtoa_r+0xcac>
   17b82:	e149      	b.n	17e18 <_dtoa_r+0xf40>
   17b84:	2302      	movs	r3, #2
   17b86:	4698      	mov	r8, r3
   17b88:	4d1f      	ldr	r5, [pc, #124]	; (17c08 <_dtoa_r+0xd30>)
   17b8a:	2301      	movs	r3, #1
   17b8c:	4223      	tst	r3, r4
   17b8e:	d009      	beq.n	17ba4 <_dtoa_r+0xccc>
   17b90:	469c      	mov	ip, r3
   17b92:	682a      	ldr	r2, [r5, #0]
   17b94:	686b      	ldr	r3, [r5, #4]
   17b96:	0030      	movs	r0, r6
   17b98:	0039      	movs	r1, r7
   17b9a:	44e0      	add	r8, ip
   17b9c:	f7fa fea8 	bl	128f0 <__aeabi_dmul>
   17ba0:	0006      	movs	r6, r0
   17ba2:	000f      	movs	r7, r1
   17ba4:	1064      	asrs	r4, r4, #1
   17ba6:	3508      	adds	r5, #8
   17ba8:	2c00      	cmp	r4, #0
   17baa:	d1ee      	bne.n	17b8a <_dtoa_r+0xcb2>
   17bac:	f7ff fae4 	bl	17178 <_dtoa_r+0x2a0>
   17bb0:	9b03      	ldr	r3, [sp, #12]
   17bb2:	2730      	movs	r7, #48	; 0x30
   17bb4:	3301      	adds	r3, #1
   17bb6:	9303      	str	r3, [sp, #12]
   17bb8:	2330      	movs	r3, #48	; 0x30
   17bba:	702b      	strb	r3, [r5, #0]
   17bbc:	e4ac      	b.n	17518 <_dtoa_r+0x640>
   17bbe:	6859      	ldr	r1, [r3, #4]
   17bc0:	4650      	mov	r0, sl
   17bc2:	f001 f96b 	bl	18e9c <_Balloc>
   17bc6:	4643      	mov	r3, r8
   17bc8:	4641      	mov	r1, r8
   17bca:	0004      	movs	r4, r0
   17bcc:	691b      	ldr	r3, [r3, #16]
   17bce:	310c      	adds	r1, #12
   17bd0:	1c9a      	adds	r2, r3, #2
   17bd2:	0092      	lsls	r2, r2, #2
   17bd4:	300c      	adds	r0, #12
   17bd6:	f7fb ff39 	bl	13a4c <memcpy>
   17bda:	2201      	movs	r2, #1
   17bdc:	0021      	movs	r1, r4
   17bde:	4650      	mov	r0, sl
   17be0:	f001 fb30 	bl	19244 <__lshift>
   17be4:	900c      	str	r0, [sp, #48]	; 0x30
   17be6:	e599      	b.n	1771c <_dtoa_r+0x844>
   17be8:	2300      	movs	r3, #0
   17bea:	4699      	mov	r9, r3
   17bec:	4698      	mov	r8, r3
   17bee:	e70c      	b.n	17a0a <_dtoa_r+0xb32>
   17bf0:	7ff00000 	.word	0x7ff00000
   17bf4:	40140000 	.word	0x40140000
   17bf8:	00000433 	.word	0x00000433
   17bfc:	401c0000 	.word	0x401c0000
   17c00:	fcc00000 	.word	0xfcc00000
   17c04:	0001bb88 	.word	0x0001bb88
   17c08:	0001bb60 	.word	0x0001bb60
   17c0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17c0e:	498f      	ldr	r1, [pc, #572]	; (17e4c <_dtoa_r+0xf74>)
   17c10:	3b01      	subs	r3, #1
   17c12:	00db      	lsls	r3, r3, #3
   17c14:	18c9      	adds	r1, r1, r3
   17c16:	6808      	ldr	r0, [r1, #0]
   17c18:	6849      	ldr	r1, [r1, #4]
   17c1a:	9a08      	ldr	r2, [sp, #32]
   17c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17c1e:	f7fa fe67 	bl	128f0 <__aeabi_dmul>
   17c22:	9014      	str	r0, [sp, #80]	; 0x50
   17c24:	9115      	str	r1, [sp, #84]	; 0x54
   17c26:	0039      	movs	r1, r7
   17c28:	0030      	movs	r0, r6
   17c2a:	f7fb fbf7 	bl	1341c <__aeabi_d2iz>
   17c2e:	0005      	movs	r5, r0
   17c30:	f002 fa4c 	bl	1a0cc <__aeabi_i2d>
   17c34:	0002      	movs	r2, r0
   17c36:	000b      	movs	r3, r1
   17c38:	0030      	movs	r0, r6
   17c3a:	0039      	movs	r1, r7
   17c3c:	f7fb f8d8 	bl	12df0 <__aeabi_dsub>
   17c40:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17c42:	9008      	str	r0, [sp, #32]
   17c44:	9109      	str	r1, [sp, #36]	; 0x24
   17c46:	990a      	ldr	r1, [sp, #40]	; 0x28
   17c48:	001a      	movs	r2, r3
   17c4a:	468c      	mov	ip, r1
   17c4c:	3530      	adds	r5, #48	; 0x30
   17c4e:	4462      	add	r2, ip
   17c50:	1c4c      	adds	r4, r1, #1
   17c52:	700d      	strb	r5, [r1, #0]
   17c54:	4690      	mov	r8, r2
   17c56:	2b01      	cmp	r3, #1
   17c58:	d01b      	beq.n	17c92 <_dtoa_r+0xdba>
   17c5a:	9808      	ldr	r0, [sp, #32]
   17c5c:	9909      	ldr	r1, [sp, #36]	; 0x24
   17c5e:	0025      	movs	r5, r4
   17c60:	2200      	movs	r2, #0
   17c62:	4b7b      	ldr	r3, [pc, #492]	; (17e50 <_dtoa_r+0xf78>)
   17c64:	f7fa fe44 	bl	128f0 <__aeabi_dmul>
   17c68:	000f      	movs	r7, r1
   17c6a:	0006      	movs	r6, r0
   17c6c:	f7fb fbd6 	bl	1341c <__aeabi_d2iz>
   17c70:	0004      	movs	r4, r0
   17c72:	f002 fa2b 	bl	1a0cc <__aeabi_i2d>
   17c76:	3430      	adds	r4, #48	; 0x30
   17c78:	0002      	movs	r2, r0
   17c7a:	000b      	movs	r3, r1
   17c7c:	0030      	movs	r0, r6
   17c7e:	0039      	movs	r1, r7
   17c80:	f7fb f8b6 	bl	12df0 <__aeabi_dsub>
   17c84:	702c      	strb	r4, [r5, #0]
   17c86:	3501      	adds	r5, #1
   17c88:	45a8      	cmp	r8, r5
   17c8a:	d1e9      	bne.n	17c60 <_dtoa_r+0xd88>
   17c8c:	4644      	mov	r4, r8
   17c8e:	9008      	str	r0, [sp, #32]
   17c90:	9109      	str	r1, [sp, #36]	; 0x24
   17c92:	9814      	ldr	r0, [sp, #80]	; 0x50
   17c94:	9915      	ldr	r1, [sp, #84]	; 0x54
   17c96:	2200      	movs	r2, #0
   17c98:	4b6e      	ldr	r3, [pc, #440]	; (17e54 <_dtoa_r+0xf7c>)
   17c9a:	f7f9 ffe5 	bl	11c68 <__aeabi_dadd>
   17c9e:	9a08      	ldr	r2, [sp, #32]
   17ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17ca2:	f7fb fd61 	bl	13768 <__aeabi_dcmplt>
   17ca6:	2800      	cmp	r0, #0
   17ca8:	d067      	beq.n	17d7a <_dtoa_r+0xea2>
   17caa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17cac:	1e65      	subs	r5, r4, #1
   17cae:	9303      	str	r3, [sp, #12]
   17cb0:	782f      	ldrb	r7, [r5, #0]
   17cb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17cb4:	e42e      	b.n	17514 <_dtoa_r+0x63c>
   17cb6:	4643      	mov	r3, r8
   17cb8:	46b3      	mov	fp, r6
   17cba:	930c      	str	r3, [sp, #48]	; 0x30
   17cbc:	9e04      	ldr	r6, [sp, #16]
   17cbe:	9b06      	ldr	r3, [sp, #24]
   17cc0:	46a8      	mov	r8, r5
   17cc2:	4699      	mov	r9, r3
   17cc4:	4655      	mov	r5, sl
   17cc6:	46ba      	mov	sl, r7
   17cc8:	2e39      	cmp	r6, #57	; 0x39
   17cca:	d04d      	beq.n	17d68 <_dtoa_r+0xe90>
   17ccc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17cce:	3601      	adds	r6, #1
   17cd0:	4647      	mov	r7, r8
   17cd2:	1c6c      	adds	r4, r5, #1
   17cd4:	702e      	strb	r6, [r5, #0]
   17cd6:	4698      	mov	r8, r3
   17cd8:	e5f5      	b.n	178c6 <_dtoa_r+0x9ee>
   17cda:	4642      	mov	r2, r8
   17cdc:	9b06      	ldr	r3, [sp, #24]
   17cde:	46b3      	mov	fp, r6
   17ce0:	46ba      	mov	sl, r7
   17ce2:	9e04      	ldr	r6, [sp, #16]
   17ce4:	4699      	mov	r9, r3
   17ce6:	002f      	movs	r7, r5
   17ce8:	4690      	mov	r8, r2
   17cea:	e5d1      	b.n	17890 <_dtoa_r+0x9b8>
   17cec:	9b06      	ldr	r3, [sp, #24]
   17cee:	9a07      	ldr	r2, [sp, #28]
   17cf0:	1a9b      	subs	r3, r3, r2
   17cf2:	9308      	str	r3, [sp, #32]
   17cf4:	2300      	movs	r3, #0
   17cf6:	e427      	b.n	17548 <_dtoa_r+0x670>
   17cf8:	2401      	movs	r4, #1
   17cfa:	e5c5      	b.n	17888 <_dtoa_r+0x9b0>
   17cfc:	2336      	movs	r3, #54	; 0x36
   17cfe:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17d00:	464c      	mov	r4, r9
   17d02:	1a9b      	subs	r3, r3, r2
   17d04:	9a06      	ldr	r2, [sp, #24]
   17d06:	9208      	str	r2, [sp, #32]
   17d08:	e41e      	b.n	17548 <_dtoa_r+0x670>
   17d0a:	2302      	movs	r3, #2
   17d0c:	9e10      	ldr	r6, [sp, #64]	; 0x40
   17d0e:	9f11      	ldr	r7, [sp, #68]	; 0x44
   17d10:	4698      	mov	r8, r3
   17d12:	f7ff fa31 	bl	17178 <_dtoa_r+0x2a0>
   17d16:	9b07      	ldr	r3, [sp, #28]
   17d18:	2b00      	cmp	r3, #0
   17d1a:	d100      	bne.n	17d1e <_dtoa_r+0xe46>
   17d1c:	e68e      	b.n	17a3c <_dtoa_r+0xb64>
   17d1e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   17d20:	2c00      	cmp	r4, #0
   17d22:	dc00      	bgt.n	17d26 <_dtoa_r+0xe4e>
   17d24:	e712      	b.n	17b4c <_dtoa_r+0xc74>
   17d26:	9b03      	ldr	r3, [sp, #12]
   17d28:	2200      	movs	r2, #0
   17d2a:	3b01      	subs	r3, #1
   17d2c:	9313      	str	r3, [sp, #76]	; 0x4c
   17d2e:	0030      	movs	r0, r6
   17d30:	4b47      	ldr	r3, [pc, #284]	; (17e50 <_dtoa_r+0xf78>)
   17d32:	0039      	movs	r1, r7
   17d34:	f7fa fddc 	bl	128f0 <__aeabi_dmul>
   17d38:	0006      	movs	r6, r0
   17d3a:	4640      	mov	r0, r8
   17d3c:	000f      	movs	r7, r1
   17d3e:	3001      	adds	r0, #1
   17d40:	f002 f9c4 	bl	1a0cc <__aeabi_i2d>
   17d44:	0032      	movs	r2, r6
   17d46:	003b      	movs	r3, r7
   17d48:	f7fa fdd2 	bl	128f0 <__aeabi_dmul>
   17d4c:	2200      	movs	r2, #0
   17d4e:	4b42      	ldr	r3, [pc, #264]	; (17e58 <_dtoa_r+0xf80>)
   17d50:	f7f9 ff8a 	bl	11c68 <__aeabi_dadd>
   17d54:	4a41      	ldr	r2, [pc, #260]	; (17e5c <_dtoa_r+0xf84>)
   17d56:	000b      	movs	r3, r1
   17d58:	4694      	mov	ip, r2
   17d5a:	4463      	add	r3, ip
   17d5c:	9008      	str	r0, [sp, #32]
   17d5e:	9109      	str	r1, [sp, #36]	; 0x24
   17d60:	9412      	str	r4, [sp, #72]	; 0x48
   17d62:	9309      	str	r3, [sp, #36]	; 0x24
   17d64:	f7ff fa30 	bl	171c8 <_dtoa_r+0x2f0>
   17d68:	2339      	movs	r3, #57	; 0x39
   17d6a:	702b      	strb	r3, [r5, #0]
   17d6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17d6e:	4647      	mov	r7, r8
   17d70:	1c6c      	adds	r4, r5, #1
   17d72:	4698      	mov	r8, r3
   17d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17d76:	2339      	movs	r3, #57	; 0x39
   17d78:	e5a1      	b.n	178be <_dtoa_r+0x9e6>
   17d7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17d7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17d7e:	2000      	movs	r0, #0
   17d80:	4934      	ldr	r1, [pc, #208]	; (17e54 <_dtoa_r+0xf7c>)
   17d82:	f7fb f835 	bl	12df0 <__aeabi_dsub>
   17d86:	9a08      	ldr	r2, [sp, #32]
   17d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17d8a:	f7fb fd01 	bl	13790 <__aeabi_dcmpgt>
   17d8e:	2800      	cmp	r0, #0
   17d90:	d101      	bne.n	17d96 <_dtoa_r+0xebe>
   17d92:	e6db      	b.n	17b4c <_dtoa_r+0xc74>
   17d94:	001c      	movs	r4, r3
   17d96:	1e63      	subs	r3, r4, #1
   17d98:	781a      	ldrb	r2, [r3, #0]
   17d9a:	2a30      	cmp	r2, #48	; 0x30
   17d9c:	d0fa      	beq.n	17d94 <_dtoa_r+0xebc>
   17d9e:	f7ff fac8 	bl	17332 <_dtoa_r+0x45a>
   17da2:	4643      	mov	r3, r8
   17da4:	46b3      	mov	fp, r6
   17da6:	930c      	str	r3, [sp, #48]	; 0x30
   17da8:	9e04      	ldr	r6, [sp, #16]
   17daa:	9b06      	ldr	r3, [sp, #24]
   17dac:	46a8      	mov	r8, r5
   17dae:	4699      	mov	r9, r3
   17db0:	4655      	mov	r5, sl
   17db2:	46ba      	mov	sl, r7
   17db4:	2e39      	cmp	r6, #57	; 0x39
   17db6:	d0d7      	beq.n	17d68 <_dtoa_r+0xe90>
   17db8:	2c00      	cmp	r4, #0
   17dba:	dd00      	ble.n	17dbe <_dtoa_r+0xee6>
   17dbc:	e6b1      	b.n	17b22 <_dtoa_r+0xc4a>
   17dbe:	e6b2      	b.n	17b26 <_dtoa_r+0xc4e>
   17dc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17dc2:	464d      	mov	r5, r9
   17dc4:	9203      	str	r2, [sp, #12]
   17dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17dc8:	f7ff fba4 	bl	17514 <_dtoa_r+0x63c>
   17dcc:	2800      	cmp	r0, #0
   17dce:	d000      	beq.n	17dd2 <_dtoa_r+0xefa>
   17dd0:	e6a9      	b.n	17b26 <_dtoa_r+0xc4e>
   17dd2:	07f3      	lsls	r3, r6, #31
   17dd4:	d400      	bmi.n	17dd8 <_dtoa_r+0xf00>
   17dd6:	e6a6      	b.n	17b26 <_dtoa_r+0xc4e>
   17dd8:	e6a0      	b.n	17b1c <_dtoa_r+0xc44>
   17dda:	2300      	movs	r3, #0
   17ddc:	4641      	mov	r1, r8
   17dde:	220a      	movs	r2, #10
   17de0:	4650      	mov	r0, sl
   17de2:	f001 f88d 	bl	18f00 <__multadd>
   17de6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17de8:	4680      	mov	r8, r0
   17dea:	2b00      	cmp	r3, #0
   17dec:	dd01      	ble.n	17df2 <_dtoa_r+0xf1a>
   17dee:	9307      	str	r3, [sp, #28]
   17df0:	e486      	b.n	17700 <_dtoa_r+0x828>
   17df2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17df4:	2b02      	cmp	r3, #2
   17df6:	dc1f      	bgt.n	17e38 <_dtoa_r+0xf60>
   17df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17dfa:	9307      	str	r3, [sp, #28]
   17dfc:	e480      	b.n	17700 <_dtoa_r+0x828>
   17dfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17e00:	2b02      	cmp	r3, #2
   17e02:	dc19      	bgt.n	17e38 <_dtoa_r+0xf60>
   17e04:	4649      	mov	r1, r9
   17e06:	f7fe ffbd 	bl	16d84 <quorem>
   17e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17e0c:	3030      	adds	r0, #48	; 0x30
   17e0e:	7018      	strb	r0, [r3, #0]
   17e10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17e12:	0006      	movs	r6, r0
   17e14:	9307      	str	r3, [sp, #28]
   17e16:	e533      	b.n	17880 <_dtoa_r+0x9a8>
   17e18:	2302      	movs	r3, #2
   17e1a:	4698      	mov	r8, r3
   17e1c:	f7ff f9ac 	bl	17178 <_dtoa_r+0x2a0>
   17e20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17e22:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17e24:	9303      	str	r3, [sp, #12]
   17e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17e28:	001d      	movs	r5, r3
   17e2a:	f7ff fb73 	bl	17514 <_dtoa_r+0x63c>
   17e2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17e30:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17e32:	9303      	str	r3, [sp, #12]
   17e34:	f7ff fa7f 	bl	17336 <_dtoa_r+0x45e>
   17e38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17e3a:	9307      	str	r3, [sp, #28]
   17e3c:	e5d6      	b.n	179ec <_dtoa_r+0xb14>
   17e3e:	2b04      	cmp	r3, #4
   17e40:	d100      	bne.n	17e44 <_dtoa_r+0xf6c>
   17e42:	e43f      	b.n	176c4 <_dtoa_r+0x7ec>
   17e44:	233c      	movs	r3, #60	; 0x3c
   17e46:	1a18      	subs	r0, r3, r0
   17e48:	e4d7      	b.n	177fa <_dtoa_r+0x922>
   17e4a:	46c0      	nop			; (mov r8, r8)
   17e4c:	0001bb88 	.word	0x0001bb88
   17e50:	40240000 	.word	0x40240000
   17e54:	3fe00000 	.word	0x3fe00000
   17e58:	401c0000 	.word	0x401c0000
   17e5c:	fcc00000 	.word	0xfcc00000

00017e60 <__sflush_r>:
   17e60:	b5f0      	push	{r4, r5, r6, r7, lr}
   17e62:	46c6      	mov	lr, r8
   17e64:	b500      	push	{lr}
   17e66:	230c      	movs	r3, #12
   17e68:	5eca      	ldrsh	r2, [r1, r3]
   17e6a:	4680      	mov	r8, r0
   17e6c:	b293      	uxth	r3, r2
   17e6e:	000c      	movs	r4, r1
   17e70:	0719      	lsls	r1, r3, #28
   17e72:	d440      	bmi.n	17ef6 <__sflush_r+0x96>
   17e74:	2380      	movs	r3, #128	; 0x80
   17e76:	011b      	lsls	r3, r3, #4
   17e78:	4313      	orrs	r3, r2
   17e7a:	6862      	ldr	r2, [r4, #4]
   17e7c:	81a3      	strh	r3, [r4, #12]
   17e7e:	2a00      	cmp	r2, #0
   17e80:	dc00      	bgt.n	17e84 <__sflush_r+0x24>
   17e82:	e070      	b.n	17f66 <__sflush_r+0x106>
   17e84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   17e86:	2e00      	cmp	r6, #0
   17e88:	d031      	beq.n	17eee <__sflush_r+0x8e>
   17e8a:	4642      	mov	r2, r8
   17e8c:	4641      	mov	r1, r8
   17e8e:	6815      	ldr	r5, [r2, #0]
   17e90:	2200      	movs	r2, #0
   17e92:	b29b      	uxth	r3, r3
   17e94:	600a      	str	r2, [r1, #0]
   17e96:	04da      	lsls	r2, r3, #19
   17e98:	d400      	bmi.n	17e9c <__sflush_r+0x3c>
   17e9a:	e069      	b.n	17f70 <__sflush_r+0x110>
   17e9c:	6d22      	ldr	r2, [r4, #80]	; 0x50
   17e9e:	075b      	lsls	r3, r3, #29
   17ea0:	d506      	bpl.n	17eb0 <__sflush_r+0x50>
   17ea2:	6863      	ldr	r3, [r4, #4]
   17ea4:	1ad2      	subs	r2, r2, r3
   17ea6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   17ea8:	2b00      	cmp	r3, #0
   17eaa:	d001      	beq.n	17eb0 <__sflush_r+0x50>
   17eac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   17eae:	1ad2      	subs	r2, r2, r3
   17eb0:	2300      	movs	r3, #0
   17eb2:	69e1      	ldr	r1, [r4, #28]
   17eb4:	4640      	mov	r0, r8
   17eb6:	47b0      	blx	r6
   17eb8:	1c43      	adds	r3, r0, #1
   17eba:	d03d      	beq.n	17f38 <__sflush_r+0xd8>
   17ebc:	89a3      	ldrh	r3, [r4, #12]
   17ebe:	4a3a      	ldr	r2, [pc, #232]	; (17fa8 <__sflush_r+0x148>)
   17ec0:	4013      	ands	r3, r2
   17ec2:	2200      	movs	r2, #0
   17ec4:	6062      	str	r2, [r4, #4]
   17ec6:	6922      	ldr	r2, [r4, #16]
   17ec8:	b21b      	sxth	r3, r3
   17eca:	81a3      	strh	r3, [r4, #12]
   17ecc:	6022      	str	r2, [r4, #0]
   17ece:	04db      	lsls	r3, r3, #19
   17ed0:	d447      	bmi.n	17f62 <__sflush_r+0x102>
   17ed2:	4643      	mov	r3, r8
   17ed4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   17ed6:	601d      	str	r5, [r3, #0]
   17ed8:	2900      	cmp	r1, #0
   17eda:	d008      	beq.n	17eee <__sflush_r+0x8e>
   17edc:	0023      	movs	r3, r4
   17ede:	3340      	adds	r3, #64	; 0x40
   17ee0:	4299      	cmp	r1, r3
   17ee2:	d002      	beq.n	17eea <__sflush_r+0x8a>
   17ee4:	4640      	mov	r0, r8
   17ee6:	f000 f967 	bl	181b8 <_free_r>
   17eea:	2300      	movs	r3, #0
   17eec:	6323      	str	r3, [r4, #48]	; 0x30
   17eee:	2000      	movs	r0, #0
   17ef0:	bc04      	pop	{r2}
   17ef2:	4690      	mov	r8, r2
   17ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17ef6:	6926      	ldr	r6, [r4, #16]
   17ef8:	2e00      	cmp	r6, #0
   17efa:	d0f8      	beq.n	17eee <__sflush_r+0x8e>
   17efc:	6822      	ldr	r2, [r4, #0]
   17efe:	6026      	str	r6, [r4, #0]
   17f00:	1b95      	subs	r5, r2, r6
   17f02:	2200      	movs	r2, #0
   17f04:	079b      	lsls	r3, r3, #30
   17f06:	d100      	bne.n	17f0a <__sflush_r+0xaa>
   17f08:	6962      	ldr	r2, [r4, #20]
   17f0a:	60a2      	str	r2, [r4, #8]
   17f0c:	2d00      	cmp	r5, #0
   17f0e:	dc04      	bgt.n	17f1a <__sflush_r+0xba>
   17f10:	e7ed      	b.n	17eee <__sflush_r+0x8e>
   17f12:	1836      	adds	r6, r6, r0
   17f14:	1a2d      	subs	r5, r5, r0
   17f16:	2d00      	cmp	r5, #0
   17f18:	dde9      	ble.n	17eee <__sflush_r+0x8e>
   17f1a:	002b      	movs	r3, r5
   17f1c:	0032      	movs	r2, r6
   17f1e:	69e1      	ldr	r1, [r4, #28]
   17f20:	4640      	mov	r0, r8
   17f22:	6a67      	ldr	r7, [r4, #36]	; 0x24
   17f24:	47b8      	blx	r7
   17f26:	2800      	cmp	r0, #0
   17f28:	dcf3      	bgt.n	17f12 <__sflush_r+0xb2>
   17f2a:	2240      	movs	r2, #64	; 0x40
   17f2c:	2001      	movs	r0, #1
   17f2e:	89a3      	ldrh	r3, [r4, #12]
   17f30:	4240      	negs	r0, r0
   17f32:	4313      	orrs	r3, r2
   17f34:	81a3      	strh	r3, [r4, #12]
   17f36:	e7db      	b.n	17ef0 <__sflush_r+0x90>
   17f38:	4643      	mov	r3, r8
   17f3a:	6819      	ldr	r1, [r3, #0]
   17f3c:	291d      	cmp	r1, #29
   17f3e:	d8f4      	bhi.n	17f2a <__sflush_r+0xca>
   17f40:	4b1a      	ldr	r3, [pc, #104]	; (17fac <__sflush_r+0x14c>)
   17f42:	2201      	movs	r2, #1
   17f44:	40cb      	lsrs	r3, r1
   17f46:	439a      	bics	r2, r3
   17f48:	d1ef      	bne.n	17f2a <__sflush_r+0xca>
   17f4a:	89a3      	ldrh	r3, [r4, #12]
   17f4c:	4e16      	ldr	r6, [pc, #88]	; (17fa8 <__sflush_r+0x148>)
   17f4e:	6062      	str	r2, [r4, #4]
   17f50:	4033      	ands	r3, r6
   17f52:	6922      	ldr	r2, [r4, #16]
   17f54:	b21b      	sxth	r3, r3
   17f56:	81a3      	strh	r3, [r4, #12]
   17f58:	6022      	str	r2, [r4, #0]
   17f5a:	04db      	lsls	r3, r3, #19
   17f5c:	d5b9      	bpl.n	17ed2 <__sflush_r+0x72>
   17f5e:	2900      	cmp	r1, #0
   17f60:	d1b7      	bne.n	17ed2 <__sflush_r+0x72>
   17f62:	6520      	str	r0, [r4, #80]	; 0x50
   17f64:	e7b5      	b.n	17ed2 <__sflush_r+0x72>
   17f66:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   17f68:	2a00      	cmp	r2, #0
   17f6a:	dd00      	ble.n	17f6e <__sflush_r+0x10e>
   17f6c:	e78a      	b.n	17e84 <__sflush_r+0x24>
   17f6e:	e7be      	b.n	17eee <__sflush_r+0x8e>
   17f70:	2200      	movs	r2, #0
   17f72:	2301      	movs	r3, #1
   17f74:	69e1      	ldr	r1, [r4, #28]
   17f76:	4640      	mov	r0, r8
   17f78:	47b0      	blx	r6
   17f7a:	0002      	movs	r2, r0
   17f7c:	1c43      	adds	r3, r0, #1
   17f7e:	d002      	beq.n	17f86 <__sflush_r+0x126>
   17f80:	89a3      	ldrh	r3, [r4, #12]
   17f82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   17f84:	e78b      	b.n	17e9e <__sflush_r+0x3e>
   17f86:	4643      	mov	r3, r8
   17f88:	681b      	ldr	r3, [r3, #0]
   17f8a:	2b00      	cmp	r3, #0
   17f8c:	d0f8      	beq.n	17f80 <__sflush_r+0x120>
   17f8e:	2b1d      	cmp	r3, #29
   17f90:	d001      	beq.n	17f96 <__sflush_r+0x136>
   17f92:	2b16      	cmp	r3, #22
   17f94:	d103      	bne.n	17f9e <__sflush_r+0x13e>
   17f96:	4643      	mov	r3, r8
   17f98:	2000      	movs	r0, #0
   17f9a:	601d      	str	r5, [r3, #0]
   17f9c:	e7a8      	b.n	17ef0 <__sflush_r+0x90>
   17f9e:	2140      	movs	r1, #64	; 0x40
   17fa0:	89a3      	ldrh	r3, [r4, #12]
   17fa2:	430b      	orrs	r3, r1
   17fa4:	81a3      	strh	r3, [r4, #12]
   17fa6:	e7a3      	b.n	17ef0 <__sflush_r+0x90>
   17fa8:	fffff7ff 	.word	0xfffff7ff
   17fac:	20400001 	.word	0x20400001

00017fb0 <_fflush_r>:
   17fb0:	b570      	push	{r4, r5, r6, lr}
   17fb2:	0005      	movs	r5, r0
   17fb4:	000c      	movs	r4, r1
   17fb6:	2800      	cmp	r0, #0
   17fb8:	d002      	beq.n	17fc0 <_fflush_r+0x10>
   17fba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   17fbc:	2b00      	cmp	r3, #0
   17fbe:	d016      	beq.n	17fee <_fflush_r+0x3e>
   17fc0:	220c      	movs	r2, #12
   17fc2:	5ea3      	ldrsh	r3, [r4, r2]
   17fc4:	2600      	movs	r6, #0
   17fc6:	2b00      	cmp	r3, #0
   17fc8:	d00f      	beq.n	17fea <_fflush_r+0x3a>
   17fca:	6e62      	ldr	r2, [r4, #100]	; 0x64
   17fcc:	07d2      	lsls	r2, r2, #31
   17fce:	d401      	bmi.n	17fd4 <_fflush_r+0x24>
   17fd0:	059b      	lsls	r3, r3, #22
   17fd2:	d513      	bpl.n	17ffc <_fflush_r+0x4c>
   17fd4:	0021      	movs	r1, r4
   17fd6:	0028      	movs	r0, r5
   17fd8:	f7ff ff42 	bl	17e60 <__sflush_r>
   17fdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   17fde:	0006      	movs	r6, r0
   17fe0:	07db      	lsls	r3, r3, #31
   17fe2:	d402      	bmi.n	17fea <_fflush_r+0x3a>
   17fe4:	89a3      	ldrh	r3, [r4, #12]
   17fe6:	059b      	lsls	r3, r3, #22
   17fe8:	d504      	bpl.n	17ff4 <_fflush_r+0x44>
   17fea:	0030      	movs	r0, r6
   17fec:	bd70      	pop	{r4, r5, r6, pc}
   17fee:	f000 f839 	bl	18064 <__sinit>
   17ff2:	e7e5      	b.n	17fc0 <_fflush_r+0x10>
   17ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   17ff6:	f000 fb79 	bl	186ec <__retarget_lock_release_recursive>
   17ffa:	e7f6      	b.n	17fea <_fflush_r+0x3a>
   17ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   17ffe:	f000 fb73 	bl	186e8 <__retarget_lock_acquire_recursive>
   18002:	e7e7      	b.n	17fd4 <_fflush_r+0x24>

00018004 <_cleanup_r>:
   18004:	b510      	push	{r4, lr}
   18006:	4902      	ldr	r1, [pc, #8]	; (18010 <_cleanup_r+0xc>)
   18008:	f000 fb36 	bl	18678 <_fwalk_reent>
   1800c:	bd10      	pop	{r4, pc}
   1800e:	46c0      	nop			; (mov r8, r8)
   18010:	00019cb9 	.word	0x00019cb9

00018014 <std.isra.0>:
   18014:	2300      	movs	r3, #0
   18016:	b510      	push	{r4, lr}
   18018:	0004      	movs	r4, r0
   1801a:	6003      	str	r3, [r0, #0]
   1801c:	6043      	str	r3, [r0, #4]
   1801e:	6083      	str	r3, [r0, #8]
   18020:	8181      	strh	r1, [r0, #12]
   18022:	6643      	str	r3, [r0, #100]	; 0x64
   18024:	81c2      	strh	r2, [r0, #14]
   18026:	6103      	str	r3, [r0, #16]
   18028:	6143      	str	r3, [r0, #20]
   1802a:	6183      	str	r3, [r0, #24]
   1802c:	2208      	movs	r2, #8
   1802e:	2100      	movs	r1, #0
   18030:	305c      	adds	r0, #92	; 0x5c
   18032:	f7fb fd4d 	bl	13ad0 <memset>
   18036:	0020      	movs	r0, r4
   18038:	4b06      	ldr	r3, [pc, #24]	; (18054 <std.isra.0+0x40>)
   1803a:	61e4      	str	r4, [r4, #28]
   1803c:	6223      	str	r3, [r4, #32]
   1803e:	4b06      	ldr	r3, [pc, #24]	; (18058 <std.isra.0+0x44>)
   18040:	3058      	adds	r0, #88	; 0x58
   18042:	6263      	str	r3, [r4, #36]	; 0x24
   18044:	4b05      	ldr	r3, [pc, #20]	; (1805c <std.isra.0+0x48>)
   18046:	62a3      	str	r3, [r4, #40]	; 0x28
   18048:	4b05      	ldr	r3, [pc, #20]	; (18060 <std.isra.0+0x4c>)
   1804a:	62e3      	str	r3, [r4, #44]	; 0x2c
   1804c:	f000 fb48 	bl	186e0 <__retarget_lock_init_recursive>
   18050:	bd10      	pop	{r4, pc}
   18052:	46c0      	nop			; (mov r8, r8)
   18054:	000198cd 	.word	0x000198cd
   18058:	000198f5 	.word	0x000198f5
   1805c:	00019931 	.word	0x00019931
   18060:	0001995d 	.word	0x0001995d

00018064 <__sinit>:
   18064:	b570      	push	{r4, r5, r6, lr}
   18066:	0004      	movs	r4, r0
   18068:	4d14      	ldr	r5, [pc, #80]	; (180bc <__sinit+0x58>)
   1806a:	0028      	movs	r0, r5
   1806c:	f000 fb3c 	bl	186e8 <__retarget_lock_acquire_recursive>
   18070:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   18072:	2b00      	cmp	r3, #0
   18074:	d11d      	bne.n	180b2 <__sinit+0x4e>
   18076:	4a12      	ldr	r2, [pc, #72]	; (180c0 <__sinit+0x5c>)
   18078:	2104      	movs	r1, #4
   1807a:	63e2      	str	r2, [r4, #60]	; 0x3c
   1807c:	22b8      	movs	r2, #184	; 0xb8
   1807e:	0092      	lsls	r2, r2, #2
   18080:	50a3      	str	r3, [r4, r2]
   18082:	23b9      	movs	r3, #185	; 0xb9
   18084:	2203      	movs	r2, #3
   18086:	009b      	lsls	r3, r3, #2
   18088:	50e2      	str	r2, [r4, r3]
   1808a:	3308      	adds	r3, #8
   1808c:	18e2      	adds	r2, r4, r3
   1808e:	3b04      	subs	r3, #4
   18090:	50e2      	str	r2, [r4, r3]
   18092:	6860      	ldr	r0, [r4, #4]
   18094:	2200      	movs	r2, #0
   18096:	f7ff ffbd 	bl	18014 <std.isra.0>
   1809a:	2201      	movs	r2, #1
   1809c:	2109      	movs	r1, #9
   1809e:	68a0      	ldr	r0, [r4, #8]
   180a0:	f7ff ffb8 	bl	18014 <std.isra.0>
   180a4:	2202      	movs	r2, #2
   180a6:	2112      	movs	r1, #18
   180a8:	68e0      	ldr	r0, [r4, #12]
   180aa:	f7ff ffb3 	bl	18014 <std.isra.0>
   180ae:	2301      	movs	r3, #1
   180b0:	63a3      	str	r3, [r4, #56]	; 0x38
   180b2:	0028      	movs	r0, r5
   180b4:	f000 fb1a 	bl	186ec <__retarget_lock_release_recursive>
   180b8:	bd70      	pop	{r4, r5, r6, pc}
   180ba:	46c0      	nop			; (mov r8, r8)
   180bc:	20001e64 	.word	0x20001e64
   180c0:	00018005 	.word	0x00018005

000180c4 <__sfp_lock_acquire>:
   180c4:	b510      	push	{r4, lr}
   180c6:	4802      	ldr	r0, [pc, #8]	; (180d0 <__sfp_lock_acquire+0xc>)
   180c8:	f000 fb0e 	bl	186e8 <__retarget_lock_acquire_recursive>
   180cc:	bd10      	pop	{r4, pc}
   180ce:	46c0      	nop			; (mov r8, r8)
   180d0:	20001e78 	.word	0x20001e78

000180d4 <__sfp_lock_release>:
   180d4:	b510      	push	{r4, lr}
   180d6:	4802      	ldr	r0, [pc, #8]	; (180e0 <__sfp_lock_release+0xc>)
   180d8:	f000 fb08 	bl	186ec <__retarget_lock_release_recursive>
   180dc:	bd10      	pop	{r4, pc}
   180de:	46c0      	nop			; (mov r8, r8)
   180e0:	20001e78 	.word	0x20001e78

000180e4 <__libc_fini_array>:
   180e4:	b570      	push	{r4, r5, r6, lr}
   180e6:	4b09      	ldr	r3, [pc, #36]	; (1810c <__libc_fini_array+0x28>)
   180e8:	4c09      	ldr	r4, [pc, #36]	; (18110 <__libc_fini_array+0x2c>)
   180ea:	1ae4      	subs	r4, r4, r3
   180ec:	10a4      	asrs	r4, r4, #2
   180ee:	d009      	beq.n	18104 <__libc_fini_array+0x20>
   180f0:	4a08      	ldr	r2, [pc, #32]	; (18114 <__libc_fini_array+0x30>)
   180f2:	18a5      	adds	r5, r4, r2
   180f4:	00ad      	lsls	r5, r5, #2
   180f6:	18ed      	adds	r5, r5, r3
   180f8:	682b      	ldr	r3, [r5, #0]
   180fa:	3c01      	subs	r4, #1
   180fc:	4798      	blx	r3
   180fe:	3d04      	subs	r5, #4
   18100:	2c00      	cmp	r4, #0
   18102:	d1f9      	bne.n	180f8 <__libc_fini_array+0x14>
   18104:	f003 fe3e 	bl	1bd84 <_fini>
   18108:	bd70      	pop	{r4, r5, r6, pc}
   1810a:	46c0      	nop			; (mov r8, r8)
   1810c:	0001bd90 	.word	0x0001bd90
   18110:	0001bd94 	.word	0x0001bd94
   18114:	3fffffff 	.word	0x3fffffff

00018118 <_malloc_trim_r>:
   18118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1811a:	000c      	movs	r4, r1
   1811c:	0006      	movs	r6, r0
   1811e:	f000 fead 	bl	18e7c <__malloc_lock>
   18122:	4f20      	ldr	r7, [pc, #128]	; (181a4 <_malloc_trim_r+0x8c>)
   18124:	68bb      	ldr	r3, [r7, #8]
   18126:	685d      	ldr	r5, [r3, #4]
   18128:	2303      	movs	r3, #3
   1812a:	439d      	bics	r5, r3
   1812c:	4b1e      	ldr	r3, [pc, #120]	; (181a8 <_malloc_trim_r+0x90>)
   1812e:	1b2c      	subs	r4, r5, r4
   18130:	469c      	mov	ip, r3
   18132:	4464      	add	r4, ip
   18134:	0b24      	lsrs	r4, r4, #12
   18136:	4b1d      	ldr	r3, [pc, #116]	; (181ac <_malloc_trim_r+0x94>)
   18138:	3c01      	subs	r4, #1
   1813a:	0324      	lsls	r4, r4, #12
   1813c:	429c      	cmp	r4, r3
   1813e:	dd07      	ble.n	18150 <_malloc_trim_r+0x38>
   18140:	2100      	movs	r1, #0
   18142:	0030      	movs	r0, r6
   18144:	f001 fbb0 	bl	198a8 <_sbrk_r>
   18148:	68bb      	ldr	r3, [r7, #8]
   1814a:	195b      	adds	r3, r3, r5
   1814c:	4298      	cmp	r0, r3
   1814e:	d004      	beq.n	1815a <_malloc_trim_r+0x42>
   18150:	0030      	movs	r0, r6
   18152:	f000 fe9b 	bl	18e8c <__malloc_unlock>
   18156:	2000      	movs	r0, #0
   18158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1815a:	4261      	negs	r1, r4
   1815c:	0030      	movs	r0, r6
   1815e:	f001 fba3 	bl	198a8 <_sbrk_r>
   18162:	1c43      	adds	r3, r0, #1
   18164:	d00d      	beq.n	18182 <_malloc_trim_r+0x6a>
   18166:	2201      	movs	r2, #1
   18168:	68bb      	ldr	r3, [r7, #8]
   1816a:	1b2d      	subs	r5, r5, r4
   1816c:	4315      	orrs	r5, r2
   1816e:	605d      	str	r5, [r3, #4]
   18170:	4b0f      	ldr	r3, [pc, #60]	; (181b0 <_malloc_trim_r+0x98>)
   18172:	0030      	movs	r0, r6
   18174:	681a      	ldr	r2, [r3, #0]
   18176:	1b14      	subs	r4, r2, r4
   18178:	601c      	str	r4, [r3, #0]
   1817a:	f000 fe87 	bl	18e8c <__malloc_unlock>
   1817e:	2001      	movs	r0, #1
   18180:	e7ea      	b.n	18158 <_malloc_trim_r+0x40>
   18182:	2100      	movs	r1, #0
   18184:	0030      	movs	r0, r6
   18186:	f001 fb8f 	bl	198a8 <_sbrk_r>
   1818a:	68ba      	ldr	r2, [r7, #8]
   1818c:	1a83      	subs	r3, r0, r2
   1818e:	2b0f      	cmp	r3, #15
   18190:	ddde      	ble.n	18150 <_malloc_trim_r+0x38>
   18192:	4908      	ldr	r1, [pc, #32]	; (181b4 <_malloc_trim_r+0x9c>)
   18194:	6809      	ldr	r1, [r1, #0]
   18196:	1a40      	subs	r0, r0, r1
   18198:	4905      	ldr	r1, [pc, #20]	; (181b0 <_malloc_trim_r+0x98>)
   1819a:	6008      	str	r0, [r1, #0]
   1819c:	2101      	movs	r1, #1
   1819e:	430b      	orrs	r3, r1
   181a0:	6053      	str	r3, [r2, #4]
   181a2:	e7d5      	b.n	18150 <_malloc_trim_r+0x38>
   181a4:	20000494 	.word	0x20000494
   181a8:	00000fef 	.word	0x00000fef
   181ac:	00000fff 	.word	0x00000fff
   181b0:	200010b0 	.word	0x200010b0
   181b4:	2000089c 	.word	0x2000089c

000181b8 <_free_r>:
   181b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   181ba:	0004      	movs	r4, r0
   181bc:	1e0d      	subs	r5, r1, #0
   181be:	d03c      	beq.n	1823a <_free_r+0x82>
   181c0:	f000 fe5c 	bl	18e7c <__malloc_lock>
   181c4:	0029      	movs	r1, r5
   181c6:	3908      	subs	r1, #8
   181c8:	6848      	ldr	r0, [r1, #4]
   181ca:	2301      	movs	r3, #1
   181cc:	0005      	movs	r5, r0
   181ce:	2603      	movs	r6, #3
   181d0:	439d      	bics	r5, r3
   181d2:	194a      	adds	r2, r1, r5
   181d4:	469c      	mov	ip, r3
   181d6:	4f61      	ldr	r7, [pc, #388]	; (1835c <_free_r+0x1a4>)
   181d8:	6853      	ldr	r3, [r2, #4]
   181da:	43b3      	bics	r3, r6
   181dc:	68be      	ldr	r6, [r7, #8]
   181de:	42b2      	cmp	r2, r6
   181e0:	d056      	beq.n	18290 <_free_r+0xd8>
   181e2:	4666      	mov	r6, ip
   181e4:	6053      	str	r3, [r2, #4]
   181e6:	4206      	tst	r6, r0
   181e8:	d10a      	bne.n	18200 <_free_r+0x48>
   181ea:	003e      	movs	r6, r7
   181ec:	6808      	ldr	r0, [r1, #0]
   181ee:	3608      	adds	r6, #8
   181f0:	1a09      	subs	r1, r1, r0
   181f2:	182d      	adds	r5, r5, r0
   181f4:	6888      	ldr	r0, [r1, #8]
   181f6:	42b0      	cmp	r0, r6
   181f8:	d065      	beq.n	182c6 <_free_r+0x10e>
   181fa:	68ce      	ldr	r6, [r1, #12]
   181fc:	60c6      	str	r6, [r0, #12]
   181fe:	60b0      	str	r0, [r6, #8]
   18200:	2001      	movs	r0, #1
   18202:	18d6      	adds	r6, r2, r3
   18204:	6876      	ldr	r6, [r6, #4]
   18206:	4206      	tst	r6, r0
   18208:	d033      	beq.n	18272 <_free_r+0xba>
   1820a:	4b55      	ldr	r3, [pc, #340]	; (18360 <_free_r+0x1a8>)
   1820c:	4328      	orrs	r0, r5
   1820e:	6048      	str	r0, [r1, #4]
   18210:	514d      	str	r5, [r1, r5]
   18212:	429d      	cmp	r5, r3
   18214:	d812      	bhi.n	1823c <_free_r+0x84>
   18216:	08ed      	lsrs	r5, r5, #3
   18218:	3bff      	subs	r3, #255	; 0xff
   1821a:	10aa      	asrs	r2, r5, #2
   1821c:	3bff      	subs	r3, #255	; 0xff
   1821e:	4093      	lsls	r3, r2
   18220:	687a      	ldr	r2, [r7, #4]
   18222:	00ed      	lsls	r5, r5, #3
   18224:	4313      	orrs	r3, r2
   18226:	607b      	str	r3, [r7, #4]
   18228:	19ef      	adds	r7, r5, r7
   1822a:	68bb      	ldr	r3, [r7, #8]
   1822c:	60cf      	str	r7, [r1, #12]
   1822e:	608b      	str	r3, [r1, #8]
   18230:	60b9      	str	r1, [r7, #8]
   18232:	60d9      	str	r1, [r3, #12]
   18234:	0020      	movs	r0, r4
   18236:	f000 fe29 	bl	18e8c <__malloc_unlock>
   1823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1823c:	0a68      	lsrs	r0, r5, #9
   1823e:	2804      	cmp	r0, #4
   18240:	d850      	bhi.n	182e4 <_free_r+0x12c>
   18242:	09a8      	lsrs	r0, r5, #6
   18244:	0002      	movs	r2, r0
   18246:	3039      	adds	r0, #57	; 0x39
   18248:	3238      	adds	r2, #56	; 0x38
   1824a:	00c0      	lsls	r0, r0, #3
   1824c:	1838      	adds	r0, r7, r0
   1824e:	3808      	subs	r0, #8
   18250:	6883      	ldr	r3, [r0, #8]
   18252:	2603      	movs	r6, #3
   18254:	4298      	cmp	r0, r3
   18256:	d04c      	beq.n	182f2 <_free_r+0x13a>
   18258:	685a      	ldr	r2, [r3, #4]
   1825a:	43b2      	bics	r2, r6
   1825c:	4295      	cmp	r5, r2
   1825e:	d230      	bcs.n	182c2 <_free_r+0x10a>
   18260:	689b      	ldr	r3, [r3, #8]
   18262:	4298      	cmp	r0, r3
   18264:	d1f8      	bne.n	18258 <_free_r+0xa0>
   18266:	68c3      	ldr	r3, [r0, #12]
   18268:	60cb      	str	r3, [r1, #12]
   1826a:	6088      	str	r0, [r1, #8]
   1826c:	6099      	str	r1, [r3, #8]
   1826e:	60c1      	str	r1, [r0, #12]
   18270:	e7e0      	b.n	18234 <_free_r+0x7c>
   18272:	18ed      	adds	r5, r5, r3
   18274:	4e3b      	ldr	r6, [pc, #236]	; (18364 <_free_r+0x1ac>)
   18276:	6893      	ldr	r3, [r2, #8]
   18278:	42b3      	cmp	r3, r6
   1827a:	d042      	beq.n	18302 <_free_r+0x14a>
   1827c:	68d2      	ldr	r2, [r2, #12]
   1827e:	4328      	orrs	r0, r5
   18280:	60da      	str	r2, [r3, #12]
   18282:	6093      	str	r3, [r2, #8]
   18284:	4b36      	ldr	r3, [pc, #216]	; (18360 <_free_r+0x1a8>)
   18286:	6048      	str	r0, [r1, #4]
   18288:	514d      	str	r5, [r1, r5]
   1828a:	429d      	cmp	r5, r3
   1828c:	d8d6      	bhi.n	1823c <_free_r+0x84>
   1828e:	e7c2      	b.n	18216 <_free_r+0x5e>
   18290:	4662      	mov	r2, ip
   18292:	18eb      	adds	r3, r5, r3
   18294:	4202      	tst	r2, r0
   18296:	d106      	bne.n	182a6 <_free_r+0xee>
   18298:	680a      	ldr	r2, [r1, #0]
   1829a:	1a89      	subs	r1, r1, r2
   1829c:	6888      	ldr	r0, [r1, #8]
   1829e:	189b      	adds	r3, r3, r2
   182a0:	68ca      	ldr	r2, [r1, #12]
   182a2:	60c2      	str	r2, [r0, #12]
   182a4:	6090      	str	r0, [r2, #8]
   182a6:	2201      	movs	r2, #1
   182a8:	431a      	orrs	r2, r3
   182aa:	604a      	str	r2, [r1, #4]
   182ac:	4a2e      	ldr	r2, [pc, #184]	; (18368 <_free_r+0x1b0>)
   182ae:	60b9      	str	r1, [r7, #8]
   182b0:	6812      	ldr	r2, [r2, #0]
   182b2:	4293      	cmp	r3, r2
   182b4:	d3be      	bcc.n	18234 <_free_r+0x7c>
   182b6:	4b2d      	ldr	r3, [pc, #180]	; (1836c <_free_r+0x1b4>)
   182b8:	0020      	movs	r0, r4
   182ba:	6819      	ldr	r1, [r3, #0]
   182bc:	f7ff ff2c 	bl	18118 <_malloc_trim_r>
   182c0:	e7b8      	b.n	18234 <_free_r+0x7c>
   182c2:	0018      	movs	r0, r3
   182c4:	e7cf      	b.n	18266 <_free_r+0xae>
   182c6:	4666      	mov	r6, ip
   182c8:	18d0      	adds	r0, r2, r3
   182ca:	6840      	ldr	r0, [r0, #4]
   182cc:	4230      	tst	r0, r6
   182ce:	d13f      	bne.n	18350 <_free_r+0x198>
   182d0:	6890      	ldr	r0, [r2, #8]
   182d2:	195d      	adds	r5, r3, r5
   182d4:	68d3      	ldr	r3, [r2, #12]
   182d6:	60c3      	str	r3, [r0, #12]
   182d8:	6098      	str	r0, [r3, #8]
   182da:	4663      	mov	r3, ip
   182dc:	432b      	orrs	r3, r5
   182de:	604b      	str	r3, [r1, #4]
   182e0:	514d      	str	r5, [r1, r5]
   182e2:	e7a7      	b.n	18234 <_free_r+0x7c>
   182e4:	2814      	cmp	r0, #20
   182e6:	d814      	bhi.n	18312 <_free_r+0x15a>
   182e8:	0002      	movs	r2, r0
   182ea:	305c      	adds	r0, #92	; 0x5c
   182ec:	325b      	adds	r2, #91	; 0x5b
   182ee:	00c0      	lsls	r0, r0, #3
   182f0:	e7ac      	b.n	1824c <_free_r+0x94>
   182f2:	2301      	movs	r3, #1
   182f4:	1092      	asrs	r2, r2, #2
   182f6:	4093      	lsls	r3, r2
   182f8:	687a      	ldr	r2, [r7, #4]
   182fa:	4313      	orrs	r3, r2
   182fc:	607b      	str	r3, [r7, #4]
   182fe:	0003      	movs	r3, r0
   18300:	e7b2      	b.n	18268 <_free_r+0xb0>
   18302:	4328      	orrs	r0, r5
   18304:	60d9      	str	r1, [r3, #12]
   18306:	6099      	str	r1, [r3, #8]
   18308:	60cb      	str	r3, [r1, #12]
   1830a:	608b      	str	r3, [r1, #8]
   1830c:	6048      	str	r0, [r1, #4]
   1830e:	514d      	str	r5, [r1, r5]
   18310:	e790      	b.n	18234 <_free_r+0x7c>
   18312:	2854      	cmp	r0, #84	; 0x54
   18314:	d805      	bhi.n	18322 <_free_r+0x16a>
   18316:	0b28      	lsrs	r0, r5, #12
   18318:	0002      	movs	r2, r0
   1831a:	306f      	adds	r0, #111	; 0x6f
   1831c:	326e      	adds	r2, #110	; 0x6e
   1831e:	00c0      	lsls	r0, r0, #3
   18320:	e794      	b.n	1824c <_free_r+0x94>
   18322:	22aa      	movs	r2, #170	; 0xaa
   18324:	0052      	lsls	r2, r2, #1
   18326:	4290      	cmp	r0, r2
   18328:	d805      	bhi.n	18336 <_free_r+0x17e>
   1832a:	0be8      	lsrs	r0, r5, #15
   1832c:	0002      	movs	r2, r0
   1832e:	3078      	adds	r0, #120	; 0x78
   18330:	3277      	adds	r2, #119	; 0x77
   18332:	00c0      	lsls	r0, r0, #3
   18334:	e78a      	b.n	1824c <_free_r+0x94>
   18336:	4a0e      	ldr	r2, [pc, #56]	; (18370 <_free_r+0x1b8>)
   18338:	4290      	cmp	r0, r2
   1833a:	d805      	bhi.n	18348 <_free_r+0x190>
   1833c:	0ca8      	lsrs	r0, r5, #18
   1833e:	0002      	movs	r2, r0
   18340:	307d      	adds	r0, #125	; 0x7d
   18342:	327c      	adds	r2, #124	; 0x7c
   18344:	00c0      	lsls	r0, r0, #3
   18346:	e781      	b.n	1824c <_free_r+0x94>
   18348:	20fe      	movs	r0, #254	; 0xfe
   1834a:	227e      	movs	r2, #126	; 0x7e
   1834c:	0080      	lsls	r0, r0, #2
   1834e:	e77d      	b.n	1824c <_free_r+0x94>
   18350:	4663      	mov	r3, ip
   18352:	432b      	orrs	r3, r5
   18354:	604b      	str	r3, [r1, #4]
   18356:	6015      	str	r5, [r2, #0]
   18358:	e76c      	b.n	18234 <_free_r+0x7c>
   1835a:	46c0      	nop			; (mov r8, r8)
   1835c:	20000494 	.word	0x20000494
   18360:	000001ff 	.word	0x000001ff
   18364:	2000049c 	.word	0x2000049c
   18368:	200008a0 	.word	0x200008a0
   1836c:	200010e0 	.word	0x200010e0
   18370:	00000554 	.word	0x00000554

00018374 <__sfvwrite_r>:
   18374:	b5f0      	push	{r4, r5, r6, r7, lr}
   18376:	464e      	mov	r6, r9
   18378:	46de      	mov	lr, fp
   1837a:	4657      	mov	r7, sl
   1837c:	4645      	mov	r5, r8
   1837e:	b5e0      	push	{r5, r6, r7, lr}
   18380:	6893      	ldr	r3, [r2, #8]
   18382:	b083      	sub	sp, #12
   18384:	9000      	str	r0, [sp, #0]
   18386:	000c      	movs	r4, r1
   18388:	0016      	movs	r6, r2
   1838a:	2b00      	cmp	r3, #0
   1838c:	d025      	beq.n	183da <__sfvwrite_r+0x66>
   1838e:	898b      	ldrh	r3, [r1, #12]
   18390:	071a      	lsls	r2, r3, #28
   18392:	d52a      	bpl.n	183ea <__sfvwrite_r+0x76>
   18394:	690a      	ldr	r2, [r1, #16]
   18396:	2a00      	cmp	r2, #0
   18398:	d027      	beq.n	183ea <__sfvwrite_r+0x76>
   1839a:	6832      	ldr	r2, [r6, #0]
   1839c:	4693      	mov	fp, r2
   1839e:	079a      	lsls	r2, r3, #30
   183a0:	d52f      	bpl.n	18402 <__sfvwrite_r+0x8e>
   183a2:	4bb2      	ldr	r3, [pc, #712]	; (1866c <__sfvwrite_r+0x2f8>)
   183a4:	2700      	movs	r7, #0
   183a6:	2500      	movs	r5, #0
   183a8:	4698      	mov	r8, r3
   183aa:	46b1      	mov	r9, r6
   183ac:	2d00      	cmp	r5, #0
   183ae:	d100      	bne.n	183b2 <__sfvwrite_r+0x3e>
   183b0:	e072      	b.n	18498 <__sfvwrite_r+0x124>
   183b2:	002b      	movs	r3, r5
   183b4:	4545      	cmp	r5, r8
   183b6:	d900      	bls.n	183ba <__sfvwrite_r+0x46>
   183b8:	4bac      	ldr	r3, [pc, #688]	; (1866c <__sfvwrite_r+0x2f8>)
   183ba:	003a      	movs	r2, r7
   183bc:	69e1      	ldr	r1, [r4, #28]
   183be:	9800      	ldr	r0, [sp, #0]
   183c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
   183c2:	47b0      	blx	r6
   183c4:	2800      	cmp	r0, #0
   183c6:	dc00      	bgt.n	183ca <__sfvwrite_r+0x56>
   183c8:	e073      	b.n	184b2 <__sfvwrite_r+0x13e>
   183ca:	464b      	mov	r3, r9
   183cc:	689b      	ldr	r3, [r3, #8]
   183ce:	183f      	adds	r7, r7, r0
   183d0:	1a2d      	subs	r5, r5, r0
   183d2:	1a18      	subs	r0, r3, r0
   183d4:	464b      	mov	r3, r9
   183d6:	6098      	str	r0, [r3, #8]
   183d8:	d1e8      	bne.n	183ac <__sfvwrite_r+0x38>
   183da:	2000      	movs	r0, #0
   183dc:	b003      	add	sp, #12
   183de:	bc3c      	pop	{r2, r3, r4, r5}
   183e0:	4690      	mov	r8, r2
   183e2:	4699      	mov	r9, r3
   183e4:	46a2      	mov	sl, r4
   183e6:	46ab      	mov	fp, r5
   183e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   183ea:	0021      	movs	r1, r4
   183ec:	9800      	ldr	r0, [sp, #0]
   183ee:	f7fe fc4b 	bl	16c88 <__swsetup_r>
   183f2:	2800      	cmp	r0, #0
   183f4:	d000      	beq.n	183f8 <__sfvwrite_r+0x84>
   183f6:	e130      	b.n	1865a <__sfvwrite_r+0x2e6>
   183f8:	6832      	ldr	r2, [r6, #0]
   183fa:	89a3      	ldrh	r3, [r4, #12]
   183fc:	4693      	mov	fp, r2
   183fe:	079a      	lsls	r2, r3, #30
   18400:	d4cf      	bmi.n	183a2 <__sfvwrite_r+0x2e>
   18402:	07da      	lsls	r2, r3, #31
   18404:	d55d      	bpl.n	184c2 <__sfvwrite_r+0x14e>
   18406:	2300      	movs	r3, #0
   18408:	2000      	movs	r0, #0
   1840a:	469a      	mov	sl, r3
   1840c:	2700      	movs	r7, #0
   1840e:	001d      	movs	r5, r3
   18410:	46b1      	mov	r9, r6
   18412:	e029      	b.n	18468 <__sfvwrite_r+0xf4>
   18414:	2800      	cmp	r0, #0
   18416:	d033      	beq.n	18480 <__sfvwrite_r+0x10c>
   18418:	46a8      	mov	r8, r5
   1841a:	42bd      	cmp	r5, r7
   1841c:	d900      	bls.n	18420 <__sfvwrite_r+0xac>
   1841e:	46b8      	mov	r8, r7
   18420:	6820      	ldr	r0, [r4, #0]
   18422:	6922      	ldr	r2, [r4, #16]
   18424:	4646      	mov	r6, r8
   18426:	6963      	ldr	r3, [r4, #20]
   18428:	4290      	cmp	r0, r2
   1842a:	d907      	bls.n	1843c <__sfvwrite_r+0xc8>
   1842c:	68a2      	ldr	r2, [r4, #8]
   1842e:	4694      	mov	ip, r2
   18430:	449c      	add	ip, r3
   18432:	4662      	mov	r2, ip
   18434:	9201      	str	r2, [sp, #4]
   18436:	45e0      	cmp	r8, ip
   18438:	dd00      	ble.n	1843c <__sfvwrite_r+0xc8>
   1843a:	e0e9      	b.n	18610 <__sfvwrite_r+0x29c>
   1843c:	4598      	cmp	r8, r3
   1843e:	da00      	bge.n	18442 <__sfvwrite_r+0xce>
   18440:	e08f      	b.n	18562 <__sfvwrite_r+0x1ee>
   18442:	6a66      	ldr	r6, [r4, #36]	; 0x24
   18444:	4652      	mov	r2, sl
   18446:	69e1      	ldr	r1, [r4, #28]
   18448:	9800      	ldr	r0, [sp, #0]
   1844a:	47b0      	blx	r6
   1844c:	1e06      	subs	r6, r0, #0
   1844e:	dd30      	ble.n	184b2 <__sfvwrite_r+0x13e>
   18450:	1bad      	subs	r5, r5, r6
   18452:	2001      	movs	r0, #1
   18454:	2d00      	cmp	r5, #0
   18456:	d026      	beq.n	184a6 <__sfvwrite_r+0x132>
   18458:	464b      	mov	r3, r9
   1845a:	689b      	ldr	r3, [r3, #8]
   1845c:	44b2      	add	sl, r6
   1845e:	1bbf      	subs	r7, r7, r6
   18460:	1b9e      	subs	r6, r3, r6
   18462:	464b      	mov	r3, r9
   18464:	609e      	str	r6, [r3, #8]
   18466:	d0b8      	beq.n	183da <__sfvwrite_r+0x66>
   18468:	2f00      	cmp	r7, #0
   1846a:	d1d3      	bne.n	18414 <__sfvwrite_r+0xa0>
   1846c:	465b      	mov	r3, fp
   1846e:	681b      	ldr	r3, [r3, #0]
   18470:	469a      	mov	sl, r3
   18472:	465b      	mov	r3, fp
   18474:	685f      	ldr	r7, [r3, #4]
   18476:	2308      	movs	r3, #8
   18478:	469c      	mov	ip, r3
   1847a:	44e3      	add	fp, ip
   1847c:	2f00      	cmp	r7, #0
   1847e:	d0f5      	beq.n	1846c <__sfvwrite_r+0xf8>
   18480:	003a      	movs	r2, r7
   18482:	210a      	movs	r1, #10
   18484:	4650      	mov	r0, sl
   18486:	f000 fc69 	bl	18d5c <memchr>
   1848a:	2800      	cmp	r0, #0
   1848c:	d100      	bne.n	18490 <__sfvwrite_r+0x11c>
   1848e:	e0e2      	b.n	18656 <__sfvwrite_r+0x2e2>
   18490:	4653      	mov	r3, sl
   18492:	3001      	adds	r0, #1
   18494:	1ac5      	subs	r5, r0, r3
   18496:	e7bf      	b.n	18418 <__sfvwrite_r+0xa4>
   18498:	465b      	mov	r3, fp
   1849a:	681f      	ldr	r7, [r3, #0]
   1849c:	685d      	ldr	r5, [r3, #4]
   1849e:	2308      	movs	r3, #8
   184a0:	469c      	mov	ip, r3
   184a2:	44e3      	add	fp, ip
   184a4:	e782      	b.n	183ac <__sfvwrite_r+0x38>
   184a6:	0021      	movs	r1, r4
   184a8:	9800      	ldr	r0, [sp, #0]
   184aa:	f7ff fd81 	bl	17fb0 <_fflush_r>
   184ae:	2800      	cmp	r0, #0
   184b0:	d0d2      	beq.n	18458 <__sfvwrite_r+0xe4>
   184b2:	220c      	movs	r2, #12
   184b4:	5ea3      	ldrsh	r3, [r4, r2]
   184b6:	2240      	movs	r2, #64	; 0x40
   184b8:	2001      	movs	r0, #1
   184ba:	4313      	orrs	r3, r2
   184bc:	81a3      	strh	r3, [r4, #12]
   184be:	4240      	negs	r0, r0
   184c0:	e78c      	b.n	183dc <__sfvwrite_r+0x68>
   184c2:	2200      	movs	r2, #0
   184c4:	4691      	mov	r9, r2
   184c6:	464d      	mov	r5, r9
   184c8:	2d00      	cmp	r5, #0
   184ca:	d023      	beq.n	18514 <__sfvwrite_r+0x1a0>
   184cc:	68a2      	ldr	r2, [r4, #8]
   184ce:	4690      	mov	r8, r2
   184d0:	2280      	movs	r2, #128	; 0x80
   184d2:	0092      	lsls	r2, r2, #2
   184d4:	4213      	tst	r3, r2
   184d6:	d026      	beq.n	18526 <__sfvwrite_r+0x1b2>
   184d8:	46c2      	mov	sl, r8
   184da:	4545      	cmp	r5, r8
   184dc:	d34d      	bcc.n	1857a <__sfvwrite_r+0x206>
   184de:	2290      	movs	r2, #144	; 0x90
   184e0:	00d2      	lsls	r2, r2, #3
   184e2:	4213      	tst	r3, r2
   184e4:	d14e      	bne.n	18584 <__sfvwrite_r+0x210>
   184e6:	002f      	movs	r7, r5
   184e8:	6820      	ldr	r0, [r4, #0]
   184ea:	4652      	mov	r2, sl
   184ec:	4649      	mov	r1, r9
   184ee:	f000 fc75 	bl	18ddc <memmove>
   184f2:	4642      	mov	r2, r8
   184f4:	68a3      	ldr	r3, [r4, #8]
   184f6:	1a98      	subs	r0, r3, r2
   184f8:	6823      	ldr	r3, [r4, #0]
   184fa:	60a0      	str	r0, [r4, #8]
   184fc:	4453      	add	r3, sl
   184fe:	6023      	str	r3, [r4, #0]
   18500:	68b3      	ldr	r3, [r6, #8]
   18502:	44b9      	add	r9, r7
   18504:	1bed      	subs	r5, r5, r7
   18506:	1bdf      	subs	r7, r3, r7
   18508:	60b7      	str	r7, [r6, #8]
   1850a:	d100      	bne.n	1850e <__sfvwrite_r+0x19a>
   1850c:	e765      	b.n	183da <__sfvwrite_r+0x66>
   1850e:	89a3      	ldrh	r3, [r4, #12]
   18510:	2d00      	cmp	r5, #0
   18512:	d1db      	bne.n	184cc <__sfvwrite_r+0x158>
   18514:	465a      	mov	r2, fp
   18516:	6812      	ldr	r2, [r2, #0]
   18518:	4691      	mov	r9, r2
   1851a:	465a      	mov	r2, fp
   1851c:	6855      	ldr	r5, [r2, #4]
   1851e:	2208      	movs	r2, #8
   18520:	4694      	mov	ip, r2
   18522:	44e3      	add	fp, ip
   18524:	e7d0      	b.n	184c8 <__sfvwrite_r+0x154>
   18526:	6820      	ldr	r0, [r4, #0]
   18528:	6923      	ldr	r3, [r4, #16]
   1852a:	4298      	cmp	r0, r3
   1852c:	d802      	bhi.n	18534 <__sfvwrite_r+0x1c0>
   1852e:	6967      	ldr	r7, [r4, #20]
   18530:	42bd      	cmp	r5, r7
   18532:	d259      	bcs.n	185e8 <__sfvwrite_r+0x274>
   18534:	4647      	mov	r7, r8
   18536:	42af      	cmp	r7, r5
   18538:	d900      	bls.n	1853c <__sfvwrite_r+0x1c8>
   1853a:	002f      	movs	r7, r5
   1853c:	003a      	movs	r2, r7
   1853e:	4649      	mov	r1, r9
   18540:	f000 fc4c 	bl	18ddc <memmove>
   18544:	68a3      	ldr	r3, [r4, #8]
   18546:	6822      	ldr	r2, [r4, #0]
   18548:	1bdb      	subs	r3, r3, r7
   1854a:	19d2      	adds	r2, r2, r7
   1854c:	60a3      	str	r3, [r4, #8]
   1854e:	6022      	str	r2, [r4, #0]
   18550:	2b00      	cmp	r3, #0
   18552:	d1d5      	bne.n	18500 <__sfvwrite_r+0x18c>
   18554:	0021      	movs	r1, r4
   18556:	9800      	ldr	r0, [sp, #0]
   18558:	f7ff fd2a 	bl	17fb0 <_fflush_r>
   1855c:	2800      	cmp	r0, #0
   1855e:	d0cf      	beq.n	18500 <__sfvwrite_r+0x18c>
   18560:	e7a7      	b.n	184b2 <__sfvwrite_r+0x13e>
   18562:	4642      	mov	r2, r8
   18564:	4651      	mov	r1, sl
   18566:	f000 fc39 	bl	18ddc <memmove>
   1856a:	4642      	mov	r2, r8
   1856c:	68a3      	ldr	r3, [r4, #8]
   1856e:	1a9b      	subs	r3, r3, r2
   18570:	60a3      	str	r3, [r4, #8]
   18572:	6823      	ldr	r3, [r4, #0]
   18574:	4443      	add	r3, r8
   18576:	6023      	str	r3, [r4, #0]
   18578:	e76a      	b.n	18450 <__sfvwrite_r+0xdc>
   1857a:	46a8      	mov	r8, r5
   1857c:	6820      	ldr	r0, [r4, #0]
   1857e:	002f      	movs	r7, r5
   18580:	46aa      	mov	sl, r5
   18582:	e7b2      	b.n	184ea <__sfvwrite_r+0x176>
   18584:	6921      	ldr	r1, [r4, #16]
   18586:	6822      	ldr	r2, [r4, #0]
   18588:	1a52      	subs	r2, r2, r1
   1858a:	4692      	mov	sl, r2
   1858c:	6962      	ldr	r2, [r4, #20]
   1858e:	0057      	lsls	r7, r2, #1
   18590:	18bf      	adds	r7, r7, r2
   18592:	0ffa      	lsrs	r2, r7, #31
   18594:	19d7      	adds	r7, r2, r7
   18596:	4652      	mov	r2, sl
   18598:	1c50      	adds	r0, r2, #1
   1859a:	107f      	asrs	r7, r7, #1
   1859c:	1940      	adds	r0, r0, r5
   1859e:	003a      	movs	r2, r7
   185a0:	42b8      	cmp	r0, r7
   185a2:	d901      	bls.n	185a8 <__sfvwrite_r+0x234>
   185a4:	0007      	movs	r7, r0
   185a6:	0002      	movs	r2, r0
   185a8:	055b      	lsls	r3, r3, #21
   185aa:	d542      	bpl.n	18632 <__sfvwrite_r+0x2be>
   185ac:	0011      	movs	r1, r2
   185ae:	9800      	ldr	r0, [sp, #0]
   185b0:	f000 f920 	bl	187f4 <_malloc_r>
   185b4:	4680      	mov	r8, r0
   185b6:	1e03      	subs	r3, r0, #0
   185b8:	d052      	beq.n	18660 <__sfvwrite_r+0x2ec>
   185ba:	4652      	mov	r2, sl
   185bc:	6921      	ldr	r1, [r4, #16]
   185be:	f7fb fa45 	bl	13a4c <memcpy>
   185c2:	89a3      	ldrh	r3, [r4, #12]
   185c4:	4a2a      	ldr	r2, [pc, #168]	; (18670 <__sfvwrite_r+0x2fc>)
   185c6:	4013      	ands	r3, r2
   185c8:	2280      	movs	r2, #128	; 0x80
   185ca:	4313      	orrs	r3, r2
   185cc:	81a3      	strh	r3, [r4, #12]
   185ce:	4643      	mov	r3, r8
   185d0:	4640      	mov	r0, r8
   185d2:	6123      	str	r3, [r4, #16]
   185d4:	4653      	mov	r3, sl
   185d6:	4450      	add	r0, sl
   185d8:	6167      	str	r7, [r4, #20]
   185da:	1aff      	subs	r7, r7, r3
   185dc:	60a7      	str	r7, [r4, #8]
   185de:	6020      	str	r0, [r4, #0]
   185e0:	46a8      	mov	r8, r5
   185e2:	002f      	movs	r7, r5
   185e4:	46aa      	mov	sl, r5
   185e6:	e780      	b.n	184ea <__sfvwrite_r+0x176>
   185e8:	4b22      	ldr	r3, [pc, #136]	; (18674 <__sfvwrite_r+0x300>)
   185ea:	0028      	movs	r0, r5
   185ec:	429d      	cmp	r5, r3
   185ee:	d900      	bls.n	185f2 <__sfvwrite_r+0x27e>
   185f0:	0018      	movs	r0, r3
   185f2:	0039      	movs	r1, r7
   185f4:	f7f8 f9dc 	bl	109b0 <__divsi3>
   185f8:	003b      	movs	r3, r7
   185fa:	464a      	mov	r2, r9
   185fc:	4343      	muls	r3, r0
   185fe:	69e1      	ldr	r1, [r4, #28]
   18600:	9800      	ldr	r0, [sp, #0]
   18602:	6a67      	ldr	r7, [r4, #36]	; 0x24
   18604:	47b8      	blx	r7
   18606:	2800      	cmp	r0, #0
   18608:	dc00      	bgt.n	1860c <__sfvwrite_r+0x298>
   1860a:	e752      	b.n	184b2 <__sfvwrite_r+0x13e>
   1860c:	0007      	movs	r7, r0
   1860e:	e777      	b.n	18500 <__sfvwrite_r+0x18c>
   18610:	4666      	mov	r6, ip
   18612:	4651      	mov	r1, sl
   18614:	f000 fbe2 	bl	18ddc <memmove>
   18618:	46b4      	mov	ip, r6
   1861a:	6823      	ldr	r3, [r4, #0]
   1861c:	0021      	movs	r1, r4
   1861e:	4463      	add	r3, ip
   18620:	6023      	str	r3, [r4, #0]
   18622:	9800      	ldr	r0, [sp, #0]
   18624:	f7ff fcc4 	bl	17fb0 <_fflush_r>
   18628:	2800      	cmp	r0, #0
   1862a:	d000      	beq.n	1862e <__sfvwrite_r+0x2ba>
   1862c:	e741      	b.n	184b2 <__sfvwrite_r+0x13e>
   1862e:	9e01      	ldr	r6, [sp, #4]
   18630:	e70e      	b.n	18450 <__sfvwrite_r+0xdc>
   18632:	9800      	ldr	r0, [sp, #0]
   18634:	f000 ff7a 	bl	1952c <_realloc_r>
   18638:	4680      	mov	r8, r0
   1863a:	2800      	cmp	r0, #0
   1863c:	d1c7      	bne.n	185ce <__sfvwrite_r+0x25a>
   1863e:	9d00      	ldr	r5, [sp, #0]
   18640:	6921      	ldr	r1, [r4, #16]
   18642:	0028      	movs	r0, r5
   18644:	f7ff fdb8 	bl	181b8 <_free_r>
   18648:	2280      	movs	r2, #128	; 0x80
   1864a:	89a3      	ldrh	r3, [r4, #12]
   1864c:	4393      	bics	r3, r2
   1864e:	3a74      	subs	r2, #116	; 0x74
   18650:	b21b      	sxth	r3, r3
   18652:	602a      	str	r2, [r5, #0]
   18654:	e72f      	b.n	184b6 <__sfvwrite_r+0x142>
   18656:	1c7d      	adds	r5, r7, #1
   18658:	e6de      	b.n	18418 <__sfvwrite_r+0xa4>
   1865a:	2001      	movs	r0, #1
   1865c:	4240      	negs	r0, r0
   1865e:	e6bd      	b.n	183dc <__sfvwrite_r+0x68>
   18660:	9a00      	ldr	r2, [sp, #0]
   18662:	330c      	adds	r3, #12
   18664:	6013      	str	r3, [r2, #0]
   18666:	220c      	movs	r2, #12
   18668:	5ea3      	ldrsh	r3, [r4, r2]
   1866a:	e724      	b.n	184b6 <__sfvwrite_r+0x142>
   1866c:	7ffffc00 	.word	0x7ffffc00
   18670:	fffffb7f 	.word	0xfffffb7f
   18674:	7fffffff 	.word	0x7fffffff

00018678 <_fwalk_reent>:
   18678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1867a:	4647      	mov	r7, r8
   1867c:	46ce      	mov	lr, r9
   1867e:	b580      	push	{r7, lr}
   18680:	27b8      	movs	r7, #184	; 0xb8
   18682:	4680      	mov	r8, r0
   18684:	00bf      	lsls	r7, r7, #2
   18686:	4447      	add	r7, r8
   18688:	4689      	mov	r9, r1
   1868a:	2600      	movs	r6, #0
   1868c:	2f00      	cmp	r7, #0
   1868e:	d014      	beq.n	186ba <_fwalk_reent+0x42>
   18690:	687b      	ldr	r3, [r7, #4]
   18692:	68bc      	ldr	r4, [r7, #8]
   18694:	1e5d      	subs	r5, r3, #1
   18696:	d40d      	bmi.n	186b4 <_fwalk_reent+0x3c>
   18698:	89a3      	ldrh	r3, [r4, #12]
   1869a:	2b01      	cmp	r3, #1
   1869c:	d907      	bls.n	186ae <_fwalk_reent+0x36>
   1869e:	220e      	movs	r2, #14
   186a0:	5ea3      	ldrsh	r3, [r4, r2]
   186a2:	3301      	adds	r3, #1
   186a4:	d003      	beq.n	186ae <_fwalk_reent+0x36>
   186a6:	0021      	movs	r1, r4
   186a8:	4640      	mov	r0, r8
   186aa:	47c8      	blx	r9
   186ac:	4306      	orrs	r6, r0
   186ae:	3468      	adds	r4, #104	; 0x68
   186b0:	3d01      	subs	r5, #1
   186b2:	d2f1      	bcs.n	18698 <_fwalk_reent+0x20>
   186b4:	683f      	ldr	r7, [r7, #0]
   186b6:	2f00      	cmp	r7, #0
   186b8:	d1ea      	bne.n	18690 <_fwalk_reent+0x18>
   186ba:	0030      	movs	r0, r6
   186bc:	bc0c      	pop	{r2, r3}
   186be:	4690      	mov	r8, r2
   186c0:	4699      	mov	r9, r3
   186c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000186c4 <_localeconv_r>:
   186c4:	4b04      	ldr	r3, [pc, #16]	; (186d8 <_localeconv_r+0x14>)
   186c6:	681b      	ldr	r3, [r3, #0]
   186c8:	6b58      	ldr	r0, [r3, #52]	; 0x34
   186ca:	2800      	cmp	r0, #0
   186cc:	d001      	beq.n	186d2 <_localeconv_r+0xe>
   186ce:	30f0      	adds	r0, #240	; 0xf0
   186d0:	4770      	bx	lr
   186d2:	4802      	ldr	r0, [pc, #8]	; (186dc <_localeconv_r+0x18>)
   186d4:	e7fb      	b.n	186ce <_localeconv_r+0xa>
   186d6:	46c0      	nop			; (mov r8, r8)
   186d8:	20000064 	.word	0x20000064
   186dc:	200008a4 	.word	0x200008a4

000186e0 <__retarget_lock_init_recursive>:
   186e0:	4770      	bx	lr
   186e2:	46c0      	nop			; (mov r8, r8)

000186e4 <__retarget_lock_close_recursive>:
   186e4:	4770      	bx	lr
   186e6:	46c0      	nop			; (mov r8, r8)

000186e8 <__retarget_lock_acquire_recursive>:
   186e8:	4770      	bx	lr
   186ea:	46c0      	nop			; (mov r8, r8)

000186ec <__retarget_lock_release_recursive>:
   186ec:	4770      	bx	lr
   186ee:	46c0      	nop			; (mov r8, r8)

000186f0 <__swhatbuf_r>:
   186f0:	b570      	push	{r4, r5, r6, lr}
   186f2:	000c      	movs	r4, r1
   186f4:	001e      	movs	r6, r3
   186f6:	230e      	movs	r3, #14
   186f8:	5ec9      	ldrsh	r1, [r1, r3]
   186fa:	b090      	sub	sp, #64	; 0x40
   186fc:	0015      	movs	r5, r2
   186fe:	2900      	cmp	r1, #0
   18700:	db15      	blt.n	1872e <__swhatbuf_r+0x3e>
   18702:	aa01      	add	r2, sp, #4
   18704:	f001 fbb8 	bl	19e78 <_fstat_r>
   18708:	2800      	cmp	r0, #0
   1870a:	db10      	blt.n	1872e <__swhatbuf_r+0x3e>
   1870c:	22f0      	movs	r2, #240	; 0xf0
   1870e:	9b02      	ldr	r3, [sp, #8]
   18710:	0212      	lsls	r2, r2, #8
   18712:	4013      	ands	r3, r2
   18714:	4a0d      	ldr	r2, [pc, #52]	; (1874c <__swhatbuf_r+0x5c>)
   18716:	2080      	movs	r0, #128	; 0x80
   18718:	4694      	mov	ip, r2
   1871a:	4463      	add	r3, ip
   1871c:	425a      	negs	r2, r3
   1871e:	4153      	adcs	r3, r2
   18720:	6033      	str	r3, [r6, #0]
   18722:	2380      	movs	r3, #128	; 0x80
   18724:	00db      	lsls	r3, r3, #3
   18726:	602b      	str	r3, [r5, #0]
   18728:	0100      	lsls	r0, r0, #4
   1872a:	b010      	add	sp, #64	; 0x40
   1872c:	bd70      	pop	{r4, r5, r6, pc}
   1872e:	2300      	movs	r3, #0
   18730:	6033      	str	r3, [r6, #0]
   18732:	89a3      	ldrh	r3, [r4, #12]
   18734:	061b      	lsls	r3, r3, #24
   18736:	d503      	bpl.n	18740 <__swhatbuf_r+0x50>
   18738:	2340      	movs	r3, #64	; 0x40
   1873a:	2000      	movs	r0, #0
   1873c:	602b      	str	r3, [r5, #0]
   1873e:	e7f4      	b.n	1872a <__swhatbuf_r+0x3a>
   18740:	2380      	movs	r3, #128	; 0x80
   18742:	00db      	lsls	r3, r3, #3
   18744:	602b      	str	r3, [r5, #0]
   18746:	2000      	movs	r0, #0
   18748:	e7ef      	b.n	1872a <__swhatbuf_r+0x3a>
   1874a:	46c0      	nop			; (mov r8, r8)
   1874c:	ffffe000 	.word	0xffffe000

00018750 <__smakebuf_r>:
   18750:	b570      	push	{r4, r5, r6, lr}
   18752:	898b      	ldrh	r3, [r1, #12]
   18754:	b082      	sub	sp, #8
   18756:	0006      	movs	r6, r0
   18758:	000c      	movs	r4, r1
   1875a:	079b      	lsls	r3, r3, #30
   1875c:	d507      	bpl.n	1876e <__smakebuf_r+0x1e>
   1875e:	0023      	movs	r3, r4
   18760:	3343      	adds	r3, #67	; 0x43
   18762:	6023      	str	r3, [r4, #0]
   18764:	6123      	str	r3, [r4, #16]
   18766:	2301      	movs	r3, #1
   18768:	6163      	str	r3, [r4, #20]
   1876a:	b002      	add	sp, #8
   1876c:	bd70      	pop	{r4, r5, r6, pc}
   1876e:	ab01      	add	r3, sp, #4
   18770:	466a      	mov	r2, sp
   18772:	f7ff ffbd 	bl	186f0 <__swhatbuf_r>
   18776:	9900      	ldr	r1, [sp, #0]
   18778:	0005      	movs	r5, r0
   1877a:	0030      	movs	r0, r6
   1877c:	f000 f83a 	bl	187f4 <_malloc_r>
   18780:	2800      	cmp	r0, #0
   18782:	d01e      	beq.n	187c2 <__smakebuf_r+0x72>
   18784:	2280      	movs	r2, #128	; 0x80
   18786:	4b15      	ldr	r3, [pc, #84]	; (187dc <__smakebuf_r+0x8c>)
   18788:	63f3      	str	r3, [r6, #60]	; 0x3c
   1878a:	89a3      	ldrh	r3, [r4, #12]
   1878c:	6020      	str	r0, [r4, #0]
   1878e:	4313      	orrs	r3, r2
   18790:	9a00      	ldr	r2, [sp, #0]
   18792:	b21b      	sxth	r3, r3
   18794:	6162      	str	r2, [r4, #20]
   18796:	9a01      	ldr	r2, [sp, #4]
   18798:	81a3      	strh	r3, [r4, #12]
   1879a:	6120      	str	r0, [r4, #16]
   1879c:	2a00      	cmp	r2, #0
   1879e:	d102      	bne.n	187a6 <__smakebuf_r+0x56>
   187a0:	432b      	orrs	r3, r5
   187a2:	81a3      	strh	r3, [r4, #12]
   187a4:	e7e1      	b.n	1876a <__smakebuf_r+0x1a>
   187a6:	230e      	movs	r3, #14
   187a8:	5ee1      	ldrsh	r1, [r4, r3]
   187aa:	0030      	movs	r0, r6
   187ac:	f001 fb78 	bl	19ea0 <_isatty_r>
   187b0:	2800      	cmp	r0, #0
   187b2:	d010      	beq.n	187d6 <__smakebuf_r+0x86>
   187b4:	2203      	movs	r2, #3
   187b6:	89a3      	ldrh	r3, [r4, #12]
   187b8:	4393      	bics	r3, r2
   187ba:	2201      	movs	r2, #1
   187bc:	4313      	orrs	r3, r2
   187be:	b21b      	sxth	r3, r3
   187c0:	e7ee      	b.n	187a0 <__smakebuf_r+0x50>
   187c2:	220c      	movs	r2, #12
   187c4:	5ea3      	ldrsh	r3, [r4, r2]
   187c6:	059a      	lsls	r2, r3, #22
   187c8:	d4cf      	bmi.n	1876a <__smakebuf_r+0x1a>
   187ca:	2203      	movs	r2, #3
   187cc:	4393      	bics	r3, r2
   187ce:	2202      	movs	r2, #2
   187d0:	4313      	orrs	r3, r2
   187d2:	81a3      	strh	r3, [r4, #12]
   187d4:	e7c3      	b.n	1875e <__smakebuf_r+0xe>
   187d6:	220c      	movs	r2, #12
   187d8:	5ea3      	ldrsh	r3, [r4, r2]
   187da:	e7e1      	b.n	187a0 <__smakebuf_r+0x50>
   187dc:	00018005 	.word	0x00018005

000187e0 <malloc>:
   187e0:	b510      	push	{r4, lr}
   187e2:	4b03      	ldr	r3, [pc, #12]	; (187f0 <malloc+0x10>)
   187e4:	0001      	movs	r1, r0
   187e6:	6818      	ldr	r0, [r3, #0]
   187e8:	f000 f804 	bl	187f4 <_malloc_r>
   187ec:	bd10      	pop	{r4, pc}
   187ee:	46c0      	nop			; (mov r8, r8)
   187f0:	20000064 	.word	0x20000064

000187f4 <_malloc_r>:
   187f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   187f6:	4657      	mov	r7, sl
   187f8:	4645      	mov	r5, r8
   187fa:	46de      	mov	lr, fp
   187fc:	464e      	mov	r6, r9
   187fe:	b5e0      	push	{r5, r6, r7, lr}
   18800:	000d      	movs	r5, r1
   18802:	350b      	adds	r5, #11
   18804:	b083      	sub	sp, #12
   18806:	0007      	movs	r7, r0
   18808:	2d16      	cmp	r5, #22
   1880a:	d800      	bhi.n	1880e <_malloc_r+0x1a>
   1880c:	e09f      	b.n	1894e <_malloc_r+0x15a>
   1880e:	2307      	movs	r3, #7
   18810:	439d      	bics	r5, r3
   18812:	d500      	bpl.n	18816 <_malloc_r+0x22>
   18814:	e0c4      	b.n	189a0 <_malloc_r+0x1ac>
   18816:	42a9      	cmp	r1, r5
   18818:	d900      	bls.n	1881c <_malloc_r+0x28>
   1881a:	e0c1      	b.n	189a0 <_malloc_r+0x1ac>
   1881c:	f000 fb2e 	bl	18e7c <__malloc_lock>
   18820:	23f8      	movs	r3, #248	; 0xf8
   18822:	33ff      	adds	r3, #255	; 0xff
   18824:	429d      	cmp	r5, r3
   18826:	d800      	bhi.n	1882a <_malloc_r+0x36>
   18828:	e28f      	b.n	18d4a <_malloc_r+0x556>
   1882a:	0a68      	lsrs	r0, r5, #9
   1882c:	d100      	bne.n	18830 <_malloc_r+0x3c>
   1882e:	e0bb      	b.n	189a8 <_malloc_r+0x1b4>
   18830:	2804      	cmp	r0, #4
   18832:	d900      	bls.n	18836 <_malloc_r+0x42>
   18834:	e162      	b.n	18afc <_malloc_r+0x308>
   18836:	2338      	movs	r3, #56	; 0x38
   18838:	4698      	mov	r8, r3
   1883a:	09a8      	lsrs	r0, r5, #6
   1883c:	4480      	add	r8, r0
   1883e:	3039      	adds	r0, #57	; 0x39
   18840:	00c1      	lsls	r1, r0, #3
   18842:	4ed2      	ldr	r6, [pc, #840]	; (18b8c <_malloc_r+0x398>)
   18844:	1871      	adds	r1, r6, r1
   18846:	3908      	subs	r1, #8
   18848:	68cc      	ldr	r4, [r1, #12]
   1884a:	42a1      	cmp	r1, r4
   1884c:	d019      	beq.n	18882 <_malloc_r+0x8e>
   1884e:	2303      	movs	r3, #3
   18850:	6862      	ldr	r2, [r4, #4]
   18852:	439a      	bics	r2, r3
   18854:	0013      	movs	r3, r2
   18856:	1b52      	subs	r2, r2, r5
   18858:	2a0f      	cmp	r2, #15
   1885a:	dd00      	ble.n	1885e <_malloc_r+0x6a>
   1885c:	e0aa      	b.n	189b4 <_malloc_r+0x1c0>
   1885e:	2a00      	cmp	r2, #0
   18860:	db00      	blt.n	18864 <_malloc_r+0x70>
   18862:	e088      	b.n	18976 <_malloc_r+0x182>
   18864:	2303      	movs	r3, #3
   18866:	469c      	mov	ip, r3
   18868:	e008      	b.n	1887c <_malloc_r+0x88>
   1886a:	4662      	mov	r2, ip
   1886c:	6863      	ldr	r3, [r4, #4]
   1886e:	4393      	bics	r3, r2
   18870:	1b5a      	subs	r2, r3, r5
   18872:	2a0f      	cmp	r2, #15
   18874:	dd00      	ble.n	18878 <_malloc_r+0x84>
   18876:	e09d      	b.n	189b4 <_malloc_r+0x1c0>
   18878:	2a00      	cmp	r2, #0
   1887a:	da7c      	bge.n	18976 <_malloc_r+0x182>
   1887c:	68e4      	ldr	r4, [r4, #12]
   1887e:	42a1      	cmp	r1, r4
   18880:	d1f3      	bne.n	1886a <_malloc_r+0x76>
   18882:	0032      	movs	r2, r6
   18884:	6934      	ldr	r4, [r6, #16]
   18886:	3208      	adds	r2, #8
   18888:	4294      	cmp	r4, r2
   1888a:	d100      	bne.n	1888e <_malloc_r+0x9a>
   1888c:	e190      	b.n	18bb0 <_malloc_r+0x3bc>
   1888e:	2303      	movs	r3, #3
   18890:	6861      	ldr	r1, [r4, #4]
   18892:	4399      	bics	r1, r3
   18894:	4689      	mov	r9, r1
   18896:	1b49      	subs	r1, r1, r5
   18898:	290f      	cmp	r1, #15
   1889a:	dd00      	ble.n	1889e <_malloc_r+0xaa>
   1889c:	e162      	b.n	18b64 <_malloc_r+0x370>
   1889e:	6172      	str	r2, [r6, #20]
   188a0:	6132      	str	r2, [r6, #16]
   188a2:	2900      	cmp	r1, #0
   188a4:	db00      	blt.n	188a8 <_malloc_r+0xb4>
   188a6:	e087      	b.n	189b8 <_malloc_r+0x1c4>
   188a8:	4ab9      	ldr	r2, [pc, #740]	; (18b90 <_malloc_r+0x39c>)
   188aa:	464b      	mov	r3, r9
   188ac:	4591      	cmp	r9, r2
   188ae:	d900      	bls.n	188b2 <_malloc_r+0xbe>
   188b0:	e130      	b.n	18b14 <_malloc_r+0x320>
   188b2:	08db      	lsrs	r3, r3, #3
   188b4:	3aff      	subs	r2, #255	; 0xff
   188b6:	1099      	asrs	r1, r3, #2
   188b8:	3aff      	subs	r2, #255	; 0xff
   188ba:	408a      	lsls	r2, r1
   188bc:	00db      	lsls	r3, r3, #3
   188be:	6871      	ldr	r1, [r6, #4]
   188c0:	199b      	adds	r3, r3, r6
   188c2:	430a      	orrs	r2, r1
   188c4:	6899      	ldr	r1, [r3, #8]
   188c6:	6072      	str	r2, [r6, #4]
   188c8:	60e3      	str	r3, [r4, #12]
   188ca:	60a1      	str	r1, [r4, #8]
   188cc:	609c      	str	r4, [r3, #8]
   188ce:	0013      	movs	r3, r2
   188d0:	60cc      	str	r4, [r1, #12]
   188d2:	2101      	movs	r1, #1
   188d4:	1082      	asrs	r2, r0, #2
   188d6:	4091      	lsls	r1, r2
   188d8:	4299      	cmp	r1, r3
   188da:	d86f      	bhi.n	189bc <_malloc_r+0x1c8>
   188dc:	420b      	tst	r3, r1
   188de:	d105      	bne.n	188ec <_malloc_r+0xf8>
   188e0:	2203      	movs	r2, #3
   188e2:	4390      	bics	r0, r2
   188e4:	0049      	lsls	r1, r1, #1
   188e6:	3004      	adds	r0, #4
   188e8:	420b      	tst	r3, r1
   188ea:	d0fb      	beq.n	188e4 <_malloc_r+0xf0>
   188ec:	2303      	movs	r3, #3
   188ee:	4698      	mov	r8, r3
   188f0:	00c3      	lsls	r3, r0, #3
   188f2:	4699      	mov	r9, r3
   188f4:	44b1      	add	r9, r6
   188f6:	46cc      	mov	ip, r9
   188f8:	4682      	mov	sl, r0
   188fa:	4663      	mov	r3, ip
   188fc:	68dc      	ldr	r4, [r3, #12]
   188fe:	45a4      	cmp	ip, r4
   18900:	d107      	bne.n	18912 <_malloc_r+0x11e>
   18902:	e157      	b.n	18bb4 <_malloc_r+0x3c0>
   18904:	2a00      	cmp	r2, #0
   18906:	db00      	blt.n	1890a <_malloc_r+0x116>
   18908:	e166      	b.n	18bd8 <_malloc_r+0x3e4>
   1890a:	68e4      	ldr	r4, [r4, #12]
   1890c:	45a4      	cmp	ip, r4
   1890e:	d100      	bne.n	18912 <_malloc_r+0x11e>
   18910:	e150      	b.n	18bb4 <_malloc_r+0x3c0>
   18912:	4642      	mov	r2, r8
   18914:	6863      	ldr	r3, [r4, #4]
   18916:	4393      	bics	r3, r2
   18918:	1b5a      	subs	r2, r3, r5
   1891a:	2a0f      	cmp	r2, #15
   1891c:	ddf2      	ble.n	18904 <_malloc_r+0x110>
   1891e:	2001      	movs	r0, #1
   18920:	4680      	mov	r8, r0
   18922:	1961      	adds	r1, r4, r5
   18924:	4305      	orrs	r5, r0
   18926:	6065      	str	r5, [r4, #4]
   18928:	68a0      	ldr	r0, [r4, #8]
   1892a:	68e5      	ldr	r5, [r4, #12]
   1892c:	3608      	adds	r6, #8
   1892e:	60c5      	str	r5, [r0, #12]
   18930:	60a8      	str	r0, [r5, #8]
   18932:	4640      	mov	r0, r8
   18934:	60f1      	str	r1, [r6, #12]
   18936:	60b1      	str	r1, [r6, #8]
   18938:	4310      	orrs	r0, r2
   1893a:	6048      	str	r0, [r1, #4]
   1893c:	60ce      	str	r6, [r1, #12]
   1893e:	608e      	str	r6, [r1, #8]
   18940:	0038      	movs	r0, r7
   18942:	50e2      	str	r2, [r4, r3]
   18944:	f000 faa2 	bl	18e8c <__malloc_unlock>
   18948:	0020      	movs	r0, r4
   1894a:	3008      	adds	r0, #8
   1894c:	e021      	b.n	18992 <_malloc_r+0x19e>
   1894e:	2910      	cmp	r1, #16
   18950:	d826      	bhi.n	189a0 <_malloc_r+0x1ac>
   18952:	0038      	movs	r0, r7
   18954:	f000 fa92 	bl	18e7c <__malloc_lock>
   18958:	2510      	movs	r5, #16
   1895a:	2318      	movs	r3, #24
   1895c:	2002      	movs	r0, #2
   1895e:	4e8b      	ldr	r6, [pc, #556]	; (18b8c <_malloc_r+0x398>)
   18960:	18f3      	adds	r3, r6, r3
   18962:	001a      	movs	r2, r3
   18964:	685c      	ldr	r4, [r3, #4]
   18966:	3a08      	subs	r2, #8
   18968:	4294      	cmp	r4, r2
   1896a:	d100      	bne.n	1896e <_malloc_r+0x17a>
   1896c:	e12e      	b.n	18bcc <_malloc_r+0x3d8>
   1896e:	2303      	movs	r3, #3
   18970:	6862      	ldr	r2, [r4, #4]
   18972:	439a      	bics	r2, r3
   18974:	0013      	movs	r3, r2
   18976:	68e2      	ldr	r2, [r4, #12]
   18978:	68a1      	ldr	r1, [r4, #8]
   1897a:	60ca      	str	r2, [r1, #12]
   1897c:	6091      	str	r1, [r2, #8]
   1897e:	2201      	movs	r2, #1
   18980:	18e3      	adds	r3, r4, r3
   18982:	6859      	ldr	r1, [r3, #4]
   18984:	0038      	movs	r0, r7
   18986:	430a      	orrs	r2, r1
   18988:	605a      	str	r2, [r3, #4]
   1898a:	f000 fa7f 	bl	18e8c <__malloc_unlock>
   1898e:	0020      	movs	r0, r4
   18990:	3008      	adds	r0, #8
   18992:	b003      	add	sp, #12
   18994:	bc3c      	pop	{r2, r3, r4, r5}
   18996:	4690      	mov	r8, r2
   18998:	4699      	mov	r9, r3
   1899a:	46a2      	mov	sl, r4
   1899c:	46ab      	mov	fp, r5
   1899e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   189a0:	230c      	movs	r3, #12
   189a2:	2000      	movs	r0, #0
   189a4:	603b      	str	r3, [r7, #0]
   189a6:	e7f4      	b.n	18992 <_malloc_r+0x19e>
   189a8:	2180      	movs	r1, #128	; 0x80
   189aa:	233f      	movs	r3, #63	; 0x3f
   189ac:	2040      	movs	r0, #64	; 0x40
   189ae:	0089      	lsls	r1, r1, #2
   189b0:	4698      	mov	r8, r3
   189b2:	e746      	b.n	18842 <_malloc_r+0x4e>
   189b4:	4640      	mov	r0, r8
   189b6:	e764      	b.n	18882 <_malloc_r+0x8e>
   189b8:	464b      	mov	r3, r9
   189ba:	e7e0      	b.n	1897e <_malloc_r+0x18a>
   189bc:	2303      	movs	r3, #3
   189be:	68b4      	ldr	r4, [r6, #8]
   189c0:	6862      	ldr	r2, [r4, #4]
   189c2:	439a      	bics	r2, r3
   189c4:	4690      	mov	r8, r2
   189c6:	42aa      	cmp	r2, r5
   189c8:	d303      	bcc.n	189d2 <_malloc_r+0x1de>
   189ca:	1b53      	subs	r3, r2, r5
   189cc:	2b0f      	cmp	r3, #15
   189ce:	dd00      	ble.n	189d2 <_malloc_r+0x1de>
   189d0:	e086      	b.n	18ae0 <_malloc_r+0x2ec>
   189d2:	0023      	movs	r3, r4
   189d4:	4443      	add	r3, r8
   189d6:	4a6f      	ldr	r2, [pc, #444]	; (18b94 <_malloc_r+0x3a0>)
   189d8:	9301      	str	r3, [sp, #4]
   189da:	4b6f      	ldr	r3, [pc, #444]	; (18b98 <_malloc_r+0x3a4>)
   189dc:	4693      	mov	fp, r2
   189de:	681b      	ldr	r3, [r3, #0]
   189e0:	6812      	ldr	r2, [r2, #0]
   189e2:	18eb      	adds	r3, r5, r3
   189e4:	3201      	adds	r2, #1
   189e6:	d100      	bne.n	189ea <_malloc_r+0x1f6>
   189e8:	e168      	b.n	18cbc <_malloc_r+0x4c8>
   189ea:	4a6c      	ldr	r2, [pc, #432]	; (18b9c <_malloc_r+0x3a8>)
   189ec:	4694      	mov	ip, r2
   189ee:	4463      	add	r3, ip
   189f0:	0b1b      	lsrs	r3, r3, #12
   189f2:	031b      	lsls	r3, r3, #12
   189f4:	9300      	str	r3, [sp, #0]
   189f6:	9900      	ldr	r1, [sp, #0]
   189f8:	0038      	movs	r0, r7
   189fa:	f000 ff55 	bl	198a8 <_sbrk_r>
   189fe:	0003      	movs	r3, r0
   18a00:	4681      	mov	r9, r0
   18a02:	3301      	adds	r3, #1
   18a04:	d061      	beq.n	18aca <_malloc_r+0x2d6>
   18a06:	9b01      	ldr	r3, [sp, #4]
   18a08:	4283      	cmp	r3, r0
   18a0a:	d900      	bls.n	18a0e <_malloc_r+0x21a>
   18a0c:	e0ff      	b.n	18c0e <_malloc_r+0x41a>
   18a0e:	4b64      	ldr	r3, [pc, #400]	; (18ba0 <_malloc_r+0x3ac>)
   18a10:	9a00      	ldr	r2, [sp, #0]
   18a12:	469a      	mov	sl, r3
   18a14:	681b      	ldr	r3, [r3, #0]
   18a16:	469c      	mov	ip, r3
   18a18:	4653      	mov	r3, sl
   18a1a:	4462      	add	r2, ip
   18a1c:	601a      	str	r2, [r3, #0]
   18a1e:	9b01      	ldr	r3, [sp, #4]
   18a20:	0011      	movs	r1, r2
   18a22:	4283      	cmp	r3, r0
   18a24:	d100      	bne.n	18a28 <_malloc_r+0x234>
   18a26:	e155      	b.n	18cd4 <_malloc_r+0x4e0>
   18a28:	465b      	mov	r3, fp
   18a2a:	681b      	ldr	r3, [r3, #0]
   18a2c:	3301      	adds	r3, #1
   18a2e:	d100      	bne.n	18a32 <_malloc_r+0x23e>
   18a30:	e16c      	b.n	18d0c <_malloc_r+0x518>
   18a32:	464b      	mov	r3, r9
   18a34:	9a01      	ldr	r2, [sp, #4]
   18a36:	1a9b      	subs	r3, r3, r2
   18a38:	1859      	adds	r1, r3, r1
   18a3a:	4653      	mov	r3, sl
   18a3c:	6019      	str	r1, [r3, #0]
   18a3e:	2307      	movs	r3, #7
   18a40:	464a      	mov	r2, r9
   18a42:	4013      	ands	r3, r2
   18a44:	d100      	bne.n	18a48 <_malloc_r+0x254>
   18a46:	e124      	b.n	18c92 <_malloc_r+0x49e>
   18a48:	2108      	movs	r1, #8
   18a4a:	4689      	mov	r9, r1
   18a4c:	4955      	ldr	r1, [pc, #340]	; (18ba4 <_malloc_r+0x3b0>)
   18a4e:	1ad2      	subs	r2, r2, r3
   18a50:	4491      	add	r9, r2
   18a52:	1acb      	subs	r3, r1, r3
   18a54:	9a00      	ldr	r2, [sp, #0]
   18a56:	0038      	movs	r0, r7
   18a58:	444a      	add	r2, r9
   18a5a:	0511      	lsls	r1, r2, #20
   18a5c:	0d09      	lsrs	r1, r1, #20
   18a5e:	1a5b      	subs	r3, r3, r1
   18a60:	0019      	movs	r1, r3
   18a62:	469b      	mov	fp, r3
   18a64:	f000 ff20 	bl	198a8 <_sbrk_r>
   18a68:	1c43      	adds	r3, r0, #1
   18a6a:	d100      	bne.n	18a6e <_malloc_r+0x27a>
   18a6c:	e142      	b.n	18cf4 <_malloc_r+0x500>
   18a6e:	464b      	mov	r3, r9
   18a70:	1ac0      	subs	r0, r0, r3
   18a72:	2301      	movs	r3, #1
   18a74:	4458      	add	r0, fp
   18a76:	4318      	orrs	r0, r3
   18a78:	4653      	mov	r3, sl
   18a7a:	681b      	ldr	r3, [r3, #0]
   18a7c:	445b      	add	r3, fp
   18a7e:	0019      	movs	r1, r3
   18a80:	4653      	mov	r3, sl
   18a82:	6019      	str	r1, [r3, #0]
   18a84:	464b      	mov	r3, r9
   18a86:	60b3      	str	r3, [r6, #8]
   18a88:	6058      	str	r0, [r3, #4]
   18a8a:	42b4      	cmp	r4, r6
   18a8c:	d013      	beq.n	18ab6 <_malloc_r+0x2c2>
   18a8e:	4643      	mov	r3, r8
   18a90:	2b0f      	cmp	r3, #15
   18a92:	d800      	bhi.n	18a96 <_malloc_r+0x2a2>
   18a94:	e0e8      	b.n	18c68 <_malloc_r+0x474>
   18a96:	4643      	mov	r3, r8
   18a98:	2207      	movs	r2, #7
   18a9a:	6860      	ldr	r0, [r4, #4]
   18a9c:	3b0c      	subs	r3, #12
   18a9e:	4393      	bics	r3, r2
   18aa0:	3a06      	subs	r2, #6
   18aa2:	4002      	ands	r2, r0
   18aa4:	2005      	movs	r0, #5
   18aa6:	431a      	orrs	r2, r3
   18aa8:	6062      	str	r2, [r4, #4]
   18aaa:	18e2      	adds	r2, r4, r3
   18aac:	6050      	str	r0, [r2, #4]
   18aae:	6090      	str	r0, [r2, #8]
   18ab0:	2b0f      	cmp	r3, #15
   18ab2:	d900      	bls.n	18ab6 <_malloc_r+0x2c2>
   18ab4:	e122      	b.n	18cfc <_malloc_r+0x508>
   18ab6:	4b3c      	ldr	r3, [pc, #240]	; (18ba8 <_malloc_r+0x3b4>)
   18ab8:	681a      	ldr	r2, [r3, #0]
   18aba:	4291      	cmp	r1, r2
   18abc:	d900      	bls.n	18ac0 <_malloc_r+0x2cc>
   18abe:	6019      	str	r1, [r3, #0]
   18ac0:	4b3a      	ldr	r3, [pc, #232]	; (18bac <_malloc_r+0x3b8>)
   18ac2:	681a      	ldr	r2, [r3, #0]
   18ac4:	4291      	cmp	r1, r2
   18ac6:	d900      	bls.n	18aca <_malloc_r+0x2d6>
   18ac8:	6019      	str	r1, [r3, #0]
   18aca:	2303      	movs	r3, #3
   18acc:	68b4      	ldr	r4, [r6, #8]
   18ace:	6862      	ldr	r2, [r4, #4]
   18ad0:	439a      	bics	r2, r3
   18ad2:	1b53      	subs	r3, r2, r5
   18ad4:	4295      	cmp	r5, r2
   18ad6:	d900      	bls.n	18ada <_malloc_r+0x2e6>
   18ad8:	e0c9      	b.n	18c6e <_malloc_r+0x47a>
   18ada:	2b0f      	cmp	r3, #15
   18adc:	dc00      	bgt.n	18ae0 <_malloc_r+0x2ec>
   18ade:	e0c6      	b.n	18c6e <_malloc_r+0x47a>
   18ae0:	2201      	movs	r2, #1
   18ae2:	0029      	movs	r1, r5
   18ae4:	4313      	orrs	r3, r2
   18ae6:	4311      	orrs	r1, r2
   18ae8:	1965      	adds	r5, r4, r5
   18aea:	6061      	str	r1, [r4, #4]
   18aec:	0038      	movs	r0, r7
   18aee:	60b5      	str	r5, [r6, #8]
   18af0:	606b      	str	r3, [r5, #4]
   18af2:	f000 f9cb 	bl	18e8c <__malloc_unlock>
   18af6:	0020      	movs	r0, r4
   18af8:	3008      	adds	r0, #8
   18afa:	e74a      	b.n	18992 <_malloc_r+0x19e>
   18afc:	2814      	cmp	r0, #20
   18afe:	d97a      	bls.n	18bf6 <_malloc_r+0x402>
   18b00:	2854      	cmp	r0, #84	; 0x54
   18b02:	d900      	bls.n	18b06 <_malloc_r+0x312>
   18b04:	e0ba      	b.n	18c7c <_malloc_r+0x488>
   18b06:	236e      	movs	r3, #110	; 0x6e
   18b08:	4698      	mov	r8, r3
   18b0a:	0b28      	lsrs	r0, r5, #12
   18b0c:	4480      	add	r8, r0
   18b0e:	306f      	adds	r0, #111	; 0x6f
   18b10:	00c1      	lsls	r1, r0, #3
   18b12:	e696      	b.n	18842 <_malloc_r+0x4e>
   18b14:	0a5a      	lsrs	r2, r3, #9
   18b16:	2a04      	cmp	r2, #4
   18b18:	d973      	bls.n	18c02 <_malloc_r+0x40e>
   18b1a:	2a14      	cmp	r2, #20
   18b1c:	d900      	bls.n	18b20 <_malloc_r+0x32c>
   18b1e:	e0d0      	b.n	18cc2 <_malloc_r+0x4ce>
   18b20:	0011      	movs	r1, r2
   18b22:	325c      	adds	r2, #92	; 0x5c
   18b24:	315b      	adds	r1, #91	; 0x5b
   18b26:	00d2      	lsls	r2, r2, #3
   18b28:	2308      	movs	r3, #8
   18b2a:	425b      	negs	r3, r3
   18b2c:	469c      	mov	ip, r3
   18b2e:	18b2      	adds	r2, r6, r2
   18b30:	4494      	add	ip, r2
   18b32:	4663      	mov	r3, ip
   18b34:	689a      	ldr	r2, [r3, #8]
   18b36:	2303      	movs	r3, #3
   18b38:	4698      	mov	r8, r3
   18b3a:	4594      	cmp	ip, r2
   18b3c:	d100      	bne.n	18b40 <_malloc_r+0x34c>
   18b3e:	e0ab      	b.n	18c98 <_malloc_r+0x4a4>
   18b40:	4643      	mov	r3, r8
   18b42:	6851      	ldr	r1, [r2, #4]
   18b44:	4399      	bics	r1, r3
   18b46:	4589      	cmp	r9, r1
   18b48:	d300      	bcc.n	18b4c <_malloc_r+0x358>
   18b4a:	e095      	b.n	18c78 <_malloc_r+0x484>
   18b4c:	6892      	ldr	r2, [r2, #8]
   18b4e:	4594      	cmp	ip, r2
   18b50:	d1f6      	bne.n	18b40 <_malloc_r+0x34c>
   18b52:	4663      	mov	r3, ip
   18b54:	68da      	ldr	r2, [r3, #12]
   18b56:	6873      	ldr	r3, [r6, #4]
   18b58:	4661      	mov	r1, ip
   18b5a:	60e2      	str	r2, [r4, #12]
   18b5c:	60a1      	str	r1, [r4, #8]
   18b5e:	6094      	str	r4, [r2, #8]
   18b60:	60cc      	str	r4, [r1, #12]
   18b62:	e6b6      	b.n	188d2 <_malloc_r+0xde>
   18b64:	2301      	movs	r3, #1
   18b66:	1960      	adds	r0, r4, r5
   18b68:	431d      	orrs	r5, r3
   18b6a:	6065      	str	r5, [r4, #4]
   18b6c:	6170      	str	r0, [r6, #20]
   18b6e:	6130      	str	r0, [r6, #16]
   18b70:	60c2      	str	r2, [r0, #12]
   18b72:	6082      	str	r2, [r0, #8]
   18b74:	001a      	movs	r2, r3
   18b76:	464b      	mov	r3, r9
   18b78:	430a      	orrs	r2, r1
   18b7a:	6042      	str	r2, [r0, #4]
   18b7c:	0038      	movs	r0, r7
   18b7e:	50e1      	str	r1, [r4, r3]
   18b80:	f000 f984 	bl	18e8c <__malloc_unlock>
   18b84:	0020      	movs	r0, r4
   18b86:	3008      	adds	r0, #8
   18b88:	e703      	b.n	18992 <_malloc_r+0x19e>
   18b8a:	46c0      	nop			; (mov r8, r8)
   18b8c:	20000494 	.word	0x20000494
   18b90:	000001ff 	.word	0x000001ff
   18b94:	2000089c 	.word	0x2000089c
   18b98:	200010e0 	.word	0x200010e0
   18b9c:	0000100f 	.word	0x0000100f
   18ba0:	200010b0 	.word	0x200010b0
   18ba4:	00001008 	.word	0x00001008
   18ba8:	200010d8 	.word	0x200010d8
   18bac:	200010dc 	.word	0x200010dc
   18bb0:	6873      	ldr	r3, [r6, #4]
   18bb2:	e68e      	b.n	188d2 <_malloc_r+0xde>
   18bb4:	2308      	movs	r3, #8
   18bb6:	469b      	mov	fp, r3
   18bb8:	3b07      	subs	r3, #7
   18bba:	44dc      	add	ip, fp
   18bbc:	469b      	mov	fp, r3
   18bbe:	44da      	add	sl, fp
   18bc0:	4643      	mov	r3, r8
   18bc2:	4652      	mov	r2, sl
   18bc4:	4213      	tst	r3, r2
   18bc6:	d000      	beq.n	18bca <_malloc_r+0x3d6>
   18bc8:	e697      	b.n	188fa <_malloc_r+0x106>
   18bca:	e037      	b.n	18c3c <_malloc_r+0x448>
   18bcc:	68dc      	ldr	r4, [r3, #12]
   18bce:	3002      	adds	r0, #2
   18bd0:	42a3      	cmp	r3, r4
   18bd2:	d100      	bne.n	18bd6 <_malloc_r+0x3e2>
   18bd4:	e655      	b.n	18882 <_malloc_r+0x8e>
   18bd6:	e6ca      	b.n	1896e <_malloc_r+0x17a>
   18bd8:	2201      	movs	r2, #1
   18bda:	18e3      	adds	r3, r4, r3
   18bdc:	6859      	ldr	r1, [r3, #4]
   18bde:	0038      	movs	r0, r7
   18be0:	430a      	orrs	r2, r1
   18be2:	605a      	str	r2, [r3, #4]
   18be4:	68e3      	ldr	r3, [r4, #12]
   18be6:	68a2      	ldr	r2, [r4, #8]
   18be8:	60d3      	str	r3, [r2, #12]
   18bea:	609a      	str	r2, [r3, #8]
   18bec:	f000 f94e 	bl	18e8c <__malloc_unlock>
   18bf0:	0020      	movs	r0, r4
   18bf2:	3008      	adds	r0, #8
   18bf4:	e6cd      	b.n	18992 <_malloc_r+0x19e>
   18bf6:	235b      	movs	r3, #91	; 0x5b
   18bf8:	4698      	mov	r8, r3
   18bfa:	4480      	add	r8, r0
   18bfc:	305c      	adds	r0, #92	; 0x5c
   18bfe:	00c1      	lsls	r1, r0, #3
   18c00:	e61f      	b.n	18842 <_malloc_r+0x4e>
   18c02:	099a      	lsrs	r2, r3, #6
   18c04:	0011      	movs	r1, r2
   18c06:	3239      	adds	r2, #57	; 0x39
   18c08:	3138      	adds	r1, #56	; 0x38
   18c0a:	00d2      	lsls	r2, r2, #3
   18c0c:	e78c      	b.n	18b28 <_malloc_r+0x334>
   18c0e:	42b4      	cmp	r4, r6
   18c10:	d000      	beq.n	18c14 <_malloc_r+0x420>
   18c12:	e75a      	b.n	18aca <_malloc_r+0x2d6>
   18c14:	4b4f      	ldr	r3, [pc, #316]	; (18d54 <_malloc_r+0x560>)
   18c16:	9a00      	ldr	r2, [sp, #0]
   18c18:	469a      	mov	sl, r3
   18c1a:	681b      	ldr	r3, [r3, #0]
   18c1c:	469c      	mov	ip, r3
   18c1e:	4653      	mov	r3, sl
   18c20:	4462      	add	r2, ip
   18c22:	0011      	movs	r1, r2
   18c24:	601a      	str	r2, [r3, #0]
   18c26:	e6ff      	b.n	18a28 <_malloc_r+0x234>
   18c28:	2308      	movs	r3, #8
   18c2a:	425b      	negs	r3, r3
   18c2c:	469c      	mov	ip, r3
   18c2e:	44e1      	add	r9, ip
   18c30:	464b      	mov	r3, r9
   18c32:	689b      	ldr	r3, [r3, #8]
   18c34:	3801      	subs	r0, #1
   18c36:	4599      	cmp	r9, r3
   18c38:	d000      	beq.n	18c3c <_malloc_r+0x448>
   18c3a:	e084      	b.n	18d46 <_malloc_r+0x552>
   18c3c:	4643      	mov	r3, r8
   18c3e:	4203      	tst	r3, r0
   18c40:	d1f2      	bne.n	18c28 <_malloc_r+0x434>
   18c42:	6873      	ldr	r3, [r6, #4]
   18c44:	438b      	bics	r3, r1
   18c46:	6073      	str	r3, [r6, #4]
   18c48:	0049      	lsls	r1, r1, #1
   18c4a:	4299      	cmp	r1, r3
   18c4c:	d900      	bls.n	18c50 <_malloc_r+0x45c>
   18c4e:	e6b5      	b.n	189bc <_malloc_r+0x1c8>
   18c50:	2900      	cmp	r1, #0
   18c52:	d100      	bne.n	18c56 <_malloc_r+0x462>
   18c54:	e6b2      	b.n	189bc <_malloc_r+0x1c8>
   18c56:	4650      	mov	r0, sl
   18c58:	420b      	tst	r3, r1
   18c5a:	d000      	beq.n	18c5e <_malloc_r+0x46a>
   18c5c:	e648      	b.n	188f0 <_malloc_r+0xfc>
   18c5e:	0049      	lsls	r1, r1, #1
   18c60:	3004      	adds	r0, #4
   18c62:	420b      	tst	r3, r1
   18c64:	d0fb      	beq.n	18c5e <_malloc_r+0x46a>
   18c66:	e643      	b.n	188f0 <_malloc_r+0xfc>
   18c68:	2301      	movs	r3, #1
   18c6a:	464a      	mov	r2, r9
   18c6c:	6053      	str	r3, [r2, #4]
   18c6e:	0038      	movs	r0, r7
   18c70:	f000 f90c 	bl	18e8c <__malloc_unlock>
   18c74:	2000      	movs	r0, #0
   18c76:	e68c      	b.n	18992 <_malloc_r+0x19e>
   18c78:	4694      	mov	ip, r2
   18c7a:	e76a      	b.n	18b52 <_malloc_r+0x35e>
   18c7c:	23aa      	movs	r3, #170	; 0xaa
   18c7e:	005b      	lsls	r3, r3, #1
   18c80:	4298      	cmp	r0, r3
   18c82:	d811      	bhi.n	18ca8 <_malloc_r+0x4b4>
   18c84:	3bdd      	subs	r3, #221	; 0xdd
   18c86:	4698      	mov	r8, r3
   18c88:	0be8      	lsrs	r0, r5, #15
   18c8a:	4480      	add	r8, r0
   18c8c:	3078      	adds	r0, #120	; 0x78
   18c8e:	00c1      	lsls	r1, r0, #3
   18c90:	e5d7      	b.n	18842 <_malloc_r+0x4e>
   18c92:	2380      	movs	r3, #128	; 0x80
   18c94:	015b      	lsls	r3, r3, #5
   18c96:	e6dd      	b.n	18a54 <_malloc_r+0x260>
   18c98:	1089      	asrs	r1, r1, #2
   18c9a:	3b02      	subs	r3, #2
   18c9c:	408b      	lsls	r3, r1
   18c9e:	6872      	ldr	r2, [r6, #4]
   18ca0:	4313      	orrs	r3, r2
   18ca2:	6073      	str	r3, [r6, #4]
   18ca4:	4662      	mov	r2, ip
   18ca6:	e757      	b.n	18b58 <_malloc_r+0x364>
   18ca8:	4b2b      	ldr	r3, [pc, #172]	; (18d58 <_malloc_r+0x564>)
   18caa:	4298      	cmp	r0, r3
   18cac:	d81c      	bhi.n	18ce8 <_malloc_r+0x4f4>
   18cae:	237c      	movs	r3, #124	; 0x7c
   18cb0:	4698      	mov	r8, r3
   18cb2:	0ca8      	lsrs	r0, r5, #18
   18cb4:	4480      	add	r8, r0
   18cb6:	307d      	adds	r0, #125	; 0x7d
   18cb8:	00c1      	lsls	r1, r0, #3
   18cba:	e5c2      	b.n	18842 <_malloc_r+0x4e>
   18cbc:	3310      	adds	r3, #16
   18cbe:	9300      	str	r3, [sp, #0]
   18cc0:	e699      	b.n	189f6 <_malloc_r+0x202>
   18cc2:	2a54      	cmp	r2, #84	; 0x54
   18cc4:	d826      	bhi.n	18d14 <_malloc_r+0x520>
   18cc6:	464b      	mov	r3, r9
   18cc8:	0b1a      	lsrs	r2, r3, #12
   18cca:	0011      	movs	r1, r2
   18ccc:	326f      	adds	r2, #111	; 0x6f
   18cce:	316e      	adds	r1, #110	; 0x6e
   18cd0:	00d2      	lsls	r2, r2, #3
   18cd2:	e729      	b.n	18b28 <_malloc_r+0x334>
   18cd4:	051b      	lsls	r3, r3, #20
   18cd6:	d000      	beq.n	18cda <_malloc_r+0x4e6>
   18cd8:	e6a6      	b.n	18a28 <_malloc_r+0x234>
   18cda:	2001      	movs	r0, #1
   18cdc:	9b00      	ldr	r3, [sp, #0]
   18cde:	68b2      	ldr	r2, [r6, #8]
   18ce0:	4443      	add	r3, r8
   18ce2:	4303      	orrs	r3, r0
   18ce4:	6053      	str	r3, [r2, #4]
   18ce6:	e6e6      	b.n	18ab6 <_malloc_r+0x2c2>
   18ce8:	21fe      	movs	r1, #254	; 0xfe
   18cea:	237e      	movs	r3, #126	; 0x7e
   18cec:	207f      	movs	r0, #127	; 0x7f
   18cee:	0089      	lsls	r1, r1, #2
   18cf0:	4698      	mov	r8, r3
   18cf2:	e5a6      	b.n	18842 <_malloc_r+0x4e>
   18cf4:	2300      	movs	r3, #0
   18cf6:	2001      	movs	r0, #1
   18cf8:	469b      	mov	fp, r3
   18cfa:	e6bd      	b.n	18a78 <_malloc_r+0x284>
   18cfc:	0021      	movs	r1, r4
   18cfe:	0038      	movs	r0, r7
   18d00:	3108      	adds	r1, #8
   18d02:	f7ff fa59 	bl	181b8 <_free_r>
   18d06:	4653      	mov	r3, sl
   18d08:	6819      	ldr	r1, [r3, #0]
   18d0a:	e6d4      	b.n	18ab6 <_malloc_r+0x2c2>
   18d0c:	465b      	mov	r3, fp
   18d0e:	464a      	mov	r2, r9
   18d10:	601a      	str	r2, [r3, #0]
   18d12:	e694      	b.n	18a3e <_malloc_r+0x24a>
   18d14:	21aa      	movs	r1, #170	; 0xaa
   18d16:	0049      	lsls	r1, r1, #1
   18d18:	428a      	cmp	r2, r1
   18d1a:	d806      	bhi.n	18d2a <_malloc_r+0x536>
   18d1c:	464b      	mov	r3, r9
   18d1e:	0bda      	lsrs	r2, r3, #15
   18d20:	0011      	movs	r1, r2
   18d22:	3278      	adds	r2, #120	; 0x78
   18d24:	3177      	adds	r1, #119	; 0x77
   18d26:	00d2      	lsls	r2, r2, #3
   18d28:	e6fe      	b.n	18b28 <_malloc_r+0x334>
   18d2a:	490b      	ldr	r1, [pc, #44]	; (18d58 <_malloc_r+0x564>)
   18d2c:	428a      	cmp	r2, r1
   18d2e:	d806      	bhi.n	18d3e <_malloc_r+0x54a>
   18d30:	464b      	mov	r3, r9
   18d32:	0c9a      	lsrs	r2, r3, #18
   18d34:	0011      	movs	r1, r2
   18d36:	327d      	adds	r2, #125	; 0x7d
   18d38:	317c      	adds	r1, #124	; 0x7c
   18d3a:	00d2      	lsls	r2, r2, #3
   18d3c:	e6f4      	b.n	18b28 <_malloc_r+0x334>
   18d3e:	22fe      	movs	r2, #254	; 0xfe
   18d40:	217e      	movs	r1, #126	; 0x7e
   18d42:	0092      	lsls	r2, r2, #2
   18d44:	e6f0      	b.n	18b28 <_malloc_r+0x334>
   18d46:	6873      	ldr	r3, [r6, #4]
   18d48:	e77e      	b.n	18c48 <_malloc_r+0x454>
   18d4a:	002b      	movs	r3, r5
   18d4c:	08e8      	lsrs	r0, r5, #3
   18d4e:	3308      	adds	r3, #8
   18d50:	e605      	b.n	1895e <_malloc_r+0x16a>
   18d52:	46c0      	nop			; (mov r8, r8)
   18d54:	200010b0 	.word	0x200010b0
   18d58:	00000554 	.word	0x00000554

00018d5c <memchr>:
   18d5c:	b570      	push	{r4, r5, r6, lr}
   18d5e:	b2cd      	uxtb	r5, r1
   18d60:	0783      	lsls	r3, r0, #30
   18d62:	d034      	beq.n	18dce <memchr+0x72>
   18d64:	1e54      	subs	r4, r2, #1
   18d66:	2a00      	cmp	r2, #0
   18d68:	d01b      	beq.n	18da2 <memchr+0x46>
   18d6a:	7803      	ldrb	r3, [r0, #0]
   18d6c:	42ab      	cmp	r3, r5
   18d6e:	d019      	beq.n	18da4 <memchr+0x48>
   18d70:	2203      	movs	r2, #3
   18d72:	e004      	b.n	18d7e <memchr+0x22>
   18d74:	3c01      	subs	r4, #1
   18d76:	d314      	bcc.n	18da2 <memchr+0x46>
   18d78:	7803      	ldrb	r3, [r0, #0]
   18d7a:	42ab      	cmp	r3, r5
   18d7c:	d012      	beq.n	18da4 <memchr+0x48>
   18d7e:	3001      	adds	r0, #1
   18d80:	4210      	tst	r0, r2
   18d82:	d1f7      	bne.n	18d74 <memchr+0x18>
   18d84:	2c03      	cmp	r4, #3
   18d86:	d80e      	bhi.n	18da6 <memchr+0x4a>
   18d88:	2c00      	cmp	r4, #0
   18d8a:	d00a      	beq.n	18da2 <memchr+0x46>
   18d8c:	7803      	ldrb	r3, [r0, #0]
   18d8e:	42ab      	cmp	r3, r5
   18d90:	d008      	beq.n	18da4 <memchr+0x48>
   18d92:	1904      	adds	r4, r0, r4
   18d94:	e002      	b.n	18d9c <memchr+0x40>
   18d96:	7803      	ldrb	r3, [r0, #0]
   18d98:	42ab      	cmp	r3, r5
   18d9a:	d003      	beq.n	18da4 <memchr+0x48>
   18d9c:	3001      	adds	r0, #1
   18d9e:	4284      	cmp	r4, r0
   18da0:	d1f9      	bne.n	18d96 <memchr+0x3a>
   18da2:	2000      	movs	r0, #0
   18da4:	bd70      	pop	{r4, r5, r6, pc}
   18da6:	22ff      	movs	r2, #255	; 0xff
   18da8:	060b      	lsls	r3, r1, #24
   18daa:	0c1b      	lsrs	r3, r3, #16
   18dac:	4011      	ands	r1, r2
   18dae:	4319      	orrs	r1, r3
   18db0:	040b      	lsls	r3, r1, #16
   18db2:	4e08      	ldr	r6, [pc, #32]	; (18dd4 <memchr+0x78>)
   18db4:	4319      	orrs	r1, r3
   18db6:	6803      	ldr	r3, [r0, #0]
   18db8:	4a07      	ldr	r2, [pc, #28]	; (18dd8 <memchr+0x7c>)
   18dba:	404b      	eors	r3, r1
   18dbc:	189a      	adds	r2, r3, r2
   18dbe:	439a      	bics	r2, r3
   18dc0:	4232      	tst	r2, r6
   18dc2:	d1e3      	bne.n	18d8c <memchr+0x30>
   18dc4:	3c04      	subs	r4, #4
   18dc6:	3004      	adds	r0, #4
   18dc8:	2c03      	cmp	r4, #3
   18dca:	d8f4      	bhi.n	18db6 <memchr+0x5a>
   18dcc:	e7dc      	b.n	18d88 <memchr+0x2c>
   18dce:	0014      	movs	r4, r2
   18dd0:	e7d8      	b.n	18d84 <memchr+0x28>
   18dd2:	46c0      	nop			; (mov r8, r8)
   18dd4:	80808080 	.word	0x80808080
   18dd8:	fefefeff 	.word	0xfefefeff

00018ddc <memmove>:
   18ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
   18dde:	4288      	cmp	r0, r1
   18de0:	d90a      	bls.n	18df8 <memmove+0x1c>
   18de2:	188b      	adds	r3, r1, r2
   18de4:	4298      	cmp	r0, r3
   18de6:	d207      	bcs.n	18df8 <memmove+0x1c>
   18de8:	1e53      	subs	r3, r2, #1
   18dea:	2a00      	cmp	r2, #0
   18dec:	d003      	beq.n	18df6 <memmove+0x1a>
   18dee:	5cca      	ldrb	r2, [r1, r3]
   18df0:	54c2      	strb	r2, [r0, r3]
   18df2:	3b01      	subs	r3, #1
   18df4:	d2fb      	bcs.n	18dee <memmove+0x12>
   18df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18df8:	0005      	movs	r5, r0
   18dfa:	2a0f      	cmp	r2, #15
   18dfc:	d808      	bhi.n	18e10 <memmove+0x34>
   18dfe:	2a00      	cmp	r2, #0
   18e00:	d0f9      	beq.n	18df6 <memmove+0x1a>
   18e02:	2300      	movs	r3, #0
   18e04:	5ccc      	ldrb	r4, [r1, r3]
   18e06:	54ec      	strb	r4, [r5, r3]
   18e08:	3301      	adds	r3, #1
   18e0a:	4293      	cmp	r3, r2
   18e0c:	d1fa      	bne.n	18e04 <memmove+0x28>
   18e0e:	e7f2      	b.n	18df6 <memmove+0x1a>
   18e10:	000b      	movs	r3, r1
   18e12:	4303      	orrs	r3, r0
   18e14:	079b      	lsls	r3, r3, #30
   18e16:	d12d      	bne.n	18e74 <memmove+0x98>
   18e18:	0015      	movs	r5, r2
   18e1a:	000c      	movs	r4, r1
   18e1c:	0003      	movs	r3, r0
   18e1e:	3d10      	subs	r5, #16
   18e20:	092f      	lsrs	r7, r5, #4
   18e22:	3701      	adds	r7, #1
   18e24:	013f      	lsls	r7, r7, #4
   18e26:	19c7      	adds	r7, r0, r7
   18e28:	6826      	ldr	r6, [r4, #0]
   18e2a:	601e      	str	r6, [r3, #0]
   18e2c:	6866      	ldr	r6, [r4, #4]
   18e2e:	605e      	str	r6, [r3, #4]
   18e30:	68a6      	ldr	r6, [r4, #8]
   18e32:	609e      	str	r6, [r3, #8]
   18e34:	68e6      	ldr	r6, [r4, #12]
   18e36:	3410      	adds	r4, #16
   18e38:	60de      	str	r6, [r3, #12]
   18e3a:	3310      	adds	r3, #16
   18e3c:	429f      	cmp	r7, r3
   18e3e:	d1f3      	bne.n	18e28 <memmove+0x4c>
   18e40:	240f      	movs	r4, #15
   18e42:	43a5      	bics	r5, r4
   18e44:	3510      	adds	r5, #16
   18e46:	1949      	adds	r1, r1, r5
   18e48:	4014      	ands	r4, r2
   18e4a:	1945      	adds	r5, r0, r5
   18e4c:	2c03      	cmp	r4, #3
   18e4e:	d913      	bls.n	18e78 <memmove+0x9c>
   18e50:	2300      	movs	r3, #0
   18e52:	1f27      	subs	r7, r4, #4
   18e54:	08be      	lsrs	r6, r7, #2
   18e56:	3601      	adds	r6, #1
   18e58:	00b6      	lsls	r6, r6, #2
   18e5a:	58cc      	ldr	r4, [r1, r3]
   18e5c:	50ec      	str	r4, [r5, r3]
   18e5e:	3304      	adds	r3, #4
   18e60:	42b3      	cmp	r3, r6
   18e62:	d1fa      	bne.n	18e5a <memmove+0x7e>
   18e64:	2603      	movs	r6, #3
   18e66:	43b7      	bics	r7, r6
   18e68:	1d3c      	adds	r4, r7, #4
   18e6a:	1909      	adds	r1, r1, r4
   18e6c:	192d      	adds	r5, r5, r4
   18e6e:	4032      	ands	r2, r6
   18e70:	d1c7      	bne.n	18e02 <memmove+0x26>
   18e72:	e7c0      	b.n	18df6 <memmove+0x1a>
   18e74:	0005      	movs	r5, r0
   18e76:	e7c4      	b.n	18e02 <memmove+0x26>
   18e78:	0022      	movs	r2, r4
   18e7a:	e7c0      	b.n	18dfe <memmove+0x22>

00018e7c <__malloc_lock>:
   18e7c:	b510      	push	{r4, lr}
   18e7e:	4802      	ldr	r0, [pc, #8]	; (18e88 <__malloc_lock+0xc>)
   18e80:	f7ff fc32 	bl	186e8 <__retarget_lock_acquire_recursive>
   18e84:	bd10      	pop	{r4, pc}
   18e86:	46c0      	nop			; (mov r8, r8)
   18e88:	20001e68 	.word	0x20001e68

00018e8c <__malloc_unlock>:
   18e8c:	b510      	push	{r4, lr}
   18e8e:	4802      	ldr	r0, [pc, #8]	; (18e98 <__malloc_unlock+0xc>)
   18e90:	f7ff fc2c 	bl	186ec <__retarget_lock_release_recursive>
   18e94:	bd10      	pop	{r4, pc}
   18e96:	46c0      	nop			; (mov r8, r8)
   18e98:	20001e68 	.word	0x20001e68

00018e9c <_Balloc>:
   18e9c:	b570      	push	{r4, r5, r6, lr}
   18e9e:	0004      	movs	r4, r0
   18ea0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   18ea2:	000d      	movs	r5, r1
   18ea4:	2800      	cmp	r0, #0
   18ea6:	d00a      	beq.n	18ebe <_Balloc+0x22>
   18ea8:	00ab      	lsls	r3, r5, #2
   18eaa:	18c3      	adds	r3, r0, r3
   18eac:	6818      	ldr	r0, [r3, #0]
   18eae:	2800      	cmp	r0, #0
   18eb0:	d00f      	beq.n	18ed2 <_Balloc+0x36>
   18eb2:	6802      	ldr	r2, [r0, #0]
   18eb4:	601a      	str	r2, [r3, #0]
   18eb6:	2300      	movs	r3, #0
   18eb8:	6103      	str	r3, [r0, #16]
   18eba:	60c3      	str	r3, [r0, #12]
   18ebc:	bd70      	pop	{r4, r5, r6, pc}
   18ebe:	2221      	movs	r2, #33	; 0x21
   18ec0:	2104      	movs	r1, #4
   18ec2:	0020      	movs	r0, r4
   18ec4:	f000 feba 	bl	19c3c <_calloc_r>
   18ec8:	64e0      	str	r0, [r4, #76]	; 0x4c
   18eca:	2800      	cmp	r0, #0
   18ecc:	d1ec      	bne.n	18ea8 <_Balloc+0xc>
   18ece:	2000      	movs	r0, #0
   18ed0:	e7f4      	b.n	18ebc <_Balloc+0x20>
   18ed2:	2601      	movs	r6, #1
   18ed4:	40ae      	lsls	r6, r5
   18ed6:	1d72      	adds	r2, r6, #5
   18ed8:	0092      	lsls	r2, r2, #2
   18eda:	2101      	movs	r1, #1
   18edc:	0020      	movs	r0, r4
   18ede:	f000 fead 	bl	19c3c <_calloc_r>
   18ee2:	2800      	cmp	r0, #0
   18ee4:	d0f3      	beq.n	18ece <_Balloc+0x32>
   18ee6:	6045      	str	r5, [r0, #4]
   18ee8:	6086      	str	r6, [r0, #8]
   18eea:	e7e4      	b.n	18eb6 <_Balloc+0x1a>

00018eec <_Bfree>:
   18eec:	2900      	cmp	r1, #0
   18eee:	d006      	beq.n	18efe <_Bfree+0x12>
   18ef0:	684b      	ldr	r3, [r1, #4]
   18ef2:	009a      	lsls	r2, r3, #2
   18ef4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   18ef6:	189b      	adds	r3, r3, r2
   18ef8:	681a      	ldr	r2, [r3, #0]
   18efa:	600a      	str	r2, [r1, #0]
   18efc:	6019      	str	r1, [r3, #0]
   18efe:	4770      	bx	lr

00018f00 <__multadd>:
   18f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18f02:	46ce      	mov	lr, r9
   18f04:	4647      	mov	r7, r8
   18f06:	4681      	mov	r9, r0
   18f08:	0008      	movs	r0, r1
   18f0a:	b580      	push	{r7, lr}
   18f0c:	000d      	movs	r5, r1
   18f0e:	690c      	ldr	r4, [r1, #16]
   18f10:	001f      	movs	r7, r3
   18f12:	2100      	movs	r1, #0
   18f14:	3014      	adds	r0, #20
   18f16:	6803      	ldr	r3, [r0, #0]
   18f18:	3101      	adds	r1, #1
   18f1a:	041e      	lsls	r6, r3, #16
   18f1c:	0c36      	lsrs	r6, r6, #16
   18f1e:	4356      	muls	r6, r2
   18f20:	0c1b      	lsrs	r3, r3, #16
   18f22:	4353      	muls	r3, r2
   18f24:	19f6      	adds	r6, r6, r7
   18f26:	0c37      	lsrs	r7, r6, #16
   18f28:	19db      	adds	r3, r3, r7
   18f2a:	0436      	lsls	r6, r6, #16
   18f2c:	0c1f      	lsrs	r7, r3, #16
   18f2e:	0c36      	lsrs	r6, r6, #16
   18f30:	041b      	lsls	r3, r3, #16
   18f32:	199b      	adds	r3, r3, r6
   18f34:	c008      	stmia	r0!, {r3}
   18f36:	428c      	cmp	r4, r1
   18f38:	dced      	bgt.n	18f16 <__multadd+0x16>
   18f3a:	2f00      	cmp	r7, #0
   18f3c:	d008      	beq.n	18f50 <__multadd+0x50>
   18f3e:	68ab      	ldr	r3, [r5, #8]
   18f40:	429c      	cmp	r4, r3
   18f42:	da0a      	bge.n	18f5a <__multadd+0x5a>
   18f44:	1d23      	adds	r3, r4, #4
   18f46:	009b      	lsls	r3, r3, #2
   18f48:	18eb      	adds	r3, r5, r3
   18f4a:	3401      	adds	r4, #1
   18f4c:	605f      	str	r7, [r3, #4]
   18f4e:	612c      	str	r4, [r5, #16]
   18f50:	0028      	movs	r0, r5
   18f52:	bc0c      	pop	{r2, r3}
   18f54:	4690      	mov	r8, r2
   18f56:	4699      	mov	r9, r3
   18f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18f5a:	686b      	ldr	r3, [r5, #4]
   18f5c:	4648      	mov	r0, r9
   18f5e:	1c59      	adds	r1, r3, #1
   18f60:	f7ff ff9c 	bl	18e9c <_Balloc>
   18f64:	0029      	movs	r1, r5
   18f66:	692b      	ldr	r3, [r5, #16]
   18f68:	4680      	mov	r8, r0
   18f6a:	1c9a      	adds	r2, r3, #2
   18f6c:	0092      	lsls	r2, r2, #2
   18f6e:	310c      	adds	r1, #12
   18f70:	300c      	adds	r0, #12
   18f72:	f7fa fd6b 	bl	13a4c <memcpy>
   18f76:	686b      	ldr	r3, [r5, #4]
   18f78:	009a      	lsls	r2, r3, #2
   18f7a:	464b      	mov	r3, r9
   18f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   18f7e:	189b      	adds	r3, r3, r2
   18f80:	681a      	ldr	r2, [r3, #0]
   18f82:	602a      	str	r2, [r5, #0]
   18f84:	601d      	str	r5, [r3, #0]
   18f86:	4645      	mov	r5, r8
   18f88:	e7dc      	b.n	18f44 <__multadd+0x44>
   18f8a:	46c0      	nop			; (mov r8, r8)

00018f8c <__hi0bits>:
   18f8c:	0003      	movs	r3, r0
   18f8e:	0c02      	lsrs	r2, r0, #16
   18f90:	2000      	movs	r0, #0
   18f92:	2a00      	cmp	r2, #0
   18f94:	d101      	bne.n	18f9a <__hi0bits+0xe>
   18f96:	041b      	lsls	r3, r3, #16
   18f98:	3010      	adds	r0, #16
   18f9a:	0e1a      	lsrs	r2, r3, #24
   18f9c:	d101      	bne.n	18fa2 <__hi0bits+0x16>
   18f9e:	3008      	adds	r0, #8
   18fa0:	021b      	lsls	r3, r3, #8
   18fa2:	0f1a      	lsrs	r2, r3, #28
   18fa4:	d101      	bne.n	18faa <__hi0bits+0x1e>
   18fa6:	3004      	adds	r0, #4
   18fa8:	011b      	lsls	r3, r3, #4
   18faa:	0f9a      	lsrs	r2, r3, #30
   18fac:	d101      	bne.n	18fb2 <__hi0bits+0x26>
   18fae:	3002      	adds	r0, #2
   18fb0:	009b      	lsls	r3, r3, #2
   18fb2:	2b00      	cmp	r3, #0
   18fb4:	db03      	blt.n	18fbe <__hi0bits+0x32>
   18fb6:	3001      	adds	r0, #1
   18fb8:	005b      	lsls	r3, r3, #1
   18fba:	d400      	bmi.n	18fbe <__hi0bits+0x32>
   18fbc:	2020      	movs	r0, #32
   18fbe:	4770      	bx	lr

00018fc0 <__lo0bits>:
   18fc0:	6803      	ldr	r3, [r0, #0]
   18fc2:	075a      	lsls	r2, r3, #29
   18fc4:	d009      	beq.n	18fda <__lo0bits+0x1a>
   18fc6:	2200      	movs	r2, #0
   18fc8:	07d9      	lsls	r1, r3, #31
   18fca:	d404      	bmi.n	18fd6 <__lo0bits+0x16>
   18fcc:	079a      	lsls	r2, r3, #30
   18fce:	d420      	bmi.n	19012 <__lo0bits+0x52>
   18fd0:	2202      	movs	r2, #2
   18fd2:	089b      	lsrs	r3, r3, #2
   18fd4:	6003      	str	r3, [r0, #0]
   18fd6:	0010      	movs	r0, r2
   18fd8:	4770      	bx	lr
   18fda:	0419      	lsls	r1, r3, #16
   18fdc:	2200      	movs	r2, #0
   18fde:	2900      	cmp	r1, #0
   18fe0:	d101      	bne.n	18fe6 <__lo0bits+0x26>
   18fe2:	0c1b      	lsrs	r3, r3, #16
   18fe4:	3210      	adds	r2, #16
   18fe6:	21ff      	movs	r1, #255	; 0xff
   18fe8:	4219      	tst	r1, r3
   18fea:	d101      	bne.n	18ff0 <__lo0bits+0x30>
   18fec:	3208      	adds	r2, #8
   18fee:	0a1b      	lsrs	r3, r3, #8
   18ff0:	0719      	lsls	r1, r3, #28
   18ff2:	d101      	bne.n	18ff8 <__lo0bits+0x38>
   18ff4:	3204      	adds	r2, #4
   18ff6:	091b      	lsrs	r3, r3, #4
   18ff8:	0799      	lsls	r1, r3, #30
   18ffa:	d101      	bne.n	19000 <__lo0bits+0x40>
   18ffc:	3202      	adds	r2, #2
   18ffe:	089b      	lsrs	r3, r3, #2
   19000:	07d9      	lsls	r1, r3, #31
   19002:	d404      	bmi.n	1900e <__lo0bits+0x4e>
   19004:	085b      	lsrs	r3, r3, #1
   19006:	d101      	bne.n	1900c <__lo0bits+0x4c>
   19008:	2220      	movs	r2, #32
   1900a:	e7e4      	b.n	18fd6 <__lo0bits+0x16>
   1900c:	3201      	adds	r2, #1
   1900e:	6003      	str	r3, [r0, #0]
   19010:	e7e1      	b.n	18fd6 <__lo0bits+0x16>
   19012:	085b      	lsrs	r3, r3, #1
   19014:	6003      	str	r3, [r0, #0]
   19016:	2201      	movs	r2, #1
   19018:	e7dd      	b.n	18fd6 <__lo0bits+0x16>
   1901a:	46c0      	nop			; (mov r8, r8)

0001901c <__i2b>:
   1901c:	b510      	push	{r4, lr}
   1901e:	000c      	movs	r4, r1
   19020:	2101      	movs	r1, #1
   19022:	f7ff ff3b 	bl	18e9c <_Balloc>
   19026:	2301      	movs	r3, #1
   19028:	6144      	str	r4, [r0, #20]
   1902a:	6103      	str	r3, [r0, #16]
   1902c:	bd10      	pop	{r4, pc}
   1902e:	46c0      	nop			; (mov r8, r8)

00019030 <__multiply>:
   19030:	b5f0      	push	{r4, r5, r6, r7, lr}
   19032:	4657      	mov	r7, sl
   19034:	464e      	mov	r6, r9
   19036:	4645      	mov	r5, r8
   19038:	46de      	mov	lr, fp
   1903a:	b5e0      	push	{r5, r6, r7, lr}
   1903c:	6914      	ldr	r4, [r2, #16]
   1903e:	690e      	ldr	r6, [r1, #16]
   19040:	b085      	sub	sp, #20
   19042:	000f      	movs	r7, r1
   19044:	0015      	movs	r5, r2
   19046:	42a6      	cmp	r6, r4
   19048:	da04      	bge.n	19054 <__multiply+0x24>
   1904a:	0033      	movs	r3, r6
   1904c:	0017      	movs	r7, r2
   1904e:	0026      	movs	r6, r4
   19050:	000d      	movs	r5, r1
   19052:	001c      	movs	r4, r3
   19054:	1933      	adds	r3, r6, r4
   19056:	4698      	mov	r8, r3
   19058:	68bb      	ldr	r3, [r7, #8]
   1905a:	6879      	ldr	r1, [r7, #4]
   1905c:	4598      	cmp	r8, r3
   1905e:	dd00      	ble.n	19062 <__multiply+0x32>
   19060:	3101      	adds	r1, #1
   19062:	f7ff ff1b 	bl	18e9c <_Balloc>
   19066:	2214      	movs	r2, #20
   19068:	0003      	movs	r3, r0
   1906a:	4694      	mov	ip, r2
   1906c:	4463      	add	r3, ip
   1906e:	469b      	mov	fp, r3
   19070:	4643      	mov	r3, r8
   19072:	009b      	lsls	r3, r3, #2
   19074:	445b      	add	r3, fp
   19076:	0019      	movs	r1, r3
   19078:	9302      	str	r3, [sp, #8]
   1907a:	9003      	str	r0, [sp, #12]
   1907c:	465b      	mov	r3, fp
   1907e:	2200      	movs	r2, #0
   19080:	458b      	cmp	fp, r1
   19082:	d203      	bcs.n	1908c <__multiply+0x5c>
   19084:	9902      	ldr	r1, [sp, #8]
   19086:	c304      	stmia	r3!, {r2}
   19088:	4299      	cmp	r1, r3
   1908a:	d8fc      	bhi.n	19086 <__multiply+0x56>
   1908c:	2314      	movs	r3, #20
   1908e:	00a4      	lsls	r4, r4, #2
   19090:	469a      	mov	sl, r3
   19092:	3714      	adds	r7, #20
   19094:	0023      	movs	r3, r4
   19096:	46bc      	mov	ip, r7
   19098:	44aa      	add	sl, r5
   1909a:	00b6      	lsls	r6, r6, #2
   1909c:	4453      	add	r3, sl
   1909e:	9700      	str	r7, [sp, #0]
   190a0:	44b4      	add	ip, r6
   190a2:	9301      	str	r3, [sp, #4]
   190a4:	459a      	cmp	sl, r3
   190a6:	d24f      	bcs.n	19148 <__multiply+0x118>
   190a8:	4653      	mov	r3, sl
   190aa:	681b      	ldr	r3, [r3, #0]
   190ac:	041e      	lsls	r6, r3, #16
   190ae:	0c36      	lsrs	r6, r6, #16
   190b0:	d020      	beq.n	190f4 <__multiply+0xc4>
   190b2:	465c      	mov	r4, fp
   190b4:	2700      	movs	r7, #0
   190b6:	9d00      	ldr	r5, [sp, #0]
   190b8:	0021      	movs	r1, r4
   190ba:	cc08      	ldmia	r4!, {r3}
   190bc:	cd04      	ldmia	r5!, {r2}
   190be:	4699      	mov	r9, r3
   190c0:	4648      	mov	r0, r9
   190c2:	0413      	lsls	r3, r2, #16
   190c4:	0c1b      	lsrs	r3, r3, #16
   190c6:	4373      	muls	r3, r6
   190c8:	0400      	lsls	r0, r0, #16
   190ca:	0c00      	lsrs	r0, r0, #16
   190cc:	181b      	adds	r3, r3, r0
   190ce:	19d8      	adds	r0, r3, r7
   190d0:	0c13      	lsrs	r3, r2, #16
   190d2:	464a      	mov	r2, r9
   190d4:	4373      	muls	r3, r6
   190d6:	0c12      	lsrs	r2, r2, #16
   190d8:	189b      	adds	r3, r3, r2
   190da:	0c02      	lsrs	r2, r0, #16
   190dc:	189b      	adds	r3, r3, r2
   190de:	0402      	lsls	r2, r0, #16
   190e0:	0c1f      	lsrs	r7, r3, #16
   190e2:	0c12      	lsrs	r2, r2, #16
   190e4:	041b      	lsls	r3, r3, #16
   190e6:	4313      	orrs	r3, r2
   190e8:	600b      	str	r3, [r1, #0]
   190ea:	45ac      	cmp	ip, r5
   190ec:	d8e4      	bhi.n	190b8 <__multiply+0x88>
   190ee:	4653      	mov	r3, sl
   190f0:	6027      	str	r7, [r4, #0]
   190f2:	681b      	ldr	r3, [r3, #0]
   190f4:	0c1e      	lsrs	r6, r3, #16
   190f6:	d020      	beq.n	1913a <__multiply+0x10a>
   190f8:	465b      	mov	r3, fp
   190fa:	2100      	movs	r1, #0
   190fc:	681b      	ldr	r3, [r3, #0]
   190fe:	465c      	mov	r4, fp
   19100:	0018      	movs	r0, r3
   19102:	000f      	movs	r7, r1
   19104:	4662      	mov	r2, ip
   19106:	9d00      	ldr	r5, [sp, #0]
   19108:	8829      	ldrh	r1, [r5, #0]
   1910a:	0c00      	lsrs	r0, r0, #16
   1910c:	4371      	muls	r1, r6
   1910e:	1809      	adds	r1, r1, r0
   19110:	19c9      	adds	r1, r1, r7
   19112:	041b      	lsls	r3, r3, #16
   19114:	0408      	lsls	r0, r1, #16
   19116:	0c1b      	lsrs	r3, r3, #16
   19118:	4303      	orrs	r3, r0
   1911a:	6023      	str	r3, [r4, #0]
   1911c:	cd08      	ldmia	r5!, {r3}
   1911e:	6860      	ldr	r0, [r4, #4]
   19120:	0c1b      	lsrs	r3, r3, #16
   19122:	4373      	muls	r3, r6
   19124:	0407      	lsls	r7, r0, #16
   19126:	0c3f      	lsrs	r7, r7, #16
   19128:	19db      	adds	r3, r3, r7
   1912a:	0c09      	lsrs	r1, r1, #16
   1912c:	185b      	adds	r3, r3, r1
   1912e:	0c1f      	lsrs	r7, r3, #16
   19130:	3404      	adds	r4, #4
   19132:	42aa      	cmp	r2, r5
   19134:	d8e8      	bhi.n	19108 <__multiply+0xd8>
   19136:	4694      	mov	ip, r2
   19138:	6023      	str	r3, [r4, #0]
   1913a:	2304      	movs	r3, #4
   1913c:	4699      	mov	r9, r3
   1913e:	9b01      	ldr	r3, [sp, #4]
   19140:	44ca      	add	sl, r9
   19142:	44cb      	add	fp, r9
   19144:	4553      	cmp	r3, sl
   19146:	d8af      	bhi.n	190a8 <__multiply+0x78>
   19148:	4643      	mov	r3, r8
   1914a:	2b00      	cmp	r3, #0
   1914c:	dd0e      	ble.n	1916c <__multiply+0x13c>
   1914e:	9b02      	ldr	r3, [sp, #8]
   19150:	3b04      	subs	r3, #4
   19152:	681a      	ldr	r2, [r3, #0]
   19154:	2a00      	cmp	r2, #0
   19156:	d109      	bne.n	1916c <__multiply+0x13c>
   19158:	4642      	mov	r2, r8
   1915a:	e003      	b.n	19164 <__multiply+0x134>
   1915c:	3b04      	subs	r3, #4
   1915e:	6819      	ldr	r1, [r3, #0]
   19160:	2900      	cmp	r1, #0
   19162:	d102      	bne.n	1916a <__multiply+0x13a>
   19164:	3a01      	subs	r2, #1
   19166:	2a00      	cmp	r2, #0
   19168:	d1f8      	bne.n	1915c <__multiply+0x12c>
   1916a:	4690      	mov	r8, r2
   1916c:	9b03      	ldr	r3, [sp, #12]
   1916e:	4642      	mov	r2, r8
   19170:	0018      	movs	r0, r3
   19172:	611a      	str	r2, [r3, #16]
   19174:	b005      	add	sp, #20
   19176:	bc3c      	pop	{r2, r3, r4, r5}
   19178:	4690      	mov	r8, r2
   1917a:	4699      	mov	r9, r3
   1917c:	46a2      	mov	sl, r4
   1917e:	46ab      	mov	fp, r5
   19180:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19182:	46c0      	nop			; (mov r8, r8)

00019184 <__pow5mult>:
   19184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19186:	4647      	mov	r7, r8
   19188:	46ce      	mov	lr, r9
   1918a:	2303      	movs	r3, #3
   1918c:	b580      	push	{r7, lr}
   1918e:	4680      	mov	r8, r0
   19190:	000f      	movs	r7, r1
   19192:	0014      	movs	r4, r2
   19194:	4013      	ands	r3, r2
   19196:	d13a      	bne.n	1920e <__pow5mult+0x8a>
   19198:	10a4      	asrs	r4, r4, #2
   1919a:	003e      	movs	r6, r7
   1919c:	2c00      	cmp	r4, #0
   1919e:	d025      	beq.n	191ec <__pow5mult+0x68>
   191a0:	4643      	mov	r3, r8
   191a2:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   191a4:	2d00      	cmp	r5, #0
   191a6:	d03b      	beq.n	19220 <__pow5mult+0x9c>
   191a8:	003e      	movs	r6, r7
   191aa:	2300      	movs	r3, #0
   191ac:	2701      	movs	r7, #1
   191ae:	4699      	mov	r9, r3
   191b0:	4227      	tst	r7, r4
   191b2:	d107      	bne.n	191c4 <__pow5mult+0x40>
   191b4:	1064      	asrs	r4, r4, #1
   191b6:	d019      	beq.n	191ec <__pow5mult+0x68>
   191b8:	6828      	ldr	r0, [r5, #0]
   191ba:	2800      	cmp	r0, #0
   191bc:	d01b      	beq.n	191f6 <__pow5mult+0x72>
   191be:	0005      	movs	r5, r0
   191c0:	4227      	tst	r7, r4
   191c2:	d0f7      	beq.n	191b4 <__pow5mult+0x30>
   191c4:	002a      	movs	r2, r5
   191c6:	0031      	movs	r1, r6
   191c8:	4640      	mov	r0, r8
   191ca:	f7ff ff31 	bl	19030 <__multiply>
   191ce:	2e00      	cmp	r6, #0
   191d0:	d01b      	beq.n	1920a <__pow5mult+0x86>
   191d2:	4642      	mov	r2, r8
   191d4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   191d6:	6873      	ldr	r3, [r6, #4]
   191d8:	4694      	mov	ip, r2
   191da:	009b      	lsls	r3, r3, #2
   191dc:	4463      	add	r3, ip
   191de:	681a      	ldr	r2, [r3, #0]
   191e0:	1064      	asrs	r4, r4, #1
   191e2:	6032      	str	r2, [r6, #0]
   191e4:	601e      	str	r6, [r3, #0]
   191e6:	0006      	movs	r6, r0
   191e8:	2c00      	cmp	r4, #0
   191ea:	d1e5      	bne.n	191b8 <__pow5mult+0x34>
   191ec:	0030      	movs	r0, r6
   191ee:	bc0c      	pop	{r2, r3}
   191f0:	4690      	mov	r8, r2
   191f2:	4699      	mov	r9, r3
   191f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   191f6:	002a      	movs	r2, r5
   191f8:	0029      	movs	r1, r5
   191fa:	4640      	mov	r0, r8
   191fc:	f7ff ff18 	bl	19030 <__multiply>
   19200:	464b      	mov	r3, r9
   19202:	6028      	str	r0, [r5, #0]
   19204:	6003      	str	r3, [r0, #0]
   19206:	0005      	movs	r5, r0
   19208:	e7da      	b.n	191c0 <__pow5mult+0x3c>
   1920a:	0006      	movs	r6, r0
   1920c:	e7d2      	b.n	191b4 <__pow5mult+0x30>
   1920e:	4a0b      	ldr	r2, [pc, #44]	; (1923c <__pow5mult+0xb8>)
   19210:	3b01      	subs	r3, #1
   19212:	009b      	lsls	r3, r3, #2
   19214:	589a      	ldr	r2, [r3, r2]
   19216:	2300      	movs	r3, #0
   19218:	f7ff fe72 	bl	18f00 <__multadd>
   1921c:	0007      	movs	r7, r0
   1921e:	e7bb      	b.n	19198 <__pow5mult+0x14>
   19220:	2101      	movs	r1, #1
   19222:	4640      	mov	r0, r8
   19224:	f7ff fe3a 	bl	18e9c <_Balloc>
   19228:	4b05      	ldr	r3, [pc, #20]	; (19240 <__pow5mult+0xbc>)
   1922a:	0005      	movs	r5, r0
   1922c:	6143      	str	r3, [r0, #20]
   1922e:	2301      	movs	r3, #1
   19230:	6103      	str	r3, [r0, #16]
   19232:	4643      	mov	r3, r8
   19234:	6498      	str	r0, [r3, #72]	; 0x48
   19236:	2300      	movs	r3, #0
   19238:	6003      	str	r3, [r0, #0]
   1923a:	e7b5      	b.n	191a8 <__pow5mult+0x24>
   1923c:	0001bc50 	.word	0x0001bc50
   19240:	00000271 	.word	0x00000271

00019244 <__lshift>:
   19244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19246:	464e      	mov	r6, r9
   19248:	4645      	mov	r5, r8
   1924a:	46de      	mov	lr, fp
   1924c:	4657      	mov	r7, sl
   1924e:	b5e0      	push	{r5, r6, r7, lr}
   19250:	000e      	movs	r6, r1
   19252:	6933      	ldr	r3, [r6, #16]
   19254:	1154      	asrs	r4, r2, #5
   19256:	4698      	mov	r8, r3
   19258:	44a0      	add	r8, r4
   1925a:	4643      	mov	r3, r8
   1925c:	1c5d      	adds	r5, r3, #1
   1925e:	68b3      	ldr	r3, [r6, #8]
   19260:	4683      	mov	fp, r0
   19262:	4691      	mov	r9, r2
   19264:	6849      	ldr	r1, [r1, #4]
   19266:	429d      	cmp	r5, r3
   19268:	dd03      	ble.n	19272 <__lshift+0x2e>
   1926a:	3101      	adds	r1, #1
   1926c:	005b      	lsls	r3, r3, #1
   1926e:	429d      	cmp	r5, r3
   19270:	dcfb      	bgt.n	1926a <__lshift+0x26>
   19272:	4658      	mov	r0, fp
   19274:	f7ff fe12 	bl	18e9c <_Balloc>
   19278:	0003      	movs	r3, r0
   1927a:	4684      	mov	ip, r0
   1927c:	3314      	adds	r3, #20
   1927e:	2c00      	cmp	r4, #0
   19280:	dd06      	ble.n	19290 <__lshift+0x4c>
   19282:	2100      	movs	r1, #0
   19284:	00a4      	lsls	r4, r4, #2
   19286:	001a      	movs	r2, r3
   19288:	191b      	adds	r3, r3, r4
   1928a:	c202      	stmia	r2!, {r1}
   1928c:	4293      	cmp	r3, r2
   1928e:	d1fc      	bne.n	1928a <__lshift+0x46>
   19290:	6932      	ldr	r2, [r6, #16]
   19292:	4648      	mov	r0, r9
   19294:	0097      	lsls	r7, r2, #2
   19296:	0031      	movs	r1, r6
   19298:	221f      	movs	r2, #31
   1929a:	3114      	adds	r1, #20
   1929c:	4010      	ands	r0, r2
   1929e:	19cf      	adds	r7, r1, r7
   192a0:	4681      	mov	r9, r0
   192a2:	2800      	cmp	r0, #0
   192a4:	d025      	beq.n	192f2 <__lshift+0xae>
   192a6:	2220      	movs	r2, #32
   192a8:	1a12      	subs	r2, r2, r0
   192aa:	4692      	mov	sl, r2
   192ac:	2200      	movs	r2, #0
   192ae:	4648      	mov	r0, r9
   192b0:	680c      	ldr	r4, [r1, #0]
   192b2:	4084      	lsls	r4, r0
   192b4:	4650      	mov	r0, sl
   192b6:	4314      	orrs	r4, r2
   192b8:	601c      	str	r4, [r3, #0]
   192ba:	c904      	ldmia	r1!, {r2}
   192bc:	3304      	adds	r3, #4
   192be:	40c2      	lsrs	r2, r0
   192c0:	428f      	cmp	r7, r1
   192c2:	d8f4      	bhi.n	192ae <__lshift+0x6a>
   192c4:	601a      	str	r2, [r3, #0]
   192c6:	2a00      	cmp	r2, #0
   192c8:	d001      	beq.n	192ce <__lshift+0x8a>
   192ca:	4645      	mov	r5, r8
   192cc:	3502      	adds	r5, #2
   192ce:	4663      	mov	r3, ip
   192d0:	3d01      	subs	r5, #1
   192d2:	611d      	str	r5, [r3, #16]
   192d4:	6873      	ldr	r3, [r6, #4]
   192d6:	4660      	mov	r0, ip
   192d8:	009a      	lsls	r2, r3, #2
   192da:	465b      	mov	r3, fp
   192dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   192de:	189b      	adds	r3, r3, r2
   192e0:	681a      	ldr	r2, [r3, #0]
   192e2:	6032      	str	r2, [r6, #0]
   192e4:	601e      	str	r6, [r3, #0]
   192e6:	bc3c      	pop	{r2, r3, r4, r5}
   192e8:	4690      	mov	r8, r2
   192ea:	4699      	mov	r9, r3
   192ec:	46a2      	mov	sl, r4
   192ee:	46ab      	mov	fp, r5
   192f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   192f2:	c904      	ldmia	r1!, {r2}
   192f4:	c304      	stmia	r3!, {r2}
   192f6:	428f      	cmp	r7, r1
   192f8:	d9e9      	bls.n	192ce <__lshift+0x8a>
   192fa:	c904      	ldmia	r1!, {r2}
   192fc:	c304      	stmia	r3!, {r2}
   192fe:	428f      	cmp	r7, r1
   19300:	d8f7      	bhi.n	192f2 <__lshift+0xae>
   19302:	e7e4      	b.n	192ce <__lshift+0x8a>

00019304 <__mcmp>:
   19304:	690a      	ldr	r2, [r1, #16]
   19306:	6903      	ldr	r3, [r0, #16]
   19308:	b530      	push	{r4, r5, lr}
   1930a:	0005      	movs	r5, r0
   1930c:	1a98      	subs	r0, r3, r2
   1930e:	d111      	bne.n	19334 <__mcmp+0x30>
   19310:	0092      	lsls	r2, r2, #2
   19312:	3514      	adds	r5, #20
   19314:	3114      	adds	r1, #20
   19316:	18ab      	adds	r3, r5, r2
   19318:	1889      	adds	r1, r1, r2
   1931a:	e001      	b.n	19320 <__mcmp+0x1c>
   1931c:	429d      	cmp	r5, r3
   1931e:	d209      	bcs.n	19334 <__mcmp+0x30>
   19320:	3b04      	subs	r3, #4
   19322:	3904      	subs	r1, #4
   19324:	681c      	ldr	r4, [r3, #0]
   19326:	680a      	ldr	r2, [r1, #0]
   19328:	4294      	cmp	r4, r2
   1932a:	d0f7      	beq.n	1931c <__mcmp+0x18>
   1932c:	4294      	cmp	r4, r2
   1932e:	4180      	sbcs	r0, r0
   19330:	2201      	movs	r2, #1
   19332:	4310      	orrs	r0, r2
   19334:	bd30      	pop	{r4, r5, pc}
   19336:	46c0      	nop			; (mov r8, r8)

00019338 <__mdiff>:
   19338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1933a:	4645      	mov	r5, r8
   1933c:	46de      	mov	lr, fp
   1933e:	4657      	mov	r7, sl
   19340:	464e      	mov	r6, r9
   19342:	0014      	movs	r4, r2
   19344:	690b      	ldr	r3, [r1, #16]
   19346:	6912      	ldr	r2, [r2, #16]
   19348:	b5e0      	push	{r5, r6, r7, lr}
   1934a:	4688      	mov	r8, r1
   1934c:	1a9d      	subs	r5, r3, r2
   1934e:	d11a      	bne.n	19386 <__mdiff+0x4e>
   19350:	000f      	movs	r7, r1
   19352:	2114      	movs	r1, #20
   19354:	468c      	mov	ip, r1
   19356:	0092      	lsls	r2, r2, #2
   19358:	3714      	adds	r7, #20
   1935a:	44a4      	add	ip, r4
   1935c:	18bb      	adds	r3, r7, r2
   1935e:	4462      	add	r2, ip
   19360:	e002      	b.n	19368 <__mdiff+0x30>
   19362:	429f      	cmp	r7, r3
   19364:	d300      	bcc.n	19368 <__mdiff+0x30>
   19366:	e070      	b.n	1944a <__mdiff+0x112>
   19368:	3b04      	subs	r3, #4
   1936a:	3a04      	subs	r2, #4
   1936c:	681e      	ldr	r6, [r3, #0]
   1936e:	6811      	ldr	r1, [r2, #0]
   19370:	428e      	cmp	r6, r1
   19372:	d0f6      	beq.n	19362 <__mdiff+0x2a>
   19374:	d300      	bcc.n	19378 <__mdiff+0x40>
   19376:	e071      	b.n	1945c <__mdiff+0x124>
   19378:	4643      	mov	r3, r8
   1937a:	003e      	movs	r6, r7
   1937c:	46a0      	mov	r8, r4
   1937e:	4667      	mov	r7, ip
   19380:	001c      	movs	r4, r3
   19382:	2501      	movs	r5, #1
   19384:	e006      	b.n	19394 <__mdiff+0x5c>
   19386:	2d00      	cmp	r5, #0
   19388:	db6a      	blt.n	19460 <__mdiff+0x128>
   1938a:	4647      	mov	r7, r8
   1938c:	0026      	movs	r6, r4
   1938e:	2500      	movs	r5, #0
   19390:	3714      	adds	r7, #20
   19392:	3614      	adds	r6, #20
   19394:	4643      	mov	r3, r8
   19396:	6859      	ldr	r1, [r3, #4]
   19398:	f7ff fd80 	bl	18e9c <_Balloc>
   1939c:	4643      	mov	r3, r8
   1939e:	4681      	mov	r9, r0
   193a0:	60c5      	str	r5, [r0, #12]
   193a2:	6918      	ldr	r0, [r3, #16]
   193a4:	464d      	mov	r5, r9
   193a6:	0083      	lsls	r3, r0, #2
   193a8:	469c      	mov	ip, r3
   193aa:	6923      	ldr	r3, [r4, #16]
   193ac:	44bc      	add	ip, r7
   193ae:	009b      	lsls	r3, r3, #2
   193b0:	4698      	mov	r8, r3
   193b2:	2300      	movs	r3, #0
   193b4:	44b0      	add	r8, r6
   193b6:	3514      	adds	r5, #20
   193b8:	469a      	mov	sl, r3
   193ba:	e000      	b.n	193be <__mdiff+0x86>
   193bc:	0027      	movs	r7, r4
   193be:	ce04      	ldmia	r6!, {r2}
   193c0:	003c      	movs	r4, r7
   193c2:	4693      	mov	fp, r2
   193c4:	4659      	mov	r1, fp
   193c6:	cc08      	ldmia	r4!, {r3}
   193c8:	0409      	lsls	r1, r1, #16
   193ca:	041a      	lsls	r2, r3, #16
   193cc:	0c12      	lsrs	r2, r2, #16
   193ce:	4452      	add	r2, sl
   193d0:	0c09      	lsrs	r1, r1, #16
   193d2:	1a52      	subs	r2, r2, r1
   193d4:	0c19      	lsrs	r1, r3, #16
   193d6:	465b      	mov	r3, fp
   193d8:	0c1b      	lsrs	r3, r3, #16
   193da:	1acb      	subs	r3, r1, r3
   193dc:	1411      	asrs	r1, r2, #16
   193de:	185b      	adds	r3, r3, r1
   193e0:	0412      	lsls	r2, r2, #16
   193e2:	1419      	asrs	r1, r3, #16
   193e4:	0c12      	lsrs	r2, r2, #16
   193e6:	041b      	lsls	r3, r3, #16
   193e8:	468a      	mov	sl, r1
   193ea:	4313      	orrs	r3, r2
   193ec:	1d29      	adds	r1, r5, #4
   193ee:	602b      	str	r3, [r5, #0]
   193f0:	000d      	movs	r5, r1
   193f2:	45b0      	cmp	r8, r6
   193f4:	d8e2      	bhi.n	193bc <__mdiff+0x84>
   193f6:	45a4      	cmp	ip, r4
   193f8:	d916      	bls.n	19428 <__mdiff+0xf0>
   193fa:	cc08      	ldmia	r4!, {r3}
   193fc:	041a      	lsls	r2, r3, #16
   193fe:	0c12      	lsrs	r2, r2, #16
   19400:	4452      	add	r2, sl
   19402:	1416      	asrs	r6, r2, #16
   19404:	0c1b      	lsrs	r3, r3, #16
   19406:	199b      	adds	r3, r3, r6
   19408:	0412      	lsls	r2, r2, #16
   1940a:	141e      	asrs	r6, r3, #16
   1940c:	0c12      	lsrs	r2, r2, #16
   1940e:	041b      	lsls	r3, r3, #16
   19410:	4313      	orrs	r3, r2
   19412:	46b2      	mov	sl, r6
   19414:	c508      	stmia	r5!, {r3}
   19416:	45a4      	cmp	ip, r4
   19418:	d8ef      	bhi.n	193fa <__mdiff+0xc2>
   1941a:	4662      	mov	r2, ip
   1941c:	2403      	movs	r4, #3
   1941e:	1bd2      	subs	r2, r2, r7
   19420:	3a05      	subs	r2, #5
   19422:	43a2      	bics	r2, r4
   19424:	3204      	adds	r2, #4
   19426:	1889      	adds	r1, r1, r2
   19428:	3904      	subs	r1, #4
   1942a:	2b00      	cmp	r3, #0
   1942c:	d104      	bne.n	19438 <__mdiff+0x100>
   1942e:	3904      	subs	r1, #4
   19430:	680b      	ldr	r3, [r1, #0]
   19432:	3801      	subs	r0, #1
   19434:	2b00      	cmp	r3, #0
   19436:	d0fa      	beq.n	1942e <__mdiff+0xf6>
   19438:	464b      	mov	r3, r9
   1943a:	6118      	str	r0, [r3, #16]
   1943c:	4648      	mov	r0, r9
   1943e:	bc3c      	pop	{r2, r3, r4, r5}
   19440:	4690      	mov	r8, r2
   19442:	4699      	mov	r9, r3
   19444:	46a2      	mov	sl, r4
   19446:	46ab      	mov	fp, r5
   19448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1944a:	2100      	movs	r1, #0
   1944c:	f7ff fd26 	bl	18e9c <_Balloc>
   19450:	2301      	movs	r3, #1
   19452:	6103      	str	r3, [r0, #16]
   19454:	2300      	movs	r3, #0
   19456:	4681      	mov	r9, r0
   19458:	6143      	str	r3, [r0, #20]
   1945a:	e7ef      	b.n	1943c <__mdiff+0x104>
   1945c:	4666      	mov	r6, ip
   1945e:	e799      	b.n	19394 <__mdiff+0x5c>
   19460:	0027      	movs	r7, r4
   19462:	000e      	movs	r6, r1
   19464:	46a0      	mov	r8, r4
   19466:	3714      	adds	r7, #20
   19468:	3614      	adds	r6, #20
   1946a:	000c      	movs	r4, r1
   1946c:	2501      	movs	r5, #1
   1946e:	e791      	b.n	19394 <__mdiff+0x5c>

00019470 <__d2b>:
   19470:	b5f0      	push	{r4, r5, r6, r7, lr}
   19472:	2101      	movs	r1, #1
   19474:	001c      	movs	r4, r3
   19476:	b083      	sub	sp, #12
   19478:	9e08      	ldr	r6, [sp, #32]
   1947a:	0015      	movs	r5, r2
   1947c:	f7ff fd0e 	bl	18e9c <_Balloc>
   19480:	0323      	lsls	r3, r4, #12
   19482:	0064      	lsls	r4, r4, #1
   19484:	0007      	movs	r7, r0
   19486:	0b1b      	lsrs	r3, r3, #12
   19488:	0d64      	lsrs	r4, r4, #21
   1948a:	d002      	beq.n	19492 <__d2b+0x22>
   1948c:	2280      	movs	r2, #128	; 0x80
   1948e:	0352      	lsls	r2, r2, #13
   19490:	4313      	orrs	r3, r2
   19492:	9301      	str	r3, [sp, #4]
   19494:	2d00      	cmp	r5, #0
   19496:	d019      	beq.n	194cc <__d2b+0x5c>
   19498:	4668      	mov	r0, sp
   1949a:	9500      	str	r5, [sp, #0]
   1949c:	f7ff fd90 	bl	18fc0 <__lo0bits>
   194a0:	2800      	cmp	r0, #0
   194a2:	d130      	bne.n	19506 <__d2b+0x96>
   194a4:	9b00      	ldr	r3, [sp, #0]
   194a6:	617b      	str	r3, [r7, #20]
   194a8:	9b01      	ldr	r3, [sp, #4]
   194aa:	61bb      	str	r3, [r7, #24]
   194ac:	1e5a      	subs	r2, r3, #1
   194ae:	4193      	sbcs	r3, r2
   194b0:	1c5d      	adds	r5, r3, #1
   194b2:	613d      	str	r5, [r7, #16]
   194b4:	2c00      	cmp	r4, #0
   194b6:	d014      	beq.n	194e2 <__d2b+0x72>
   194b8:	4b19      	ldr	r3, [pc, #100]	; (19520 <__d2b+0xb0>)
   194ba:	469c      	mov	ip, r3
   194bc:	2335      	movs	r3, #53	; 0x35
   194be:	4464      	add	r4, ip
   194c0:	1824      	adds	r4, r4, r0
   194c2:	1a18      	subs	r0, r3, r0
   194c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   194c6:	6034      	str	r4, [r6, #0]
   194c8:	6018      	str	r0, [r3, #0]
   194ca:	e019      	b.n	19500 <__d2b+0x90>
   194cc:	a801      	add	r0, sp, #4
   194ce:	f7ff fd77 	bl	18fc0 <__lo0bits>
   194d2:	9b01      	ldr	r3, [sp, #4]
   194d4:	3020      	adds	r0, #32
   194d6:	617b      	str	r3, [r7, #20]
   194d8:	2301      	movs	r3, #1
   194da:	2501      	movs	r5, #1
   194dc:	613b      	str	r3, [r7, #16]
   194de:	2c00      	cmp	r4, #0
   194e0:	d1ea      	bne.n	194b8 <__d2b+0x48>
   194e2:	4b10      	ldr	r3, [pc, #64]	; (19524 <__d2b+0xb4>)
   194e4:	469c      	mov	ip, r3
   194e6:	4b10      	ldr	r3, [pc, #64]	; (19528 <__d2b+0xb8>)
   194e8:	4460      	add	r0, ip
   194ea:	18eb      	adds	r3, r5, r3
   194ec:	009b      	lsls	r3, r3, #2
   194ee:	18fb      	adds	r3, r7, r3
   194f0:	6030      	str	r0, [r6, #0]
   194f2:	6958      	ldr	r0, [r3, #20]
   194f4:	f7ff fd4a 	bl	18f8c <__hi0bits>
   194f8:	016b      	lsls	r3, r5, #5
   194fa:	1a18      	subs	r0, r3, r0
   194fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   194fe:	6018      	str	r0, [r3, #0]
   19500:	0038      	movs	r0, r7
   19502:	b003      	add	sp, #12
   19504:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19506:	9b01      	ldr	r3, [sp, #4]
   19508:	2220      	movs	r2, #32
   1950a:	0019      	movs	r1, r3
   1950c:	1a12      	subs	r2, r2, r0
   1950e:	4091      	lsls	r1, r2
   19510:	000a      	movs	r2, r1
   19512:	40c3      	lsrs	r3, r0
   19514:	9900      	ldr	r1, [sp, #0]
   19516:	9301      	str	r3, [sp, #4]
   19518:	430a      	orrs	r2, r1
   1951a:	617a      	str	r2, [r7, #20]
   1951c:	e7c5      	b.n	194aa <__d2b+0x3a>
   1951e:	46c0      	nop			; (mov r8, r8)
   19520:	fffffbcd 	.word	0xfffffbcd
   19524:	fffffbce 	.word	0xfffffbce
   19528:	3fffffff 	.word	0x3fffffff

0001952c <_realloc_r>:
   1952c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1952e:	464e      	mov	r6, r9
   19530:	4645      	mov	r5, r8
   19532:	46de      	mov	lr, fp
   19534:	4657      	mov	r7, sl
   19536:	b5e0      	push	{r5, r6, r7, lr}
   19538:	b085      	sub	sp, #20
   1953a:	9001      	str	r0, [sp, #4]
   1953c:	000e      	movs	r6, r1
   1953e:	0015      	movs	r5, r2
   19540:	2900      	cmp	r1, #0
   19542:	d100      	bne.n	19546 <_realloc_r+0x1a>
   19544:	e09e      	b.n	19684 <_realloc_r+0x158>
   19546:	0037      	movs	r7, r6
   19548:	9801      	ldr	r0, [sp, #4]
   1954a:	3f08      	subs	r7, #8
   1954c:	f7ff fc96 	bl	18e7c <__malloc_lock>
   19550:	687a      	ldr	r2, [r7, #4]
   19552:	2303      	movs	r3, #3
   19554:	0014      	movs	r4, r2
   19556:	439c      	bics	r4, r3
   19558:	002b      	movs	r3, r5
   1955a:	330b      	adds	r3, #11
   1955c:	46b9      	mov	r9, r7
   1955e:	2b16      	cmp	r3, #22
   19560:	d847      	bhi.n	195f2 <_realloc_r+0xc6>
   19562:	2110      	movs	r1, #16
   19564:	2310      	movs	r3, #16
   19566:	4688      	mov	r8, r1
   19568:	4545      	cmp	r5, r8
   1956a:	d846      	bhi.n	195fa <_realloc_r+0xce>
   1956c:	429c      	cmp	r4, r3
   1956e:	da49      	bge.n	19604 <_realloc_r+0xd8>
   19570:	49cc      	ldr	r1, [pc, #816]	; (198a4 <_realloc_r+0x378>)
   19572:	1938      	adds	r0, r7, r4
   19574:	468b      	mov	fp, r1
   19576:	6889      	ldr	r1, [r1, #8]
   19578:	9002      	str	r0, [sp, #8]
   1957a:	4288      	cmp	r0, r1
   1957c:	d100      	bne.n	19580 <_realloc_r+0x54>
   1957e:	e0c2      	b.n	19706 <_realloc_r+0x1da>
   19580:	2101      	movs	r1, #1
   19582:	468a      	mov	sl, r1
   19584:	6840      	ldr	r0, [r0, #4]
   19586:	0001      	movs	r1, r0
   19588:	9003      	str	r0, [sp, #12]
   1958a:	4650      	mov	r0, sl
   1958c:	4381      	bics	r1, r0
   1958e:	468c      	mov	ip, r1
   19590:	9902      	ldr	r1, [sp, #8]
   19592:	468b      	mov	fp, r1
   19594:	44dc      	add	ip, fp
   19596:	4661      	mov	r1, ip
   19598:	6849      	ldr	r1, [r1, #4]
   1959a:	4201      	tst	r1, r0
   1959c:	d04d      	beq.n	1963a <_realloc_r+0x10e>
   1959e:	4210      	tst	r0, r2
   195a0:	d100      	bne.n	195a4 <_realloc_r+0x78>
   195a2:	e0a2      	b.n	196ea <_realloc_r+0x1be>
   195a4:	0029      	movs	r1, r5
   195a6:	9801      	ldr	r0, [sp, #4]
   195a8:	f7ff f924 	bl	187f4 <_malloc_r>
   195ac:	1e05      	subs	r5, r0, #0
   195ae:	d039      	beq.n	19624 <_realloc_r+0xf8>
   195b0:	2301      	movs	r3, #1
   195b2:	0002      	movs	r2, r0
   195b4:	6879      	ldr	r1, [r7, #4]
   195b6:	3a08      	subs	r2, #8
   195b8:	4399      	bics	r1, r3
   195ba:	187f      	adds	r7, r7, r1
   195bc:	42ba      	cmp	r2, r7
   195be:	d100      	bne.n	195c2 <_realloc_r+0x96>
   195c0:	e12e      	b.n	19820 <_realloc_r+0x2f4>
   195c2:	1f22      	subs	r2, r4, #4
   195c4:	2a24      	cmp	r2, #36	; 0x24
   195c6:	d900      	bls.n	195ca <_realloc_r+0x9e>
   195c8:	e114      	b.n	197f4 <_realloc_r+0x2c8>
   195ca:	2a13      	cmp	r2, #19
   195cc:	d900      	bls.n	195d0 <_realloc_r+0xa4>
   195ce:	e0e8      	b.n	197a2 <_realloc_r+0x276>
   195d0:	0003      	movs	r3, r0
   195d2:	0032      	movs	r2, r6
   195d4:	6811      	ldr	r1, [r2, #0]
   195d6:	6019      	str	r1, [r3, #0]
   195d8:	6851      	ldr	r1, [r2, #4]
   195da:	6059      	str	r1, [r3, #4]
   195dc:	6892      	ldr	r2, [r2, #8]
   195de:	609a      	str	r2, [r3, #8]
   195e0:	9c01      	ldr	r4, [sp, #4]
   195e2:	0031      	movs	r1, r6
   195e4:	0020      	movs	r0, r4
   195e6:	f7fe fde7 	bl	181b8 <_free_r>
   195ea:	0020      	movs	r0, r4
   195ec:	f7ff fc4e 	bl	18e8c <__malloc_unlock>
   195f0:	e01b      	b.n	1962a <_realloc_r+0xfe>
   195f2:	2107      	movs	r1, #7
   195f4:	438b      	bics	r3, r1
   195f6:	4698      	mov	r8, r3
   195f8:	d5b6      	bpl.n	19568 <_realloc_r+0x3c>
   195fa:	230c      	movs	r3, #12
   195fc:	9a01      	ldr	r2, [sp, #4]
   195fe:	2500      	movs	r5, #0
   19600:	6013      	str	r3, [r2, #0]
   19602:	e012      	b.n	1962a <_realloc_r+0xfe>
   19604:	0035      	movs	r5, r6
   19606:	4643      	mov	r3, r8
   19608:	1ae3      	subs	r3, r4, r3
   1960a:	2b0f      	cmp	r3, #15
   1960c:	d825      	bhi.n	1965a <_realloc_r+0x12e>
   1960e:	464b      	mov	r3, r9
   19610:	2201      	movs	r2, #1
   19612:	4649      	mov	r1, r9
   19614:	685b      	ldr	r3, [r3, #4]
   19616:	4013      	ands	r3, r2
   19618:	4323      	orrs	r3, r4
   1961a:	604b      	str	r3, [r1, #4]
   1961c:	444c      	add	r4, r9
   1961e:	6863      	ldr	r3, [r4, #4]
   19620:	431a      	orrs	r2, r3
   19622:	6062      	str	r2, [r4, #4]
   19624:	9801      	ldr	r0, [sp, #4]
   19626:	f7ff fc31 	bl	18e8c <__malloc_unlock>
   1962a:	0028      	movs	r0, r5
   1962c:	b005      	add	sp, #20
   1962e:	bc3c      	pop	{r2, r3, r4, r5}
   19630:	4690      	mov	r8, r2
   19632:	4699      	mov	r9, r3
   19634:	46a2      	mov	sl, r4
   19636:	46ab      	mov	fp, r5
   19638:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1963a:	2103      	movs	r1, #3
   1963c:	9803      	ldr	r0, [sp, #12]
   1963e:	468c      	mov	ip, r1
   19640:	4388      	bics	r0, r1
   19642:	1821      	adds	r1, r4, r0
   19644:	468b      	mov	fp, r1
   19646:	4299      	cmp	r1, r3
   19648:	db21      	blt.n	1968e <_realloc_r+0x162>
   1964a:	9a02      	ldr	r2, [sp, #8]
   1964c:	0035      	movs	r5, r6
   1964e:	68d3      	ldr	r3, [r2, #12]
   19650:	6892      	ldr	r2, [r2, #8]
   19652:	465c      	mov	r4, fp
   19654:	60d3      	str	r3, [r2, #12]
   19656:	609a      	str	r2, [r3, #8]
   19658:	e7d5      	b.n	19606 <_realloc_r+0xda>
   1965a:	464a      	mov	r2, r9
   1965c:	2001      	movs	r0, #1
   1965e:	4646      	mov	r6, r8
   19660:	6852      	ldr	r2, [r2, #4]
   19662:	4649      	mov	r1, r9
   19664:	4002      	ands	r2, r0
   19666:	4332      	orrs	r2, r6
   19668:	464e      	mov	r6, r9
   1966a:	4441      	add	r1, r8
   1966c:	4303      	orrs	r3, r0
   1966e:	6072      	str	r2, [r6, #4]
   19670:	444c      	add	r4, r9
   19672:	604b      	str	r3, [r1, #4]
   19674:	6863      	ldr	r3, [r4, #4]
   19676:	3108      	adds	r1, #8
   19678:	4318      	orrs	r0, r3
   1967a:	6060      	str	r0, [r4, #4]
   1967c:	9801      	ldr	r0, [sp, #4]
   1967e:	f7fe fd9b 	bl	181b8 <_free_r>
   19682:	e7cf      	b.n	19624 <_realloc_r+0xf8>
   19684:	0011      	movs	r1, r2
   19686:	f7ff f8b5 	bl	187f4 <_malloc_r>
   1968a:	0005      	movs	r5, r0
   1968c:	e7cd      	b.n	1962a <_realloc_r+0xfe>
   1968e:	4651      	mov	r1, sl
   19690:	4211      	tst	r1, r2
   19692:	d000      	beq.n	19696 <_realloc_r+0x16a>
   19694:	e786      	b.n	195a4 <_realloc_r+0x78>
   19696:	4661      	mov	r1, ip
   19698:	683a      	ldr	r2, [r7, #0]
   1969a:	1aba      	subs	r2, r7, r2
   1969c:	4692      	mov	sl, r2
   1969e:	6852      	ldr	r2, [r2, #4]
   196a0:	438a      	bics	r2, r1
   196a2:	1880      	adds	r0, r0, r2
   196a4:	4683      	mov	fp, r0
   196a6:	44a3      	add	fp, r4
   196a8:	459b      	cmp	fp, r3
   196aa:	db26      	blt.n	196fa <_realloc_r+0x1ce>
   196ac:	9a02      	ldr	r2, [sp, #8]
   196ae:	68d3      	ldr	r3, [r2, #12]
   196b0:	6892      	ldr	r2, [r2, #8]
   196b2:	60d3      	str	r3, [r2, #12]
   196b4:	609a      	str	r2, [r3, #8]
   196b6:	4653      	mov	r3, sl
   196b8:	4652      	mov	r2, sl
   196ba:	4655      	mov	r5, sl
   196bc:	6892      	ldr	r2, [r2, #8]
   196be:	68db      	ldr	r3, [r3, #12]
   196c0:	3508      	adds	r5, #8
   196c2:	60d3      	str	r3, [r2, #12]
   196c4:	609a      	str	r2, [r3, #8]
   196c6:	1f22      	subs	r2, r4, #4
   196c8:	2a24      	cmp	r2, #36	; 0x24
   196ca:	d900      	bls.n	196ce <_realloc_r+0x1a2>
   196cc:	e096      	b.n	197fc <_realloc_r+0x2d0>
   196ce:	2a13      	cmp	r2, #19
   196d0:	d972      	bls.n	197b8 <_realloc_r+0x28c>
   196d2:	4653      	mov	r3, sl
   196d4:	6831      	ldr	r1, [r6, #0]
   196d6:	6099      	str	r1, [r3, #8]
   196d8:	6871      	ldr	r1, [r6, #4]
   196da:	60d9      	str	r1, [r3, #12]
   196dc:	2a1b      	cmp	r2, #27
   196de:	d900      	bls.n	196e2 <_realloc_r+0x1b6>
   196e0:	e0a4      	b.n	1982c <_realloc_r+0x300>
   196e2:	0032      	movs	r2, r6
   196e4:	3310      	adds	r3, #16
   196e6:	3208      	adds	r2, #8
   196e8:	e068      	b.n	197bc <_realloc_r+0x290>
   196ea:	683a      	ldr	r2, [r7, #0]
   196ec:	1aba      	subs	r2, r7, r2
   196ee:	4692      	mov	sl, r2
   196f0:	4651      	mov	r1, sl
   196f2:	2203      	movs	r2, #3
   196f4:	6849      	ldr	r1, [r1, #4]
   196f6:	4391      	bics	r1, r2
   196f8:	000a      	movs	r2, r1
   196fa:	4693      	mov	fp, r2
   196fc:	44a3      	add	fp, r4
   196fe:	459b      	cmp	fp, r3
   19700:	da00      	bge.n	19704 <_realloc_r+0x1d8>
   19702:	e74f      	b.n	195a4 <_realloc_r+0x78>
   19704:	e7d7      	b.n	196b6 <_realloc_r+0x18a>
   19706:	2003      	movs	r0, #3
   19708:	9902      	ldr	r1, [sp, #8]
   1970a:	4684      	mov	ip, r0
   1970c:	6849      	ldr	r1, [r1, #4]
   1970e:	4381      	bics	r1, r0
   19710:	4640      	mov	r0, r8
   19712:	1909      	adds	r1, r1, r4
   19714:	3010      	adds	r0, #16
   19716:	9002      	str	r0, [sp, #8]
   19718:	4281      	cmp	r1, r0
   1971a:	da58      	bge.n	197ce <_realloc_r+0x2a2>
   1971c:	07d2      	lsls	r2, r2, #31
   1971e:	d500      	bpl.n	19722 <_realloc_r+0x1f6>
   19720:	e740      	b.n	195a4 <_realloc_r+0x78>
   19722:	4660      	mov	r0, ip
   19724:	683a      	ldr	r2, [r7, #0]
   19726:	1aba      	subs	r2, r7, r2
   19728:	4692      	mov	sl, r2
   1972a:	6852      	ldr	r2, [r2, #4]
   1972c:	4382      	bics	r2, r0
   1972e:	9802      	ldr	r0, [sp, #8]
   19730:	1851      	adds	r1, r2, r1
   19732:	9103      	str	r1, [sp, #12]
   19734:	4288      	cmp	r0, r1
   19736:	dce0      	bgt.n	196fa <_realloc_r+0x1ce>
   19738:	4653      	mov	r3, sl
   1973a:	4652      	mov	r2, sl
   1973c:	4655      	mov	r5, sl
   1973e:	6892      	ldr	r2, [r2, #8]
   19740:	68db      	ldr	r3, [r3, #12]
   19742:	3508      	adds	r5, #8
   19744:	60d3      	str	r3, [r2, #12]
   19746:	609a      	str	r2, [r3, #8]
   19748:	1f22      	subs	r2, r4, #4
   1974a:	2a24      	cmp	r2, #36	; 0x24
   1974c:	d900      	bls.n	19750 <_realloc_r+0x224>
   1974e:	e08e      	b.n	1986e <_realloc_r+0x342>
   19750:	2a13      	cmp	r2, #19
   19752:	d800      	bhi.n	19756 <_realloc_r+0x22a>
   19754:	e088      	b.n	19868 <_realloc_r+0x33c>
   19756:	4653      	mov	r3, sl
   19758:	6831      	ldr	r1, [r6, #0]
   1975a:	6099      	str	r1, [r3, #8]
   1975c:	6871      	ldr	r1, [r6, #4]
   1975e:	60d9      	str	r1, [r3, #12]
   19760:	2a1b      	cmp	r2, #27
   19762:	d900      	bls.n	19766 <_realloc_r+0x23a>
   19764:	e088      	b.n	19878 <_realloc_r+0x34c>
   19766:	0032      	movs	r2, r6
   19768:	3310      	adds	r3, #16
   1976a:	3208      	adds	r2, #8
   1976c:	6811      	ldr	r1, [r2, #0]
   1976e:	6019      	str	r1, [r3, #0]
   19770:	6851      	ldr	r1, [r2, #4]
   19772:	6059      	str	r1, [r3, #4]
   19774:	6892      	ldr	r2, [r2, #8]
   19776:	609a      	str	r2, [r3, #8]
   19778:	4651      	mov	r1, sl
   1977a:	465b      	mov	r3, fp
   1977c:	4642      	mov	r2, r8
   1977e:	4441      	add	r1, r8
   19780:	6099      	str	r1, [r3, #8]
   19782:	9b03      	ldr	r3, [sp, #12]
   19784:	9801      	ldr	r0, [sp, #4]
   19786:	1a9a      	subs	r2, r3, r2
   19788:	2301      	movs	r3, #1
   1978a:	431a      	orrs	r2, r3
   1978c:	604a      	str	r2, [r1, #4]
   1978e:	4652      	mov	r2, sl
   19790:	6852      	ldr	r2, [r2, #4]
   19792:	4013      	ands	r3, r2
   19794:	4642      	mov	r2, r8
   19796:	4313      	orrs	r3, r2
   19798:	4652      	mov	r2, sl
   1979a:	6053      	str	r3, [r2, #4]
   1979c:	f7ff fb76 	bl	18e8c <__malloc_unlock>
   197a0:	e743      	b.n	1962a <_realloc_r+0xfe>
   197a2:	6833      	ldr	r3, [r6, #0]
   197a4:	6003      	str	r3, [r0, #0]
   197a6:	6873      	ldr	r3, [r6, #4]
   197a8:	6043      	str	r3, [r0, #4]
   197aa:	2a1b      	cmp	r2, #27
   197ac:	d82d      	bhi.n	1980a <_realloc_r+0x2de>
   197ae:	0003      	movs	r3, r0
   197b0:	0032      	movs	r2, r6
   197b2:	3308      	adds	r3, #8
   197b4:	3208      	adds	r2, #8
   197b6:	e70d      	b.n	195d4 <_realloc_r+0xa8>
   197b8:	002b      	movs	r3, r5
   197ba:	0032      	movs	r2, r6
   197bc:	6811      	ldr	r1, [r2, #0]
   197be:	465c      	mov	r4, fp
   197c0:	6019      	str	r1, [r3, #0]
   197c2:	6851      	ldr	r1, [r2, #4]
   197c4:	46d1      	mov	r9, sl
   197c6:	6059      	str	r1, [r3, #4]
   197c8:	6892      	ldr	r2, [r2, #8]
   197ca:	609a      	str	r2, [r3, #8]
   197cc:	e71b      	b.n	19606 <_realloc_r+0xda>
   197ce:	4643      	mov	r3, r8
   197d0:	18fa      	adds	r2, r7, r3
   197d2:	465b      	mov	r3, fp
   197d4:	609a      	str	r2, [r3, #8]
   197d6:	4643      	mov	r3, r8
   197d8:	1ac9      	subs	r1, r1, r3
   197da:	2301      	movs	r3, #1
   197dc:	4319      	orrs	r1, r3
   197de:	6051      	str	r1, [r2, #4]
   197e0:	687a      	ldr	r2, [r7, #4]
   197e2:	9801      	ldr	r0, [sp, #4]
   197e4:	4013      	ands	r3, r2
   197e6:	4642      	mov	r2, r8
   197e8:	4313      	orrs	r3, r2
   197ea:	607b      	str	r3, [r7, #4]
   197ec:	f7ff fb4e 	bl	18e8c <__malloc_unlock>
   197f0:	0035      	movs	r5, r6
   197f2:	e71a      	b.n	1962a <_realloc_r+0xfe>
   197f4:	0031      	movs	r1, r6
   197f6:	f7ff faf1 	bl	18ddc <memmove>
   197fa:	e6f1      	b.n	195e0 <_realloc_r+0xb4>
   197fc:	0031      	movs	r1, r6
   197fe:	0028      	movs	r0, r5
   19800:	f7ff faec 	bl	18ddc <memmove>
   19804:	465c      	mov	r4, fp
   19806:	46d1      	mov	r9, sl
   19808:	e6fd      	b.n	19606 <_realloc_r+0xda>
   1980a:	68b3      	ldr	r3, [r6, #8]
   1980c:	6083      	str	r3, [r0, #8]
   1980e:	68f3      	ldr	r3, [r6, #12]
   19810:	60c3      	str	r3, [r0, #12]
   19812:	2a24      	cmp	r2, #36	; 0x24
   19814:	d015      	beq.n	19842 <_realloc_r+0x316>
   19816:	0003      	movs	r3, r0
   19818:	0032      	movs	r2, r6
   1981a:	3310      	adds	r3, #16
   1981c:	3210      	adds	r2, #16
   1981e:	e6d9      	b.n	195d4 <_realloc_r+0xa8>
   19820:	6853      	ldr	r3, [r2, #4]
   19822:	2203      	movs	r2, #3
   19824:	4393      	bics	r3, r2
   19826:	18e4      	adds	r4, r4, r3
   19828:	0035      	movs	r5, r6
   1982a:	e6ec      	b.n	19606 <_realloc_r+0xda>
   1982c:	4653      	mov	r3, sl
   1982e:	68b1      	ldr	r1, [r6, #8]
   19830:	6119      	str	r1, [r3, #16]
   19832:	68f1      	ldr	r1, [r6, #12]
   19834:	6159      	str	r1, [r3, #20]
   19836:	2a24      	cmp	r2, #36	; 0x24
   19838:	d00c      	beq.n	19854 <_realloc_r+0x328>
   1983a:	0032      	movs	r2, r6
   1983c:	3318      	adds	r3, #24
   1983e:	3210      	adds	r2, #16
   19840:	e7bc      	b.n	197bc <_realloc_r+0x290>
   19842:	6933      	ldr	r3, [r6, #16]
   19844:	0032      	movs	r2, r6
   19846:	6103      	str	r3, [r0, #16]
   19848:	0003      	movs	r3, r0
   1984a:	6971      	ldr	r1, [r6, #20]
   1984c:	3318      	adds	r3, #24
   1984e:	3218      	adds	r2, #24
   19850:	6141      	str	r1, [r0, #20]
   19852:	e6bf      	b.n	195d4 <_realloc_r+0xa8>
   19854:	4653      	mov	r3, sl
   19856:	6932      	ldr	r2, [r6, #16]
   19858:	4651      	mov	r1, sl
   1985a:	619a      	str	r2, [r3, #24]
   1985c:	0032      	movs	r2, r6
   1985e:	6970      	ldr	r0, [r6, #20]
   19860:	3320      	adds	r3, #32
   19862:	3218      	adds	r2, #24
   19864:	61c8      	str	r0, [r1, #28]
   19866:	e7a9      	b.n	197bc <_realloc_r+0x290>
   19868:	002b      	movs	r3, r5
   1986a:	0032      	movs	r2, r6
   1986c:	e77e      	b.n	1976c <_realloc_r+0x240>
   1986e:	0031      	movs	r1, r6
   19870:	0028      	movs	r0, r5
   19872:	f7ff fab3 	bl	18ddc <memmove>
   19876:	e77f      	b.n	19778 <_realloc_r+0x24c>
   19878:	4653      	mov	r3, sl
   1987a:	68b1      	ldr	r1, [r6, #8]
   1987c:	6119      	str	r1, [r3, #16]
   1987e:	68f1      	ldr	r1, [r6, #12]
   19880:	6159      	str	r1, [r3, #20]
   19882:	2a24      	cmp	r2, #36	; 0x24
   19884:	d003      	beq.n	1988e <_realloc_r+0x362>
   19886:	0032      	movs	r2, r6
   19888:	3318      	adds	r3, #24
   1988a:	3210      	adds	r2, #16
   1988c:	e76e      	b.n	1976c <_realloc_r+0x240>
   1988e:	4653      	mov	r3, sl
   19890:	6932      	ldr	r2, [r6, #16]
   19892:	4651      	mov	r1, sl
   19894:	619a      	str	r2, [r3, #24]
   19896:	0032      	movs	r2, r6
   19898:	6970      	ldr	r0, [r6, #20]
   1989a:	3320      	adds	r3, #32
   1989c:	3218      	adds	r2, #24
   1989e:	61c8      	str	r0, [r1, #28]
   198a0:	e764      	b.n	1976c <_realloc_r+0x240>
   198a2:	46c0      	nop			; (mov r8, r8)
   198a4:	20000494 	.word	0x20000494

000198a8 <_sbrk_r>:
   198a8:	2300      	movs	r3, #0
   198aa:	b570      	push	{r4, r5, r6, lr}
   198ac:	4c06      	ldr	r4, [pc, #24]	; (198c8 <_sbrk_r+0x20>)
   198ae:	0005      	movs	r5, r0
   198b0:	0008      	movs	r0, r1
   198b2:	6023      	str	r3, [r4, #0]
   198b4:	f7e9 ffea 	bl	388c <_sbrk>
   198b8:	1c43      	adds	r3, r0, #1
   198ba:	d000      	beq.n	198be <_sbrk_r+0x16>
   198bc:	bd70      	pop	{r4, r5, r6, pc}
   198be:	6823      	ldr	r3, [r4, #0]
   198c0:	2b00      	cmp	r3, #0
   198c2:	d0fb      	beq.n	198bc <_sbrk_r+0x14>
   198c4:	602b      	str	r3, [r5, #0]
   198c6:	e7f9      	b.n	198bc <_sbrk_r+0x14>
   198c8:	20001e7c 	.word	0x20001e7c

000198cc <__sread>:
   198cc:	b570      	push	{r4, r5, r6, lr}
   198ce:	000c      	movs	r4, r1
   198d0:	250e      	movs	r5, #14
   198d2:	5f49      	ldrsh	r1, [r1, r5]
   198d4:	f000 fb30 	bl	19f38 <_read_r>
   198d8:	2800      	cmp	r0, #0
   198da:	db03      	blt.n	198e4 <__sread+0x18>
   198dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   198de:	181b      	adds	r3, r3, r0
   198e0:	6523      	str	r3, [r4, #80]	; 0x50
   198e2:	bd70      	pop	{r4, r5, r6, pc}
   198e4:	89a3      	ldrh	r3, [r4, #12]
   198e6:	4a02      	ldr	r2, [pc, #8]	; (198f0 <__sread+0x24>)
   198e8:	4013      	ands	r3, r2
   198ea:	81a3      	strh	r3, [r4, #12]
   198ec:	e7f9      	b.n	198e2 <__sread+0x16>
   198ee:	46c0      	nop			; (mov r8, r8)
   198f0:	ffffefff 	.word	0xffffefff

000198f4 <__swrite>:
   198f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   198f6:	0016      	movs	r6, r2
   198f8:	001f      	movs	r7, r3
   198fa:	220c      	movs	r2, #12
   198fc:	5e8b      	ldrsh	r3, [r1, r2]
   198fe:	0005      	movs	r5, r0
   19900:	000c      	movs	r4, r1
   19902:	05da      	lsls	r2, r3, #23
   19904:	d507      	bpl.n	19916 <__swrite+0x22>
   19906:	230e      	movs	r3, #14
   19908:	5ec9      	ldrsh	r1, [r1, r3]
   1990a:	2200      	movs	r2, #0
   1990c:	2302      	movs	r3, #2
   1990e:	f000 fae9 	bl	19ee4 <_lseek_r>
   19912:	220c      	movs	r2, #12
   19914:	5ea3      	ldrsh	r3, [r4, r2]
   19916:	4a05      	ldr	r2, [pc, #20]	; (1992c <__swrite+0x38>)
   19918:	0028      	movs	r0, r5
   1991a:	4013      	ands	r3, r2
   1991c:	81a3      	strh	r3, [r4, #12]
   1991e:	0032      	movs	r2, r6
   19920:	230e      	movs	r3, #14
   19922:	5ee1      	ldrsh	r1, [r4, r3]
   19924:	003b      	movs	r3, r7
   19926:	f000 f8fb 	bl	19b20 <_write_r>
   1992a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1992c:	ffffefff 	.word	0xffffefff

00019930 <__sseek>:
   19930:	b570      	push	{r4, r5, r6, lr}
   19932:	000c      	movs	r4, r1
   19934:	250e      	movs	r5, #14
   19936:	5f49      	ldrsh	r1, [r1, r5]
   19938:	f000 fad4 	bl	19ee4 <_lseek_r>
   1993c:	1c43      	adds	r3, r0, #1
   1993e:	d006      	beq.n	1994e <__sseek+0x1e>
   19940:	2380      	movs	r3, #128	; 0x80
   19942:	89a2      	ldrh	r2, [r4, #12]
   19944:	015b      	lsls	r3, r3, #5
   19946:	4313      	orrs	r3, r2
   19948:	81a3      	strh	r3, [r4, #12]
   1994a:	6520      	str	r0, [r4, #80]	; 0x50
   1994c:	bd70      	pop	{r4, r5, r6, pc}
   1994e:	89a3      	ldrh	r3, [r4, #12]
   19950:	4a01      	ldr	r2, [pc, #4]	; (19958 <__sseek+0x28>)
   19952:	4013      	ands	r3, r2
   19954:	81a3      	strh	r3, [r4, #12]
   19956:	e7f9      	b.n	1994c <__sseek+0x1c>
   19958:	ffffefff 	.word	0xffffefff

0001995c <__sclose>:
   1995c:	b510      	push	{r4, lr}
   1995e:	230e      	movs	r3, #14
   19960:	5ec9      	ldrsh	r1, [r1, r3]
   19962:	f000 f997 	bl	19c94 <_close_r>
   19966:	bd10      	pop	{r4, pc}

00019968 <__ssprint_r>:
   19968:	b5f0      	push	{r4, r5, r6, r7, lr}
   1996a:	4657      	mov	r7, sl
   1996c:	464e      	mov	r6, r9
   1996e:	46de      	mov	lr, fp
   19970:	4645      	mov	r5, r8
   19972:	b5e0      	push	{r5, r6, r7, lr}
   19974:	6893      	ldr	r3, [r2, #8]
   19976:	b083      	sub	sp, #12
   19978:	9001      	str	r0, [sp, #4]
   1997a:	000e      	movs	r6, r1
   1997c:	4692      	mov	sl, r2
   1997e:	2b00      	cmp	r3, #0
   19980:	d070      	beq.n	19a64 <__ssprint_r+0xfc>
   19982:	688d      	ldr	r5, [r1, #8]
   19984:	6813      	ldr	r3, [r2, #0]
   19986:	002c      	movs	r4, r5
   19988:	6808      	ldr	r0, [r1, #0]
   1998a:	001d      	movs	r5, r3
   1998c:	e046      	b.n	19a1c <__ssprint_r+0xb4>
   1998e:	2290      	movs	r2, #144	; 0x90
   19990:	89b3      	ldrh	r3, [r6, #12]
   19992:	00d2      	lsls	r2, r2, #3
   19994:	4213      	tst	r3, r2
   19996:	d030      	beq.n	199fa <__ssprint_r+0x92>
   19998:	6931      	ldr	r1, [r6, #16]
   1999a:	1a42      	subs	r2, r0, r1
   1999c:	4693      	mov	fp, r2
   1999e:	6970      	ldr	r0, [r6, #20]
   199a0:	0042      	lsls	r2, r0, #1
   199a2:	1812      	adds	r2, r2, r0
   199a4:	0fd0      	lsrs	r0, r2, #31
   199a6:	1882      	adds	r2, r0, r2
   199a8:	1052      	asrs	r2, r2, #1
   199aa:	4690      	mov	r8, r2
   199ac:	465a      	mov	r2, fp
   199ae:	1c50      	adds	r0, r2, #1
   199b0:	19c0      	adds	r0, r0, r7
   199b2:	4642      	mov	r2, r8
   199b4:	4540      	cmp	r0, r8
   199b6:	d901      	bls.n	199bc <__ssprint_r+0x54>
   199b8:	4680      	mov	r8, r0
   199ba:	0002      	movs	r2, r0
   199bc:	2080      	movs	r0, #128	; 0x80
   199be:	00c0      	lsls	r0, r0, #3
   199c0:	4203      	tst	r3, r0
   199c2:	d038      	beq.n	19a36 <__ssprint_r+0xce>
   199c4:	0011      	movs	r1, r2
   199c6:	9801      	ldr	r0, [sp, #4]
   199c8:	f7fe ff14 	bl	187f4 <_malloc_r>
   199cc:	1e04      	subs	r4, r0, #0
   199ce:	d054      	beq.n	19a7a <__ssprint_r+0x112>
   199d0:	465a      	mov	r2, fp
   199d2:	6931      	ldr	r1, [r6, #16]
   199d4:	f7fa f83a 	bl	13a4c <memcpy>
   199d8:	89b3      	ldrh	r3, [r6, #12]
   199da:	4a2a      	ldr	r2, [pc, #168]	; (19a84 <__ssprint_r+0x11c>)
   199dc:	4013      	ands	r3, r2
   199de:	2280      	movs	r2, #128	; 0x80
   199e0:	4313      	orrs	r3, r2
   199e2:	81b3      	strh	r3, [r6, #12]
   199e4:	4643      	mov	r3, r8
   199e6:	0020      	movs	r0, r4
   199e8:	465a      	mov	r2, fp
   199ea:	6134      	str	r4, [r6, #16]
   199ec:	46b8      	mov	r8, r7
   199ee:	003c      	movs	r4, r7
   199f0:	4458      	add	r0, fp
   199f2:	6173      	str	r3, [r6, #20]
   199f4:	1a9b      	subs	r3, r3, r2
   199f6:	6030      	str	r0, [r6, #0]
   199f8:	60b3      	str	r3, [r6, #8]
   199fa:	4642      	mov	r2, r8
   199fc:	4649      	mov	r1, r9
   199fe:	f7ff f9ed 	bl	18ddc <memmove>
   19a02:	68b3      	ldr	r3, [r6, #8]
   19a04:	1b1c      	subs	r4, r3, r4
   19a06:	6833      	ldr	r3, [r6, #0]
   19a08:	60b4      	str	r4, [r6, #8]
   19a0a:	4443      	add	r3, r8
   19a0c:	6033      	str	r3, [r6, #0]
   19a0e:	0018      	movs	r0, r3
   19a10:	4653      	mov	r3, sl
   19a12:	689b      	ldr	r3, [r3, #8]
   19a14:	1bdf      	subs	r7, r3, r7
   19a16:	4653      	mov	r3, sl
   19a18:	609f      	str	r7, [r3, #8]
   19a1a:	d023      	beq.n	19a64 <__ssprint_r+0xfc>
   19a1c:	686f      	ldr	r7, [r5, #4]
   19a1e:	002b      	movs	r3, r5
   19a20:	3508      	adds	r5, #8
   19a22:	2f00      	cmp	r7, #0
   19a24:	d0fa      	beq.n	19a1c <__ssprint_r+0xb4>
   19a26:	681b      	ldr	r3, [r3, #0]
   19a28:	46a0      	mov	r8, r4
   19a2a:	4699      	mov	r9, r3
   19a2c:	42a7      	cmp	r7, r4
   19a2e:	d2ae      	bcs.n	1998e <__ssprint_r+0x26>
   19a30:	003c      	movs	r4, r7
   19a32:	46b8      	mov	r8, r7
   19a34:	e7e1      	b.n	199fa <__ssprint_r+0x92>
   19a36:	9801      	ldr	r0, [sp, #4]
   19a38:	f7ff fd78 	bl	1952c <_realloc_r>
   19a3c:	1e04      	subs	r4, r0, #0
   19a3e:	d1d1      	bne.n	199e4 <__ssprint_r+0x7c>
   19a40:	9c01      	ldr	r4, [sp, #4]
   19a42:	6931      	ldr	r1, [r6, #16]
   19a44:	0020      	movs	r0, r4
   19a46:	f7fe fbb7 	bl	181b8 <_free_r>
   19a4a:	230c      	movs	r3, #12
   19a4c:	6023      	str	r3, [r4, #0]
   19a4e:	2240      	movs	r2, #64	; 0x40
   19a50:	89b3      	ldrh	r3, [r6, #12]
   19a52:	2001      	movs	r0, #1
   19a54:	4313      	orrs	r3, r2
   19a56:	81b3      	strh	r3, [r6, #12]
   19a58:	4652      	mov	r2, sl
   19a5a:	2300      	movs	r3, #0
   19a5c:	4240      	negs	r0, r0
   19a5e:	6093      	str	r3, [r2, #8]
   19a60:	6053      	str	r3, [r2, #4]
   19a62:	e003      	b.n	19a6c <__ssprint_r+0x104>
   19a64:	2300      	movs	r3, #0
   19a66:	4652      	mov	r2, sl
   19a68:	2000      	movs	r0, #0
   19a6a:	6053      	str	r3, [r2, #4]
   19a6c:	b003      	add	sp, #12
   19a6e:	bc3c      	pop	{r2, r3, r4, r5}
   19a70:	4690      	mov	r8, r2
   19a72:	4699      	mov	r9, r3
   19a74:	46a2      	mov	sl, r4
   19a76:	46ab      	mov	fp, r5
   19a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19a7a:	230c      	movs	r3, #12
   19a7c:	9a01      	ldr	r2, [sp, #4]
   19a7e:	6013      	str	r3, [r2, #0]
   19a80:	e7e5      	b.n	19a4e <__ssprint_r+0xe6>
   19a82:	46c0      	nop			; (mov r8, r8)
   19a84:	fffffb7f 	.word	0xfffffb7f

00019a88 <__sprint_r.part.0>:
   19a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19a8a:	464e      	mov	r6, r9
   19a8c:	4645      	mov	r5, r8
   19a8e:	46de      	mov	lr, fp
   19a90:	4657      	mov	r7, sl
   19a92:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   19a94:	b5e0      	push	{r5, r6, r7, lr}
   19a96:	4680      	mov	r8, r0
   19a98:	000e      	movs	r6, r1
   19a9a:	4691      	mov	r9, r2
   19a9c:	049b      	lsls	r3, r3, #18
   19a9e:	d531      	bpl.n	19b04 <__sprint_r.part.0+0x7c>
   19aa0:	6813      	ldr	r3, [r2, #0]
   19aa2:	469a      	mov	sl, r3
   19aa4:	6893      	ldr	r3, [r2, #8]
   19aa6:	2b00      	cmp	r3, #0
   19aa8:	d02a      	beq.n	19b00 <__sprint_r.part.0+0x78>
   19aaa:	4652      	mov	r2, sl
   19aac:	6852      	ldr	r2, [r2, #4]
   19aae:	2500      	movs	r5, #0
   19ab0:	4693      	mov	fp, r2
   19ab2:	0897      	lsrs	r7, r2, #2
   19ab4:	4652      	mov	r2, sl
   19ab6:	6814      	ldr	r4, [r2, #0]
   19ab8:	d104      	bne.n	19ac4 <__sprint_r.part.0+0x3c>
   19aba:	e016      	b.n	19aea <__sprint_r.part.0+0x62>
   19abc:	3501      	adds	r5, #1
   19abe:	3404      	adds	r4, #4
   19ac0:	42af      	cmp	r7, r5
   19ac2:	d010      	beq.n	19ae6 <__sprint_r.part.0+0x5e>
   19ac4:	0032      	movs	r2, r6
   19ac6:	6821      	ldr	r1, [r4, #0]
   19ac8:	4640      	mov	r0, r8
   19aca:	f000 f9a7 	bl	19e1c <_fputwc_r>
   19ace:	1c43      	adds	r3, r0, #1
   19ad0:	d1f4      	bne.n	19abc <__sprint_r.part.0+0x34>
   19ad2:	464a      	mov	r2, r9
   19ad4:	2300      	movs	r3, #0
   19ad6:	6093      	str	r3, [r2, #8]
   19ad8:	6053      	str	r3, [r2, #4]
   19ada:	bc3c      	pop	{r2, r3, r4, r5}
   19adc:	4690      	mov	r8, r2
   19ade:	4699      	mov	r9, r3
   19ae0:	46a2      	mov	sl, r4
   19ae2:	46ab      	mov	fp, r5
   19ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19ae6:	464b      	mov	r3, r9
   19ae8:	689b      	ldr	r3, [r3, #8]
   19aea:	465a      	mov	r2, fp
   19aec:	2103      	movs	r1, #3
   19aee:	438a      	bics	r2, r1
   19af0:	1a9b      	subs	r3, r3, r2
   19af2:	464a      	mov	r2, r9
   19af4:	6093      	str	r3, [r2, #8]
   19af6:	2208      	movs	r2, #8
   19af8:	4694      	mov	ip, r2
   19afa:	44e2      	add	sl, ip
   19afc:	2b00      	cmp	r3, #0
   19afe:	d1d4      	bne.n	19aaa <__sprint_r.part.0+0x22>
   19b00:	2000      	movs	r0, #0
   19b02:	e7e6      	b.n	19ad2 <__sprint_r.part.0+0x4a>
   19b04:	f7fe fc36 	bl	18374 <__sfvwrite_r>
   19b08:	e7e3      	b.n	19ad2 <__sprint_r.part.0+0x4a>
   19b0a:	46c0      	nop			; (mov r8, r8)

00019b0c <__sprint_r>:
   19b0c:	6893      	ldr	r3, [r2, #8]
   19b0e:	b510      	push	{r4, lr}
   19b10:	2b00      	cmp	r3, #0
   19b12:	d002      	beq.n	19b1a <__sprint_r+0xe>
   19b14:	f7ff ffb8 	bl	19a88 <__sprint_r.part.0>
   19b18:	bd10      	pop	{r4, pc}
   19b1a:	6053      	str	r3, [r2, #4]
   19b1c:	2000      	movs	r0, #0
   19b1e:	e7fb      	b.n	19b18 <__sprint_r+0xc>

00019b20 <_write_r>:
   19b20:	b570      	push	{r4, r5, r6, lr}
   19b22:	0005      	movs	r5, r0
   19b24:	0008      	movs	r0, r1
   19b26:	0011      	movs	r1, r2
   19b28:	2200      	movs	r2, #0
   19b2a:	4c06      	ldr	r4, [pc, #24]	; (19b44 <_write_r+0x24>)
   19b2c:	6022      	str	r2, [r4, #0]
   19b2e:	001a      	movs	r2, r3
   19b30:	f7e9 fe84 	bl	383c <_write>
   19b34:	1c43      	adds	r3, r0, #1
   19b36:	d000      	beq.n	19b3a <_write_r+0x1a>
   19b38:	bd70      	pop	{r4, r5, r6, pc}
   19b3a:	6823      	ldr	r3, [r4, #0]
   19b3c:	2b00      	cmp	r3, #0
   19b3e:	d0fb      	beq.n	19b38 <_write_r+0x18>
   19b40:	602b      	str	r3, [r5, #0]
   19b42:	e7f9      	b.n	19b38 <_write_r+0x18>
   19b44:	20001e7c 	.word	0x20001e7c

00019b48 <__register_exitproc>:
   19b48:	b5f0      	push	{r4, r5, r6, r7, lr}
   19b4a:	464e      	mov	r6, r9
   19b4c:	4645      	mov	r5, r8
   19b4e:	46de      	mov	lr, fp
   19b50:	4657      	mov	r7, sl
   19b52:	b5e0      	push	{r5, r6, r7, lr}
   19b54:	4d36      	ldr	r5, [pc, #216]	; (19c30 <__register_exitproc+0xe8>)
   19b56:	b083      	sub	sp, #12
   19b58:	0006      	movs	r6, r0
   19b5a:	6828      	ldr	r0, [r5, #0]
   19b5c:	4698      	mov	r8, r3
   19b5e:	000f      	movs	r7, r1
   19b60:	4691      	mov	r9, r2
   19b62:	f7fe fdc1 	bl	186e8 <__retarget_lock_acquire_recursive>
   19b66:	4b33      	ldr	r3, [pc, #204]	; (19c34 <__register_exitproc+0xec>)
   19b68:	681c      	ldr	r4, [r3, #0]
   19b6a:	23a4      	movs	r3, #164	; 0xa4
   19b6c:	005b      	lsls	r3, r3, #1
   19b6e:	58e0      	ldr	r0, [r4, r3]
   19b70:	2800      	cmp	r0, #0
   19b72:	d052      	beq.n	19c1a <__register_exitproc+0xd2>
   19b74:	6843      	ldr	r3, [r0, #4]
   19b76:	2b1f      	cmp	r3, #31
   19b78:	dc13      	bgt.n	19ba2 <__register_exitproc+0x5a>
   19b7a:	1c5a      	adds	r2, r3, #1
   19b7c:	9201      	str	r2, [sp, #4]
   19b7e:	2e00      	cmp	r6, #0
   19b80:	d128      	bne.n	19bd4 <__register_exitproc+0x8c>
   19b82:	9a01      	ldr	r2, [sp, #4]
   19b84:	3302      	adds	r3, #2
   19b86:	009b      	lsls	r3, r3, #2
   19b88:	6042      	str	r2, [r0, #4]
   19b8a:	501f      	str	r7, [r3, r0]
   19b8c:	6828      	ldr	r0, [r5, #0]
   19b8e:	f7fe fdad 	bl	186ec <__retarget_lock_release_recursive>
   19b92:	2000      	movs	r0, #0
   19b94:	b003      	add	sp, #12
   19b96:	bc3c      	pop	{r2, r3, r4, r5}
   19b98:	4690      	mov	r8, r2
   19b9a:	4699      	mov	r9, r3
   19b9c:	46a2      	mov	sl, r4
   19b9e:	46ab      	mov	fp, r5
   19ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19ba2:	4b25      	ldr	r3, [pc, #148]	; (19c38 <__register_exitproc+0xf0>)
   19ba4:	2b00      	cmp	r3, #0
   19ba6:	d03d      	beq.n	19c24 <__register_exitproc+0xdc>
   19ba8:	20c8      	movs	r0, #200	; 0xc8
   19baa:	0040      	lsls	r0, r0, #1
   19bac:	f7fe fe18 	bl	187e0 <malloc>
   19bb0:	2800      	cmp	r0, #0
   19bb2:	d037      	beq.n	19c24 <__register_exitproc+0xdc>
   19bb4:	22a4      	movs	r2, #164	; 0xa4
   19bb6:	2300      	movs	r3, #0
   19bb8:	0052      	lsls	r2, r2, #1
   19bba:	58a1      	ldr	r1, [r4, r2]
   19bbc:	6043      	str	r3, [r0, #4]
   19bbe:	6001      	str	r1, [r0, #0]
   19bc0:	50a0      	str	r0, [r4, r2]
   19bc2:	3240      	adds	r2, #64	; 0x40
   19bc4:	5083      	str	r3, [r0, r2]
   19bc6:	3204      	adds	r2, #4
   19bc8:	5083      	str	r3, [r0, r2]
   19bca:	3301      	adds	r3, #1
   19bcc:	9301      	str	r3, [sp, #4]
   19bce:	2300      	movs	r3, #0
   19bd0:	2e00      	cmp	r6, #0
   19bd2:	d0d6      	beq.n	19b82 <__register_exitproc+0x3a>
   19bd4:	009a      	lsls	r2, r3, #2
   19bd6:	4692      	mov	sl, r2
   19bd8:	4482      	add	sl, r0
   19bda:	464a      	mov	r2, r9
   19bdc:	2188      	movs	r1, #136	; 0x88
   19bde:	4654      	mov	r4, sl
   19be0:	5062      	str	r2, [r4, r1]
   19be2:	22c4      	movs	r2, #196	; 0xc4
   19be4:	0052      	lsls	r2, r2, #1
   19be6:	4691      	mov	r9, r2
   19be8:	4481      	add	r9, r0
   19bea:	464a      	mov	r2, r9
   19bec:	3987      	subs	r1, #135	; 0x87
   19bee:	4099      	lsls	r1, r3
   19bf0:	6812      	ldr	r2, [r2, #0]
   19bf2:	468b      	mov	fp, r1
   19bf4:	430a      	orrs	r2, r1
   19bf6:	4694      	mov	ip, r2
   19bf8:	464a      	mov	r2, r9
   19bfa:	4661      	mov	r1, ip
   19bfc:	6011      	str	r1, [r2, #0]
   19bfe:	2284      	movs	r2, #132	; 0x84
   19c00:	4641      	mov	r1, r8
   19c02:	0052      	lsls	r2, r2, #1
   19c04:	50a1      	str	r1, [r4, r2]
   19c06:	2e02      	cmp	r6, #2
   19c08:	d1bb      	bne.n	19b82 <__register_exitproc+0x3a>
   19c0a:	0002      	movs	r2, r0
   19c0c:	465c      	mov	r4, fp
   19c0e:	328d      	adds	r2, #141	; 0x8d
   19c10:	32ff      	adds	r2, #255	; 0xff
   19c12:	6811      	ldr	r1, [r2, #0]
   19c14:	430c      	orrs	r4, r1
   19c16:	6014      	str	r4, [r2, #0]
   19c18:	e7b3      	b.n	19b82 <__register_exitproc+0x3a>
   19c1a:	0020      	movs	r0, r4
   19c1c:	304d      	adds	r0, #77	; 0x4d
   19c1e:	30ff      	adds	r0, #255	; 0xff
   19c20:	50e0      	str	r0, [r4, r3]
   19c22:	e7a7      	b.n	19b74 <__register_exitproc+0x2c>
   19c24:	6828      	ldr	r0, [r5, #0]
   19c26:	f7fe fd61 	bl	186ec <__retarget_lock_release_recursive>
   19c2a:	2001      	movs	r0, #1
   19c2c:	4240      	negs	r0, r0
   19c2e:	e7b1      	b.n	19b94 <__register_exitproc+0x4c>
   19c30:	20000490 	.word	0x20000490
   19c34:	0001b7f8 	.word	0x0001b7f8
   19c38:	000187e1 	.word	0x000187e1

00019c3c <_calloc_r>:
   19c3c:	b510      	push	{r4, lr}
   19c3e:	4351      	muls	r1, r2
   19c40:	f7fe fdd8 	bl	187f4 <_malloc_r>
   19c44:	1e04      	subs	r4, r0, #0
   19c46:	d01c      	beq.n	19c82 <_calloc_r+0x46>
   19c48:	0003      	movs	r3, r0
   19c4a:	3b08      	subs	r3, #8
   19c4c:	685a      	ldr	r2, [r3, #4]
   19c4e:	2303      	movs	r3, #3
   19c50:	439a      	bics	r2, r3
   19c52:	3a04      	subs	r2, #4
   19c54:	2a24      	cmp	r2, #36	; 0x24
   19c56:	d816      	bhi.n	19c86 <_calloc_r+0x4a>
   19c58:	0003      	movs	r3, r0
   19c5a:	2a13      	cmp	r2, #19
   19c5c:	d90d      	bls.n	19c7a <_calloc_r+0x3e>
   19c5e:	2100      	movs	r1, #0
   19c60:	3308      	adds	r3, #8
   19c62:	6001      	str	r1, [r0, #0]
   19c64:	6041      	str	r1, [r0, #4]
   19c66:	2a1b      	cmp	r2, #27
   19c68:	d907      	bls.n	19c7a <_calloc_r+0x3e>
   19c6a:	6081      	str	r1, [r0, #8]
   19c6c:	60c1      	str	r1, [r0, #12]
   19c6e:	2a24      	cmp	r2, #36	; 0x24
   19c70:	d10d      	bne.n	19c8e <_calloc_r+0x52>
   19c72:	0003      	movs	r3, r0
   19c74:	6101      	str	r1, [r0, #16]
   19c76:	3318      	adds	r3, #24
   19c78:	6141      	str	r1, [r0, #20]
   19c7a:	2200      	movs	r2, #0
   19c7c:	601a      	str	r2, [r3, #0]
   19c7e:	605a      	str	r2, [r3, #4]
   19c80:	609a      	str	r2, [r3, #8]
   19c82:	0020      	movs	r0, r4
   19c84:	bd10      	pop	{r4, pc}
   19c86:	2100      	movs	r1, #0
   19c88:	f7f9 ff22 	bl	13ad0 <memset>
   19c8c:	e7f9      	b.n	19c82 <_calloc_r+0x46>
   19c8e:	0003      	movs	r3, r0
   19c90:	3310      	adds	r3, #16
   19c92:	e7f2      	b.n	19c7a <_calloc_r+0x3e>

00019c94 <_close_r>:
   19c94:	2300      	movs	r3, #0
   19c96:	b570      	push	{r4, r5, r6, lr}
   19c98:	4c06      	ldr	r4, [pc, #24]	; (19cb4 <_close_r+0x20>)
   19c9a:	0005      	movs	r5, r0
   19c9c:	0008      	movs	r0, r1
   19c9e:	6023      	str	r3, [r4, #0]
   19ca0:	f7e9 fe06 	bl	38b0 <_close>
   19ca4:	1c43      	adds	r3, r0, #1
   19ca6:	d000      	beq.n	19caa <_close_r+0x16>
   19ca8:	bd70      	pop	{r4, r5, r6, pc}
   19caa:	6823      	ldr	r3, [r4, #0]
   19cac:	2b00      	cmp	r3, #0
   19cae:	d0fb      	beq.n	19ca8 <_close_r+0x14>
   19cb0:	602b      	str	r3, [r5, #0]
   19cb2:	e7f9      	b.n	19ca8 <_close_r+0x14>
   19cb4:	20001e7c 	.word	0x20001e7c

00019cb8 <_fclose_r>:
   19cb8:	b570      	push	{r4, r5, r6, lr}
   19cba:	0005      	movs	r5, r0
   19cbc:	1e0c      	subs	r4, r1, #0
   19cbe:	d040      	beq.n	19d42 <_fclose_r+0x8a>
   19cc0:	2800      	cmp	r0, #0
   19cc2:	d002      	beq.n	19cca <_fclose_r+0x12>
   19cc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   19cc6:	2b00      	cmp	r3, #0
   19cc8:	d03e      	beq.n	19d48 <_fclose_r+0x90>
   19cca:	2601      	movs	r6, #1
   19ccc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   19cce:	4233      	tst	r3, r6
   19cd0:	d133      	bne.n	19d3a <_fclose_r+0x82>
   19cd2:	89a3      	ldrh	r3, [r4, #12]
   19cd4:	059b      	lsls	r3, r3, #22
   19cd6:	d543      	bpl.n	19d60 <_fclose_r+0xa8>
   19cd8:	0021      	movs	r1, r4
   19cda:	0028      	movs	r0, r5
   19cdc:	f7fe f8c0 	bl	17e60 <__sflush_r>
   19ce0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   19ce2:	0006      	movs	r6, r0
   19ce4:	2b00      	cmp	r3, #0
   19ce6:	d004      	beq.n	19cf2 <_fclose_r+0x3a>
   19ce8:	69e1      	ldr	r1, [r4, #28]
   19cea:	0028      	movs	r0, r5
   19cec:	4798      	blx	r3
   19cee:	2800      	cmp	r0, #0
   19cf0:	db44      	blt.n	19d7c <_fclose_r+0xc4>
   19cf2:	89a3      	ldrh	r3, [r4, #12]
   19cf4:	061b      	lsls	r3, r3, #24
   19cf6:	d42a      	bmi.n	19d4e <_fclose_r+0x96>
   19cf8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   19cfa:	2900      	cmp	r1, #0
   19cfc:	d008      	beq.n	19d10 <_fclose_r+0x58>
   19cfe:	0023      	movs	r3, r4
   19d00:	3340      	adds	r3, #64	; 0x40
   19d02:	4299      	cmp	r1, r3
   19d04:	d002      	beq.n	19d0c <_fclose_r+0x54>
   19d06:	0028      	movs	r0, r5
   19d08:	f7fe fa56 	bl	181b8 <_free_r>
   19d0c:	2300      	movs	r3, #0
   19d0e:	6323      	str	r3, [r4, #48]	; 0x30
   19d10:	6c61      	ldr	r1, [r4, #68]	; 0x44
   19d12:	2900      	cmp	r1, #0
   19d14:	d004      	beq.n	19d20 <_fclose_r+0x68>
   19d16:	0028      	movs	r0, r5
   19d18:	f7fe fa4e 	bl	181b8 <_free_r>
   19d1c:	2300      	movs	r3, #0
   19d1e:	6463      	str	r3, [r4, #68]	; 0x44
   19d20:	f7fe f9d0 	bl	180c4 <__sfp_lock_acquire>
   19d24:	2300      	movs	r3, #0
   19d26:	81a3      	strh	r3, [r4, #12]
   19d28:	6e63      	ldr	r3, [r4, #100]	; 0x64
   19d2a:	07db      	lsls	r3, r3, #31
   19d2c:	d514      	bpl.n	19d58 <_fclose_r+0xa0>
   19d2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19d30:	f7fe fcd8 	bl	186e4 <__retarget_lock_close_recursive>
   19d34:	f7fe f9ce 	bl	180d4 <__sfp_lock_release>
   19d38:	e004      	b.n	19d44 <_fclose_r+0x8c>
   19d3a:	220c      	movs	r2, #12
   19d3c:	5ea3      	ldrsh	r3, [r4, r2]
   19d3e:	2b00      	cmp	r3, #0
   19d40:	d1ca      	bne.n	19cd8 <_fclose_r+0x20>
   19d42:	2600      	movs	r6, #0
   19d44:	0030      	movs	r0, r6
   19d46:	bd70      	pop	{r4, r5, r6, pc}
   19d48:	f7fe f98c 	bl	18064 <__sinit>
   19d4c:	e7bd      	b.n	19cca <_fclose_r+0x12>
   19d4e:	6921      	ldr	r1, [r4, #16]
   19d50:	0028      	movs	r0, r5
   19d52:	f7fe fa31 	bl	181b8 <_free_r>
   19d56:	e7cf      	b.n	19cf8 <_fclose_r+0x40>
   19d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19d5a:	f7fe fcc7 	bl	186ec <__retarget_lock_release_recursive>
   19d5e:	e7e6      	b.n	19d2e <_fclose_r+0x76>
   19d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19d62:	f7fe fcc1 	bl	186e8 <__retarget_lock_acquire_recursive>
   19d66:	220c      	movs	r2, #12
   19d68:	5ea3      	ldrsh	r3, [r4, r2]
   19d6a:	2b00      	cmp	r3, #0
   19d6c:	d1b4      	bne.n	19cd8 <_fclose_r+0x20>
   19d6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   19d70:	401e      	ands	r6, r3
   19d72:	d1e6      	bne.n	19d42 <_fclose_r+0x8a>
   19d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19d76:	f7fe fcb9 	bl	186ec <__retarget_lock_release_recursive>
   19d7a:	e7e3      	b.n	19d44 <_fclose_r+0x8c>
   19d7c:	2601      	movs	r6, #1
   19d7e:	4276      	negs	r6, r6
   19d80:	e7b7      	b.n	19cf2 <_fclose_r+0x3a>
   19d82:	46c0      	nop			; (mov r8, r8)

00019d84 <__fputwc>:
   19d84:	b5f0      	push	{r4, r5, r6, r7, lr}
   19d86:	46ce      	mov	lr, r9
   19d88:	4647      	mov	r7, r8
   19d8a:	b580      	push	{r7, lr}
   19d8c:	b085      	sub	sp, #20
   19d8e:	4680      	mov	r8, r0
   19d90:	4689      	mov	r9, r1
   19d92:	0014      	movs	r4, r2
   19d94:	f000 f896 	bl	19ec4 <__locale_mb_cur_max>
   19d98:	2801      	cmp	r0, #1
   19d9a:	d031      	beq.n	19e00 <__fputwc+0x7c>
   19d9c:	0023      	movs	r3, r4
   19d9e:	af03      	add	r7, sp, #12
   19da0:	335c      	adds	r3, #92	; 0x5c
   19da2:	464a      	mov	r2, r9
   19da4:	0039      	movs	r1, r7
   19da6:	4640      	mov	r0, r8
   19da8:	f000 f938 	bl	1a01c <_wcrtomb_r>
   19dac:	0006      	movs	r6, r0
   19dae:	1c43      	adds	r3, r0, #1
   19db0:	d021      	beq.n	19df6 <__fputwc+0x72>
   19db2:	2800      	cmp	r0, #0
   19db4:	d030      	beq.n	19e18 <__fputwc+0x94>
   19db6:	7839      	ldrb	r1, [r7, #0]
   19db8:	2500      	movs	r5, #0
   19dba:	e007      	b.n	19dcc <__fputwc+0x48>
   19dbc:	6823      	ldr	r3, [r4, #0]
   19dbe:	1c5a      	adds	r2, r3, #1
   19dc0:	6022      	str	r2, [r4, #0]
   19dc2:	7019      	strb	r1, [r3, #0]
   19dc4:	3501      	adds	r5, #1
   19dc6:	42b5      	cmp	r5, r6
   19dc8:	d226      	bcs.n	19e18 <__fputwc+0x94>
   19dca:	5d79      	ldrb	r1, [r7, r5]
   19dcc:	68a3      	ldr	r3, [r4, #8]
   19dce:	3b01      	subs	r3, #1
   19dd0:	60a3      	str	r3, [r4, #8]
   19dd2:	2b00      	cmp	r3, #0
   19dd4:	daf2      	bge.n	19dbc <__fputwc+0x38>
   19dd6:	69a2      	ldr	r2, [r4, #24]
   19dd8:	4293      	cmp	r3, r2
   19dda:	db01      	blt.n	19de0 <__fputwc+0x5c>
   19ddc:	290a      	cmp	r1, #10
   19dde:	d1ed      	bne.n	19dbc <__fputwc+0x38>
   19de0:	0022      	movs	r2, r4
   19de2:	4640      	mov	r0, r8
   19de4:	f000 f8bc 	bl	19f60 <__swbuf_r>
   19de8:	1c43      	adds	r3, r0, #1
   19dea:	d1eb      	bne.n	19dc4 <__fputwc+0x40>
   19dec:	b005      	add	sp, #20
   19dee:	bc0c      	pop	{r2, r3}
   19df0:	4690      	mov	r8, r2
   19df2:	4699      	mov	r9, r3
   19df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19df6:	2240      	movs	r2, #64	; 0x40
   19df8:	89a3      	ldrh	r3, [r4, #12]
   19dfa:	4313      	orrs	r3, r2
   19dfc:	81a3      	strh	r3, [r4, #12]
   19dfe:	e7f5      	b.n	19dec <__fputwc+0x68>
   19e00:	464b      	mov	r3, r9
   19e02:	3b01      	subs	r3, #1
   19e04:	2bfe      	cmp	r3, #254	; 0xfe
   19e06:	d8c9      	bhi.n	19d9c <__fputwc+0x18>
   19e08:	466a      	mov	r2, sp
   19e0a:	464b      	mov	r3, r9
   19e0c:	71d3      	strb	r3, [r2, #7]
   19e0e:	79d1      	ldrb	r1, [r2, #7]
   19e10:	af03      	add	r7, sp, #12
   19e12:	7039      	strb	r1, [r7, #0]
   19e14:	2601      	movs	r6, #1
   19e16:	e7cf      	b.n	19db8 <__fputwc+0x34>
   19e18:	4648      	mov	r0, r9
   19e1a:	e7e7      	b.n	19dec <__fputwc+0x68>

00019e1c <_fputwc_r>:
   19e1c:	6e53      	ldr	r3, [r2, #100]	; 0x64
   19e1e:	b570      	push	{r4, r5, r6, lr}
   19e20:	0005      	movs	r5, r0
   19e22:	000e      	movs	r6, r1
   19e24:	0014      	movs	r4, r2
   19e26:	07db      	lsls	r3, r3, #31
   19e28:	d41e      	bmi.n	19e68 <_fputwc_r+0x4c>
   19e2a:	230c      	movs	r3, #12
   19e2c:	5ed2      	ldrsh	r2, [r2, r3]
   19e2e:	b291      	uxth	r1, r2
   19e30:	058b      	lsls	r3, r1, #22
   19e32:	d516      	bpl.n	19e62 <_fputwc_r+0x46>
   19e34:	2380      	movs	r3, #128	; 0x80
   19e36:	019b      	lsls	r3, r3, #6
   19e38:	4219      	tst	r1, r3
   19e3a:	d104      	bne.n	19e46 <_fputwc_r+0x2a>
   19e3c:	431a      	orrs	r2, r3
   19e3e:	81a2      	strh	r2, [r4, #12]
   19e40:	6e62      	ldr	r2, [r4, #100]	; 0x64
   19e42:	4313      	orrs	r3, r2
   19e44:	6663      	str	r3, [r4, #100]	; 0x64
   19e46:	0028      	movs	r0, r5
   19e48:	0022      	movs	r2, r4
   19e4a:	0031      	movs	r1, r6
   19e4c:	f7ff ff9a 	bl	19d84 <__fputwc>
   19e50:	6e63      	ldr	r3, [r4, #100]	; 0x64
   19e52:	0005      	movs	r5, r0
   19e54:	07db      	lsls	r3, r3, #31
   19e56:	d402      	bmi.n	19e5e <_fputwc_r+0x42>
   19e58:	89a3      	ldrh	r3, [r4, #12]
   19e5a:	059b      	lsls	r3, r3, #22
   19e5c:	d508      	bpl.n	19e70 <_fputwc_r+0x54>
   19e5e:	0028      	movs	r0, r5
   19e60:	bd70      	pop	{r4, r5, r6, pc}
   19e62:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19e64:	f7fe fc40 	bl	186e8 <__retarget_lock_acquire_recursive>
   19e68:	230c      	movs	r3, #12
   19e6a:	5ee2      	ldrsh	r2, [r4, r3]
   19e6c:	b291      	uxth	r1, r2
   19e6e:	e7e1      	b.n	19e34 <_fputwc_r+0x18>
   19e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19e72:	f7fe fc3b 	bl	186ec <__retarget_lock_release_recursive>
   19e76:	e7f2      	b.n	19e5e <_fputwc_r+0x42>

00019e78 <_fstat_r>:
   19e78:	2300      	movs	r3, #0
   19e7a:	b570      	push	{r4, r5, r6, lr}
   19e7c:	4c07      	ldr	r4, [pc, #28]	; (19e9c <_fstat_r+0x24>)
   19e7e:	0005      	movs	r5, r0
   19e80:	0008      	movs	r0, r1
   19e82:	0011      	movs	r1, r2
   19e84:	6023      	str	r3, [r4, #0]
   19e86:	f7e9 fd16 	bl	38b6 <_fstat>
   19e8a:	1c43      	adds	r3, r0, #1
   19e8c:	d000      	beq.n	19e90 <_fstat_r+0x18>
   19e8e:	bd70      	pop	{r4, r5, r6, pc}
   19e90:	6823      	ldr	r3, [r4, #0]
   19e92:	2b00      	cmp	r3, #0
   19e94:	d0fb      	beq.n	19e8e <_fstat_r+0x16>
   19e96:	602b      	str	r3, [r5, #0]
   19e98:	e7f9      	b.n	19e8e <_fstat_r+0x16>
   19e9a:	46c0      	nop			; (mov r8, r8)
   19e9c:	20001e7c 	.word	0x20001e7c

00019ea0 <_isatty_r>:
   19ea0:	2300      	movs	r3, #0
   19ea2:	b570      	push	{r4, r5, r6, lr}
   19ea4:	4c06      	ldr	r4, [pc, #24]	; (19ec0 <_isatty_r+0x20>)
   19ea6:	0005      	movs	r5, r0
   19ea8:	0008      	movs	r0, r1
   19eaa:	6023      	str	r3, [r4, #0]
   19eac:	f7e9 fd08 	bl	38c0 <_isatty>
   19eb0:	1c43      	adds	r3, r0, #1
   19eb2:	d000      	beq.n	19eb6 <_isatty_r+0x16>
   19eb4:	bd70      	pop	{r4, r5, r6, pc}
   19eb6:	6823      	ldr	r3, [r4, #0]
   19eb8:	2b00      	cmp	r3, #0
   19eba:	d0fb      	beq.n	19eb4 <_isatty_r+0x14>
   19ebc:	602b      	str	r3, [r5, #0]
   19ebe:	e7f9      	b.n	19eb4 <_isatty_r+0x14>
   19ec0:	20001e7c 	.word	0x20001e7c

00019ec4 <__locale_mb_cur_max>:
   19ec4:	4b05      	ldr	r3, [pc, #20]	; (19edc <__locale_mb_cur_max+0x18>)
   19ec6:	681b      	ldr	r3, [r3, #0]
   19ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   19eca:	2b00      	cmp	r3, #0
   19ecc:	d003      	beq.n	19ed6 <__locale_mb_cur_max+0x12>
   19ece:	2294      	movs	r2, #148	; 0x94
   19ed0:	0052      	lsls	r2, r2, #1
   19ed2:	5c98      	ldrb	r0, [r3, r2]
   19ed4:	4770      	bx	lr
   19ed6:	4b02      	ldr	r3, [pc, #8]	; (19ee0 <__locale_mb_cur_max+0x1c>)
   19ed8:	e7f9      	b.n	19ece <__locale_mb_cur_max+0xa>
   19eda:	46c0      	nop			; (mov r8, r8)
   19edc:	20000064 	.word	0x20000064
   19ee0:	200008a4 	.word	0x200008a4

00019ee4 <_lseek_r>:
   19ee4:	b570      	push	{r4, r5, r6, lr}
   19ee6:	0005      	movs	r5, r0
   19ee8:	0008      	movs	r0, r1
   19eea:	0011      	movs	r1, r2
   19eec:	2200      	movs	r2, #0
   19eee:	4c06      	ldr	r4, [pc, #24]	; (19f08 <_lseek_r+0x24>)
   19ef0:	6022      	str	r2, [r4, #0]
   19ef2:	001a      	movs	r2, r3
   19ef4:	f7e9 fce6 	bl	38c4 <_lseek>
   19ef8:	1c43      	adds	r3, r0, #1
   19efa:	d000      	beq.n	19efe <_lseek_r+0x1a>
   19efc:	bd70      	pop	{r4, r5, r6, pc}
   19efe:	6823      	ldr	r3, [r4, #0]
   19f00:	2b00      	cmp	r3, #0
   19f02:	d0fb      	beq.n	19efc <_lseek_r+0x18>
   19f04:	602b      	str	r3, [r5, #0]
   19f06:	e7f9      	b.n	19efc <_lseek_r+0x18>
   19f08:	20001e7c 	.word	0x20001e7c

00019f0c <__ascii_mbtowc>:
   19f0c:	b082      	sub	sp, #8
   19f0e:	2900      	cmp	r1, #0
   19f10:	d00a      	beq.n	19f28 <__ascii_mbtowc+0x1c>
   19f12:	2a00      	cmp	r2, #0
   19f14:	d00b      	beq.n	19f2e <__ascii_mbtowc+0x22>
   19f16:	2b00      	cmp	r3, #0
   19f18:	d00b      	beq.n	19f32 <__ascii_mbtowc+0x26>
   19f1a:	7813      	ldrb	r3, [r2, #0]
   19f1c:	600b      	str	r3, [r1, #0]
   19f1e:	7810      	ldrb	r0, [r2, #0]
   19f20:	1e43      	subs	r3, r0, #1
   19f22:	4198      	sbcs	r0, r3
   19f24:	b002      	add	sp, #8
   19f26:	4770      	bx	lr
   19f28:	a901      	add	r1, sp, #4
   19f2a:	2a00      	cmp	r2, #0
   19f2c:	d1f3      	bne.n	19f16 <__ascii_mbtowc+0xa>
   19f2e:	2000      	movs	r0, #0
   19f30:	e7f8      	b.n	19f24 <__ascii_mbtowc+0x18>
   19f32:	2002      	movs	r0, #2
   19f34:	4240      	negs	r0, r0
   19f36:	e7f5      	b.n	19f24 <__ascii_mbtowc+0x18>

00019f38 <_read_r>:
   19f38:	b570      	push	{r4, r5, r6, lr}
   19f3a:	0005      	movs	r5, r0
   19f3c:	0008      	movs	r0, r1
   19f3e:	0011      	movs	r1, r2
   19f40:	2200      	movs	r2, #0
   19f42:	4c06      	ldr	r4, [pc, #24]	; (19f5c <_read_r+0x24>)
   19f44:	6022      	str	r2, [r4, #0]
   19f46:	001a      	movs	r2, r3
   19f48:	f7e9 fc56 	bl	37f8 <_read>
   19f4c:	1c43      	adds	r3, r0, #1
   19f4e:	d000      	beq.n	19f52 <_read_r+0x1a>
   19f50:	bd70      	pop	{r4, r5, r6, pc}
   19f52:	6823      	ldr	r3, [r4, #0]
   19f54:	2b00      	cmp	r3, #0
   19f56:	d0fb      	beq.n	19f50 <_read_r+0x18>
   19f58:	602b      	str	r3, [r5, #0]
   19f5a:	e7f9      	b.n	19f50 <_read_r+0x18>
   19f5c:	20001e7c 	.word	0x20001e7c

00019f60 <__swbuf_r>:
   19f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19f62:	0006      	movs	r6, r0
   19f64:	000d      	movs	r5, r1
   19f66:	0014      	movs	r4, r2
   19f68:	2800      	cmp	r0, #0
   19f6a:	d002      	beq.n	19f72 <__swbuf_r+0x12>
   19f6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   19f6e:	2b00      	cmp	r3, #0
   19f70:	d04e      	beq.n	1a010 <__swbuf_r+0xb0>
   19f72:	69a3      	ldr	r3, [r4, #24]
   19f74:	60a3      	str	r3, [r4, #8]
   19f76:	230c      	movs	r3, #12
   19f78:	5ee0      	ldrsh	r0, [r4, r3]
   19f7a:	b281      	uxth	r1, r0
   19f7c:	070b      	lsls	r3, r1, #28
   19f7e:	d53c      	bpl.n	19ffa <__swbuf_r+0x9a>
   19f80:	6923      	ldr	r3, [r4, #16]
   19f82:	2b00      	cmp	r3, #0
   19f84:	d039      	beq.n	19ffa <__swbuf_r+0x9a>
   19f86:	22ff      	movs	r2, #255	; 0xff
   19f88:	b2ef      	uxtb	r7, r5
   19f8a:	4015      	ands	r5, r2
   19f8c:	2280      	movs	r2, #128	; 0x80
   19f8e:	0192      	lsls	r2, r2, #6
   19f90:	4211      	tst	r1, r2
   19f92:	d015      	beq.n	19fc0 <__swbuf_r+0x60>
   19f94:	6822      	ldr	r2, [r4, #0]
   19f96:	6961      	ldr	r1, [r4, #20]
   19f98:	1ad3      	subs	r3, r2, r3
   19f9a:	428b      	cmp	r3, r1
   19f9c:	da1b      	bge.n	19fd6 <__swbuf_r+0x76>
   19f9e:	3301      	adds	r3, #1
   19fa0:	68a1      	ldr	r1, [r4, #8]
   19fa2:	3901      	subs	r1, #1
   19fa4:	60a1      	str	r1, [r4, #8]
   19fa6:	1c51      	adds	r1, r2, #1
   19fa8:	6021      	str	r1, [r4, #0]
   19faa:	7017      	strb	r7, [r2, #0]
   19fac:	6962      	ldr	r2, [r4, #20]
   19fae:	429a      	cmp	r2, r3
   19fb0:	d01a      	beq.n	19fe8 <__swbuf_r+0x88>
   19fb2:	89a3      	ldrh	r3, [r4, #12]
   19fb4:	07db      	lsls	r3, r3, #31
   19fb6:	d501      	bpl.n	19fbc <__swbuf_r+0x5c>
   19fb8:	2d0a      	cmp	r5, #10
   19fba:	d015      	beq.n	19fe8 <__swbuf_r+0x88>
   19fbc:	0028      	movs	r0, r5
   19fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19fc0:	4302      	orrs	r2, r0
   19fc2:	6e61      	ldr	r1, [r4, #100]	; 0x64
   19fc4:	81a2      	strh	r2, [r4, #12]
   19fc6:	4a14      	ldr	r2, [pc, #80]	; (1a018 <__swbuf_r+0xb8>)
   19fc8:	400a      	ands	r2, r1
   19fca:	6662      	str	r2, [r4, #100]	; 0x64
   19fcc:	6961      	ldr	r1, [r4, #20]
   19fce:	6822      	ldr	r2, [r4, #0]
   19fd0:	1ad3      	subs	r3, r2, r3
   19fd2:	428b      	cmp	r3, r1
   19fd4:	dbe3      	blt.n	19f9e <__swbuf_r+0x3e>
   19fd6:	0021      	movs	r1, r4
   19fd8:	0030      	movs	r0, r6
   19fda:	f7fd ffe9 	bl	17fb0 <_fflush_r>
   19fde:	2800      	cmp	r0, #0
   19fe0:	d108      	bne.n	19ff4 <__swbuf_r+0x94>
   19fe2:	6822      	ldr	r2, [r4, #0]
   19fe4:	2301      	movs	r3, #1
   19fe6:	e7db      	b.n	19fa0 <__swbuf_r+0x40>
   19fe8:	0021      	movs	r1, r4
   19fea:	0030      	movs	r0, r6
   19fec:	f7fd ffe0 	bl	17fb0 <_fflush_r>
   19ff0:	2800      	cmp	r0, #0
   19ff2:	d0e3      	beq.n	19fbc <__swbuf_r+0x5c>
   19ff4:	2501      	movs	r5, #1
   19ff6:	426d      	negs	r5, r5
   19ff8:	e7e0      	b.n	19fbc <__swbuf_r+0x5c>
   19ffa:	0021      	movs	r1, r4
   19ffc:	0030      	movs	r0, r6
   19ffe:	f7fc fe43 	bl	16c88 <__swsetup_r>
   1a002:	2800      	cmp	r0, #0
   1a004:	d1f6      	bne.n	19ff4 <__swbuf_r+0x94>
   1a006:	230c      	movs	r3, #12
   1a008:	5ee0      	ldrsh	r0, [r4, r3]
   1a00a:	6923      	ldr	r3, [r4, #16]
   1a00c:	b281      	uxth	r1, r0
   1a00e:	e7ba      	b.n	19f86 <__swbuf_r+0x26>
   1a010:	f7fe f828 	bl	18064 <__sinit>
   1a014:	e7ad      	b.n	19f72 <__swbuf_r+0x12>
   1a016:	46c0      	nop			; (mov r8, r8)
   1a018:	ffffdfff 	.word	0xffffdfff

0001a01c <_wcrtomb_r>:
   1a01c:	b570      	push	{r4, r5, r6, lr}
   1a01e:	001d      	movs	r5, r3
   1a020:	4b11      	ldr	r3, [pc, #68]	; (1a068 <_wcrtomb_r+0x4c>)
   1a022:	b084      	sub	sp, #16
   1a024:	681b      	ldr	r3, [r3, #0]
   1a026:	0004      	movs	r4, r0
   1a028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1a02a:	2900      	cmp	r1, #0
   1a02c:	d00e      	beq.n	1a04c <_wcrtomb_r+0x30>
   1a02e:	2b00      	cmp	r3, #0
   1a030:	d016      	beq.n	1a060 <_wcrtomb_r+0x44>
   1a032:	20e0      	movs	r0, #224	; 0xe0
   1a034:	581e      	ldr	r6, [r3, r0]
   1a036:	002b      	movs	r3, r5
   1a038:	0020      	movs	r0, r4
   1a03a:	47b0      	blx	r6
   1a03c:	1c43      	adds	r3, r0, #1
   1a03e:	d103      	bne.n	1a048 <_wcrtomb_r+0x2c>
   1a040:	2300      	movs	r3, #0
   1a042:	602b      	str	r3, [r5, #0]
   1a044:	338a      	adds	r3, #138	; 0x8a
   1a046:	6023      	str	r3, [r4, #0]
   1a048:	b004      	add	sp, #16
   1a04a:	bd70      	pop	{r4, r5, r6, pc}
   1a04c:	2b00      	cmp	r3, #0
   1a04e:	d009      	beq.n	1a064 <_wcrtomb_r+0x48>
   1a050:	22e0      	movs	r2, #224	; 0xe0
   1a052:	a901      	add	r1, sp, #4
   1a054:	589e      	ldr	r6, [r3, r2]
   1a056:	0020      	movs	r0, r4
   1a058:	002b      	movs	r3, r5
   1a05a:	2200      	movs	r2, #0
   1a05c:	47b0      	blx	r6
   1a05e:	e7ed      	b.n	1a03c <_wcrtomb_r+0x20>
   1a060:	4b02      	ldr	r3, [pc, #8]	; (1a06c <_wcrtomb_r+0x50>)
   1a062:	e7e6      	b.n	1a032 <_wcrtomb_r+0x16>
   1a064:	4b01      	ldr	r3, [pc, #4]	; (1a06c <_wcrtomb_r+0x50>)
   1a066:	e7f3      	b.n	1a050 <_wcrtomb_r+0x34>
   1a068:	20000064 	.word	0x20000064
   1a06c:	200008a4 	.word	0x200008a4

0001a070 <__ascii_wctomb>:
   1a070:	2900      	cmp	r1, #0
   1a072:	d004      	beq.n	1a07e <__ascii_wctomb+0xe>
   1a074:	2aff      	cmp	r2, #255	; 0xff
   1a076:	d804      	bhi.n	1a082 <__ascii_wctomb+0x12>
   1a078:	2001      	movs	r0, #1
   1a07a:	700a      	strb	r2, [r1, #0]
   1a07c:	4770      	bx	lr
   1a07e:	2000      	movs	r0, #0
   1a080:	e7fc      	b.n	1a07c <__ascii_wctomb+0xc>
   1a082:	238a      	movs	r3, #138	; 0x8a
   1a084:	6003      	str	r3, [r0, #0]
   1a086:	2001      	movs	r0, #1
   1a088:	4240      	negs	r0, r0
   1a08a:	e7f7      	b.n	1a07c <__ascii_wctomb+0xc>

0001a08c <__aeabi_dcmpun>:
   1a08c:	b570      	push	{r4, r5, r6, lr}
   1a08e:	4e0e      	ldr	r6, [pc, #56]	; (1a0c8 <__aeabi_dcmpun+0x3c>)
   1a090:	030d      	lsls	r5, r1, #12
   1a092:	031c      	lsls	r4, r3, #12
   1a094:	0049      	lsls	r1, r1, #1
   1a096:	005b      	lsls	r3, r3, #1
   1a098:	0b2d      	lsrs	r5, r5, #12
   1a09a:	0d49      	lsrs	r1, r1, #21
   1a09c:	0b24      	lsrs	r4, r4, #12
   1a09e:	0d5b      	lsrs	r3, r3, #21
   1a0a0:	42b1      	cmp	r1, r6
   1a0a2:	d004      	beq.n	1a0ae <__aeabi_dcmpun+0x22>
   1a0a4:	4908      	ldr	r1, [pc, #32]	; (1a0c8 <__aeabi_dcmpun+0x3c>)
   1a0a6:	2000      	movs	r0, #0
   1a0a8:	428b      	cmp	r3, r1
   1a0aa:	d008      	beq.n	1a0be <__aeabi_dcmpun+0x32>
   1a0ac:	bd70      	pop	{r4, r5, r6, pc}
   1a0ae:	4305      	orrs	r5, r0
   1a0b0:	2001      	movs	r0, #1
   1a0b2:	2d00      	cmp	r5, #0
   1a0b4:	d1fa      	bne.n	1a0ac <__aeabi_dcmpun+0x20>
   1a0b6:	4904      	ldr	r1, [pc, #16]	; (1a0c8 <__aeabi_dcmpun+0x3c>)
   1a0b8:	2000      	movs	r0, #0
   1a0ba:	428b      	cmp	r3, r1
   1a0bc:	d1f6      	bne.n	1a0ac <__aeabi_dcmpun+0x20>
   1a0be:	4314      	orrs	r4, r2
   1a0c0:	0020      	movs	r0, r4
   1a0c2:	1e44      	subs	r4, r0, #1
   1a0c4:	41a0      	sbcs	r0, r4
   1a0c6:	e7f1      	b.n	1a0ac <__aeabi_dcmpun+0x20>
   1a0c8:	000007ff 	.word	0x000007ff

0001a0cc <__aeabi_i2d>:
   1a0cc:	b570      	push	{r4, r5, r6, lr}
   1a0ce:	2800      	cmp	r0, #0
   1a0d0:	d030      	beq.n	1a134 <__aeabi_i2d+0x68>
   1a0d2:	17c3      	asrs	r3, r0, #31
   1a0d4:	18c4      	adds	r4, r0, r3
   1a0d6:	405c      	eors	r4, r3
   1a0d8:	0fc5      	lsrs	r5, r0, #31
   1a0da:	0020      	movs	r0, r4
   1a0dc:	f7f9 fae6 	bl	136ac <__clzsi2>
   1a0e0:	4b17      	ldr	r3, [pc, #92]	; (1a140 <__aeabi_i2d+0x74>)
   1a0e2:	4a18      	ldr	r2, [pc, #96]	; (1a144 <__aeabi_i2d+0x78>)
   1a0e4:	1a1b      	subs	r3, r3, r0
   1a0e6:	1ad2      	subs	r2, r2, r3
   1a0e8:	2a1f      	cmp	r2, #31
   1a0ea:	dd18      	ble.n	1a11e <__aeabi_i2d+0x52>
   1a0ec:	4a16      	ldr	r2, [pc, #88]	; (1a148 <__aeabi_i2d+0x7c>)
   1a0ee:	1ad2      	subs	r2, r2, r3
   1a0f0:	4094      	lsls	r4, r2
   1a0f2:	2200      	movs	r2, #0
   1a0f4:	0324      	lsls	r4, r4, #12
   1a0f6:	055b      	lsls	r3, r3, #21
   1a0f8:	0b24      	lsrs	r4, r4, #12
   1a0fa:	0d5b      	lsrs	r3, r3, #21
   1a0fc:	2100      	movs	r1, #0
   1a0fe:	0010      	movs	r0, r2
   1a100:	0324      	lsls	r4, r4, #12
   1a102:	0d0a      	lsrs	r2, r1, #20
   1a104:	0b24      	lsrs	r4, r4, #12
   1a106:	0512      	lsls	r2, r2, #20
   1a108:	4322      	orrs	r2, r4
   1a10a:	4c10      	ldr	r4, [pc, #64]	; (1a14c <__aeabi_i2d+0x80>)
   1a10c:	051b      	lsls	r3, r3, #20
   1a10e:	4022      	ands	r2, r4
   1a110:	4313      	orrs	r3, r2
   1a112:	005b      	lsls	r3, r3, #1
   1a114:	07ed      	lsls	r5, r5, #31
   1a116:	085b      	lsrs	r3, r3, #1
   1a118:	432b      	orrs	r3, r5
   1a11a:	0019      	movs	r1, r3
   1a11c:	bd70      	pop	{r4, r5, r6, pc}
   1a11e:	0021      	movs	r1, r4
   1a120:	4091      	lsls	r1, r2
   1a122:	000a      	movs	r2, r1
   1a124:	210b      	movs	r1, #11
   1a126:	1a08      	subs	r0, r1, r0
   1a128:	40c4      	lsrs	r4, r0
   1a12a:	055b      	lsls	r3, r3, #21
   1a12c:	0324      	lsls	r4, r4, #12
   1a12e:	0b24      	lsrs	r4, r4, #12
   1a130:	0d5b      	lsrs	r3, r3, #21
   1a132:	e7e3      	b.n	1a0fc <__aeabi_i2d+0x30>
   1a134:	2500      	movs	r5, #0
   1a136:	2300      	movs	r3, #0
   1a138:	2400      	movs	r4, #0
   1a13a:	2200      	movs	r2, #0
   1a13c:	e7de      	b.n	1a0fc <__aeabi_i2d+0x30>
   1a13e:	46c0      	nop			; (mov r8, r8)
   1a140:	0000041e 	.word	0x0000041e
   1a144:	00000433 	.word	0x00000433
   1a148:	00000413 	.word	0x00000413
   1a14c:	800fffff 	.word	0x800fffff
   1a150:	0000045c 	.word	0x0000045c
   1a154:	000006a6 	.word	0x000006a6
   1a158:	000006a6 	.word	0x000006a6
   1a15c:	000006a6 	.word	0x000006a6
   1a160:	000006a6 	.word	0x000006a6
   1a164:	000006a6 	.word	0x000006a6
   1a168:	000006a6 	.word	0x000006a6
   1a16c:	000006a6 	.word	0x000006a6
   1a170:	000006a6 	.word	0x000006a6
   1a174:	000006a6 	.word	0x000006a6
   1a178:	000006a6 	.word	0x000006a6
   1a17c:	000006a6 	.word	0x000006a6
   1a180:	000006a6 	.word	0x000006a6
   1a184:	000006a6 	.word	0x000006a6
   1a188:	000006a6 	.word	0x000006a6
   1a18c:	000006a6 	.word	0x000006a6
   1a190:	00000444 	.word	0x00000444
   1a194:	000006a6 	.word	0x000006a6
   1a198:	000006a6 	.word	0x000006a6
   1a19c:	000006a6 	.word	0x000006a6
   1a1a0:	000006a6 	.word	0x000006a6
   1a1a4:	000006a6 	.word	0x000006a6
   1a1a8:	000006a6 	.word	0x000006a6
   1a1ac:	000006a6 	.word	0x000006a6
   1a1b0:	000006a6 	.word	0x000006a6
   1a1b4:	000006a6 	.word	0x000006a6
   1a1b8:	000006a6 	.word	0x000006a6
   1a1bc:	000006a6 	.word	0x000006a6
   1a1c0:	000006a6 	.word	0x000006a6
   1a1c4:	000006a6 	.word	0x000006a6
   1a1c8:	000006a6 	.word	0x000006a6
   1a1cc:	000006a6 	.word	0x000006a6
   1a1d0:	00000454 	.word	0x00000454
   1a1d4:	000006a6 	.word	0x000006a6
   1a1d8:	000006a6 	.word	0x000006a6
   1a1dc:	000006a6 	.word	0x000006a6
   1a1e0:	000006a6 	.word	0x000006a6
   1a1e4:	000006a6 	.word	0x000006a6
   1a1e8:	000006a6 	.word	0x000006a6
   1a1ec:	000006a6 	.word	0x000006a6
   1a1f0:	000006a6 	.word	0x000006a6
   1a1f4:	000006a6 	.word	0x000006a6
   1a1f8:	000006a6 	.word	0x000006a6
   1a1fc:	000006a6 	.word	0x000006a6
   1a200:	000006a6 	.word	0x000006a6
   1a204:	000006a6 	.word	0x000006a6
   1a208:	000006a6 	.word	0x000006a6
   1a20c:	000006a6 	.word	0x000006a6
   1a210:	0000044c 	.word	0x0000044c
   1a214:	00000464 	.word	0x00000464
   1a218:	0000042c 	.word	0x0000042c
   1a21c:	0000043c 	.word	0x0000043c
   1a220:	00000434 	.word	0x00000434
   1a224:	0000ffff 	.word	0x0000ffff
   1a228:	0000ffff 	.word	0x0000ffff
   1a22c:	00000004 	.word	0x00000004
   1a230:	00000005 	.word	0x00000005
   1a234:	00000006 	.word	0x00000006
   1a238:	00000007 	.word	0x00000007
   1a23c:	00000020 	.word	0x00000020
   1a240:	0000ffff 	.word	0x0000ffff
   1a244:	00000022 	.word	0x00000022
   1a248:	00000023 	.word	0x00000023
   1a24c:	0000ffff 	.word	0x0000ffff
   1a250:	0000ffff 	.word	0x0000ffff
   1a254:	0000ffff 	.word	0x0000ffff
   1a258:	0000ffff 	.word	0x0000ffff
   1a25c:	00000008 	.word	0x00000008
   1a260:	00000009 	.word	0x00000009
   1a264:	0000000a 	.word	0x0000000a
   1a268:	0000000b 	.word	0x0000000b
   1a26c:	0000ffff 	.word	0x0000ffff
   1a270:	0000ffff 	.word	0x0000ffff
   1a274:	0000ffff 	.word	0x0000ffff
   1a278:	0000ffff 	.word	0x0000ffff
   1a27c:	00000c28 	.word	0x00000c28
   1a280:	00000c28 	.word	0x00000c28
   1a284:	00000bf6 	.word	0x00000bf6
   1a288:	00000c28 	.word	0x00000c28
   1a28c:	00000bf6 	.word	0x00000bf6
   1a290:	00000bdc 	.word	0x00000bdc
   1a294:	00000bdc 	.word	0x00000bdc
   1a298:	00000c28 	.word	0x00000c28
   1a29c:	00000c28 	.word	0x00000c28
   1a2a0:	00000c28 	.word	0x00000c28
   1a2a4:	00000c28 	.word	0x00000c28
   1a2a8:	00000c28 	.word	0x00000c28
   1a2ac:	00000c28 	.word	0x00000c28
   1a2b0:	00000c28 	.word	0x00000c28
   1a2b4:	00000c28 	.word	0x00000c28
   1a2b8:	00000c28 	.word	0x00000c28
   1a2bc:	00000c28 	.word	0x00000c28
   1a2c0:	00000c28 	.word	0x00000c28
   1a2c4:	00000c28 	.word	0x00000c28
   1a2c8:	00000c28 	.word	0x00000c28
   1a2cc:	00000c28 	.word	0x00000c28
   1a2d0:	00000c28 	.word	0x00000c28
   1a2d4:	00000c28 	.word	0x00000c28
   1a2d8:	00000c28 	.word	0x00000c28
   1a2dc:	00000c28 	.word	0x00000c28
   1a2e0:	00000c28 	.word	0x00000c28
   1a2e4:	00000bf6 	.word	0x00000bf6
   1a2e8:	00000c28 	.word	0x00000c28
   1a2ec:	00000bf6 	.word	0x00000bf6
   1a2f0:	00000c28 	.word	0x00000c28
   1a2f4:	00000c28 	.word	0x00000c28
   1a2f8:	00000c28 	.word	0x00000c28
   1a2fc:	00000c28 	.word	0x00000c28
   1a300:	00000c28 	.word	0x00000c28
   1a304:	00000c28 	.word	0x00000c28
   1a308:	00000c28 	.word	0x00000c28
   1a30c:	00000c28 	.word	0x00000c28
   1a310:	00000c28 	.word	0x00000c28
   1a314:	00000c28 	.word	0x00000c28
   1a318:	00000c28 	.word	0x00000c28
   1a31c:	00000c28 	.word	0x00000c28
   1a320:	00000c28 	.word	0x00000c28
   1a324:	00000c28 	.word	0x00000c28
   1a328:	00000c28 	.word	0x00000c28
   1a32c:	00000c28 	.word	0x00000c28
   1a330:	00000c28 	.word	0x00000c28
   1a334:	00000c28 	.word	0x00000c28
   1a338:	00000c28 	.word	0x00000c28
   1a33c:	00000c28 	.word	0x00000c28
   1a340:	00000c28 	.word	0x00000c28
   1a344:	00000c28 	.word	0x00000c28
   1a348:	00000c28 	.word	0x00000c28
   1a34c:	00000c28 	.word	0x00000c28
   1a350:	00000c28 	.word	0x00000c28
   1a354:	00000c28 	.word	0x00000c28
   1a358:	00000c28 	.word	0x00000c28
   1a35c:	00000c28 	.word	0x00000c28
   1a360:	00000c28 	.word	0x00000c28
   1a364:	00000c28 	.word	0x00000c28
   1a368:	00000c28 	.word	0x00000c28
   1a36c:	00000c28 	.word	0x00000c28
   1a370:	00000c28 	.word	0x00000c28
   1a374:	00000c28 	.word	0x00000c28
   1a378:	00000c28 	.word	0x00000c28
   1a37c:	00000bf6 	.word	0x00000bf6
   1a380:	00000bf6 	.word	0x00000bf6
   1a384:	00000bfe 	.word	0x00000bfe
   1a388:	00000bfe 	.word	0x00000bfe
   1a38c:	00000bfe 	.word	0x00000bfe
   1a390:	00000bfe 	.word	0x00000bfe
   1a394:	42000000 	.word	0x42000000
   1a398:	42000400 	.word	0x42000400
   1a39c:	42000800 	.word	0x42000800
   1a3a0:	42000c00 	.word	0x42000c00
   1a3a4:	42001000 	.word	0x42001000
   1a3a8:	43000400 	.word	0x43000400
   1a3ac:	000029ee 	.word	0x000029ee
   1a3b0:	000029ea 	.word	0x000029ea
   1a3b4:	000029ea 	.word	0x000029ea
   1a3b8:	00002a50 	.word	0x00002a50
   1a3bc:	00002a50 	.word	0x00002a50
   1a3c0:	00002a04 	.word	0x00002a04
   1a3c4:	000029f4 	.word	0x000029f4
   1a3c8:	00002a0a 	.word	0x00002a0a
   1a3cc:	00002a3e 	.word	0x00002a3e
   1a3d0:	00002bf4 	.word	0x00002bf4
   1a3d4:	00002bd4 	.word	0x00002bd4
   1a3d8:	00002bd4 	.word	0x00002bd4
   1a3dc:	00002c6e 	.word	0x00002c6e
   1a3e0:	00002be6 	.word	0x00002be6
   1a3e4:	00002c02 	.word	0x00002c02
   1a3e8:	00002bd8 	.word	0x00002bd8
   1a3ec:	00002c10 	.word	0x00002c10
   1a3f0:	00002c52 	.word	0x00002c52
   1a3f4:	00002cac 	.word	0x00002cac
   1a3f8:	00002cee 	.word	0x00002cee
   1a3fc:	00002cee 	.word	0x00002cee
   1a400:	00002cee 	.word	0x00002cee
   1a404:	00002c9e 	.word	0x00002c9e
   1a408:	00002cba 	.word	0x00002cba
   1a40c:	00002c90 	.word	0x00002c90
   1a410:	00002cc8 	.word	0x00002cc8
   1a414:	00002cde 	.word	0x00002cde
   1a418:	00003496 	.word	0x00003496
   1a41c:	0000358c 	.word	0x0000358c
   1a420:	00003596 	.word	0x00003596
   1a424:	000035a0 	.word	0x000035a0
   1a428:	000035aa 	.word	0x000035aa
   1a42c:	000035dc 	.word	0x000035dc
   1a430:	000035e6 	.word	0x000035e6
   1a434:	000035f0 	.word	0x000035f0
   1a438:	000035fa 	.word	0x000035fa
   1a43c:	00003604 	.word	0x00003604
   1a440:	42002000 	.word	0x42002000
   1a444:	42002400 	.word	0x42002400
   1a448:	42002800 	.word	0x42002800
   1a44c:	42002c00 	.word	0x42002c00
   1a450:	43000800 	.word	0x43000800
   1a454:	00000002 	.word	0x00000002
   1a458:	00000100 	.word	0x00000100
   1a45c:	00000002 	.word	0x00000002
   1a460:	00000200 	.word	0x00000200
   1a464:	00000002 	.word	0x00000002
   1a468:	00000400 	.word	0x00000400
   1a46c:	00000002 	.word	0x00000002
   1a470:	00000800 	.word	0x00000800
   1a474:	00000003 	.word	0x00000003
   1a478:	00000004 	.word	0x00000004

0001a47c <AdvChannels923JP>:
   1a47c:	3706ea00 3706ea00 ff100101 3709f740     ...7...7....@..7
   1a48c:	3709f740 ff100101                       @..7....

0001a494 <DefaultChannels923JP>:
   1a494:	50015001                                .P.P

0001a498 <DefaultDrParamsJP>:
   1a498:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1a4a8:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1a4b8:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1a4c8:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001a4d8 <SubBandDutyCycleJP923>:
   1a4d8:	000a0064                                d...

0001a4dc <SubBandParamsJP923>:
   1a4dc:	36d61600 36f7a7c0 00000000 36fab500     ...6...6.......6
   1a4ec:	37502800 00000000                       .(P7....

0001a4f4 <pds_reg_jpn_fid1_item_list>:
   1a4f4:	2000122f 00200007 2000124f 25c00107     /.. .. .O.. ...%

0001a504 <taskHandlers>:
   1a504:	000083d9 0000f74d 0000ed41 00007699     ....M...A....v..
   1a514:	0000990d                                ....

0001a518 <tc_interrupt_vectors.13496>:
   1a518:	14131211 00000015 00008cfc 00008d0c     ................
   1a528:	00008d14 00008d1c 00008d24 00008d2c     ........$...,...
   1a538:	00008d34 00008d3c 00008d44 00008d04     4...<...D.......
   1a548:	00008d5c 00008d54 00008d5c 00008d4c     \...T...\...L...
   1a558:	00008fb2 00008fbe 00008fec 00008ff8     ................
   1a568:	00009004 0000906e 0000903a 6e550a0d     ....n...:.....Un
   1a578:	656c6261 206f7420 72617473 65632074     able to start ce
   1a588:	66697472 74616369 206e6f69 656d6974     rtification time
   1a598:	50202e72 6320736c 6b636568 00000000     r. Pls check....
   1a5a8:	7265430a 69666974 69746163 63206e6f     .Certification c
   1a5b8:	6f6e6e61 65622074 6e757220 726f6620     annot be run for
   1a5c8:	65687420 72756320 746e6572 67657220      the current reg
   1a5d8:	616e6f69 6162206c 6320646e 69666e6f     ional band confi
   1a5e8:	61727567 6e6f6974 00000d0a 6172460a     guration.....Fra
   1a5f8:	5320656d 3a746e65 00000000 00007830     me Sent:....0x..
   1a608:	78323025 00000000 202a2a2a 65636552     %02x....*** Rece
   1a618:	64657669 204c4420 61746144 2a2a2a20     ived DL Data ***
   1a628:	00000d0a 6172460a 5220656d 69656365     .....Frame Recei
   1a638:	20646576 70207461 2074726f 0d0a6425     ved at port %d..
   1a648:	00000000 6172460a 4c20656d 74676e65     .....Frame Lengt
   1a658:	202d2068 0d0a6425 00000000 6464410a     h - %d.......Add
   1a668:	73736572 30202d20 786c2578 00000d0a     ress - 0x%lx....
   1a678:	7961500a 64616f6c 0000203a 00007825     .Payload: ..%x..
   1a688:	2a2a0a0d 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1a698:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1a6a8:	65636552 64657669 4b434120 726f6620     Received ACK for
   1a6b8:	6e6f4320 6d726966 64206465 0d617461      Confirmed data.
   1a6c8:	00000000 414d0a0d 4f4e2043 2d20214b     ......MAC NOK! -
   1a6d8:	00642520 6e617254 73696d73 6e6f6973      %d.Transmission
   1a6e8:	63755320 73736563 0000000d 2a2a0d0a      Success......**
   1a6f8:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a708:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a718:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0a2a2a2a     ***************.
   1a728:	0000000d 65540a0d 4d207473 2065646f     ......Test Mode 
   1a738:	69746341 65746176 00000d64 696f4a0a     Activated....Joi
   1a748:	676e696e 63755320 73736563 0a6c7566     ning Successful.
   1a758:	0000000d 4f525245 203a2052 62616e55     ....ERROR : Unab
   1a768:	7420656c 7473206f 20747261 74726543     le to start Cert
   1a778:	63696669 6f697461 6954206e 0d72656d     ification Timer.
   1a788:	00000000 41544f0a 6f4a2041 52206e69     .....OTAA Join R
   1a798:	65757165 53207473 0a746e65 0000000d     equest Sent.....
   1a7a8:	2a2a0d0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1a7b8:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a7c8:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a7d8:	2a2a2a2a 2a2a2a2a 000d0a2a 726f6c0a     *********....lor
   1a7e8:	6e617761 6375735f 73736563 00000d0a     awan_success....
   1a7f8:	726f6c0a 6e617761 6174735f 3a206574     .lorawan_state :
   1a808:	61747320 425f6b63 0a797375 0000000d      stack_Busy.....
   1a818:	7665640a 5f656369 5f746f6e 6e696f6a     .device_not_join
   1a828:	745f6465 656e5f6f 726f7774 000d0a6b     ed_to_network...
   1a838:	766e690a 64696c61 7261705f 74656d61     .invalid_paramet
   1a848:	0d0a7265 00000000 79656b0a 6f6e5f73     er.......keys_no
   1a858:	6e695f74 61697469 657a696c 000d0a64     t_initialized...
   1a868:	6c69730a 5f746e65 656d6d69 74616964     .silent_immediat
   1a878:	5f796c65 69746361 0d0a6576 00000000     ely_active......
   1a888:	6172660a 6f63656d 65746e75 72655f72     .framecounter_er
   1a898:	5f726f72 6f6a6572 6e5f6e69 65646565     ror_rejoin_neede
   1a8a8:	000d0a64 766e690a 64696c61 6675625f     d....invalid_buf
   1a8b8:	5f726566 676e656c 0d0a6874 00000000     fer_length......
   1a8c8:	43414d0a 7561705f 0a646573 0000000d     .MAC_paused.....
   1a8d8:	5f6f6e0a 65657266 6168635f 6c656e6e     .no_free_channel
   1a8e8:	6f665f73 0a646e75 0000000d 7165720a     s_found......req
   1a8f8:	74736575 766e695f 64696c61 00000d0a     uest_invalid....
   1a908:	6572700a 6f6a5f76 725f6e69 65757165     .prev_join_reque
   1a918:	695f7473 72705f6e 6572676f 0d0a7373     st_in_progress..
   1a928:	00000000 7165720a 74736575 6961665f     .....request_fai
   1a938:	2064656c 0d0a6425 00000000 00009410     led %d..........
   1a948:	00009348 00009350 00009358 00009360     H...P...X...`...
   1a958:	00009368 00009370 00009378 000092e4     h...p...x.......
   1a968:	00009380 00009388 00009390 00009398     ................
   1a978:	000093a0 000093a8 000093b0 000093b8     ................
   1a988:	000093c0 000093c8 000093d0 000093d8     ................
   1a998:	000093e0 00009410 000093e8 000093f0     ................
   1a9a8:	000093f8 00009400 00009410 00009410     ................
   1a9b8:	00009410 00009408 0000944c 00009454     ........L...T...
   1a9c8:	0000945c 00009464 0000946c 0000947c     \...d...l...|...
   1a9d8:	00009484 0000948c 00009428 00009494     ........(.......
   1a9e8:	0000949c 000094a4 000094ac 000094b4     ................
   1a9f8:	000094bc 000094c4 000094cc 000094d4     ................
   1aa08:	000094dc 000094e4 000094ec 000094f4     ................
   1aa18:	00009524 000094fc 00009504 0000950c     $...............
   1aa28:	00009514 00009474 00009524 00009524     ....t...$...$...
   1aa38:	0000951c 00009d80 00009d90 00009d98     ................
   1aa48:	00009da0 00009da8 00009db0 00009db8     ................
   1aa58:	00009dc0 00009dc8 00009d88 00009de0     ................
   1aa68:	00009dd8 00009de0 00009dd0              ............

0001aa74 <appTaskHandlers>:
   1aa74:	0000962d 00009ed5 6c730a0d 5f706565     -.........sleep_
   1aa84:	25206b6f 6d20646c 000a0d73              ok %ld ms...

0001aa90 <bandStrings>:
   1aa90:	0001b464 0001ae70 0001ae84 0001ae90     d...p...........

0001aaa0 <demoMcastAppsKey>:
   1aaa0:	16157e2b a6d2ae28 16157e2b a6d2ae28     +~..(...+~..(...

0001aab0 <demoMcastNwksKey>:
   1aab0:	27268f3c b7e3bf39 992608bc 4d50d01a     <.&'9.....&...PM
   1aac0:	2e2e6425 00000000 41520d0a 5f4f4944     %d........RADIO_
   1aad0:	445f4f4e 20415441 00000d0a 41520d0a     NO_DATA ......RA
   1aae0:	5f4f4944 41544144 5a49535f 0d0a2045     DIO_DATA_SIZE ..
   1aaf0:	00000000 41520d0a 5f4f4944 41564e49     ......RADIO_INVA
   1ab00:	5f44494c 20514552 00000d0a 41520d0a     LID_REQ ......RA
   1ab10:	5f4f4944 59535542 000d0a20 41520d0a     DIO_BUSY .....RA
   1ab20:	5f4f4944 5f54554f 525f464f 45474e41     DIO_OUT_OF_RANGE
   1ab30:	000d0a20 41520d0a 5f4f4944 55534e55      .....RADIO_UNSU
   1ab40:	524f5050 5f444554 52545441 000d0a20     PPORTED_ATTR ...
   1ab50:	41520d0a 5f4f4944 4e414843 5f4c454e     ..RADIO_CHANNEL_
   1ab60:	59535542 000d0a20 574e0d0a 4f4e5f4b     BUSY .....NWK_NO
   1ab70:	4f4a5f54 44454e49 000d0a20 4e490d0a     T_JOINED .....IN
   1ab80:	494c4156 41505f44 454d4152 20524554     VALID_PARAMETER 
   1ab90:	00000d0a 454b0d0a 4e5f5359 495f544f     ......KEYS_NOT_I
   1aba0:	4954494e 5a494c41 0a204445 0000000d     NITIALIZED .....
   1abb0:	49530d0a 544e454c 4d4d495f 41494445     ..SILENT_IMMEDIA
   1abc0:	594c4554 5443415f 0a455649 0000000d     TELY_ACTIVE.....
   1abd0:	43460d0a 5f52544e 4f525245 45525f52     ..FCNTR_ERROR_RE
   1abe0:	4e494f4a 45454e5f 20444544 00000d0a     JOIN_NEEDED ....
   1abf0:	4e490d0a 494c4156 55425f44 52454646     ..INVALID_BUFFER
   1ac00:	4e454c5f 20485447 00000d0a 414d0d0a     _LENGTH ......MA
   1ac10:	41505f43 44455355 0d0a2020 00000000     C_PAUSED  ......
   1ac20:	4f4e0d0a 4148435f 4c454e4e 4f465f53     ..NO_CHANNELS_FO
   1ac30:	20444e55 00000d0a 55420d0a 0d0a5953     UND ......BUSY..
   1ac40:	00000000 4f4e0d0a 4b43415f 000d0a20     ......NO_ACK ...
   1ac50:	4c410d0a 44414552 4f4a2059 4e494e49     ..ALREADY JOININ
   1ac60:	53492047 204e4920 474f5250 53534552     G IS IN PROGRESS
   1ac70:	000d0a20 45520d0a 52554f53 555f4543      .....RESOURCE_U
   1ac80:	4156414e 42414c49 0a20454c 0000000d     NAVAILABLE .....
   1ac90:	4e490d0a 494c4156 45525f44 53455551     ..INVALID_REQUES
   1aca0:	0d0a2054 00000000 43460d0a 5f52544e     T ........FCNTR_
   1acb0:	4f525245 0d0a2052 00000000 494d0d0a     ERROR ........MI
   1acc0:	52455f43 20524f52 00000d0a 4e490d0a     C_ERROR ......IN
   1acd0:	494c4156 544d5f44 20455059 00000d0a     VALID_MTYPE ....
   1ace0:	434d0d0a 5f545341 5f524448 41564e49     ..MCAST_HDR_INVA
   1acf0:	2044494c 00000d0a 4e490d0a 494c4156     LID ......INVALI
   1ad00:	41505f44 54454b43 000d0a20 4e4b4e55     D_PACKET ...UNKN
   1ad10:	204e574f 4f525245 000d0a52 2078540a     OWN ERROR....Tx 
   1ad20:	656d6954 0a74756f 0000000d 4e550d0a     Timeout.......UN
   1ad30:	574f4e4b 5245204e 0a524f52 0000000d     KNOWN ERROR.....
   1ad40:	7665440a 72646441 7830203a 0a786c25     .DevAddr: 0x%lx.
   1ad50:	0000000d 6464410a 73736572 6e6f6320     .....Address con
   1ad60:	63696c66 65622074 65657774 6544206e     flict between De
   1ad70:	65636976 64644120 73736572 646e6120     vice Address and
   1ad80:	6c754d20 61636974 67207473 70756f72      Multicast group
   1ad90:	64646120 73736572 00000d0a 6f4e200a      address..... No
   1ada0:	65724620 68432065 656e6e61 6f66206c      Free Channel fo
   1adb0:	00646e75 494d200a 72452043 00726f72     und.. MIC Error.
   1adc0:	7254200a 6d736e61 69737369 54206e6f     . Transmission T
   1add0:	6f656d69 00007475 696f4a0a 676e696e     imeout...Joining
   1ade0:	6e654420 0a646569 0000000d 44202e31      Denied.....1. D
   1adf0:	206f6d65 6c707061 74616369 0d6e6f69     emo application.
   1ae00:	00000000 43202e32 69747265 61636966     ....2. Certifica
   1ae10:	6e6f6974 70706120 6163696c 6e6f6974     tion application
   1ae20:	0000000d 53200a0d 63656c65 70412074     ...... Select Ap
   1ae30:	63696c70 6f697461 203a206e 00000000     plication : ....
   1ae40:	6c500a0d 65736165 6c657320 20746365     ..Please select 
   1ae50:	20656e6f 7420666f 62206568 20646e61     one of the band 
   1ae60:	65766967 6562206e 0d776f6c 00000000     given below.....
   1ae70:	394e504a 00003332 202e6425 0a0d7325     JPN923..%d. %s..
   1ae80:	00000000 61656c43 44502072 00000053     ....Clear PDS...
   1ae90:	65736552 6f422074 00647261 656c6553     Reset Board.Sele
   1aea0:	52207463 6f696765 206c616e 646e6142     ct Regional Band
   1aeb0:	00203a20 2e310a0d 6e655320 6f4a2064      : ...1. Send Jo
   1aec0:	52206e69 65757165 000d7473 53202e32     in Request..2. S
   1aed0:	20646e65 61746144 0000000d 53202e33     end Data....3. S
   1aee0:	7065656c 0000000d 4d202e34 206e6961     leep....4. Main 
   1aef0:	756e654d 0000000d 6e450a0d 20726574     Menu......Enter 
   1af00:	72756f79 6f686320 3a656369 00000020     your choice: ...
   1af10:	6f727245 54532072 20455441 65746e45     Error STATE Ente
   1af20:	0d646572 00000000 2a0d0a0a 2a2a2a2a     red........*****
   1af30:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1af40:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1af50:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1af60:	0d0a2a2a 00000000 5f534c4d 5f4b4453     **......MLS_SDK_
   1af70:	5f305f31 00335f50 694d0d0a 636f7263     1_0_P_3...Microc
   1af80:	20706968 61526f4c 204e4157 63617453     hip LoRaWAN Stac
   1af90:	7325206b 00000a0d 6e490a0d 2d207469     k %s......Init -
   1afa0:	63755320 73736563 0d6c7566 00000000      Successful.....
   1afb0:	7473614c 6e6f6320 75676966 20646572     Last configured 
   1afc0:	69676552 6c616e6f 6e616220 73252064     Regional band %s
   1afd0:	00000a0d 73657250 6e612073 656b2079     ....Press any ke
   1afe0:	6f742079 61686320 2065676e 646e6162     y to change band
   1aff0:	43200a0d 69746e6f 6e69756e 6e692067     .. Continuing in
   1b000:	20732520 00206e69 696f4a0a 6170206e      %s in ..Join pa
   1b010:	656d6172 73726574 696e6920 6c616974     rameters initial
   1b020:	74617a69 206e6f69 6c696166 0d0a6465     ization failed..
   1b030:	00000000 736e550a 6f707075 64657472     .....Unsupported
   1b040:	76654420 20656369 65707954 00000d0a      Device Type....
   1b050:	696f4a0a 6552206e 73657571 65532074     .Join Request Se
   1b060:	6620746e 2520726f 000d0a73 2a2a2a0a     nt for %s....***
   1b070:	2a2a2a2a 2a2a2a2a 2a2a2a2a 6c707041     ************Appl
   1b080:	74616369 206e6f69 666e6f43 72756769     ication Configur
   1b090:	6f697461 2a2a2a6e 2a2a2a2a 2a2a2a2a     ation***********
   1b0a0:	2a2a2a2a 00000d0a 7665440a 65707954     ****.....DevType
   1b0b0:	00203a20 53414c43 0a412053 0000000d      : .CLASS A.....
   1b0c0:	53414c43 0a432053 0000000d 7463410a     CLASS C......Act
   1b0d0:	74617669 546e6f69 20657079 0000203a     ivationType : ..
   1b0e0:	4141544f 00000d0a 6172540a 696d736e     OTAA.....Transmi
   1b0f0:	6f697373 7954206e 2d206570 00000020     ssion Type - ...
   1b100:	4f434e55 5249464e 0a44454d 0000000d     UNCONFIRMED.....
   1b110:	6f50460a 2d207472 0a642520 0000000d     .FPort - %d.....
   1b120:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1b130:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b140:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b150:	2a2a2a2a 2a2a2a2a 00000d0a 44500a0d     ********......PD
   1b160:	65525f53 726f7473 6f697461 6174536e     S_RestorationSta
   1b170:	3a737574 63755320 73736563 0000000d     tus: Success....
   1b180:	6e696f6a 74617453 203a7375 6e696f4a     joinStatus: Join
   1b190:	000d6465 6e696f4a 74617453 3a207375     ed..JoinStatus :
   1b1a0:	6e654420 0d646569 00000000 646e6142      Denied.....Band
   1b1b0:	7325203a 00000a0d 74736552 7461726f     : %s....Restorat
   1b1c0:	206e6f69 6c696166 000d6465 61656c50     ion failed..Plea
   1b1d0:	65206573 7265746e 76206120 64696c61     se enter a valid
   1b1e0:	6f686320 0d656369 00000000 20746f4e      choice.....Not 
   1b1f0:	61762061 2064696c 69676572 6c616e6f     a valid regional
   1b200:	6e616220 68632064 6563696f 0000000d      band choice....
   1b210:	696f4a0a 6552206e 73657571 65532074     .Join Request Se
   1b220:	0d0a746e 00000000 6d65540a 61726570     nt.......Tempera
   1b230:	65727574 0000003a 66312e25 2e252f43     ture:...%.1fC/%.
   1b240:	0a466631 00000000 66312e25 2f4320f8     1fF.....%.1f. C/
   1b250:	66312e25 0a4620f8 0000000d 2078540a     %.1f. F......Tx 
   1b260:	61746144 6e655320 000d2074 69766544     Data Sent ..Devi
   1b270:	6e206563 6a20746f 656e696f 6f742064     ce not joined to
   1b280:	65687420 74656e20 6b726f77 0000000d      the network....
   1b290:	6c730a0d 5f706565 5f746f6e 000d6b6f     ..sleep_not_ok..
   1b2a0:	61766e49 2064696c 696f6863 65206563     Invalid choice e
   1b2b0:	7265746e 000d6465 2a2a2a0a 2a2a2a2a     ntered...*******
   1b2c0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 696f4a2a     *************Joi
   1b2d0:	6150206e 656d6172 73726574 2a2a2a2a     n Parameters****
   1b2e0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b2f0:	00000d0a 7070410a 73736553 4b6e6f69     .....AppSessionK
   1b300:	3a207965 00000020 6b774e0a 73736553     ey : ....NwkSess
   1b310:	4b6e6f69 3a207965 00000020 7665440a     ionKey : ....Dev
   1b320:	20495545 0000203a 7070410a 20495545     EUI : ...AppEUI 
   1b330:	0000203a 7070410a 2079654b 0000203a     : ...AppKey : ..
   1b340:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1b350:	746c754d 73616369 61502074 656d6172     Multicast Parame
   1b360:	73726574 2a2a2a2a 2a2a2a2a 2a2a2a2a     ters************
   1b370:	2a2a2a2a 2a2a2a2a 00000d0a 61634d0a     ********.....Mca
   1b380:	70417473 73655370 6e6f6973 2079654b     stAppSessionKey 
   1b390:	0000203a 61634d0a 774e7473 7365536b     : ...McastNwkSes
   1b3a0:	6e6f6973 2079654b 0000203a 61634d0a     sionKey : ...Mca
   1b3b0:	72477473 4170756f 20726464 7830203a     stGroupAddr : 0x
   1b3c0:	0a786c25 0000000d 61634d0a 72477473     %lx......McastGr
   1b3d0:	4170756f 53726464 75746174 203a2073     oupAddrStatus : 
   1b3e0:	6c696146 0d0a6465 00000000 6c754d0a     Failed.......Mul
   1b3f0:	61636974 74537473 73757461 45203a20     ticastStatus : E
   1b400:	6c62616e 0d0a6465 00000000 6c754d0a     nabled.......Mul
   1b410:	61636974 74537473 73757461 46203a20     ticastStatus : F
   1b420:	656c6961 000d0a64 2a2a2a0a 2a2a2a2a     ailed....*******
   1b430:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b440:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b450:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b460:	000d0a2a 74636146 4479726f 75616665     *...FactoryDefau
   1b470:	6552746c 00746573 74696e49 696c6169     ltReset.Initiali
   1b480:	6974617a 6f206e6f 65532066 69727563     zation of Securi
   1b490:	6d207974 6c75646f 73692065 69616620     ty module is fai
   1b4a0:	0d64656c 00000000 7473614c 73657220     led.....Last res
   1b4b0:	63207465 65737561 0000203a 74737953     et cause: ..Syst
   1b4c0:	52206d65 74657365 71655220 74736575     em Reset Request
   1b4d0:	0000000d 63746157 676f6468 73655220     ....Watchdog Res
   1b4e0:	000d7465 65747845 6c616e72 73655220     et..External Res
   1b4f0:	000d7465 776f7242 754f206e 33332074     et..Brown Out 33
   1b500:	74654420 6f746365 65522072 0d746573      Detector Reset.
   1b510:	00000000 776f7242 754f206e 32312074     ....Brown Out 12
   1b520:	74654420 6f746365 65522072 0d746573      Detector Reset.
   1b530:	00000000 65776f50 6e4f2d72 73655220     ....Power-On Res
   1b540:	000d7465 c194c180                                et...

0001b545 <FskSyncWordBuff>:
   1b545:	01c194c1                                         ...

0001b548 <macEndDevCmdReplyLen>:
   1b548:	02010201 01010203 0c0a0802                       .........

0001b551 <maxEIRPTable>:
   1b551:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
   1b561:	3a000000                                         ...

0001b564 <pds_mac_fid1_item_list>:
   1b564:	20001b3a 00010000 20001b38 06010100     :.. ....8.. ....
   1b574:	20001acc 0c040200 20001b3b 15010300     ... ....;.. ....
   1b584:	20001b3c 1b040400 20001b8c 24040500     <.. ....... ...$
   1b594:	20001b68 2d040600 20001b7c 36100700     h.. ...-|.. ...6
   1b5a4:	20001b6c 4b100800 20001b56 60040900     l.. ...KV.. ...`
   1b5b4:	20001b25 69010b00 20001ad4 6f010a00     %.. ...i... ...o
   1b5c4:	20001b0c 75020c00 20001b0e 7c020d00     ... ...u... ...|
   1b5d4:	20001b10 83020e00 20001b12 8a020f00     ... ....... ....
   1b5e4:	20001b14 91021000 20001b16 98021100     ... ....... ....
   1b5f4:	20001b18 9f011200 20001b19 a5011300     ... ....... ....
   1b604:	20001b1e b1011500 20001b1d ab011400     ... ....... ....
   1b614:	20001ac4 b7041600                       ... ....

0001b61c <pds_mac_fid2_item_list>:
   1b61c:	20001aae 00050001 20001b32 0a010101     ... ....2.. ....
   1b62c:	20001a44 10010201 20001a45 16040301     D.. ....E.. ....
   1b63c:	20001a49 1f100401 20001a59 34100501     I.. ....Y.. ...4
   1b64c:	20001a89 49100601 20001a99 5e080701     ... ...I... ...^
   1b65c:	20001aa1 6b080801 20001b1a 78020901     ... ...k... ...x
   1b66c:	20001ac8 7f040a01 20001ac0 88040b01     ... ....... ....
   1b67c:	20001b23 91010c01 20001c24 97010d01     #.. ....$.. ....
   1b68c:	20001c25 9d010e01                       %.. ....

0001b694 <lorawanHandlers>:
   1b694:	0000ebf5 0000eb09 0000ecc9 000000fd     ................

0001b6a4 <radioTaskHandlers>:
   1b6a4:	00010341 00010441 00010161 0000f9e5     A...A...a.......
   1b6b4:	00010769 00011330 00011300 00011312     i...0...........
   1b6c4:	00011254 00011312 000112f6 00011312     T...............
   1b6d4:	00011254 00011300 00011300 000112f6     T...............
   1b6e4:	00011254 0001125c 0001125c 0001125c     T...\...\...\...
   1b6f4:	00011318 00011300 00011300 000112d4     ................
   1b704:	000113b8 000112d4 000112f6 000112d4     ................
   1b714:	000113b8 00011300 00011300 000112f6     ................
   1b724:	000113b8 0001125c 0001125c 0001125c     ....\...\...\...
   1b734:	000113c2 000116b0 00011600 00011600     ................
   1b744:	000115fe 000116a2 000116a2 00011698     ................
   1b754:	000115fe 000116a2 00011698 000116a2     ................
   1b764:	000115fe 000116a8 000116a8 000116a8     ................
   1b774:	00011738 00012480 00012462 0001241c     8....$..b$...$..
   1b784:	0001233a 0001241c 00012454 0001241c     :#...$..T$...$..
   1b794:	0001233a 00012462 00012462 00012454     :#..b$..b$..T$..
   1b7a4:	0001233a 00012332 00012332 00012332     :#..2#..2#..2#..
   1b7b4:	00012698 00012ae0 000129a0 000129a0     .&...*...)...)..
   1b7c4:	0001299c 00012ab8 00012ab8 00012aaa     .)...*...*...*..
   1b7d4:	0001299c 00012ab8 00012aaa 00012ab8     .)...*...*...*..
   1b7e4:	0001299c 00012ac0 00012ac0 00012ac0     .)...*...*...*..
   1b7f4:	00012cc4                                .,..

0001b7f8 <_global_impure_ptr>:
   1b7f8:	20000068 0000000a 0001457c 000145f0     h.. ....|E...E..
   1b808:	000145f0 00014560 000145f0 000145f0     .E..`E...E...E..
   1b818:	000145f0 000145f0 000145f0 000145f0     .E...E...E...E..
   1b828:	00014568 0001404a 000145f0 00014004     hE..J@...E...@..
   1b838:	00014054 000145f0 000140a0 0001428a     T@...E...@...B..
   1b848:	0001428a 0001428a 0001428a 0001428a     .B...B...B...B..
   1b858:	0001428a 0001428a 0001428a 0001428a     .B...B...B...B..
   1b868:	000145f0 000145f0 000145f0 000145f0     .E...E...E...E..
   1b878:	000145f0 000145f0 000145f0 000145f0     .E...E...E...E..
   1b888:	000145f0 000145f0 000140a8 000141f0     .E...E...@...A..
   1b898:	000145f0 000141f0 000145f0 000145f0     .E...A...E...E..
   1b8a8:	000145f0 000145f0 000142ba 000145f0     .E...E...B...E..
   1b8b8:	000145f0 000142c2 000145f0 000145f0     .E...B...E...E..
   1b8c8:	000145f0 000145f0 000145f0 00014364     .E...E...E..dC..
   1b8d8:	000145f0 000145f0 00014396 000145f0     .E...E...C...E..
   1b8e8:	000145f0 000145f0 000145f0 000145f0     .E...E...E...E..
   1b8f8:	000145f0 000145f0 000145f0 000145f0     .E...E...E...E..
   1b908:	000145f0 00014490 000144c4 000141f0     .E...D...D...A..
   1b918:	000141f0 000141f0 000144d6 000144c4     .A...A...D...D..
   1b928:	000145f0 000145f0 000144de 000145f0     .E...E...D...E..
   1b938:	000143f8 000145be 00014534 0001442e     .C...E..4E...D..
   1b948:	000145f0 00014436 000145f0 0001458c     .E..6D...E...E..
   1b958:	000145f0 000145f0 000144ee 00464e49     .E...E...D..INF.
   1b968:	00666e69 004e414e 006e616e 33323130     inf.NAN.nan.0123
   1b978:	37363534 42413938 46454443 00000000     456789ABCDEF....
   1b988:	33323130 37363534 62613938 66656463     0123456789abcdef
   1b998:	00000000 6c756e28 0000296c 00000030     ....(null)..0...

0001b9a8 <blanks.7223>:
   1b9a8:	20202020 20202020 20202020 20202020                     

0001b9b8 <zeroes.7224>:
   1b9b8:	30303030 30303030 30303030 30303030     0000000000000000
   1b9c8:	00015b46 00015c1a 00015c1a 00015b32     F[...\...\..2[..
   1b9d8:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1b9e8:	00015c1a 00015c1a 00015bec 000156fe     .\...\...[...V..
   1b9f8:	00015c1a 000156f4 00015708 00015c1a     .\...V...W...\..
   1ba08:	00015b3c 000158c8 000158c8 000158c8     <[...X...X...X..
   1ba18:	000158c8 000158c8 000158c8 000158c8     .X...X...X...X..
   1ba28:	000158c8 000158c8 00015c1a 00015c1a     .X...X...\...\..
   1ba38:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1ba48:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1ba58:	00015c02 00015b56 00015c1a 00015b56     .\..V[...\..V[..
   1ba68:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1ba78:	00015abc 00015c1a 00015c1a 00015ac6     .Z...\...\...Z..
   1ba88:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1ba98:	00015c1a 00015af4 00015c1a 00015c1a     .\...Z...\...\..
   1baa8:	00015b22 00015c1a 00015c1a 00015c1a     "[...\...\...\..
   1bab8:	00015c1a 00015c1a 00015c1a 00015c1a     .\...\...\...\..
   1bac8:	00015c1a 00015c1a 00015c1a 00015908     .\...\...\...Y..
   1bad8:	0001593e 00015b56 00015b56 00015b56     >Y..V[..V[..V[..
   1bae8:	000159e6 0001593e 00015c1a 00015c1a     .Y..>Y...\...\..
   1baf8:	000159f0 00015c1a 00015a02 00015c16     .Y...\...Z...\..
   1bb08:	00015a30 00015a5a 00015c1a 00015a64     0Z..ZZ...\..dZ..
   1bb18:	00015c1a 00015c12 00015c1a 00015c1a     .\...\...\...\..
   1bb28:	00015756                                VW..

0001bb2c <blanks.7238>:
   1bb2c:	20202020 20202020 20202020 20202020                     

0001bb3c <zeroes.7239>:
   1bb3c:	30303030 30303030 30303030 30303030     0000000000000000
   1bb4c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1bb5c:	00000000                                ....

0001bb60 <__mprec_bigtens>:
   1bb60:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1bb70:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1bb80:	7f73bf3c 75154fdd                       <.s..O.u

0001bb88 <__mprec_tens>:
   1bb88:	00000000 3ff00000 00000000 40240000     .......?......$@
   1bb98:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1bba8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1bbb8:	00000000 412e8480 00000000 416312d0     .......A......cA
   1bbc8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1bbd8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1bbe8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1bbf8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1bc08:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1bc18:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1bc28:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1bc38:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1bc48:	79d99db4 44ea7843                       ...yCx.D

0001bc50 <p05.6055>:
   1bc50:	00000005 00000019 0000007d 00000043     ........}...C...
   1bc60:	49534f50 00000058 0000002e              POSIX.......

0001bc6c <_ctype_>:
   1bc6c:	20202000 20202020 28282020 20282828     .         ((((( 
   1bc7c:	20202020 20202020 20202020 20202020                     
   1bc8c:	10108820 10101010 10101010 10101010      ...............
   1bc9c:	04040410 04040404 10040404 10101010     ................
   1bcac:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1bcbc:	01010101 01010101 01010101 10101010     ................
   1bccc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1bcdc:	02020202 02020202 02020202 10101010     ................
   1bcec:	00000020 00000000 00000000 00000000      ...............
	...

0001bd70 <_init>:
   1bd70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bd72:	46c0      	nop			; (mov r8, r8)
   1bd74:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1bd76:	bc08      	pop	{r3}
   1bd78:	469e      	mov	lr, r3
   1bd7a:	4770      	bx	lr

0001bd7c <__init_array_start>:
   1bd7c:	00016d5d 	.word	0x00016d5d

0001bd80 <__frame_dummy_init_array_entry>:
   1bd80:	000000dd                                ....

0001bd84 <_fini>:
   1bd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bd86:	46c0      	nop			; (mov r8, r8)
   1bd88:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1bd8a:	bc08      	pop	{r3}
   1bd8c:	469e      	mov	lr, r3
   1bd8e:	4770      	bx	lr

0001bd90 <__fini_array_start>:
   1bd90:	000000b5 	.word	0x000000b5
