/* Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:1" *)
module divider_top(clock0, reset, start, ok, err);
  wire \$abc$601$li0_li0 ;
  wire \$abc$601$li1_li1 ;
  wire \$abc$601$li2_li2 ;
  wire \$abc$601$li3_li3 ;
  wire \$abc$601$li4_li4 ;
  wire \$abc$601$li5_li5 ;
  wire \$abc$601$lo0 ;
  wire \$abc$601$lo1 ;
  wire \$abc$601$lo2 ;
  wire \$abc$601$lo3 ;
  wire \$abc$601$lo4 ;
  wire \$abc$601$lo5 ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.62-80.64" *)
  wire \$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:2" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:6" *)
  output err;
  wire err;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:5" *)
  output ok;
  wire ok;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:3" *)
  input reset;
  wire reset;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/divider/./divider_top.v:4" *)
  input start;
  wire start;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$602  (
    .C(clock0),
    .D(\$abc$601$li0_li0 ),
    .E(start),
    .Q(\$abc$601$lo0 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$603  (
    .C(clock0),
    .D(\$abc$601$li1_li1 ),
    .E(start),
    .Q(\$abc$601$lo1 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$604  (
    .C(clock0),
    .D(\$abc$601$li2_li2 ),
    .E(start),
    .Q(\$abc$601$lo2 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$605  (
    .C(clock0),
    .D(\$abc$601$li3_li3 ),
    .E(start),
    .Q(\$abc$601$lo3 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$606  (
    .C(clock0),
    .D(\$abc$601$li4_li4 ),
    .E(start),
    .Q(\$abc$601$lo4 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$601$auto$blifparse.cc:362:parse_blif$607  (
    .C(clock0),
    .D(\$abc$601$li5_li5 ),
    .E(start),
    .Q(\$abc$601$lo5 ),
    .R(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y ),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(64'hfffffffeffffffff),
    .WIDTH(32'h00000006)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$960  (
    .A({ \$abc$601$lo5 , \$abc$601$lo3 , \$abc$601$lo4 , \$abc$601$lo2 , \$abc$601$lo0 , \$abc$601$lo1  }),
    .Y(\$abc$601$li5_li5 )
  );
  \$lut  #(
    .LUT(64'hfffe0001ffffffff),
    .WIDTH(32'h00000006)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$961  (
    .A({ \$abc$601$lo5 , \$abc$601$lo4 , \$abc$601$lo2 , \$abc$601$lo3 , \$abc$601$lo0 , \$abc$601$lo1  }),
    .Y(\$abc$601$li4_li4 )
  );
  \$lut  #(
    .LUT(8'he1),
    .WIDTH(32'h00000003)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$962  (
    .A({ \$abc$601$lo2 , \$abc$601$lo1 , \$abc$601$lo0  }),
    .Y(\$abc$601$li2_li2 )
  );
  \$lut  #(
    .LUT(4'h9),
    .WIDTH(32'h00000002)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$963  (
    .A({ \$abc$601$lo1 , \$abc$601$lo0  }),
    .Y(\$abc$601$li1_li1 )
  );
  \$lut  #(
    .LUT(4'h7),
    .WIDTH(32'h00000002)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$964  (
    .A({ \$abc$601$lo5 , \$abc$601$lo0  }),
    .Y(\$abc$601$li0_li0 )
  );
  \$lut  #(
    .LUT(16'hfe01),
    .WIDTH(32'h00000004)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$965  (
    .A({ \$abc$601$lo3 , \$abc$601$lo0 , \$abc$601$lo2 , \$abc$601$lo1  }),
    .Y(\$abc$601$li3_li3 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$966  (
    .A(reset),
    .Y(\$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$959$auto$blifparse.cc:515:parse_blif$967  (
    .A(\$abc$601$lo5 ),
    .Y(ok)
  );
  assign err = 1'hx;
endmodule
