# Testing

# Blargg Tests

ğŸ‘ Cpu Instructions
ğŸ‘ Instruction Timings
âŒ Interrupt Timings
âŒ Memory Timings 2
âŒ DMG Sound 2
âŒ CGB Sound 2

## OAM Bug 2
âŒ Lcd Sync
âŒ Causes
ğŸ‘ Non Causes
âŒ Scanline Timing
âŒ Timing Bug
ğŸ‘ Timing No Bug
âŒ Timing Effect
âŒ Inst Timing


# Mooneye Acceptance Test

## General

âŒ add sp e timing
âŒ boot div dmg0
âŒ boot div dmgABCmgb
âŒ boot div S
âŒ boot div2 S
âŒ boot hwio dmg0
âŒ boot hwio dmgABCmgb
âŒ boot hwio S
âŒ boot regs dmg0
âŒ boot regs dmgABC
âŒ boot regs mgb
âŒ boot regs sgb
âŒ boot regs sgb2
âŒ call timing
âŒ call timing2
âŒ call cc_timing
âŒ call cc_timing2
âŒ di timing GS
ğŸ‘ div timing
âŒ ei sequence
ğŸ‘ ei timing
ğŸ‘ halt ime0 ei
âŒ halt ime0 nointr_timing
ğŸ‘ halt ime1 timing
âŒ halt ime1 timing2 GS
âŒ if ie registers
ğŸ‘ inst timings
âŒ jp timing
âŒ jp cc timing
âŒ ld hl sp e timing
âŒ oam dma_restart
âŒ oam dma start
âŒ oam dma timing
âŒ pop timing
âŒ push timing
ğŸ‘ rapid di ei
âŒ ret timing
âŒ ret cc timing
âŒ reti timing
ğŸ‘ reti intr timing
âŒ rst timing

## Bits

ğŸ‘ mem oam
ğŸ‘ reg f
âŒ unused_hwio_GS

## Timer

ğŸ‘ div write
âŒ rapid toggle
âŒ tim00 div trigger
ğŸ‘ tim00
âŒ tim01 div trigger
ğŸ‘ tim01 
âŒ tim10 div trigger
ğŸ‘ tim10
âŒ tim11 div trigger
ğŸ‘ tim11
âŒ tima reload
âŒ tima write reloading
âŒ tma write reloading

## Misc Tests

ğŸ‘ Manual Sprite Priority
ğŸ‘ Daa Instruction
âŒ Interrupt Handling ie Push
âŒ Serial boot sclk align dmgABCmgb
 
## OAM DMA
 
ğŸ‘  basic
âŒ reg_read
âŒ sources GS
 
## PPU
 
âŒ hblank ly scx timing GS
âŒ intr 1 2 timing GS
âŒ intr 2 0 timing
âŒ intr 2 mode0 timing
âŒ intr 2 mode3 timing
âŒ intr 2 oam ok timing
âŒ intr 2 mode0 timing sprites
âŒ lcdon timing GS
âŒ lcdon write timing GS
âŒ stat irq blocking
âŒ stat lyc onoff
âŒ vblank stat intr GS

## Emulator Only

### MBC1

ğŸ‘ bits bank1
ğŸ‘ bits bank2
âŒ bits mode
ğŸ‘ bits ramg
âŒ rom 512kb
âŒ rom 1Mb
âŒ rom 2Mb
âŒ rom 4Mb
âŒ rom 8Mb
âŒ rom 16Mb
âŒ ram 64kb
âŒ ram 256kb
âŒ multicart rom 8Mb

### MBC2

### MBC3

## Misc Tests
