- 39th International Symposium on Computer Architecture (ISCA 2012), June 9-13, 2012, Portland, OR, USA. IEEE Computer Society 2012, ISBN 978-1-4673-0475-7

## Memory Systems I

- [Jamie Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Jamie), [Ben Jaiyen](http://dblp2.uni-trier.de/pers/hd/j/Jaiyen:Ben), [Richard Veras](http://dblp2.uni-trier.de/pers/hd/v/Veras:Richard), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **RAIDR: Retention-aware intelligent DRAM refresh**. 1-12

- [Mahdi Nazm Bojnordi](http://dblp2.uni-trier.de/pers/hd/b/Bojnordi:Mahdi_Nazm), [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin):
  **PARDIS: A programmable memory controller for the DDRx interfacing standards**. 13-24

- [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Jichuan Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Jichuan), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy):
  **BOOM: Enabling mobile memory based low-power server DIMMs**. 25-36

- [Krishna T. Malladi](http://dblp2.uni-trier.de/pers/hd/m/Malladi:Krishna_T=), [Frank A. Nothaft](http://dblp2.uni-trier.de/pers/hd/n/Nothaft:Frank_A=), [Karthika Periyathambi](http://dblp2.uni-trier.de/pers/hd/p/Periyathambi:Karthika), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos), [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  Towards energy-proportional datacenter memory with mobile DRAM. 37-48

## GPU Architectures

- [Nicolas Brunie](http://dblp2.uni-trier.de/pers/hd/b/Brunie:Nicolas), [Sylvain Collange](http://dblp2.uni-trier.de/pers/hd/c/Collange:Sylvain), [Gregory Frederick Diamos](http://dblp2.uni-trier.de/pers/hd/d/Diamos:Gregory_Frederick):
  Simultaneous branch and warp interweaving for sustained GPU performance. 49-60

- [Minsoo Rhu](http://dblp2.uni-trier.de/pers/hd/r/Rhu:Minsoo), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  CAPRI: Prediction of compaction-adequacy for handling control-divergence in GPGPU architectures. 61-71

- [Jaikrishnan Menon](http://dblp2.uni-trier.de/pers/hd/m/Menon:Jaikrishnan), [Marc de Kruijf](http://dblp2.uni-trier.de/pers/hd/k/Kruijf:Marc_de), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  iGPU: Exception support and speculative execution on GPUs. 72-83

- [Jose-Maria Arnau](http://dblp2.uni-trier.de/pers/hd/a/Arnau:Jose=Maria), [Joan-Manuel Parcerisa](http://dblp2.uni-trier.de/pers/hd/p/Parcerisa:Joan=Manuel), [Polychronis Xekalakis](http://dblp2.uni-trier.de/pers/hd/x/Xekalakis:Polychronis):
  Boosting mobile GPU performance with a decoupled access/execute fragment processor. 84-93

## Architectures for Security

- [Mehmet Kayaalp](http://dblp2.uni-trier.de/pers/hd/k/Kayaalp:Mehmet), [Meltem Ozsoy](http://dblp2.uni-trier.de/pers/hd/o/Ozsoy:Meltem), [Nael B. Abu-Ghazaleh](http://dblp2.uni-trier.de/pers/hd/a/Abu=Ghazaleh:Nael_B=), [Dmitry Ponomarev](http://dblp2.uni-trier.de/pers/hd/p/Ponomarev:Dmitry):
  Branch regulation: Low-overhead protection from code reuse attacks. 94-105

- [John Demme](http://dblp2.uni-trier.de/pers/hd/d/Demme:John), [Robert Martin](http://dblp2.uni-trier.de/pers/hd/m/Martin:Robert), [Adam Waksman](http://dblp2.uni-trier.de/pers/hd/w/Waksman:Adam), [Simha Sethumadhavan](http://dblp2.uni-trier.de/pers/hd/s/Sethumadhavan:Simha):
  Side-channel vulnerability factor: A metric for measuring information leakage. 106-117

- [Robert Martin](http://dblp2.uni-trier.de/pers/hd/m/Martin:Robert), [John Demme](http://dblp2.uni-trier.de/pers/hd/d/Demme:John), [Simha Sethumadhavan](http://dblp2.uni-trier.de/pers/hd/s/Sethumadhavan:Simha):
  TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. 118-129

- [Jonathan Valamehr](http://dblp2.uni-trier.de/pers/hd/v/Valamehr:Jonathan), [Melissa Chase](http://dblp2.uni-trier.de/pers/hd/c/Chase:Melissa), [Seny Kamara](http://dblp2.uni-trier.de/pers/hd/k/Kamara:Seny), [Andrew Putnam](http://dblp2.uni-trier.de/pers/hd/p/Putnam:Andrew), [Daniel Shumow](http://dblp2.uni-trier.de/pers/hd/s/Shumow:Daniel), [Vinod Vaikuntanathan](http://dblp2.uni-trier.de/pers/hd/v/Vaikuntanathan:Vinod), [Timothy Sherwood](http://dblp2.uni-trier.de/pers/hd/s/Sherwood:Timothy):
  Inspection resistant memory: Architectural support for security from physical examination. 130-141

## Interconnection Networks

- [Yi Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Yi), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun), [Rami G. Melhem](http://dblp2.uni-trier.de/pers/hd/m/Melhem:Rami_G=):
  Tolerating process variations in nanophotonic on-chip networks. 142-152

- [Pranay Koka](http://dblp2.uni-trier.de/pers/hd/k/Koka:Pranay), [Michael O. McCracken](http://dblp2.uni-trier.de/pers/hd/m/McCracken:Michael_O=), [Herb Schwetman](http://dblp2.uni-trier.de/pers/hd/s/Schwetman:Herb), [Chia-Hsin Owen Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Chia=Hsin_Owen), [Xuezhe Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Xuezhe), [Ron Ho](http://dblp2.uni-trier.de/pers/hd/h/Ho:Ron), [Kannan Raj](http://dblp2.uni-trier.de/pers/hd/r/Raj:Kannan), [Ashok V. Krishnamoorthy](http://dblp2.uni-trier.de/pers/hd/k/Krishnamoorthy:Ashok_V=):
  A micro-architectural analysis of switched photonic multi-chip interconnects. 153-164

- [Aaron Carpenter](http://dblp2.uni-trier.de/pers/hd/c/Carpenter:Aaron), [Jianyun Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Jianyun), [Övünç Kocabas](http://dblp2.uni-trier.de/pers/hd/k/Kocabas:=Ouml=v=uuml=n=ccedil=), [Michael C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Michael_C=), [Hui Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Hui):
  Enhancing effective throughput for transmission line-based bus. 165-176

- [Michihiro Koibuchi](http://dblp2.uni-trier.de/pers/hd/k/Koibuchi:Michihiro), [Hiroki Matsutani](http://dblp2.uni-trier.de/pers/hd/m/Matsutani:Hiroki), [Hideharu Amano](http://dblp2.uni-trier.de/pers/hd/a/Amano:Hideharu), [D. Frank Hsu](http://dblp2.uni-trier.de/pers/hd/h/Hsu:D=_Frank), [Henri Casanova](http://dblp2.uni-trier.de/pers/hd/c/Casanova:Henri):
  A case for random shortcut topologies for HPC interconnects. 177-188

## Architectures for Software Productivity

- [Santosh Nagarakatte](http://dblp2.uni-trier.de/pers/hd/n/Nagarakatte:Santosh), [Milo M. K. Martin](http://dblp2.uni-trier.de/pers/hd/m/Martin:Milo_M=_K=), [Steve Zdancewic](http://dblp2.uni-trier.de/pers/hd/z/Zdancewic:Steve):
  Watchdog: Hardware for safe and secure manual memory management and full memory safety. 189-200

- [Joseph Devietti](http://dblp2.uni-trier.de/pers/hd/d/Devietti:Joseph), [Benjamin P. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:Benjamin_P=), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Dan Grossman](http://dblp2.uni-trier.de/pers/hd/g/Grossman:Dan), [Shaz Qadeer](http://dblp2.uni-trier.de/pers/hd/q/Qadeer:Shaz):
  RADISH: Always-on sound and complete race detection in software and hardware. 201-212

## Heterogeneity

- [Kenzo Van Craeynest](http://dblp2.uni-trier.de/pers/hd/c/Craeynest:Kenzo_Van), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven), [Paolo Narváez](http://dblp2.uni-trier.de/pers/hd/n/Narv=aacute=ez:Paolo), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  **Scheduling heterogeneous multi-cores through performance impact estimation (PIE)**. 213-224

- [Ting Cao](http://dblp2.uni-trier.de/pers/hd/c/Cao:Ting), [Stephen M. Blackburn](http://dblp2.uni-trier.de/pers/hd/b/Blackburn:Stephen_M=), [Tiejun Gao](http://dblp2.uni-trier.de/pers/hd/g/Gao:Tiejun), [Kathryn S. McKinley](http://dblp2.uni-trier.de/pers/hd/m/McKinley:Kathryn_S=):
  **The Yin and Yang of power and performance for asymmetric hardware and managed software**. 225-236

## Circuits and Technology

- [Evgeni Krimer](http://dblp2.uni-trier.de/pers/hd/k/Krimer:Evgeni), [Patrick Chiang](http://dblp2.uni-trier.de/pers/hd/c/Chiang:Patrick), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures. 237-248

- [Timothy N. Miller](http://dblp2.uni-trier.de/pers/hd/m/Miller:Timothy_N=), [Renji Thomas](http://dblp2.uni-trier.de/pers/hd/t/Thomas:Renji), [Xiang Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Xiang), [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu):
  VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors. 249-260

## Reliability

- [Ioannis Doudalis](http://dblp2.uni-trier.de/pers/hd/d/Doudalis:Ioannis), [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos):
  Euripus: A flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability. 261-272

- [Arun A. Nair](http://dblp2.uni-trier.de/pers/hd/n/Nair:Arun_A=), [Stijn Eyerman](http://dblp2.uni-trier.de/pers/hd/e/Eyerman:Stijn), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian):
  A first-order mechanistic model for architectural vulnerability factor. 273-284

- [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems. 285-296

## Cache Systems

- [Arkaprava Basu](http://dblp2.uni-trier.de/pers/hd/b/Basu:Arkaprava), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [Michael M. Swift](http://dblp2.uni-trier.de/pers/hd/s/Swift:Michael_M=):
  **Reducing memory reference energy with opportunistic virtual caching**. 297-308

- [Zhe Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhe), [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Improving writeback efficiency with decoupled last-write prediction**. 309-320

- [Jaewoong Sim](http://dblp2.uni-trier.de/pers/hd/s/Sim:Jaewoong), [Jaekyu Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaekyu), [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  **FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion**. 321-332

## Dependable Architectures

- [Gaurang Upasani](http://dblp2.uni-trier.de/pers/hd/u/Upasani:Gaurang), [Xavier Vera](http://dblp2.uni-trier.de/pers/hd/v/Vera:Xavier), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  Setting an error detection infrastructure with low cost acoustic wave detectors. 333-343

- [Andrea Pellegrini](http://dblp2.uni-trier.de/pers/hd/p/Pellegrini:Andrea), [Joseph L. Greathouse](http://dblp2.uni-trier.de/pers/hd/g/Greathouse:Joseph_L=), [Valeria Bertacco](http://dblp2.uni-trier.de/pers/hd/b/Bertacco:Valeria):
  Viper: Virtual pipelines for enhanced reliability. 344-355

- [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier):
  A defect-tolerant accelerator for emerging high-performance applications. 356-367

## Memory Systems II

- [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Donghyuk Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Donghyuk), [Jamie Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Jamie), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **A case for exploiting subarray-level parallelism (SALP) in DRAM**. 368-379

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele), [Ashish Jagmohan](http://dblp2.uni-trier.de/pers/hd/j/Jagmohan:Ashish), [Luis Lastras](http://dblp2.uni-trier.de/pers/hd/l/Lastras:Luis):
  **PreSET: Improving performance of phase change memories by exploiting asymmetry in write times**. 380-391

- [Elliott Cooper-Balis](http://dblp2.uni-trier.de/pers/hd/c/Cooper=Balis:Elliott), [Paul Rosenfeld](http://dblp2.uni-trier.de/pers/hd/r/Rosenfeld:Paul), [Bruce Jacob](http://dblp2.uni-trier.de/pers/hd/j/Jacob:Bruce):
  **Buffer-on-board memory systems**. 392-403

## Scheduling and Resource Management

- [Myoungsoo Jung](http://dblp2.uni-trier.de/pers/hd/j/Jung:Myoungsoo), [Ellis Herbert Wilson](http://dblp2.uni-trier.de/pers/hd/w/Wilson:Ellis_Herbert), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=):
  **Physically Addressed Queueing (PAQ): Improving parallelism in Solid State Disks**. 404-415

- [Rachata Ausavarungnirun](http://dblp2.uni-trier.de/pers/hd/a/Ausavarungnirun:Rachata), [Kevin Kai-Wei Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Kevin_Kai=Wei), [Lavanya Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Lavanya), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems. 416-427

- [R. Manikantan](http://dblp2.uni-trier.de/pers/hd/m/Manikantan:R=), [Kaushik Rajan](http://dblp2.uni-trier.de/pers/hd/r/Rajan:Kaushik), [R. Govindarajan](http://dblp2.uni-trier.de/pers/hd/g/Govindarajan:R=):
  **Probabilistic Shared Cache Management (PriSM)**. 428-439

## Application Analysis

- [Nadathur Satish](http://dblp2.uni-trier.de/pers/hd/s/Satish:Nadathur), [Changkyu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Changkyu), [Jatin Chhugani](http://dblp2.uni-trier.de/pers/hd/c/Chhugani:Jatin), [Hideki Saito](http://dblp2.uni-trier.de/pers/hd/s/Saito:Hideki), [Rakesh Krishnaiyer](http://dblp2.uni-trier.de/pers/hd/k/Krishnaiyer:Rakesh), [Mikhail Smelyanskiy](http://dblp2.uni-trier.de/pers/hd/s/Smelyanskiy:Mikhail), [Milind Girkar](http://dblp2.uni-trier.de/pers/hd/g/Girkar:Milind), [Pradeep Dubey](http://dblp2.uni-trier.de/pers/hd/d/Dubey:Pradeep):
  Can traditional programming bridge the Ninja performance gap for parallel computing applications? 440-451

- [Melanie Kambadur](http://dblp2.uni-trier.de/pers/hd/k/Kambadur:Melanie), [Kui Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Kui), [Martha A. Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Martha_A=):
  Harmony: Collection and analysis of parallel block vectors. 452-463

## Virtualized Systems

- [David Wentzlaff](http://dblp2.uni-trier.de/pers/hd/w/Wentzlaff:David), [Christopher J. Jackson](http://dblp2.uni-trier.de/pers/hd/j/Jackson:Christopher_J=), [Patrick Griffin](http://dblp2.uni-trier.de/pers/hd/g/Griffin:Patrick), [Anant Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Anant):
  Configurable fine-grain protection for multicore processor virtualization. 464-475

- [Jeongseob Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jeongseob), [Seongwook Jin](http://dblp2.uni-trier.de/pers/hd/j/Jin:Seongwook), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  **Revisiting hardware-assisted page walks for virtualized systems**. 476-487

## Data Centers

- [Vasileios Kontorinis](http://dblp2.uni-trier.de/pers/hd/k/Kontorinis:Vasileios), [Liuyi Eric Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Liuyi_Eric), [Baris Aksanli](http://dblp2.uni-trier.de/pers/hd/a/Aksanli:Baris), [Jack Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Jack), [Houman Homayoun](http://dblp2.uni-trier.de/pers/hd/h/Homayoun:Houman), [Eddie Pettis](http://dblp2.uni-trier.de/pers/hd/p/Pettis:Eddie), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=), [Tajana Simunic Rosing](http://dblp2.uni-trier.de/pers/hd/r/Rosing:Tajana_Simunic):
  Managing distributed UPS energy for effective power capping in data centers. 488-499

- [Pejman Lotfi-Kamran](http://dblp2.uni-trier.de/pers/hd/l/Lotfi=Kamran:Pejman), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Michael Ferdman](http://dblp2.uni-trier.de/pers/hd/f/Ferdman:Michael), [Stavros Volos](http://dblp2.uni-trier.de/pers/hd/v/Volos:Stavros), [Yusuf Onur Koçberber](http://dblp2.uni-trier.de/pers/hd/k/Ko=ccedil=berber:Yusuf_Onur), [Javier Picorel](http://dblp2.uni-trier.de/pers/hd/p/Picorel:Javier), [Almutaz Adileh](http://dblp2.uni-trier.de/pers/hd/a/Adileh:Almutaz), [Djordje Jevdjic](http://dblp2.uni-trier.de/pers/hd/j/Jevdjic:Djordje), [Sachin Idgunji](http://dblp2.uni-trier.de/pers/hd/i/Idgunji:Sachin), [Emre Özer](http://dblp2.uni-trier.de/pers/hd/=/=Ouml=zer:Emre), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  Scale-out processors. 500-511

- [Chao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Chao), [Amer Qouneh](http://dblp2.uni-trier.de/pers/hd/q/Qouneh:Amer), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  iSwitch: Coordinating and optimizing renewable energy powered server clusters. 512-523

## HW/SW Interface and Flexibility

- [Abhayendra Singh](http://dblp2.uni-trier.de/pers/hd/s/Singh:Abhayendra), [Satish Narayanasamy](http://dblp2.uni-trier.de/pers/hd/n/Narayanasamy:Satish), [Daniel Marino](http://dblp2.uni-trier.de/pers/hd/m/Marino:Daniel), [Todd D. Millstein](http://dblp2.uni-trier.de/pers/hd/m/Millstein:Todd_D=), [Madanlal Musuvathi](http://dblp2.uni-trier.de/pers/hd/m/Musuvathi:Madanlal):
  End-to-end sequential consistency. 524-535

- [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason), [Naveen Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Naveen):
  BlockChop: Dynamic squash elimination for hybrid processor architecture. 536-547

- [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Min Kyu Jeong](http://dblp2.uni-trier.de/pers/hd/j/Jeong:Min_Kyu), [Michael Sullivan](http://dblp2.uni-trier.de/pers/hd/s/Sullivan:Michael), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  **The dynamic granularity memory system**. 548-560