Model {
  Name			  "jgowans_rfi_capture_5g"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.298"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [1281.0, 27.0, 1920.0, 1173.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1884.0, 997.0]
	ZoomFactor		[1.5]
	Offset			[461.36435924001051, 154.66441674711766]
      }
    }
  }
  Created		  "Wed Feb 12 10:42:17 2014"
  Creator		  "jgowans"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "jgowans"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat May 03 17:18:30 2014"
  RTWModifiedTimeStamp	  320248050
  ModelVersionFormat	  "1.%<AutoIncrement:298>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "jgowans_rfi_capture_5g"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "jgowans_rfi_capture_5g"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "256"
	  AbsTol		  "auto"
	  FixedStep		  "0.0625"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		22
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 308, 139, 1288, 1004 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      PreventDirectFeedthrough off
      DiagnosticForOutOfRangeDelayLength "None"
      RemoveProtectionDelayLength off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "jgowans_rfi_capture_5g"
    Location		    [1281, 27, 3201, 1200]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "150"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "929"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [190, 148, 240, 198]
      ZOrder		      1
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./jgowans_rfi_capture_5g/sysgen"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "4.4444"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub"
      SID		      "807"
      Ports		      [2, 1]
      Position		      [500, 253, 555, 277]
      ZOrder		      5641
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub1"
      SID		      "824"
      Ports		      [2, 1]
      Position		      [500, 283, 555, 307]
      ZOrder		      5658
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub10"
      SID		      "833"
      Ports		      [2, 1]
      Position		      [500, 553, 555, 577]
      ZOrder		      5667
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub11"
      SID		      "834"
      Ports		      [2, 1]
      Position		      [500, 583, 555, 607]
      ZOrder		      5668
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub12"
      SID		      "835"
      Ports		      [2, 1]
      Position		      [500, 613, 555, 637]
      ZOrder		      5669
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub13"
      SID		      "836"
      Ports		      [2, 1]
      Position		      [500, 643, 555, 667]
      ZOrder		      5670
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub14"
      SID		      "837"
      Ports		      [2, 1]
      Position		      [500, 673, 555, 697]
      ZOrder		      5671
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub15"
      SID		      "838"
      Ports		      [2, 1]
      Position		      [500, 703, 555, 727]
      ZOrder		      5672
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub2"
      SID		      "825"
      Ports		      [2, 1]
      Position		      [500, 313, 555, 337]
      ZOrder		      5659
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub3"
      SID		      "826"
      Ports		      [2, 1]
      Position		      [500, 343, 555, 367]
      ZOrder		      5660
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub4"
      SID		      "827"
      Ports		      [2, 1]
      Position		      [500, 373, 555, 397]
      ZOrder		      5661
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub5"
      SID		      "828"
      Ports		      [2, 1]
      Position		      [500, 403, 555, 427]
      ZOrder		      5662
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub6"
      SID		      "829"
      Ports		      [2, 1]
      Position		      [500, 433, 555, 457]
      ZOrder		      5663
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub7"
      SID		      "830"
      Ports		      [2, 1]
      Position		      [500, 463, 555, 487]
      ZOrder		      5664
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub8"
      SID		      "831"
      Ports		      [2, 1]
      Position		      [500, 493, 555, 517]
      ZOrder		      5665
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub9"
      SID		      "832"
      Ports		      [2, 1]
      Position		      [500, 523, 555, 547]
      ZOrder		      5666
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Subtraction"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "1271,19,464,373"
      block_type	      "addsub"
      sg_icon_stat	      "55,24,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 1"
      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.3"
      "3 9.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
      "tput',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');"
      "disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat1"
      SID		      "695"
      Ports		      [6, 1]
      Position		      [1290, 249, 1360, 431]
      ZOrder		      5577
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "6"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1291,19,368,221"
      block_type	      "concat"
      sg_icon_stat	      "70,182,6,1,white,blue,0,c44eeefa,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 182 182 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 70 70 0 0 ],[0 0 182 182 0 ]);\npatch([12.75 27.2 37.2 47.2 57.2 37.2 22.75 12.75 ],[102."
      "1 102.1 112.1 102.1 112.1 112.1 112.1 102.1 ],[1 1 1 ]);\npatch([22.75 37.2 27.2 12.75 22.75 ],[92.1 92.1 102.1 "
      "102.1 92.1 ],[0.931 0.946 0.973 ]);\npatch([12.75 27.2 37.2 22.75 12.75 ],[82.1 82.1 92.1 92.1 82.1 ],[1 1 1 ]);"
      "\npatch([22.75 57.2 47.2 37.2 27.2 12.75 22.75 ],[72.1 72.1 82.1 72.1 82.1 82.1 72.1 ],[0.931 0.946 0.973 ]);\nf"
      "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
      "put',1,'hi');\n\n\n\n\ncolor('black');port_label('input',6,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','te"
      "xmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "63"
      Position		      [110, 615, 140, 645]
      ZOrder		      5245
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "470"
      Position		      [975, 660, 995, 680]
      ZOrder		      5476
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "459"
      Position		      [975, 600, 995, 620]
      ZOrder		      5465
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      SID		      "710"
      Ports		      [0, 1]
      Position		      [1410, 464, 1435, 486]
      ZOrder		      5589
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "2"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "851,168,418,478"
      block_type	      "constant"
      sg_icon_stat	      "25,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
      "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      SID		      "823"
      Ports		      [0, 1]
      Position		      [415, 182, 470, 208]
      ZOrder		      5657
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "128"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1273,19,418,478"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1270bb14,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'128');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      SID		      "718"
      Ports		      [0, 1]
      Position		      [1235, 254, 1260, 276]
      ZOrder		      5591
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "100"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "851,168,418,478"
      block_type	      "constant"
      sg_icon_stat	      "25,22,0,1,white,blue,0,f430d5a1,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
      "_label('output',1,'100');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant7"
      SID		      "697"
      Ports		      [0, 1]
      Position		      [1235, 344, 1260, 366]
      ZOrder		      5579
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "100"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "851,168,418,478"
      block_type	      "constant"
      sg_icon_stat	      "25,22,0,1,white,blue,0,f430d5a1,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.3"
      "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14."
      "33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
      "1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0."
      "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
      "_label('output',1,'100');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "454"
      Position		      [1040, 541, 1100, 559]
      ZOrder		      5461
      ShowName		      off
      GotoTag		      "adc0"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "327"
      Position		      [840, 346, 900, 364]
      ZOrder		      5473
      GotoTag		      "adc0"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "157"
      Position		      [780, 479, 855, 501]
      ZOrder		      5343
      ShowName		      off
      GotoTag		      "adc0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "272"
      Ports		      [0, 1]
      Position		      [60, 345, 100, 405]
      ZOrder		      5378
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"200"
	Block {
	  BlockType		  Reference
	  Name			  "Band-Limited White Noise"
	  SID			  "259"
	  Ports			  [0, 1]
	  Position		  [355, 40, 385, 70]
	  ZOrder		  5369
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Sources/Band-Limited\nWhite Noise"
	  SourceType		  "Band-Limited White Noise."
	  Cov			  "0.003"
	  Ts			  "0.0625"
	  seed			  "[23341]"
	  VectorParams1D	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "273"
	  Position		  [410, 48, 440, 62]
	  ZOrder		  5377
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Band-Limited White Noise"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "928"
      Position		      [385, 735, 395, 745]
      ZOrder		      5681
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator13"
      SID		      "752"
      Position		      [1495, 665, 1505, 675]
      ZOrder		      5605
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator14"
      SID		      "762"
      Position		      [1485, 735, 1495, 745]
      ZOrder		      5607
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator27"
      SID		      "702"
      Position		      [1550, 470, 1560, 480]
      ZOrder		      5584
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG_core_config"
      SID		      "2"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [286, 153, 332, 196]
      ZOrder		      2
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.516"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      hw_sys		      "ROACH:sx95t"
      clk_src		      "adc1_clk"
      ROACH_clk_src	      "adc1_clk"
      ROACH2_clk_src	      "adc0_clk"
      MKDIG_clk_src	      "sys_clk"
      clk_rate		      "225"
      sample_period	      "1"
      synthesis_tool	      "XST"
    }
    Block {
      BlockType		      SubSystem
      Name		      "asiaa_adc5g"
      SID		      "774"
      Tag		      "xps:adc5g"
      Ports		      [2, 17]
      Position		      [205, 245, 370, 755]
      ZOrder		      5608
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/ADCs/asiaa_adc5g"
      LibraryVersion	      "*1.515"
      UserDataPersistent      on
      UserData		      "DataTag1"
      ShowPortLabels	      "SignalName"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		19
	$ClassName		"Simulink.Mask"
	Type			"adc5g"
	Description		"Interface for the ASIAA 5 GSps ADC. Supports interleaving all four\ncores using either input A or C, or"
	" interleaving two-cores each for \nA and C. The hardware itself comes in two versions:\n\nDMUX 1:2 -- 4-bit samples, "
	"4 parallel streams\nDMUX 1:1 -- 8-bit samples, 2 parallel streams\n\nIn either configuration this block will output 8"
	" parallel streams \nbut the underlying interface, and the bitwidth of the samples,\nwill be different."
	Initialization		"adc5g_init(gcb,...\n    'input_mode', input_mode,...\n    'demux', demux,...\n    'adc_clk_rate', ad"
	"c_clk_rate,...\n    'adc_bit_width', adc_bit_width,...\n    'adc_brd', adc_brd,...\n    'using_ctrl', using_ctrl,...\n"
	"    'test_ramp', test_ramp);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    20
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "One-channel -- A"
	      Cell		      "One-channel -- C"
	      Cell		      "Two-channel -- A&C"
	      PropName		      "TypeOptions"
	    }
	    Name		    "input_mode"
	    Prompt		    "Input mode:"
	    Value		    "One-channel -- A"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "ZDOK 0"
	      Cell		      "ZDOK 1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC Board"
	    Value		    "ZDOK 1"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "1:1"
	      Cell		      "1:2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux"
	    Prompt		    "Internal demux"
	    Value		    "1:1"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "demux = get_param(gcb,'demux');\nif(strcmp(demux,'1:1')),\n    set_param(gcb, 'adc_bit_width', '8'"
	    ")\nelseif(strcmp(demux, '1:2')),\n    set_param(gcb, 'adc_bit_width', '4');\nelse\nend"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "adc_bit_width"
	    Prompt		    "ADC Resolution (bits):"
	    Value		    "8"
	    Enabled		    "off"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC Clock Rate (MHz):"
	    Value		    "1800"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "checkbox"
	    Name		    "using_ctrl"
	    Prompt		    "use control"
	    Value		    "on"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "checkbox"
	    Name		    "test_ramp"
	    Prompt		    "start in test ramp mode"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"asiaa_adc5g"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"564"
	SIDPrevWatermark	"335"
	Block {
	  BlockType		  Inport
	  Name			  "sim_a"
	  SID			  "774:20"
	  Position		  [30, 102, 60, 118]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "774:21"
	  Position		  [30, 1062, 60, 1078]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias_a"
	  SID			  "774:22"
	  Position		  [150, 102, 180, 118]
	  ZOrder		  -3
	  Bias			  "128"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a0"
	  SID			  "774:532"
	  Ports			  [1, 1]
	  Position		  [350, 102, 380, 118]
	  ZOrder		  197
	  InputPortMap		  "u0"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a1"
	  SID			  "774:534"
	  Ports			  [1, 1]
	  Position		  [350, 162, 380, 178]
	  ZOrder		  199
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a10"
	  SID			  "774:552"
	  Ports			  [1, 1]
	  Position		  [350, 702, 380, 718]
	  ZOrder		  217
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a11"
	  SID			  "774:554"
	  Ports			  [1, 1]
	  Position		  [350, 762, 380, 778]
	  ZOrder		  219
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a12"
	  SID			  "774:556"
	  Ports			  [1, 1]
	  Position		  [350, 822, 380, 838]
	  ZOrder		  221
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a13"
	  SID			  "774:558"
	  Ports			  [1, 1]
	  Position		  [350, 882, 380, 898]
	  ZOrder		  223
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a14"
	  SID			  "774:560"
	  Ports			  [1, 1]
	  Position		  [350, 942, 380, 958]
	  ZOrder		  225
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a15"
	  SID			  "774:562"
	  Ports			  [1, 1]
	  Position		  [350, 1002, 380, 1018]
	  ZOrder		  227
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a2"
	  SID			  "774:536"
	  Ports			  [1, 1]
	  Position		  [350, 222, 380, 238]
	  ZOrder		  201
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a3"
	  SID			  "774:538"
	  Ports			  [1, 1]
	  Position		  [350, 282, 380, 298]
	  ZOrder		  203
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a4"
	  SID			  "774:540"
	  Ports			  [1, 1]
	  Position		  [350, 342, 380, 358]
	  ZOrder		  205
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a5"
	  SID			  "774:542"
	  Ports			  [1, 1]
	  Position		  [350, 402, 380, 418]
	  ZOrder		  207
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a6"
	  SID			  "774:544"
	  Ports			  [1, 1]
	  Position		  [350, 462, 380, 478]
	  ZOrder		  209
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a7"
	  SID			  "774:546"
	  Ports			  [1, 1]
	  Position		  [350, 522, 380, 538]
	  ZOrder		  211
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a8"
	  SID			  "774:548"
	  Ports			  [1, 1]
	  Position		  [350, 582, 380, 598]
	  ZOrder		  213
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delay_a9"
	  SID			  "774:550"
	  Ports			  [1, 1]
	  Position		  [350, 642, 380, 658]
	  ZOrder		  215
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a0"
	  SID			  "774:39"
	  Ports			  [1, 1]
	  Position		  [270, 102, 300, 118]
	  ZOrder		  -20
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "0"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a1"
	  SID			  "774:40"
	  Ports			  [1, 1]
	  Position		  [270, 162, 300, 178]
	  ZOrder		  -21
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "1"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a10"
	  SID			  "774:41"
	  Ports			  [1, 1]
	  Position		  [270, 702, 300, 718]
	  ZOrder		  -22
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "10"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a11"
	  SID			  "774:42"
	  Ports			  [1, 1]
	  Position		  [270, 762, 300, 778]
	  ZOrder		  -23
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "11"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a12"
	  SID			  "774:43"
	  Ports			  [1, 1]
	  Position		  [270, 822, 300, 838]
	  ZOrder		  -24
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "12"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a13"
	  SID			  "774:44"
	  Ports			  [1, 1]
	  Position		  [270, 882, 300, 898]
	  ZOrder		  -25
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "13"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a14"
	  SID			  "774:45"
	  Ports			  [1, 1]
	  Position		  [270, 942, 300, 958]
	  ZOrder		  -26
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "14"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a15"
	  SID			  "774:46"
	  Ports			  [1, 1]
	  Position		  [270, 1002, 300, 1018]
	  ZOrder		  -27
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "15"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a2"
	  SID			  "774:47"
	  Ports			  [1, 1]
	  Position		  [270, 222, 300, 238]
	  ZOrder		  -28
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "2"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a3"
	  SID			  "774:48"
	  Ports			  [1, 1]
	  Position		  [270, 282, 300, 298]
	  ZOrder		  -29
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag11"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "3"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a4"
	  SID			  "774:49"
	  Ports			  [1, 1]
	  Position		  [270, 342, 300, 358]
	  ZOrder		  -30
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "4"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a5"
	  SID			  "774:50"
	  Ports			  [1, 1]
	  Position		  [270, 402, 300, 418]
	  ZOrder		  -31
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag13"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "5"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a6"
	  SID			  "774:51"
	  Ports			  [1, 1]
	  Position		  [270, 462, 300, 478]
	  ZOrder		  -32
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag14"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "6"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a7"
	  SID			  "774:52"
	  Ports			  [1, 1]
	  Position		  [270, 522, 300, 538]
	  ZOrder		  -33
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag15"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "7"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a8"
	  SID			  "774:53"
	  Ports			  [1, 1]
	  Position		  [270, 582, 300, 598]
	  ZOrder		  -34
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag16"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "8"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "downsample_a9"
	  SID			  "774:54"
	  Ports			  [1, 1]
	  Position		  [270, 642, 300, 658]
	  ZOrder		  -35
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag17"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "16"
	  phase			  "9"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain_a"
	  SID			  "774:55"
	  Position		  [90, 102, 120, 118]
	  ZOrder		  -36
	  Gain			  "128"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_sync"
	  SID			  "774:564"
	  Ports			  [1, 1]
	  Position		  [90, 1062, 170, 1078]
	  ZOrder		  229
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i0"
	  SID			  "774:533"
	  Ports			  [1, 1]
	  Position		  [430, 102, 510, 118]
	  ZOrder		  198
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i1"
	  SID			  "774:535"
	  Ports			  [1, 1]
	  Position		  [430, 162, 510, 178]
	  ZOrder		  200
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i2"
	  SID			  "774:537"
	  Ports			  [1, 1]
	  Position		  [430, 222, 510, 238]
	  ZOrder		  202
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i3"
	  SID			  "774:539"
	  Ports			  [1, 1]
	  Position		  [430, 282, 510, 298]
	  ZOrder		  204
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i4"
	  SID			  "774:541"
	  Ports			  [1, 1]
	  Position		  [430, 342, 510, 358]
	  ZOrder		  206
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i5"
	  SID			  "774:543"
	  Ports			  [1, 1]
	  Position		  [430, 402, 510, 418]
	  ZOrder		  208
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i6"
	  SID			  "774:545"
	  Ports			  [1, 1]
	  Position		  [430, 462, 510, 478]
	  ZOrder		  210
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i7"
	  SID			  "774:547"
	  Ports			  [1, 1]
	  Position		  [430, 522, 510, 538]
	  ZOrder		  212
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q0"
	  SID			  "774:549"
	  Ports			  [1, 1]
	  Position		  [430, 582, 510, 598]
	  ZOrder		  214
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q1"
	  SID			  "774:551"
	  Ports			  [1, 1]
	  Position		  [430, 642, 510, 658]
	  ZOrder		  216
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q2"
	  SID			  "774:553"
	  Ports			  [1, 1]
	  Position		  [430, 702, 510, 718]
	  ZOrder		  218
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q3"
	  SID			  "774:555"
	  Ports			  [1, 1]
	  Position		  [430, 762, 510, 778]
	  ZOrder		  220
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q4"
	  SID			  "774:557"
	  Ports			  [1, 1]
	  Position		  [430, 822, 510, 838]
	  ZOrder		  222
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q5"
	  SID			  "774:559"
	  Ports			  [1, 1]
	  Position		  [430, 882, 510, 898]
	  ZOrder		  224
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q6"
	  SID			  "774:561"
	  Ports			  [1, 1]
	  Position		  [430, 942, 510, 958]
	  ZOrder		  226
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q7"
	  SID			  "774:563"
	  Ports			  [1, 1]
	  Position		  [430, 1002, 510, 1018]
	  ZOrder		  228
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a0"
	  SID			  "774:73"
	  Position		  [590, 102, 620, 118]
	  ZOrder		  -54
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a1"
	  SID			  "774:74"
	  Position		  [590, 162, 620, 178]
	  ZOrder		  -55
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a2"
	  SID			  "774:75"
	  Position		  [590, 222, 620, 238]
	  ZOrder		  -56
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a3"
	  SID			  "774:76"
	  Position		  [590, 282, 620, 298]
	  ZOrder		  -57
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a4"
	  SID			  "774:77"
	  Position		  [590, 342, 620, 358]
	  ZOrder		  -58
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a5"
	  SID			  "774:78"
	  Position		  [590, 402, 620, 418]
	  ZOrder		  -59
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a6"
	  SID			  "774:79"
	  Position		  [590, 462, 620, 478]
	  ZOrder		  -60
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a7"
	  SID			  "774:80"
	  Position		  [590, 522, 620, 538]
	  ZOrder		  -61
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a8"
	  SID			  "774:81"
	  Position		  [590, 582, 620, 598]
	  ZOrder		  -62
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a9"
	  SID			  "774:82"
	  Position		  [590, 642, 620, 658]
	  ZOrder		  -63
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a10"
	  SID			  "774:83"
	  Position		  [590, 702, 620, 718]
	  ZOrder		  -64
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a11"
	  SID			  "774:84"
	  Position		  [590, 762, 620, 778]
	  ZOrder		  -65
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a12"
	  SID			  "774:85"
	  Position		  [590, 822, 620, 838]
	  ZOrder		  -66
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a13"
	  SID			  "774:86"
	  Position		  [590, 882, 620, 898]
	  ZOrder		  -67
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a14"
	  SID			  "774:87"
	  Position		  [590, 942, 620, 958]
	  ZOrder		  -68
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a15"
	  SID			  "774:88"
	  Position		  [590, 1002, 620, 1018]
	  ZOrder		  -69
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "774:89"
	  Position		  [250, 1062, 280, 1078]
	  ZOrder		  -70
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sim_a"
	  SrcPort		  1
	  DstBlock		  "gain_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gain_a"
	  SrcPort		  1
	  DstBlock		  "bias_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias_a"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "downsample_a0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a10"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a13"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "downsample_a15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "downsample_a0"
	  SrcPort		  1
	  DstBlock		  "delay_a0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a0"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i0"
	  SrcPort		  1
	  DstBlock		  "a0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a1"
	  SrcPort		  1
	  DstBlock		  "delay_a1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a1"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i1"
	  SrcPort		  1
	  DstBlock		  "a1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a2"
	  SrcPort		  1
	  DstBlock		  "delay_a2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a2"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i2"
	  SrcPort		  1
	  DstBlock		  "a2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a3"
	  SrcPort		  1
	  DstBlock		  "delay_a3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a3"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i3"
	  SrcPort		  1
	  DstBlock		  "a3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a4"
	  SrcPort		  1
	  DstBlock		  "delay_a4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a4"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i4"
	  SrcPort		  1
	  DstBlock		  "a4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a5"
	  SrcPort		  1
	  DstBlock		  "delay_a5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a5"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i5"
	  SrcPort		  1
	  DstBlock		  "a5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a6"
	  SrcPort		  1
	  DstBlock		  "delay_a6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a6"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i6"
	  SrcPort		  1
	  DstBlock		  "a6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a7"
	  SrcPort		  1
	  DstBlock		  "delay_a7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a7"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_i7"
	  SrcPort		  1
	  DstBlock		  "a7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a8"
	  SrcPort		  1
	  DstBlock		  "delay_a8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a8"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q0"
	  SrcPort		  1
	  DstBlock		  "a8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a9"
	  SrcPort		  1
	  DstBlock		  "delay_a9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a9"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q1"
	  SrcPort		  1
	  DstBlock		  "a9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a10"
	  SrcPort		  1
	  DstBlock		  "delay_a10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a10"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q2"
	  SrcPort		  1
	  DstBlock		  "a10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a11"
	  SrcPort		  1
	  DstBlock		  "delay_a11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a11"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q3"
	  SrcPort		  1
	  DstBlock		  "a11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a12"
	  SrcPort		  1
	  DstBlock		  "delay_a12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a12"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q4"
	  SrcPort		  1
	  DstBlock		  "a12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a13"
	  SrcPort		  1
	  DstBlock		  "delay_a13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a13"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q5"
	  SrcPort		  1
	  DstBlock		  "a13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a14"
	  SrcPort		  1
	  DstBlock		  "delay_a14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a14"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q6"
	  SrcPort		  1
	  DstBlock		  "a14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "downsample_a15"
	  SrcPort		  1
	  DstBlock		  "delay_a15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_a15"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_user_data_q7"
	  SrcPort		  1
	  DstBlock		  "a15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_asiaa_adc5g_sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bus_create"
      SID		      "155"
      Ports		      [16, 1]
      Position		      [650, 248, 700, 732]
      ZOrder		      5341
      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
      AncestorBlock	      "casper_library_flow_control/bus_create"
      LibraryVersion	      "*1.17"
      UserDataPersistent      on
      UserData		      "DataTag18"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		27
	$ClassName		"Simulink.Mask"
	Type			"bus_create"
	Initialization		"bus_create_init(gcb,...\n    'inputNum', inputNum);"
	Object {
	  $PropName		  "Parameters"
	  $ObjectID		  28
	  $ClassName		  "Simulink.MaskParameter"
	  Type			  "edit"
	  Name			  "inputNum"
	  Prompt		  "Number of inputs:"
	  Value			  "16"
	}
      }
      System {
	Name			"bus_create"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	SIDHighWatermark	"94"
	SIDPrevWatermark	"58"
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  SID			  "155:2"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  SID			  "155:3"
	  Position		  [100, 140, 150, 160]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  SID			  "155:59"
	  Position		  [100, 180, 150, 200]
	  ZOrder		  1
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  SID			  "155:61"
	  Position		  [100, 220, 150, 240]
	  ZOrder		  3
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  SID			  "155:71"
	  Position		  [100, 260, 150, 280]
	  ZOrder		  5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  SID			  "155:73"
	  Position		  [100, 300, 150, 320]
	  ZOrder		  7
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  SID			  "155:75"
	  Position		  [100, 340, 150, 360]
	  ZOrder		  9
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in8"
	  SID			  "155:77"
	  Position		  [100, 380, 150, 400]
	  ZOrder		  11
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in9"
	  SID			  "155:79"
	  Position		  [100, 420, 150, 440]
	  ZOrder		  13
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in10"
	  SID			  "155:81"
	  Position		  [100, 460, 150, 480]
	  ZOrder		  15
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in11"
	  SID			  "155:83"
	  Position		  [100, 500, 150, 520]
	  ZOrder		  17
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in12"
	  SID			  "155:85"
	  Position		  [100, 540, 150, 560]
	  ZOrder		  19
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in13"
	  SID			  "155:87"
	  Position		  [100, 580, 150, 600]
	  ZOrder		  21
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in14"
	  SID			  "155:89"
	  Position		  [100, 620, 150, 640]
	  ZOrder		  23
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in15"
	  SID			  "155:91"
	  Position		  [100, 660, 150, 680]
	  ZOrder		  25
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in16"
	  SID			  "155:93"
	  Position		  [100, 700, 150, 720]
	  ZOrder		  27
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concatenate"
	  SID			  "155:4"
	  Ports			  [16, 1]
	  Position		  [500, 104, 550, 726]
	  ZOrder		  -3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "16"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1291,19,368,221"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,622,16,1,white,blue,0,e51e01c8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 622 622 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 50 50 0 0 ],[0 0 622 622 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[318.77 3"
	  "18.77 325.77 318.77 325.77 325.77 325.77 318.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[311.77 311."
	  "77 318.77 318.77 311.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[304.77 304.77 311.77 311"
	  ".77 304.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[297.77 297.77 304.77 297.77 304.77 3"
	  "04.77 297.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon t"
	  "ext');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\n\n\n\n\n\n\n\n\ncolor('black');port_label('input',1"
	  "6,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1"
	  SID			  "155:5"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  -4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret10"
	  SID			  "155:82"
	  Ports			  [1, 1]
	  Position		  [300, 460, 350, 480]
	  ZOrder		  16
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret11"
	  SID			  "155:84"
	  Ports			  [1, 1]
	  Position		  [300, 500, 350, 520]
	  ZOrder		  18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret12"
	  SID			  "155:86"
	  Ports			  [1, 1]
	  Position		  [300, 540, 350, 560]
	  ZOrder		  20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret13"
	  SID			  "155:88"
	  Ports			  [1, 1]
	  Position		  [300, 580, 350, 600]
	  ZOrder		  22
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret14"
	  SID			  "155:90"
	  Ports			  [1, 1]
	  Position		  [300, 620, 350, 640]
	  ZOrder		  24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret15"
	  SID			  "155:92"
	  Ports			  [1, 1]
	  Position		  [300, 660, 350, 680]
	  ZOrder		  26
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret16"
	  SID			  "155:94"
	  Ports			  [1, 1]
	  Position		  [300, 700, 350, 720]
	  ZOrder		  28
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret2"
	  SID			  "155:6"
	  Ports			  [1, 1]
	  Position		  [300, 140, 350, 160]
	  ZOrder		  -5
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "281,224,671,460"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret3"
	  SID			  "155:60"
	  Ports			  [1, 1]
	  Position		  [300, 180, 350, 200]
	  ZOrder		  2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret4"
	  SID			  "155:62"
	  Ports			  [1, 1]
	  Position		  [300, 220, 350, 240]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret5"
	  SID			  "155:72"
	  Ports			  [1, 1]
	  Position		  [300, 260, 350, 280]
	  ZOrder		  6
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret6"
	  SID			  "155:74"
	  Ports			  [1, 1]
	  Position		  [300, 300, 350, 320]
	  ZOrder		  8
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret7"
	  SID			  "155:76"
	  Ports			  [1, 1]
	  Position		  [300, 340, 350, 360]
	  ZOrder		  10
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret8"
	  SID			  "155:78"
	  Ports			  [1, 1]
	  Position		  [300, 380, 350, 400]
	  ZOrder		  12
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret9"
	  SID			  "155:80"
	  Ports			  [1, 1]
	  Position		  [300, 420, 350, 440]
	  ZOrder		  14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "bus_out"
	  SID			  "155:7"
	  Position		  [700, 410, 750, 430]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "concatenate"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "bus_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret2"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret3"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret4"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret5"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret6"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret7"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "in8"
	  SrcPort		  1
	  DstBlock		  "reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret8"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "in9"
	  SrcPort		  1
	  DstBlock		  "reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret9"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "in10"
	  SrcPort		  1
	  DstBlock		  "reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret10"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "in11"
	  SrcPort		  1
	  DstBlock		  "reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret11"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "in12"
	  SrcPort		  1
	  DstBlock		  "reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret12"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "in13"
	  SrcPort		  1
	  DstBlock		  "reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret13"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "in14"
	  SrcPort		  1
	  DstBlock		  "reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret14"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "in15"
	  SrcPort		  1
	  DstBlock		  "reinterpret15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret15"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "in16"
	  SrcPort		  1
	  DstBlock		  "reinterpret16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret16"
	  SrcPort		  1
	  Points		  [65, 0; 0, 5]
	  DstBlock		  "concatenate"
	  DstPort		  16
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bus_expand"
      SID		      "788"
      Ports		      [1, 4]
      Position		      [1075, 278, 1125, 432]
      ZOrder		      5622
      BackgroundColor	      "[0.502000, 1.000000, 0.502000]"
      AttributesFormatString  "4 outputs"
      AncestorBlock	      "casper_library_flow_control/bus_expand"
      LibraryVersion	      "*1.17"
      UserDataPersistent      on
      UserData		      "DataTag19"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		29
	$ClassName		"Simulink.Mask"
	Type			"bus_expand"
	Description		"Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided into the sp"
	"ecified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significant bit."
	Initialization		"bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'outputWidth', "
	"outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeticType, ...\n "
	"   'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variablePrefix', variablePr"
	"efix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	IconOpaque		"off"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    30
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "divisions of equal size"
	      Cell		      "divisions of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "divisions of equal size"
	    Evaluate		    "off"
	    Callback		    "bus_expand_callback();"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "outputNum"
	    Prompt		    "Number of outputs:"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "outputWidth"
	    Prompt		    "Output width:"
	    Value		    "32"
	    Callback		    "bus_expand_callback();"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "outputBinaryPt"
	    Prompt		    "Output binary point position:"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "outputArithmeticType"
	    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "checkbox"
	    Name		    "outputToWorkspace"
	    Prompt		    "Output to workspace?"
	    Value		    "off"
	    Evaluate		    "off"
	    Callback		    "bus_expand_callback();"
	  }
	  Object {
	    $ObjectID		    37
	    Type		    "edit"
	    Name		    "variablePrefix"
	    Prompt		    "Variable name prefix:"
	    Value		    "out"
	    Evaluate		    "off"
	    Enabled		    "off"
	  }
	  Object {
	    $ObjectID		    38
	    Type		    "checkbox"
	    Name		    "outputToModelAsWell"
	    Prompt		    "Output to model as well?"
	    Value		    "on"
	    Evaluate		    "off"
	    Enabled		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"bus_expand"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	SIDHighWatermark	"65"
	SIDPrevWatermark	"58"
	Block {
	  BlockType		  Inport
	  Name			  "bus_in"
	  SID			  "788:9"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1"
	  SID			  "788:10"
	  Ports			  [1, 1]
	  Position		  [500, 220, 550, 240]
	  ZOrder		  -2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret2"
	  SID			  "788:11"
	  Ports			  [1, 1]
	  Position		  [500, 180, 550, 200]
	  ZOrder		  -3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret3"
	  SID			  "788:63"
	  Ports			  [1, 1]
	  Position		  [500, 140, 550, 160]
	  ZOrder		  5
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret4"
	  SID			  "788:60"
	  Ports			  [1, 1]
	  Position		  [500, 100, 550, 120]
	  ZOrder		  2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice1"
	  SID			  "788:12"
	  Ports			  [1, 1]
	  Position		  [300, 220, 350, 240]
	  ZOrder		  -4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-96"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,45,543,459"
	  block_type		  "slice"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice2"
	  SID			  "788:13"
	  Ports			  [1, 1]
	  Position		  [300, 180, 350, 200]
	  ZOrder		  -5
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-64"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,45,543,459"
	  block_type		  "slice"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice3"
	  SID			  "788:62"
	  Ports			  [1, 1]
	  Position		  [300, 140, 350, 160]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-32"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice4"
	  SID			  "788:59"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  1
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1282,19,617,509"
	  block_type		  "slice"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "msb_out4"
	  SID			  "788:61"
	  Position		  [700, 100, 750, 120]
	  ZOrder		  3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  SID			  "788:64"
	  Position		  [700, 140, 750, 160]
	  ZOrder		  6
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  SID			  "788:65"
	  Position		  [700, 180, 750, 200]
	  ZOrder		  7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "lsb_out1"
	  SID			  "788:15"
	  Position		  [700, 220, 750, 240]
	  ZOrder		  -7
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "slice4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice4"
	  SrcPort		  1
	  DstBlock		  "reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret4"
	  SrcPort		  1
	  DstBlock		  "msb_out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice3"
	  SrcPort		  1
	  DstBlock		  "reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret3"
	  SrcPort		  1
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice2"
	  SrcPort		  1
	  DstBlock		  "reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret2"
	  SrcPort		  1
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice1"
	  SrcPort		  1
	  DstBlock		  "reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1"
	  SrcPort		  1
	  DstBlock		  "lsb_out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "delay_bram"
      SID		      "651"
      Ports		      [1, 1]
      Position		      [960, 335, 1000, 375]
      ZOrder		      5558
      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
      AncestorBlock	      "casper_library_delays/delay_bram"
      LibraryVersion	      "*1.33"
      UserDataPersistent      on
      UserData		      "DataTag20"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		39
	$ClassName		"Simulink.Mask"
	Type			"delay_bram"
	Description		"A delay block that uses BRAM for its storage."
	Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Delay_bram'')')"
	Initialization		"delay_bram_init(gcb, ...\n    'DelayLen', DelayLen, ...\n    'bram_latency', bram_latency, ...\n    "
	"'use_dsp48', use_dsp48, ...\n    'async', async);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  4
	  Object {
	    $ObjectID		    40
	    Type		    "edit"
	    Name		    "DelayLen"
	    Prompt		    "Delay By:"
	    Value		    "2^15"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "edit"
	    Name		    "bram_latency"
	    Prompt		    "BRAM Latency"
	    Value		    "128"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "checkbox"
	    Name		    "use_dsp48"
	    Prompt		    "Use DSP48"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "checkbox"
	    Name		    "async"
	    Prompt		    "asynchronous operation"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"delay_bram"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"600"
	SIDHighWatermark	"5"
	SIDPrevWatermark	"5"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "651:1"
	  Position		  [40, 113, 70, 127]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "constant"
	  SID			  "651:2"
	  Ports			  [0, 1]
	  Position		  [95, 148, 130, 172]
	  ZOrder		  -2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "35,24,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "counter"
	  SID			  "651:3"
	  Ports			  [0, 1]
	  Position		  [95, 64, 130, 96]
	  ZOrder		  -3
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "DelayLen - bram_latency - 1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "15"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  off
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  sg_icon_stat		  "35,32,0,1,white,blue,0,4b061529,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsize{14}\\"
	  "bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ram"
	  SID			  "651:4"
	  Ports			  [3, 1]
	  Position		  [150, 62, 215, 178]
	  ZOrder		  -4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory Block"
	  depth			  "32768"
	  initVector		  "0"
	  distributed_mem	  "Block RAM"
	  write_mode		  "Read Before Write"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  latency		  "bram_latency"
	  dbl_ovrd		  off
	  optimize		  "Area"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1291,19,492,397"
	  block_type		  "spram"
	  sg_icon_stat		  "65,116,3,1,white,blue,0,bb82d166,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 116 116 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 65 65 0 0 ],[0 0 116 116 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[67.99 "
	  "67.99 76.99 67.99 76.99 76.99 76.99 67.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[58.99 58.99 67.9"
	  "9 67.99 58.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[49.99 49.99 58.99 58.99 49.99 ],"
	  "[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[40.99 40.99 49.99 40.99 49.99 49.99 40.99 ],[0.9"
	  "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	  "k');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('input',"
	  "3,'we');\n\ncolor('black');disp('z^{-128}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  "651:5"
	  Position		  [240, 113, 270, 127]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "counter"
	  SrcPort		  1
	  DstBlock		  "ram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "ram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "constant"
	  SrcPort		  1
	  DstBlock		  "ram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dram_snap"
      SID		      "324"
      Tag		      "casper:snapshot"
      Ports		      [3, 1]
      Position		      [1475, 402, 1535, 548]
      ZOrder		      5422
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AncestorBlock	      "casper_library_scopes/snapshot"
      LibraryVersion	      "*1.93"
      UserDataPersistent      on
      UserData		      "DataTag21"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		44
	$ClassName		"Simulink.Mask"
	Type			"snapshot"
	Description		"Standard snap block, but with the following optional extras;\n 1) Optionally delay the fabric trigger b"
	"y a user-specified number of valids.\n 2) Capture continuously after a trigger until a stop pulse is received. Data i"
	"s captured into BRAM continuously, with old data being overwritten until a stop command is received. Then stop captur"
	"ing when memory is filled. This enables you to get some data before and some data after the stop pulse. Use the 'tr_e"
	"n_cnt' register to determine where you are in your vector. 'Addr' register's MSb now indicates 'busy capturing'.\n 3)"
	" Optionally capture a value on an input port to a register at the same time as the first data sample.\n 4) Implement "
	"counters using DSP48Es to save resources."
	Initialization		"%snapshot_init(gcb, ...\n%    'storage', storage, ...\n%    'dram_dimm', dram_dimm, ...\n%    'dram_"
	"clock', dram_clock, ...\n%    'nsamples', nsamples, ...\n%    'data_width', data_width, ...\n%    'offset', offset, ."
	"..\n%    'circap', circap, ...\n%    'value', value, ...\n%    'use_dsp48', use_dsp48);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    45
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "bram"
	      Cell		      "dram"
	      PropName		      "TypeOptions"
	    }
	    Name		    "storage"
	    Prompt		    "Storage medium"
	    Value		    "dram"
	    Evaluate		    "off"
	    Callback		    "snapshot_callback();"
	  }
	  Object {
	    $ObjectID		    46
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      Cell		      "4"
	      PropName		      "TypeOptions"
	    }
	    Name		    "dram_dimm"
	    Prompt		    "DRAM dimm"
	    Value		    "1"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    47
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "200"
	      Cell		      "250"
	      Cell		      "266"
	      Cell		      "300"
	      Cell		      "333"
	      PropName		      "TypeOptions"
	    }
	    Name		    "dram_clock"
	    Prompt		    "DRAM clock rate"
	    Value		    "266"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    48
	    Type		    "edit"
	    Name		    "nsamples"
	    Prompt		    "Number of Samples (2^?)"
	    Value		    "24"
	  }
	  Object {
	    $ObjectID		    49
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "8"
	      Cell		      "16"
	      Cell		      "32"
	      Cell		      "64"
	      Cell		      "128"
	      PropName		      "TypeOptions"
	    }
	    Name		    "data_width"
	    Prompt		    "Data width"
	    Value		    "64"
	    Evaluate		    "off"
	    Enabled		    "off"
	  }
	  Object {
	    $ObjectID		    50
	    Type		    "checkbox"
	    Name		    "offset"
	    Prompt		    "Start delay support "
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    51
	    Type		    "checkbox"
	    Name		    "circap"
	    Prompt		    "Circular capture support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "checkbox"
	    Name		    "value"
	    Prompt		    "Extra value capture support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "checkbox"
	    Name		    "use_dsp48"
	    Prompt		    "Use DSP48s to implement counters"
	    Value		    "on"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dram_snap"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"200"
	SIDHighWatermark	"1022"
	SIDPrevWatermark	"1003"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "324:344"
	  Position		  [180, 122, 210, 138]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "324:345"
	  Position		  [250, 162, 280, 178]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  "324:346"
	  Position		  [250, 202, 280, 218]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "add_del"
	  SID			  "324:348"
	  Ports			  [1, 1]
	  Position		  [880, 145, 905, 165]
	  ZOrder		  -5
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "add_gen"
	  SID			  "324:1007"
	  Ports			  [6, 6]
	  Position		  [770, 71, 830, 404]
	  ZOrder		  5239
	  AncestorBlock		  "casper_library_scopes/snapshot/add_gen"
	  LibraryVersion	  "*1.93"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    54
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "set_param(gcb,'LinkStatus','inactive');\nif strcmp(use_dsp48,'on'),\n    set_param([gcb,'/add"
	    "_gen'],'implementation','DSP48');\nelse\n    set_param([gcb,'/add_gen'],'implementation','Fabric');\nend"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      5
	      Object {
		$ObjectID		55
		Type			"edit"
		Name			"counter_size"
		Prompt			"Address counter size (2^?)"
		Value			"22+4+1"
	      }
	      Object {
		$ObjectID		56
		Type			"edit"
		Name			"increment"
		Prompt			"Address counter increment"
		Value			"16"
	      }
	      Object {
		$ObjectID		57
		Type			"edit"
		Name			"nsamples"
		Prompt			"Number of samples (2^?)"
		Value			"22"
	      }
	      Object {
		$ObjectID		58
		Type			"edit"
		Name			"burst_size"
		Prompt			"Burst size (2^?)"
		Value			"1"
	      }
	      Object {
		$ObjectID		59
		Type			"checkbox"
		Name			"use_dsp48"
		Prompt			"dsp48 counter/s"
		Value			"on"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "add_gen"
	    Location		    [1281, 27, 3201, 1200]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "150"
	    SIDHighWatermark	    "1003"
	    SIDPrevWatermark	    "1003"
	    Block {
	      BlockType		      Inport
	      Name		      "vin"
	      SID		      "324:1007:350"
	      Position		      [20, 643, 50, 657]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "324:1007:351"
	      Position		      [20, 708, 50, 722]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "324:1007:352"
	      Position		      [15, 428, 45, 442]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "go"
	      SID		      "324:1007:353"
	      Position		      [15, 458, 45, 472]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cont"
	      SID		      "324:1007:354"
	      Position		      [20, 358, 50, 372]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "init"
	      SID		      "324:1007:355"
	      Position		      [20, 583, 50, 597]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "324:1007:356"
	      Ports		      [3, 1]
	      Position		      [875, 95, 900, 185]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,348,216"
	      block_type	      "concat"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,90,3,1,white,blue,0,61ef8218,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 90 90 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 90 90 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[48"
	      ".33 48.33 51.33 48.33 51.33 51.33 51.33 48.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[45.33 45.33 "
	      "48.33 48.33 45.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[42.33 42.33 45.33 45.33 42.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[39.33 39.33 42.33 39.33 42.33 42.33 39.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	      "or('black');port_label('input',1,'hi');\n\ncolor('black');port_label('input',3,'lo');\n\ncolor('black');disp('\\"
	      "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "324:1007:357"
	      Ports		      [1, 1]
	      Position		      [705, 101, 730, 119]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32-nsamples-log2(increment)-1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "539,290,538,429"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "324:1007:358"
	      Ports		      [1, 1]
	      Position		      [160, 371, 180, 389]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "324:1007:359"
	      Ports		      [1, 1]
	      Position		      [785, 158, 830, 182]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 24 24 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "324:1007:360"
	      Ports		      [1, 1]
	      Position		      [790, 258, 835, 282]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 24 24 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "324:1007:361"
	      Ports		      [1, 1]
	      Position		      [85, 356, 105, 374]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "324:1007:362"
	      Ports		      [1, 1]
	      Position		      [85, 581, 105, 599]
	      ZOrder		      -13
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      "324:1007:363"
	      Ports		      [1, 1]
	      Position		      [85, 641, 105, 659]
	      ZOrder		      -14
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "324:1007:364"
	      Ports		      [1, 1]
	      Position		      [85, 706, 105, 724]
	      ZOrder		      -15
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "324:1007:365"
	      Ports		      [1, 1]
	      Position		      [615, 641, 640, 659]
	      ZOrder		      -16
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.2"
	      "2 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 "
	      "11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "324:1007:366"
	      Ports		      [1, 1]
	      Position		      [790, 129, 825, 151]
	      ZOrder		      -17
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,325"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,e69ac283,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nnot');\nfprintf('','CO"
	      "MMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "324:1007:367"
	      Ports		      [1, 1]
	      Position		      [200, 411, 230, 429]
	      ZOrder		      -18
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,325"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "324:1007:368"
	      Ports		      [2, 1]
	      Position		      [80, 418, 105, 482]
	      ZOrder		      -19
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "27,213,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,64,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 64 64 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 64 64 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[35"
	      ".33 35.33 38.33 35.33 38.33 38.33 38.33 35.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[32.33 32.33 "
	      "35.33 35.33 32.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[29.33 29.33 32.33 32.33 29.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[26.33 26.33 29.33 26.33 29.33 29.33 26.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT"
	      ": end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "324:1007:369"
	      Ports		      [2, 1]
	      Position		      [615, 558, 640, 622]
	      ZOrder		      -20
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,64,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 64 64 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 64 64 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[35"
	      ".33 35.33 38.33 35.33 38.33 38.33 38.33 35.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[32.33 32.33 "
	      "35.33 35.33 32.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[29.33 29.33 32.33 32.33 29.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[26.33 26.33 29.33 26.33 29.33 29.33 26.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT"
	      ": end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      "324:1007:370"
	      Ports		      [2, 1]
	      Position		      [280, 396, 305, 429]
	      ZOrder		      -21
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,132,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,33,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 33 33 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 33 33 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[19"
	      ".33 19.33 22.33 19.33 22.33 22.33 22.33 19.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[16.33 16.33 "
	      "19.33 19.33 16.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[13.33 13.33 16.33 16.33 13.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[10.33 10.33 13.33 10.33 13.33 13.33 10.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('or');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      "324:1007:371"
	      Ports		      [3, 1]
	      Position		      [385, 358, 415, 472]
	      ZOrder		      -22
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,419,291"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,114,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 114 114 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[61"
	      ".44 61.44 65.44 61.44 65.44 65.44 65.44 61.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[57.44 57.44 61."
	      "44 61.44 57.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[53.44 53.44 57.44 57.44 53.44 ],[1 "
	      "1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[49.44 49.44 53.44 49.44 53.44 53.44 49.44 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor"
	      "('black');disp('and');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      SID		      "324:1007:372"
	      Ports		      [3, 1]
	      Position		      [520, 580, 565, 630]
	      ZOrder		      -23
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register4"
	      SID		      "324:1007:373"
	      Ports		      [2, 1]
	      Position		      [800, 637, 845, 688]
	      ZOrder		      -24
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,419,209"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register5"
	      SID		      "324:1007:374"
	      Ports		      [3, 1]
	      Position		      [210, 355, 255, 405]
	      ZOrder		      -25
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "1"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,132,419,209"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "324:1007:375"
	      Ports		      [1, 1]
	      Position		      [785, 100, 835, 120]
	      ZOrder		      -26
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "32-nsamples-log2(increment)-1-1"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "595,360,419,444"
	      block_type	      "shift"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,ee006060,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('\\bf{X << 2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_gen"
	      SID		      "324:1007:376"
	      Ports		      [2, 1]
	      Position		      [515, 370, 565, 430]
	      ZOrder		      -27
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "increment"
	      arith_type	      "Unsigned"
	      n_bits		      "counter_size"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "DSP48"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "805,381,464,773"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.8"
	      "8 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.8"
	      "8 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('bl"
	      "ack');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      SID		      "324:1007:377"
	      Ports		      [1, 1]
	      Position		      [670, 355, 715, 375]
	      ZOrder		      -28
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      ShowName		      off
	      AttributesFormatString  "both edges\nactive high"
	      AncestorBlock	      "casper_library_misc/edge_detect"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		60
		$ClassName		"Simulink.Mask"
		Type			"edge_detect"
		Description		"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or both)."
		Help			"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both).  Laten"
		"cy is zero."
		Initialization		"edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,...\n  "
		"  'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_param(gcb,'U"
		"serData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'x_ou"
		"t'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_num=str2num(getfi"
		"eld(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
		SelfModifiable		"on"
		Display			"plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
		IconUnits		"normalized"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    61
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Rising"
		    Cell		    "Falling"
		    Cell		    "Both"
		    PropName		    "TypeOptions"
		    }
		    Name		    "edge"
		    Prompt		    "Edge Type"
		    Value		    "Both"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    62
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "Active High"
		    Cell		    "Active Low"
		    PropName		    "TypeOptions"
		    }
		    Name		    "polarity"
		    Prompt		    "Output Polarity"
		    Value		    "Active High"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    63
		    Type		    "edit"
		    Name		    "x_in"
		    Prompt		    "Input X Positions"
		    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    64
		    Type		    "edit"
		    Name		    "y_in"
		    Prompt		    "Input Y Positions"
		    Value		    "[-1 -1  1  1  1  1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    65
		    Type		    "edit"
		    Name		    "x_out"
		    Prompt		    "Output X Positions"
		    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    66
		    Type		    "edit"
		    Name		    "y_out"
		    Prompt		    "Output Y Positions"
		    Value		    "[-1 -1  1  1 -1 -1  1  1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"edge_detect"
		Location		[263, 45, 1111, 1385]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "324:1007:377:1"
		  Position		  [50, 53, 80, 67]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "324:1007:377:2"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ZOrder		  -2
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "324:1007:377:3"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  SID			  "324:1007:377:4"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "XNOR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,11dbf875,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "xnor');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "324:1007:377:5"
		  Position		  [380, 63, 410, 77]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      "324:1007:378"
	      Ports		      [1, 1]
	      Position		      [610, 159, 635, 181]
	      ZOrder		      -29
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "nsamples+log2(increment)"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "156,519,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      "324:1007:379"
	      Ports		      [1, 1]
	      Position		      [610, 389, 635, 411]
	      ZOrder		      -30
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "nsamples-burst_size"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "log2(increment)+burst_size"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "193,399,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      "324:1007:380"
	      Ports		      [1, 1]
	      Position		      [610, 355, 635, 375]
	      ZOrder		      -31
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "nsamples + log2(increment)"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "224,413,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vout"
	      SID		      "324:1007:381"
	      Position		      [965, 658, 995, 672]
	      ZOrder		      -32
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "add"
	      SID		      "324:1007:382"
	      Position		      [960, 393, 990, 407]
	      ZOrder		      -33
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "324:1007:383"
	      Position		      [965, 708, 995, 722]
	      ZOrder		      -34
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we_o"
	      SID		      "324:1007:384"
	      Position		      [960, 483, 990, 497]
	      ZOrder		      -35
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      SID		      "324:1007:385"
	      Position		      [955, 133, 985, 147]
	      ZOrder		      -36
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "en_cnt"
	      SID		      "324:1007:386"
	      Position		      [950, 263, 980, 277]
	      ZOrder		      -37
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cont"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [25, 0; 0, -55; -630, 0; 0, 85]
	      Branch {
		Points			[0, 25]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register4"
	      SrcPort		      1
	      DstBlock		      "vout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [15, 0; 0, 85]
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "vin"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_gen"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -95]
		  Branch {
		    Points		    [0, -100]
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slice3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Register5"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -270; 320, 0]
		Branch {
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Logical6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "init"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 75]
		Branch {
		  DstBlock		  "we_o"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register3"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"add_gen"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "en_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "go"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			1
	      }
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[320, 0]
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Register3"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -205]
		  DstBlock		  "add_gen"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -210]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "324:1007:392"
	      Name		      "To storage"
	      Position		      [621, 424]
	    }
	    Annotation {
	      SID		      "324:1007:391"
	      Name		      "prevent one extra\nwrite to address 0"
	      Position		      [247, 443]
	    }
	    Annotation {
	      SID		      "324:1007:390"
	      Name		      "Do one\ncapture by\ndefault"
	      Position		      [230, 331]
	    }
	    Annotation {
	      SID		      "324:1007:389"
	      Name		      "Count of bytes in BRAM \nas well as done signal"
	      Position		      [842, 205]
	    }
	    Annotation {
	      SID		      "324:1007:388"
	      Name		      "A total count of\nbytes written to\nBRAM since trig"
	      Position		      [807, 314]
	    }
	    Annotation {
	      SID		      "324:1007:387"
	      Name		      "Force MSbit of count\nto be '1' by negating busy\nas counter bit may be '0' or '1'"
	      Position		      [758, 65]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "always"
	  SID			  "324:1017"
	  Ports			  [0, 1]
	  Position		  [1075, 357, 1090, 373]
	  ZOrder		  5249
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 10"
	  ".22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.931 0."
	  "946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.55 11.44 9.44 7.4"
	  "4 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "basic_ctrl"
	  SID			  "324:1004"
	  Ports			  [6, 6]
	  Position		  [395, 73, 455, 307]
	  ZOrder		  5236
	  AncestorBlock		  "casper_library_scopes/snapshot/basic_ctrl"
	  LibraryVersion	  "*1.93"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    67
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "set_param(gcb,'LinkStatus','inactive');\nset_param([gcb,'/dram_munge'], 'dram', dram);\n\n"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		68
		Type			"checkbox"
		Name			"dram"
		Prompt			"dram"
		Value			"off"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		69
		Type			"edit"
		Name			"data_width"
		Prompt			"data width"
		Value			"144"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "basic_ctrl"
	    Location		    [1281, 27, 3201, 1200]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "174"
	    SIDHighWatermark	    "1003"
	    SIDPrevWatermark	    "1003"
	    Block {
	      BlockType		      Inport
	      Name		      "vin"
	      SID		      "324:1004:920"
	      Position		      [35, 193, 65, 207]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "324:1004:921"
	      Position		      [35, 233, 65, 247]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "324:1004:922"
	      Position		      [220, 273, 250, 287]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      SID		      "324:1004:923"
	      Position		      [220, 358, 250, 372]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ctrl"
	      SID		      "324:1004:924"
	      Position		      [25, 463, 55, 477]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "stopi"
	      SID		      "324:1004:925"
	      Position		      [25, 548, 55, 562]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "324:1004:926"
	      Ports		      [0, 1]
	      Position		      [430, 353, 445, 367]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "15,14,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\n"
	      "fprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "324:1004:927"
	      Ports		      [0, 1]
	      Position		      [255, 375, 275, 395]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      SID		      "324:1004:928"
	      Ports		      [0, 1]
	      Position		      [255, 291, 275, 309]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "324:1004:929"
	      Ports		      [1, 1]
	      Position		      [225, 462, 250, 478]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "324:1004:930"
	      Ports		      [1, 1]
	      Position		      [225, 337, 250, 353]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "324:1004:931"
	      Ports		      [1, 1]
	      Position		      [225, 252, 250, 268]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^"
	      "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "324:1004:932"
	      Ports		      [1, 1]
	      Position		      [355, 378, 375, 392]
	      ZOrder		      -13
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "324:1004:933"
	      Ports		      [2, 1]
	      Position		      [385, 356, 420, 394]
	      ZOrder		      -14
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 38 38 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 38 38 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[24.55"
	      " 24.55 29.55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[19.55 19.55 24"
	      ".55 24.55 19.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[14.55 14.55 19.55 19.55 14.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 "
	      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolo"
	      "r('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "324:1004:934"
	      Ports		      [3, 1]
	      Position		      [310, 246, 330, 314]
	      ZOrder		      -15
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,68,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 9.71429 58.2857 68 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 9.71429 58.2857 68 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10"
	      ".44 7.55 5.55 ],[36.22 36.22 38.22 36.22 38.22 38.22 38.22 36.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55"
	      " ],[34.22 34.22 36.22 36.22 34.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[32.22 32.22 34."
	      "22 34.22 32.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[30.22 30.22 32.22 30.22 32.22 32.2"
	      "2 30.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');"
	      "port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	      sg_list_contents	      "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|2"
	      "4|25|26|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "324:1004:935"
	      Ports		      [3, 1]
	      Position		      [310, 332, 330, 398]
	      ZOrder		      -16
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,66,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 9.42857 56.5714 66 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 20 20 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10"
	      ".44 7.55 5.55 ],[35.22 35.22 37.22 35.22 37.22 37.22 37.22 35.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55"
	      " ],[33.22 33.22 35.22 35.22 33.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[31.22 31.22 33."
	      "22 33.22 31.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[29.22 29.22 31.22 29.22 31.22 31.2"
	      "2 29.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');"
	      "port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	      sg_list_contents	      "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|2"
	      "4|25|26|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "324:1004:936"
	      Ports		      [3, 1]
	      Position		      [470, 350, 515, 400]
	      ZOrder		      -17
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register6"
	      SID		      "324:1004:937"
	      Ports		      [3, 1]
	      Position		      [555, 335, 600, 385]
	      ZOrder		      -18
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dram_munge"
	      SID		      "324:1004:938"
	      Ports		      [4, 3]
	      Position		      [625, 183, 690, 337]
	      ZOrder		      -19
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		70
		$ClassName		"Simulink.Mask"
		Initialization		"set_param(gcb,'LinkStatus','inactive');\nif strcmp(dram,'on'),\n    set_param([gcb,'/dram'], 'const"
		"', '1');\nelse,\n    set_param([gcb,'/dram'], 'const', '0');\nend\nset_param([gcb,'/data_choice'], ...\n        'pre"
		"cision', 'User Defined', ...\n        'arith_type', 'Unsigned', ...\n        'n_bits', num2str(data_width), 'bin_pt'"
		", '0', ...\n        'quantization', 'Truncate', ...\n        'overflow', 'Wrap');"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    71
		    Type		    "checkbox"
		    Name		    "dram"
		    Prompt		    "dram"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    72
		    Type		    "edit"
		    Name		    "data_width"
		    Prompt		    "data width"
		    Value		    "data_width"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"dram_munge"
		Location		[1281, 27, 3201, 1200]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"150"
		Block {
		  BlockType		  Inport
		  Name			  "vin"
		  SID			  "324:1004:939"
		  Position		  [20, 553, 50, 567]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "324:1004:940"
		  Position		  [15, 123, 45, 137]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "we"
		  SID			  "324:1004:941"
		  Position		  [15, 193, 45, 207]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "init"
		  SID			  "324:1004:942"
		  Position		  [15, 163, 45, 177]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "324:1004:943"
		  Ports			  [4, 1]
		  Position		  [430, 147, 455, 248]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,348,216"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,101,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 101 101 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 25 25 0 0 ],[0 0 101 101 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[53.33 53"
		  ".33 56.33 53.33 56.33 56.33 56.33 53.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[50.33 50.33 53.33 53."
		  "33 50.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[47.33 47.33 50.33 50.33 47.33 ],[1 1 1 ]"
		  ");\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[44.33 44.33 47.33 44.33 47.33 47.33 44.33 ],[0.931 0.946 0."
		  "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		  "abel('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  SID			  "324:1004:944"
		  Ports			  [4, 1]
		  Position		  [430, 247, 455, 348]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,348,216"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,101,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 101 101 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 25 25 0 0 ],[0 0 101 101 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[53.33 53"
		  ".33 56.33 53.33 56.33 56.33 56.33 53.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[50.33 50.33 53.33 53."
		  "33 50.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[47.33 47.33 50.33 50.33 47.33 ],[1 1 1 ]"
		  ");\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[44.33 44.33 47.33 44.33 47.33 47.33 44.33 ],[0.931 0.946 0."
		  "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		  "abel('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "324:1004:945"
		  Ports			  [0, 1]
		  Position		  [360, 150, 380, 170]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "324:1004:946"
		  Ports			  [1, 1]
		  Position		  [360, 395, 390, 415]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}"
		  "','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "324:1004:947"
		  Ports			  [1, 1]
		  Position		  [535, 418, 575, 442]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 24 24 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  From
		  Name			  "From"
		  SID			  "324:1004:948"
		  Position		  [375, 362, 405, 378]
		  ZOrder		  -10
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  SID			  "324:1004:949"
		  Position		  [625, 402, 655, 418]
		  ZOrder		  -11
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  SID			  "324:1004:950"
		  Position		  [630, 212, 660, 228]
		  ZOrder		  -12
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "din"
		}
		Block {
		  BlockType		  From
		  Name			  "From3"
		  SID			  "324:1004:951"
		  Position		  [125, 582, 155, 598]
		  ZOrder		  -13
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  From
		  Name			  "From4"
		  SID			  "324:1004:952"
		  Position		  [125, 617, 155, 633]
		  ZOrder		  -14
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  From
		  Name			  "From5"
		  SID			  "324:1004:953"
		  Position		  [630, 542, 660, 558]
		  ZOrder		  -15
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "vin"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  SID			  "324:1004:954"
		  Position		  [95, 137, 125, 153]
		  ZOrder		  -16
		  ShowName		  off
		  GotoTag		  "init"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  SID			  "324:1004:955"
		  Position		  [90, 237, 120, 253]
		  ZOrder		  -17
		  ShowName		  off
		  GotoTag		  "we"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  SID			  "324:1004:956"
		  Position		  [100, 107, 130, 123]
		  ZOrder		  -18
		  ShowName		  off
		  GotoTag		  "din"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto3"
		  SID			  "324:1004:957"
		  Position		  [80, 532, 110, 548]
		  ZOrder		  -19
		  ShowName		  off
		  GotoTag		  "vin"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  SID			  "324:1004:958"
		  Ports			  [2, 1]
		  Position		  [305, 378, 340, 427]
		  ZOrder		  -20
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,49,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 49 49 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('z"
		  "^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "324:1004:959"
		  Ports			  [2, 1]
		  Position		  [410, 375, 430, 415]
		  ZOrder		  -21
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,40,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 40 40 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[22.22 22.22 24."
		  "22 22.22 24.22 24.22 24.22 22.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[20.22 20.22 22.22 22.22 20.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[18.22 18.22 20.22 20.22 18.22 ],[1 1 1 ]);\npatch([7."
		  "55 14.44 12.44 10.44 8.44 5.55 7.55 ],[16.22 16.22 18.22 16.22 18.22 18.22 16.22 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nfpr"
		  "intf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'OR'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "324:1004:960"
		  Ports			  [2, 1]
		  Position		  [240, 588, 275, 637]
		  ZOrder		  -22
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,291"
		  block_type		  "logical"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,49,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 49 49 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('a"
		  "nd');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  SID			  "324:1004:961"
		  Ports			  [3, 1]
		  Position		  [535, 153, 575, 327]
		  ZOrder		  -23
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,419,344"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,174,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 24.8571 149.143 174 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 24.8571 149.143 174 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 "
		  "8.875 ],[92.55 92.55 97.55 92.55 97.55 97.55 97.55 92.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[87."
		  "55 87.55 92.55 92.55 87.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[82.55 82.55 87.55 87.5"
		  "5 82.55 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[77.55 77.55 82.55 77.55 82.55 82.55 77.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26"
		  "|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "324:1004:962"
		  Ports			  [2, 1]
		  Position		  [305, 167, 340, 203]
		  ZOrder		  -24
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "324:1004:963"
		  Ports			  [2, 1]
		  Position		  [305, 217, 340, 253]
		  ZOrder		  -25
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "324:1004:964"
		  Ports			  [2, 1]
		  Position		  [305, 267, 340, 303]
		  ZOrder		  -26
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "324:1004:965"
		  Ports			  [2, 1]
		  Position		  [305, 317, 340, 353]
		  ZOrder		  -27
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register4"
		  SID			  "324:1004:966"
		  Ports			  [3, 1]
		  Position		  [185, 582, 220, 618]
		  ZOrder		  -28
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
		  ";port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register5"
		  SID			  "324:1004:967"
		  Ports			  [2, 1]
		  Position		  [305, 552, 340, 588]
		  ZOrder		  -29
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,209"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 36 36 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[23.55 23.55 28."
		  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[18.55 18.55 23.55 23.55 18."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "324:1004:968"
		  Ports			  [2, 1]
		  Position		  [210, 173, 255, 217]
		  ZOrder		  -30
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  SID			  "324:1004:969"
		  Ports			  [2, 1]
		  Position		  [210, 223, 255, 267]
		  ZOrder		  -31
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "324:1004:970"
		  Ports			  [2, 1]
		  Position		  [210, 273, 255, 317]
		  ZOrder		  -32
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  SID			  "324:1004:971"
		  Ports			  [2, 1]
		  Position		  [210, 323, 255, 367]
		  ZOrder		  -33
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,209"
		  block_type		  "relational"
		  block_version		  "11.4"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con0"
		  SID			  "324:1004:972"
		  Ports			  [0, 1]
		  Position		  [170, 195, 190, 215]
		  ZOrder		  -34
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con1"
		  SID			  "324:1004:973"
		  Ports			  [0, 1]
		  Position		  [170, 245, 190, 265]
		  ZOrder		  -35
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con2"
		  SID			  "324:1004:974"
		  Ports			  [0, 1]
		  Position		  [170, 295, 190, 315]
		  ZOrder		  -36
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "2"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "con3"
		  SID			  "324:1004:975"
		  Ports			  [0, 1]
		  Position		  [170, 345, 190, 365]
		  ZOrder		  -37
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "3"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "25,179,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,279a71c8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfpr"
		  "intf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_choice"
		  SID			  "324:1004:976"
		  Ports			  [3, 1]
		  Position		  [690, 190, 715, 250]
		  ZOrder		  -38
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "805,190,464,373"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26"
		  "|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_count"
		  SID			  "324:1004:977"
		  Ports			  [2, 1]
		  Position		  [460, 358, 500, 407]
		  ZOrder		  -39
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,748"
		  block_type		  "counter"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,49,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 49 49 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[29.55 29.55 34."
		  "55 29.55 34.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[24.55 24.55 29.55 29.55 24."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[19.55 19.55 24.55 24.55 19.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[14.55 14.55 19.55 14.55 19.55 19.55 14.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fo"
		  "ntsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dram"
		  SID			  "324:1004:978"
		  Ports			  [0, 1]
		  Position		  [640, 140, 660, 160]
		  ZOrder		  -40
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Boolean"
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "795,168,474,478"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpr"
		  "intf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "input_count"
		  SID			  "324:1004:979"
		  Ports			  [2, 1]
		  Position		  [90, 157, 140, 213]
		  ZOrder		  -41
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "805,168,464,773"
		  block_type		  "counter"
		  block_version		  "11.4"
		  sg_icon_stat		  "50,56,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "vout_choice"
		  SID			  "324:1004:980"
		  Ports			  [3, 1]
		  Position		  [690, 520, 715, 580]
		  ZOrder		  -42
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "we_choice"
		  SID			  "324:1004:981"
		  Ports			  [3, 1]
		  Position		  [685, 380, 710, 440]
		  ZOrder		  -43
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,60,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 8.57143 51.4286 60 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[33.33 33.33 36.33 33.33 36.33 36.33 36.33 33.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[30."
		  "33 30.33 33.33 33.33 30.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[27.33 27.33 30.33 30.3"
		  "3 27.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[24.33 24.33 27.33 24.33 27.33 27.33 24.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "vout"
		  SID			  "324:1004:982"
		  Position		  [740, 543, 770, 557]
		  ZOrder		  -44
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "324:1004:983"
		  Position		  [740, 213, 770, 227]
		  ZOrder		  -45
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "we_o"
		  SID			  "324:1004:984"
		  Position		  [740, 403, 770, 417]
		  ZOrder		  -46
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Concat1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Concat"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From5"
		  SrcPort		  1
		  DstBlock		  "vout_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Register5"
		  SrcPort		  1
		  DstBlock		  "vout_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "vout_choice"
		  SrcPort		  1
		  DstBlock		  "vout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Register5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From4"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "vin"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Goto3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register4"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Register4"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Register4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50]
		  Branch {
		    Points		    [0, 190]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "vout_choice"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "we_choice"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "data_choice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  DstBlock		  "data_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "data_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  DstBlock		  "we_choice"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "we_choice"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "we_choice"
		  SrcPort		  1
		  DstBlock		  "we_o"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dout_count"
		  SrcPort		  1
		  Points		  [10, 0; 0, -205]
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From"
		  SrcPort		  1
		  DstBlock		  "dout_count"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_count"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [15, 0; 0, 40]
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con3"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con2"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "con0"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "input_count"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -15]
		    DstBlock		    "Goto2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [225, 0; 0, 45]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Register3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "we"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "Goto1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "input_count"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "init"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Goto"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "input_count"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "data_choice"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Annotation {
		  SID			  "324:1004:985"
		  Name			  "1st output same time\nas last input"
		  Position		  [337, 458]
		}
		Annotation {
		  SID			  "324:1004:986"
		  Name			  "Choose DRAM data\nor standard. Constant input \nto muxes should ensure\nother path optimised\naway"
		  Position		  [652, 92]
		}
		Annotation {
		  SID			  "324:1004:987"
		  Name			  "Buffer 4 input words when using DRAM\nthen combine and output the first two,\nthen second. Ensures that "
		  "a full burst\ngoes through every time so that status \nregister records number of bytes fully in \nDRAM"
		  Position		  [279, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_detect"
	      SID		      "324:1004:988"
	      Ports		      [1, 1]
	      Position		      [275, 460, 320, 480]
	      ZOrder		      -20
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      ShowName		      off
	      AttributesFormatString  "rising edges\nactive high"
	      LibraryVersion	      "1.42"
	      LinkData {
		BlockName		"Delay"
		DialogParameters {
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.422222 0.355556 0.444444 0.355556 0.422222 0.511111 0.533333 0.555556 0.666667 0.577778 0.511111 0.466667 0"
		  ".555556 0.466667 0.511111 0.577778 0.666667 0.555556 0.533333 0.511111 0.422222 ],[0.125 0.3125 0.5625 0.8125 1 1 "
		  "0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot"
		  "([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		  "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		BlockName		"Inverter"
		DialogParameters {
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.422222 0.355556 0.444444 0.355556 0.422222 0.511111 0.533333 0.555556 0.666667 0.577778 0.511111 0.466667 0"
		  ".555556 0.466667 0.511111 0.577778 0.666667 0.555556 0.533333 0.511111 0.422222 ],[0.125 0.3125 0.5625 0.8125 1 1 "
		  "0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot"
		  "([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		  "color('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		BlockName		"edge_op"
		DialogParameters {
		  sg_icon_stat		  "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "nor');\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      SourceBlock	      "casper_library_misc/edge_detect"
	      SourceType	      "edge_detect"
	      edge		      "Rising"
	      polarity		      "Active High"
	      x_in		      "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
	      y_in		      "[-1 -1  1  1  1  1  1  1  1  1]"
	      x_out		      "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
	      y_out		      "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      SID		      "324:1004:989"
	      Ports		      [1, 1]
	      Position		      [150, 461, 175, 479]
	      ZOrder		      -21
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "13,90,617,509"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.2"
	      "2 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 "
	      "11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label"
	      "('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig_src"
	      SID		      "324:1004:990"
	      Ports		      [1, 1]
	      Position		      [150, 335, 175, 355]
	      ZOrder		      -22
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid_src"
	      SID		      "324:1004:991"
	      Ports		      [1, 1]
	      Position		      [150, 249, 175, 271]
	      ZOrder		      -23
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "499,248,540,482"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14"
	      ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 "
	      "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
	      "k');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vout"
	      SID		      "324:1004:992"
	      Position		      [745, 203, 775, 217]
	      ZOrder		      -24
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "324:1004:993"
	      Position		      [745, 253, 775, 267]
	      ZOrder		      -25
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we_o"
	      SID		      "324:1004:994"
	      Position		      [745, 303, 775, 317]
	      ZOrder		      -26
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "go"
	      SID		      "324:1004:995"
	      Position		      [745, 353, 775, 367]
	      ZOrder		      -27
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "stop"
	      SID		      "324:1004:996"
	      Position		      [750, 548, 780, 562]
	      ZOrder		      -28
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "init"
	      SID		      "324:1004:997"
	      Position		      [750, 463, 780, 477]
	      ZOrder		      -29
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      1
	      DstBlock		      "vout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vin"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      3
	      DstBlock		      "we_o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_munge"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"Register6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register6"
	      SrcPort		      1
	      DstBlock		      "go"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "dram_munge"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -125]
		Branch {
		  Points		  [0, -85]
		  DstBlock		  "valid_src"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig_src"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[95, 0]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [100, 0]
		  Branch {
		    Points		    [0, -110]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "dram_munge"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "Register6"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "init"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "trig_src"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_src"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "stopi"
	      SrcPort		      1
	      DstBlock		      "stop"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast"
	  SID			  "324:473"
	  Ports			  [1, 1]
	  Position		  [335, 122, 365, 138]
	  ZOrder		  -9
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "144"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "680,183,589,659"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "const0"
	  SID			  "324:474"
	  Position		  [180, 240, 200, 260]
	  ZOrder		  -10
	  Value			  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ctrl"
	  SID			  "324:476"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [215, 235, 315, 265]
	  ZOrder		  -12
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1input"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.506"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    73
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		74
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		75
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"From Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		76
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		77
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		78
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		79
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\nif (strc"
		"mp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error('Only one"
		" width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = text"
		"scan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1"
		"};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error('%d field names spe"
		"cified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor ctr = 1 : length(curr"
		"ent_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 32,\n    error('Total widt"
		"h must be 32 or less, set to %d.', total_width);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		80
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\nnumios "
		"= length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_"
		"types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary "
		"size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n   "
		" current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_types) ~= numios,\n  "
		"      error('%d field names specified, but %d types?', numios, length(current_types));\n    end\nend\nproblem = 0;\n"
		"for ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = "
		"numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		81
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (strcmp(m"
		"ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only one binar"
		"y pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = textsc"
		"an(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1};"
		"\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d field names specifi"
		"ed, but %d binary pts?', numios, length(current_bins));\n    end\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		82
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "ctrl"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "10156"
	    SIDPrevWatermark	    "6530"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_1"
	      SID		      "324:476:6524"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6476
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "324:476:10151"
	      Ports		      [1, 1]
	      Position		      [1000, 100, 1050, 120]
	      ZOrder		      10103
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "jgowans_rfi_capture_5g_dram_snap_ctrl_user_data_out"
	      SID		      "324:476:10150"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      10102
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "324:476:10156"
	      Ports		      [1, 1]
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      10108
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_reg"
	      SID		      "324:476:10155"
	      Ports		      [1, 1]
	      Position		      [1100, 100, 1150, 120]
	      ZOrder		      10107
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "32"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "in_reg"
	      SID		      "324:476:6530"
	      Position		      [1500, 100, 1550, 120]
	      ZOrder		      6482
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "jgowans_rfi_capture_5g_dram_snap_ctrl_user_data_out"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_1"
	      SrcPort		      1
	      Points		      [135, 0; 0, -15; 595, 0]
	      DstBlock		      "jgowans_rfi_capture_5g_dram_snap_ctrl_user_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "slice_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "in_reg"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "dat_del"
	  SID			  "324:477"
	  Ports			  [1, 1]
	  Position		  [880, 200, 905, 220]
	  ZOrder		  -13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,98,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dram"
	  SID			  "324:1012"
	  Tag			  "xps:dram"
	  Ports			  [8, 5]
	  Position		  [1110, 108, 1190, 377]
	  ZOrder		  5244
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.516"
	  SourceBlock		  "xps_library/dram"
	  SourceType		  "dram"
	  dimm			  "1"
	  arith_type		  "Unsigned"
	  bin_pt		  "0"
	  ip_clock		  "266"
	  sample_period		  "1"
	  bram_fifos		  on
	  disable_tag		  on
	  ram_depth		  "18"
	  bank_mgt		  off
	  wide_data		  off
	  half_burst		  off
	  use_sniffer		  on
	}
	Block {
	  BlockType		  Terminator
	  Name			  "g_tr_en_cnt"
	  SID			  "324:510"
	  Position		  [1030, 367, 1045, 383]
	  ZOrder		  -15
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gcmd_ack"
	  SID			  "324:1018"
	  Position		  [1215, 127, 1230, 143]
	  ZOrder		  5250
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gdout"
	  SID			  "324:1019"
	  Position		  [1215, 182, 1230, 198]
	  ZOrder		  5251
	}
	Block {
	  BlockType		  Terminator
	  Name			  "grd_tag"
	  SID			  "324:1020"
	  Position		  [1215, 237, 1230, 253]
	  ZOrder		  5252
	}
	Block {
	  BlockType		  Terminator
	  Name			  "grd_valid"
	  SID			  "324:1021"
	  Position		  [1215, 292, 1230, 308]
	  ZOrder		  5253
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gstatus"
	  SID			  "324:512"
	  Position		  [1030, 312, 1045, 328]
	  ZOrder		  -17
	}
	Block {
	  BlockType		  Terminator
	  Name			  "gval"
	  SID			  "324:513"
	  Position		  [1030, 92, 1045, 108]
	  ZOrder		  -18
	}
	Block {
	  BlockType		  Reference
	  Name			  "never"
	  SID			  "324:1011"
	  Ports			  [0, 1]
	  Position		  [250, 282, 280, 298]
	  ZOrder		  5243
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri"
	  SID			  "324:514"
	  Ports			  [1, 1]
	  Position		  [240, 122, 300, 138]
	  ZOrder		  -19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "1282,19,416,401"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 16 16 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([27"
	  ".55 34.44 32.44 30.44 28.44 25.55 27.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst"
	  SID			  "324:1013"
	  Ports			  [0, 1]
	  Position		  [1075, 112, 1090, 128]
	  ZOrder		  5245
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 10"
	  ".22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.931 0."
	  "946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.55 11.44 9.44 7.4"
	  "4 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "status"
	  SID			  "324:515"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [905, 305, 1005, 335]
	  ZOrder		  -20
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1output"
	  AncestorBlock		  "xps_library/software register"
	  LibraryVersion	  "*1.506"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    83
	    $ClassName		    "Simulink.Mask"
	    Type		    "swreg"
	    Initialization	    "swreg_init(gcb)"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		84
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "one value"
		  Cell			  "fields of equal size"
		  Cell			  "fields of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"one value"
		Evaluate		"off"
		Callback		"swreg_cb(gcb);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		85
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "To Processor"
		  Cell			  "From Processor"
		  PropName		  "TypeOptions"
		}
		Name			"io_dir"
		Prompt			"I/O direction"
		Value			"To Processor"
		Callback		"mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcmp(get_p"
		"aram(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\nelse\n    m"
		"ask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_enables);"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		86
		Type			"edit"
		Name			"io_delay"
		Prompt			"I/O delay"
		Value			"0"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		87
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period"
		Value			"1"
		Enabled			"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		88
		Type			"edit"
		Name			"names"
		Prompt			"Name:"
		Value			"reg"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		89
		Type			"edit"
		Name			"bitwidths"
		Prompt			"Bitwidth:"
		Value			"32"
		Enabled			"off"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\nif (strc"
		"mp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error('Only one"
		" width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = text"
		"scan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1"
		"};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error('%d field names spe"
		"cified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor ctr = 1 : length(curr"
		"ent_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 32,\n    error('Total widt"
		"h must be 32 or less, set to %d.', total_width);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		90
		Type			"edit"
		Name			"arith_types"
		Prompt			"Type (ufix=0, fix=1, bool=2):"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\nnumios "
		"= length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_"
		"types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary "
		"size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n   "
		" current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_types) ~= numios,\n  "
		"      error('%d field names specified, but %d types?', numios, length(current_types));\n    end\nend\nproblem = 0;\n"
		"for ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = "
		"numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		91
		Type			"edit"
		Name			"bin_pts"
		Prompt			"Binary pt:"
		Value			"0"
		Callback		"blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (strcmp(m"
		"ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only one binar"
		"y pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_names = textsc"
		"an(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = current_names{1};"
		"\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d field names specifi"
		"ed, but %d binary pts?', numios, length(current_bins));\n    end\nend"
		TabName			"Setup"
	      }
	      Object {
		$ObjectID		92
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
		TabName			"Setup"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "status"
	    Location		    [1920, 0, 3200, 1024]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "9122"
	    SIDPrevWatermark	    "6530"
	    Block {
	      BlockType		      Inport
	      Name		      "out_reg"
	      SID		      "324:515:6535"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      6487
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "assert_reg"
	      SID		      "324:515:9121"
	      Ports		      [1, 1]
	      Position		      [200, 100, 250, 120]
	      ZOrder		      9073
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      assert_rate	      off
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('Assert');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_gw"
	      SID		      "324:515:9119"
	      Ports		      [1, 1]
	      Position		      [700, 100, 750, 120]
	      ZOrder		      9071
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "io_delay"
	      SID		      "324:515:9118"
	      Ports		      [1, 1]
	      Position		      [600, 100, 650, 120]
	      ZOrder		      9070
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "jgowans_rfi_capture_5g_dram_snap_status_user_data_in"
	      SID		      "324:515:9120"
	      Ports		      [1, 1]
	      Position		      [900, 100, 950, 120]
	      ZOrder		      9072
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint1"
	      SID		      "324:515:9122"
	      Ports		      [1, 1]
	      Position		      [300, 100, 350, 120]
	      ZOrder		      9074
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sim_out"
	      SID		      "324:515:6534"
	      Position		      [1300, 100, 1350, 120]
	      ZOrder		      6486
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "io_delay"
	      SrcPort		      1
	      DstBlock		      "cast_gw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_gw"
	      SrcPort		      1
	      DstBlock		      "jgowans_rfi_capture_5g_dram_snap_status_user_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "jgowans_rfi_capture_5g_dram_snap_status_user_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "out_reg"
	      SrcPort		      1
	      DstBlock		      "assert_reg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "assert_reg"
	      SrcPort		      1
	      DstBlock		      "reint1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint1"
	      SrcPort		      1
	      DstBlock		      "io_delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "tag"
	  SID			  "324:1016"
	  Ports			  [0, 1]
	  Position		  [1075, 287, 1090, 303]
	  ZOrder		  5248
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 10"
	  ".22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.931 0."
	  "946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.55 11.44 9.44 7.4"
	  "4 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vin_const"
	  SID			  "324:1010"
	  Ports			  [0, 1]
	  Position		  [250, 82, 280, 98]
	  ZOrder		  5242
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "w_all"
	  SID			  "324:1014"
	  Ports			  [0, 1]
	  Position		  [1045, 217, 1090, 233]
	  ZOrder		  5246
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "2^18-1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1291,19,418,478"
	  block_type		  "constant"
	  sg_icon_stat		  "45,16,0,1,white,blue,0,7e06eb96,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([19"
	  ".55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2621"
	  "43');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "we_del"
	  SID			  "324:546"
	  Ports			  [1, 1]
	  Position		  [880, 255, 905, 275]
	  ZOrder		  -25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write"
	  SID			  "324:1015"
	  Ports			  [0, 1]
	  Position		  [1075, 252, 1090, 268]
	  ZOrder		  5247
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 10"
	  ".22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.931 0."
	  "946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.55 11.44 9.44 7.4"
	  "4 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ready"
	  SID			  "324:1022"
	  Position		  [1210, 347, 1240, 363]
	  ZOrder		  5254
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri"
	  SrcPort		  1
	  DstBlock		  "cast"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "never"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "const0"
	  SrcPort		  1
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  1
	  DstBlock		  "add_gen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  2
	  DstBlock		  "add_gen"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  3
	  DstBlock		  "add_gen"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  4
	  DstBlock		  "add_gen"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  5
	  DstBlock		  "add_gen"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "basic_ctrl"
	  SrcPort		  6
	  DstBlock		  "add_gen"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  5
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "status"
	  SrcPort		  1
	  DstBlock		  "gstatus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vin_const"
	  SrcPort		  1
	  DstBlock		  "basic_ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  1
	  DstBlock		  "gval"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  6
	  DstBlock		  "g_tr_en_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  2
	  DstBlock		  "add_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  3
	  DstBlock		  "dat_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_gen"
	  SrcPort		  4
	  DstBlock		  "we_del"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "add_del"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dat_del"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "w_all"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "write"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "tag"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "we_del"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "always"
	  SrcPort		  1
	  DstBlock		  "dram"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "dram"
	  SrcPort		  1
	  DstBlock		  "gcmd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram"
	  SrcPort		  2
	  DstBlock		  "gdout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram"
	  SrcPort		  3
	  DstBlock		  "grd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram"
	  SrcPort		  4
	  DstBlock		  "grd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram"
	  SrcPort		  5
	  DstBlock		  "ready"
	  DstPort		  1
	}
	Annotation {
	  SID			  "324:553"
	  Name			  "Generate stop\nwhen in circular\ncapture mode"
	  Position		  [681, 32]
	}
	Annotation {
	  SID			  "324:552"
	  Name			  "Delay start\nof capture"
	  Position		  [566, 32]
	}
	Annotation {
	  SID			  "324:551"
	  Name			  "ctrl:\nbit0: Put a posedge here \n        to enable a new capture.\nbit1: ignore external trigger \n     "
	  "   and trigger immediately.\nbit2: ignore external write \n        enable and capture on \n        every FPGA clock"
	  ".\nbit3: continuously capture \n        data until we get an \n        external stop command."
	  Position		  [20, 247]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  SID			  "324:550"
	  Name			  "Offset in vector\nfrom first element \ncaptured, used \nduring circular capture"
	  Position		  [958, 442]
	}
	Annotation {
	  SID			  "324:549"
	  Name			  "Number of \nbytes in \nbuffer and \ndone bit"
	  Position		  [867, 348]
	}
	Annotation {
	  SID			  "324:548"
	  Name			  "Number of valid\ndata samples to\nskip after trigger\nbefore starting\ncapture"
	  Position		  [259, 411]
	}
	Annotation {
	  SID			  "324:547"
	  Name			  "Value on vin \naligned with \nfirst sample on\ndin captured"
	  Position		  [956, 43]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "edge_detect"
      SID		      "750"
      Ports		      [1, 1]
      Position		      [1370, 585, 1415, 605]
      ZOrder		      5603
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "rising edges\nactive high"
      AncestorBlock	      "casper_library_misc/edge_detect"
      LibraryVersion	      "*1.42"
      UserDataPersistent      on
      UserData		      "DataTag24"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		93
	$ClassName		"Simulink.Mask"
	Type			"edge_detect"
	Description		"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or both)."
	Help			"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both).  Latenc"
	"y is zero."
	Initialization		"edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,...\n   "
	" 'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_param(gcb,'Use"
	"rData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'x_out')"
	");\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_num=str2num(getfield("
	"getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	SelfModifiable		"on"
	Display			"plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	IconUnits		"normalized"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    94
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Rising"
	      Cell		      "Falling"
	      Cell		      "Both"
	      PropName		      "TypeOptions"
	    }
	    Name		    "edge"
	    Prompt		    "Edge Type"
	    Value		    "Rising"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    95
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "Active High"
	      Cell		      "Active Low"
	      PropName		      "TypeOptions"
	    }
	    Name		    "polarity"
	    Prompt		    "Output Polarity"
	    Value		    "Active High"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    96
	    Type		    "edit"
	    Name		    "x_in"
	    Prompt		    "Input X Positions"
	    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    97
	    Type		    "edit"
	    Name		    "y_in"
	    Prompt		    "Input Y Positions"
	    Value		    "[-1 -1  1  1  1  1  1  1  1  1]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    98
	    Type		    "edit"
	    Name		    "x_out"
	    Prompt		    "Output X Positions"
	    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    99
	    Type		    "edit"
	    Name		    "y_out"
	    Prompt		    "Output Y Positions"
	    Value		    "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"edge_detect"
	Location		[263, 45, 1111, 1385]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"5"
	SIDPrevWatermark	"5"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  "750:1"
	  Position		  [50, 53, 80, 67]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "750:2"
	  Ports			  [1, 1]
	  Position		  [180, 72, 225, 88]
	  ZOrder		  -2
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([19"
	  ".55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode'"
	  ",'on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "750:3"
	  Ports			  [1, 1]
	  Position		  [180, 52, 225, 68]
	  ZOrder		  -3
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([19"
	  ".55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
	  "','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "edge_op"
	  SID			  "750:4"
	  Ports			  [2, 1]
	  Position		  [275, 48, 320, 92]
	  ZOrder		  -4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "NOR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 34."
	  "66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('nor');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  SID			  "750:5"
	  Position		  [380, 63, 410, 77]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "edge_op"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge_op"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "edge_op"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_length"
      SID		      "761"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1370, 727, 1470, 753]
      ZOrder		      5606
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1output"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.515"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		100
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    101
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    102
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "To Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    103
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    104
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    Enabled		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    105
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    106
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    107
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    108
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    109
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    110
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"pulse_length"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"7380"
	SIDPrevWatermark	"6795"
	Block {
	  BlockType		  Inport
	  Name			  "out_reg"
	  SID			  "761:6720"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6672
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_reg"
	  SID			  "761:7379"
	  Ports			  [1, 1]
	  Position		  [200, 100, 250, 120]
	  ZOrder		  7331
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf"
	  "('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast_gw"
	  SID			  "761:7377"
	  Ports			  [1, 1]
	  Position		  [700, 100, 750, 120]
	  ZOrder		  7329
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "761:7376"
	  Ports			  [1, 1]
	  Position		  [600, 100, 650, 120]
	  ZOrder		  7328
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_pulse_length_user_data_in"
	  SID			  "761:7378"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  7330
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "761:7380"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  7332
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "761:6738"
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  6690
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "cast_gw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast_gw"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_pulse_length_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_pulse_length_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "out_reg"
	  SrcPort		  1
	  DstBlock		  "assert_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "trig_arm"
      SID		      "469"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1035, 656, 1100, 684]
      ZOrder		      5475
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.506"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		111
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    112
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    113
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    114
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    115
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    116
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    117
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\ni"
	    "f (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error"
	    "('Only one width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current"
	    "_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names ="
	    " current_names{1};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error("
	    "'%d field names specified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor"
	    " ctr = 1 : length(current_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 3"
	    "2,\n    error('Total width must be 32 or less, set to %d.', total_width);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    118
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "2"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\n"
	    "numios = length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (lengt"
	    "h(current_types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields "
	    "of arbitrary size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '"
	    "')), '%s');\n    current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_ty"
	    "pes) ~= numios,\n        error('%d field names specified, but %d types?', numios, length(current_types));\n    en"
	    "d\nend\nproblem = 0;\nfor ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        pro"
	    "blem = t;\n        ctr = numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 "
	    "or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    119
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (s"
	    "trcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only"
	    " one binary pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_n"
	    "ames = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = c"
	    "urrent_names{1};\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d "
	    "field names specified, but %d binary pts?', numios, length(current_bins));\n    end\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    120
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"trig_arm"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"9871"
	SIDPrevWatermark	"6530"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "469:6524"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6476
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "469:9867"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  9819
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_trig_arm_user_data_out"
	  SID			  "469:9866"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  9818
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "469:9871"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  9823
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "469:6530"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6482
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_trig_arm_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "jgowans_rfi_capture_5g_trig_arm_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "trig_level"
      SID		      "460"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1035, 596, 1100, 624]
      ZOrder		      5464
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1input"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.506"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		121
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    122
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    123
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    124
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    125
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    126
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    127
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Enabled		    "off"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_widths = eval(get_param(blk, 'bitwidths'));\ni"
	    "f (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_widths) > 1),\n    error"
	    "('Only one width may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current"
	    "_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names ="
	    " current_names{1};\n    numios = length(current_names);\n    if length(current_widths) ~= numios,\n        error("
	    "'%d field names specified, but %d widths?', numios, length(current_widths));\n    end\nend\ntotal_width = 0;\nfor"
	    " ctr = 1 : length(current_widths),\n    total_width = total_width + current_widths(ctr);\nend\nif total_width > 3"
	    "2,\n    error('Total width must be 32 or less, set to %d.', total_width);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    128
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "0"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_types = eval(get_param(blk, 'arith_types'));\n"
	    "numios = length(current_types);\nif (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (lengt"
	    "h(current_types) > 1),\n    error('Only one type may be specified for this mode.');\nelseif strcmp(mode, 'fields "
	    "of arbitrary size')\n    current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '"
	    "')), '%s');\n    current_names = current_names{1};\n    numios = length(current_names);\n    if length(current_ty"
	    "pes) ~= numios,\n        error('%d field names specified, but %d types?', numios, length(current_types));\n    en"
	    "d\nend\nproblem = 0;\nfor ctr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        pro"
	    "blem = t;\n        ctr = numios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 "
	    "or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    129
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "blk = gcb;\nmode = get_param(blk, 'mode');\ncurrent_bins = eval(get_param(blk, 'bin_pts'));\nif (s"
	    "trcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_bins) > 1),\n    error('Only"
	    " one binary pt may be specified for this mode.');\nelseif strcmp(mode, 'fields of arbitrary size')\n    current_n"
	    "ames = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n    current_names = c"
	    "urrent_names{1};\n    numios = length(current_names);\n    if length(current_bins) ~= numios,\n        error('%d "
	    "field names specified, but %d binary pts?', numios, length(current_bins));\n    end\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    130
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"trig_level"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"10331"
	SIDPrevWatermark	"6530"
	Block {
	  BlockType		  Inport
	  Name			  "sim_1"
	  SID			  "460:6524"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6476
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "460:10326"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  10278
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_trig_level_user_data_out"
	  SID			  "460:10325"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  10277
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "460:10331"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  10283
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "460:10330"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  10282
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "460:6530"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  6482
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_trig_level_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "jgowans_rfi_capture_5g_trig_level_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "trigger_system"
      SID		      "738"
      Ports		      [3, 2]
      Position		      [1185, 580, 1315, 640]
      ZOrder		      5601
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"trigger_system"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "ADC_data"
	  SID			  "739"
	  Position		  [35, 243, 65, 257]
	  ZOrder		  5601
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trigger_level"
	  SID			  "740"
	  Position		  [20, 548, 50, 562]
	  ZOrder		  5602
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trigger_arm"
	  SID			  "741"
	  Position		  [20, 608, 50, 622]
	  ZOrder		  5603
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "916"
	  Ports			  [0, 1]
	  Position		  [1010, 782, 1070, 808]
	  ZOrder		  5645
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "2^23"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1273,19,418,478"
	  block_type		  "constant"
	  sg_icon_stat		  "60,26,0,1,white,blue,0,8915407a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'8388608');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  "753"
	  Ports			  [2, 1]
	  Position		  [1010, 706, 1070, 744]
	  ZOrder		  5619
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "(2^32)-1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1271,19,464,773"
	  block_type		  "counter"
	  sg_icon_stat		  "60,38,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','"
	  "on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "770"
	  Ports			  [1, 1]
	  Position		  [705, 912, 765, 938]
	  ZOrder		  5628
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
	  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "768"
	  Ports			  [1, 1]
	  Position		  [905, 698, 950, 712]
	  ZOrder		  5627
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 14 14 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([19.55 26"
	  ".44 24.44 22.44 20.44 17.55 19.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  "473"
	  Ports			  [2, 1]
	  Position		  [550, 536, 600, 574]
	  ZOrder		  5479
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "805,168,464,301"
	  block_type		  "logical"
	  sg_icon_stat		  "50,38,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 38 38 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('z^{-1"
	  "}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "735"
	  Ports			  [2, 1]
	  Position		  [650, 534, 700, 561]
	  ZOrder		  5598
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1282,19,464,301"
	  block_type		  "logical"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,bc838b24,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 27 27 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black'"
	  ");disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nor');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  "362"
	  Ports			  [16, 1]
	  Position		  [440, 20, 470, 500]
	  ZOrder		  5613
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "16"
	  en			  off
	  latency		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1271,38,464,301"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,480,16,1,white,blue,0,5210845e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 480 480 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 30 30 0 0 ],[0 0 480 480 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[244.44 244.44 "
	  "248.44 244.44 248.44 248.44 248.44 244.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[240.44 240.44 244.44 24"
	  "4.44 240.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[236.44 236.44 240.44 240.44 236.44 ],[1 1 "
	  "1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[232.44 232.44 236.44 232.44 236.44 236.44 232.44 ],[0.931 0."
	  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\n\n\n\n\n"
	  "\n\n\n\n\n\n\n\n\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\ncolor('black');disp(' \\nor');\nfprintf("
	  "'','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  SID			  "771"
	  Ports			  [2, 1]
	  Position		  [880, 910, 935, 970]
	  ZOrder		  5629
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1282,19,464,301"
	  block_type		  "logical"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37.7"
	  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77 37"
	  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('bl"
	  "ack');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text"
	  "');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  SID			  "917"
	  Ports			  [2, 1]
	  Position		  [1230, 770, 1285, 830]
	  ZOrder		  5646
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1291,19,464,301"
	  block_type		  "logical"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37.7"
	  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77 37"
	  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('bl"
	  "ack');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text"
	  "');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "363"
	  Ports			  [2, 1]
	  Position		  [235, 527, 285, 578]
	  ZOrder		  5612
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular shape"
	  has_advanced_control	  "0"
	  sggui_pos		  "805,227,464,713"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.77 "
	  "39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32.77"
	  " 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\time"
	  "s b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "734"
	  Ports			  [2, 1]
	  Position		  [780, 537, 840, 593]
	  ZOrder		  5597
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1273,19,464,211"
	  block_type		  "register"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,140cc11c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z"
	  "^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "759"
	  Ports			  [2, 1]
	  Position		  [1385, 712, 1445, 768]
	  ZOrder		  5625
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1282,19,464,211"
	  block_type		  "register"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^"
	  "{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  "364"
	  Ports			  [1, 1]
	  Position		  [150, 545, 210, 565]
	  ZOrder		  5611
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "853,168,416,401"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  "915"
	  Ports			  [2, 1]
	  Position		  [1120, 767, 1175, 803]
	  ZOrder		  5644
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "1273,19,464,211"
	  block_type		  "relational"
	  sg_icon_stat		  "55,36,2,1,white,blue,0,9a1f8f13,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 36 36 0 ]);\npatch([15.875 23.1 28.1 33.1 38.1 28.1 20.875 15.875 ],[23.55 23.55 28."
	  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([20.875 28.1 23.1 15.875 20.875 ],[18.55 18.55 23.55 23.55 18."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([15.875 23.1 28.1 20.875 15.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\np"
	  "atch([20.875 38.1 33.1 28.1 23.1 15.875 20.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa < b','texmode','o"
	  "n');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  SID			  "365"
	  Ports			  [1, 1]
	  Position		  [80, 546, 110, 564]
	  ZOrder		  5610
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "652,258,617,509"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  SID			  "366"
	  Ports			  [2, 1]
	  Position		  [330, 379, 375, 406]
	  ZOrder		  5609
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem1"
	    Location		    [929, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "367"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "368"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "369"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "370"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "371"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem10"
	  SID			  "869"
	  Ports			  [2, 1]
	  Position		  [330, 169, 375, 196]
	  ZOrder		  5638
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem10"
	    Location		    [2069, 810, 2422, 1190]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "870"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "871"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "872"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "873"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "874"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem11"
	  SID			  "875"
	  Ports			  [2, 1]
	  Position		  [330, 199, 375, 226]
	  ZOrder		  5637
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem11"
	    Location		    [957, 19, 1955, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "876"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "877"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "878"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "879"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "880"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem12"
	  SID			  "881"
	  Ports			  [2, 1]
	  Position		  [330, 229, 375, 256]
	  ZOrder		  5636
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem12"
	    Location		    [809, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "882"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "883"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "884"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "885"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "886"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem13"
	  SID			  "887"
	  Ports			  [2, 1]
	  Position		  [330, 19, 375, 46]
	  ZOrder		  5643
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem13"
	    Location		    [1281, 27, 3201, 1200]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "150"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "888"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "889"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "890"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "891"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "892"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem14"
	  SID			  "893"
	  Ports			  [2, 1]
	  Position		  [330, 49, 375, 76]
	  ZOrder		  5642
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem14"
	    Location		    [2069, 810, 2422, 1190]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "894"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "895"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "896"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "897"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "898"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem15"
	  SID			  "899"
	  Ports			  [2, 1]
	  Position		  [330, 79, 375, 106]
	  ZOrder		  5641
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem15"
	    Location		    [957, 19, 1955, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "900"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "901"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "902"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "903"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "904"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem16"
	  SID			  "905"
	  Ports			  [2, 1]
	  Position		  [330, 109, 375, 136]
	  ZOrder		  5640
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem16"
	    Location		    [809, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "906"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "907"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "908"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "909"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "910"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem2"
	  SID			  "372"
	  Ports			  [2, 1]
	  Position		  [330, 409, 375, 436]
	  ZOrder		  5608
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem2"
	    Location		    [2069, 810, 2422, 1190]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "373"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "374"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "375"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "376"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "377"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem3"
	  SID			  "378"
	  Ports			  [2, 1]
	  Position		  [330, 439, 375, 466]
	  ZOrder		  5607
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem3"
	    Location		    [957, 19, 1955, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "379"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "380"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "381"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "382"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "383"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem4"
	  SID			  "384"
	  Ports			  [2, 1]
	  Position		  [330, 469, 375, 496]
	  ZOrder		  5606
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem4"
	    Location		    [809, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "385"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "386"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "387"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "388"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "389"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem5"
	  SID			  "839"
	  Ports			  [2, 1]
	  Position		  [330, 259, 375, 286]
	  ZOrder		  5635
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem5"
	    Location		    [929, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "840"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "841"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "842"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "843"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "844"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem6"
	  SID			  "845"
	  Ports			  [2, 1]
	  Position		  [330, 289, 375, 316]
	  ZOrder		  5634
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem6"
	    Location		    [2069, 810, 2422, 1190]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "846"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "847"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "848"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "849"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "850"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem7"
	  SID			  "851"
	  Ports			  [2, 1]
	  Position		  [330, 319, 375, 346]
	  ZOrder		  5633
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem7"
	    Location		    [957, 19, 1955, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "852"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "853"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "854"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "855"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "856"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem8"
	  SID			  "857"
	  Ports			  [2, 1]
	  Position		  [330, 349, 375, 376]
	  ZOrder		  5632
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem8"
	    Location		    [809, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "858"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "859"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "860"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "861"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "862"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem9"
	  SID			  "863"
	  Ports			  [2, 1]
	  Position		  [330, 139, 375, 166]
	  ZOrder		  5639
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem9"
	    Location		    [929, 19, 1929, 1209]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "864"
	      Position		      [25, 25, 55, 40]
	      ZOrder		      -1
	      BlockRotation	      270
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "thresh"
	      SID		      "865"
	      Position		      [115, 98, 145, 112]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "866"
	      Ports		      [2, 1]
	      Position		      [95, 47, 145, 98]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "29,363,419,609"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,d1df6e1f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-4}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "867"
	      Ports		      [2, 1]
	      Position		      [170, 62, 225, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,105,419,207"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,eed17d07,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on"
	      "');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig"
	      SID		      "868"
	      Position		      [250, 83, 280, 97]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 15]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "trig"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "thresh"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bus_expand"
	  SID			  "456"
	  Ports			  [1, 16]
	  Position		  [200, 20, 235, 480]
	  ZOrder		  5617
	  BackgroundColor	  "[0.502000, 1.000000, 0.502000]"
	  ShowName		  off
	  AttributesFormatString  "16 outputs"
	  AncestorBlock		  "casper_library_flow_control/bus_expand"
	  LibraryVersion	  "*1.17"
	  UserDataPersistent	  on
	  UserData		  "DataTag25"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    131
	    $ClassName		    "Simulink.Mask"
	    Type		    "bus_expand"
	    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided int"
	    "o the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significant"
	    " bit."
	    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'outputW"
	    "idth', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeticT"
	    "ype, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variablePref"
	    "ix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
	    IconOpaque		    "off"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		132
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "divisions of equal size"
		  Cell			  "divisions of arbitrary size"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Mode:"
		Value			"divisions of equal size"
		Evaluate		"off"
		Callback		"bus_expand_callback();"
	      }
	      Object {
		$ObjectID		133
		Type			"edit"
		Name			"outputNum"
		Prompt			"Number of outputs:"
		Value			"16"
	      }
	      Object {
		$ObjectID		134
		Type			"edit"
		Name			"outputWidth"
		Prompt			"Output width:"
		Value			"8"
		Callback		"bus_expand_callback();"
	      }
	      Object {
		$ObjectID		135
		Type			"edit"
		Name			"outputBinaryPt"
		Prompt			"Output binary point position:"
		Value			"7"
	      }
	      Object {
		$ObjectID		136
		Type			"edit"
		Name			"outputArithmeticType"
		Prompt			"Output arithmetic type (ufix=0, fix=1, bool=2):"
		Value			"1"
	      }
	      Object {
		$ObjectID		137
		Type			"checkbox"
		Name			"show_format"
		Prompt			"Print format string?"
		Value			"off"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		138
		Type			"checkbox"
		Name			"outputToWorkspace"
		Prompt			"Output to workspace?"
		Value			"off"
		Evaluate		"off"
		Callback		"bus_expand_callback();"
	      }
	      Object {
		$ObjectID		139
		Type			"edit"
		Name			"variablePrefix"
		Prompt			"Variable name prefix:"
		Value			"out"
		Evaluate		"off"
		Enabled			"off"
	      }
	      Object {
		$ObjectID		140
		Type			"checkbox"
		Name			"outputToModelAsWell"
		Prompt			"Output to model as well?"
		Value			"on"
		Evaluate		"off"
		Enabled			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "bus_expand"
	    Location		    [12, 45, 2076, 1925]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "102"
	    SIDPrevWatermark	    "58"
	    Block {
	      BlockType		      Inport
	      Name		      "bus_in"
	      SID		      "456:9"
	      Position		      [100, 100, 150, 120]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret1"
	      SID		      "456:10"
	      Ports		      [1, 1]
	      Position		      [500, 700, 550, 720]
	      ZOrder		      -2
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret10"
	      SID		      "456:85"
	      Ports		      [1, 1]
	      Position		      [500, 340, 550, 360]
	      ZOrder		      27
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret11"
	      SID		      "456:82"
	      Ports		      [1, 1]
	      Position		      [500, 300, 550, 320]
	      ZOrder		      24
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret12"
	      SID		      "456:79"
	      Ports		      [1, 1]
	      Position		      [500, 260, 550, 280]
	      ZOrder		      21
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret13"
	      SID		      "456:76"
	      Ports		      [1, 1]
	      Position		      [500, 220, 550, 240]
	      ZOrder		      18
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret14"
	      SID		      "456:73"
	      Ports		      [1, 1]
	      Position		      [500, 180, 550, 200]
	      ZOrder		      15
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret15"
	      SID		      "456:70"
	      Ports		      [1, 1]
	      Position		      [500, 140, 550, 160]
	      ZOrder		      12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret16"
	      SID		      "456:67"
	      Ports		      [1, 1]
	      Position		      [500, 100, 550, 120]
	      ZOrder		      9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret2"
	      SID		      "456:11"
	      Ports		      [1, 1]
	      Position		      [500, 660, 550, 680]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret3"
	      SID		      "456:63"
	      Ports		      [1, 1]
	      Position		      [500, 620, 550, 640]
	      ZOrder		      5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret4"
	      SID		      "456:60"
	      Ports		      [1, 1]
	      Position		      [500, 580, 550, 600]
	      ZOrder		      2
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret5"
	      SID		      "456:100"
	      Ports		      [1, 1]
	      Position		      [500, 540, 550, 560]
	      ZOrder		      42
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret6"
	      SID		      "456:97"
	      Ports		      [1, 1]
	      Position		      [500, 500, 550, 520]
	      ZOrder		      39
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret7"
	      SID		      "456:94"
	      Ports		      [1, 1]
	      Position		      [500, 460, 550, 480]
	      ZOrder		      36
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret8"
	      SID		      "456:91"
	      Ports		      [1, 1]
	      Position		      [500, 420, 550, 440]
	      ZOrder		      33
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterpret9"
	      SID		      "456:88"
	      Ports		      [1, 1]
	      Position		      [500, 380, 550, 400]
	      ZOrder		      30
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      "456:12"
	      Ports		      [1, 1]
	      Position		      [300, 700, 350, 720]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-120"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,45,543,459"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice10"
	      SID		      "456:84"
	      Ports		      [1, 1]
	      Position		      [300, 340, 350, 360]
	      ZOrder		      26
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-48"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice11"
	      SID		      "456:81"
	      Ports		      [1, 1]
	      Position		      [300, 300, 350, 320]
	      ZOrder		      23
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-40"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice12"
	      SID		      "456:78"
	      Ports		      [1, 1]
	      Position		      [300, 260, 350, 280]
	      ZOrder		      20
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-32"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice13"
	      SID		      "456:75"
	      Ports		      [1, 1]
	      Position		      [300, 220, 350, 240]
	      ZOrder		      17
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-24"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice14"
	      SID		      "456:72"
	      Ports		      [1, 1]
	      Position		      [300, 180, 350, 200]
	      ZOrder		      14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-16"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice15"
	      SID		      "456:69"
	      Ports		      [1, 1]
	      Position		      [300, 140, 350, 160]
	      ZOrder		      11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-8"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice16"
	      SID		      "456:66"
	      Ports		      [1, 1]
	      Position		      [300, 100, 350, 120]
	      ZOrder		      8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      "456:13"
	      Ports		      [1, 1]
	      Position		      [300, 660, 350, 680]
	      ZOrder		      -5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-112"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,45,543,459"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      "456:62"
	      Ports		      [1, 1]
	      Position		      [300, 620, 350, 640]
	      ZOrder		      4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-104"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice4"
	      SID		      "456:59"
	      Ports		      [1, 1]
	      Position		      [300, 580, 350, 600]
	      ZOrder		      1
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-96"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice5"
	      SID		      "456:99"
	      Ports		      [1, 1]
	      Position		      [300, 540, 350, 560]
	      ZOrder		      41
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-88"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice6"
	      SID		      "456:96"
	      Ports		      [1, 1]
	      Position		      [300, 500, 350, 520]
	      ZOrder		      38
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-80"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice7"
	      SID		      "456:93"
	      Ports		      [1, 1]
	      Position		      [300, 460, 350, 480]
	      ZOrder		      35
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-72"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice8"
	      SID		      "456:90"
	      Ports		      [1, 1]
	      Position		      [300, 420, 350, 440]
	      ZOrder		      32
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-64"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice9"
	      SID		      "456:87"
	      Ports		      [1, 1]
	      Position		      [300, 380, 350, 400]
	      ZOrder		      29
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-56"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      sg_icon_stat	      "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "msb_out16"
	      SID		      "456:68"
	      Position		      [700, 100, 750, 120]
	      ZOrder		      10
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out15"
	      SID		      "456:71"
	      Position		      [700, 140, 750, 160]
	      ZOrder		      13
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out14"
	      SID		      "456:74"
	      Position		      [700, 180, 750, 200]
	      ZOrder		      16
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out13"
	      SID		      "456:77"
	      Position		      [700, 220, 750, 240]
	      ZOrder		      19
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out12"
	      SID		      "456:80"
	      Position		      [700, 260, 750, 280]
	      ZOrder		      22
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out11"
	      SID		      "456:83"
	      Position		      [700, 300, 750, 320]
	      ZOrder		      25
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out10"
	      SID		      "456:86"
	      Position		      [700, 340, 750, 360]
	      ZOrder		      28
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out9"
	      SID		      "456:89"
	      Position		      [700, 380, 750, 400]
	      ZOrder		      31
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out8"
	      SID		      "456:92"
	      Position		      [700, 420, 750, 440]
	      ZOrder		      34
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out7"
	      SID		      "456:95"
	      Position		      [700, 460, 750, 480]
	      ZOrder		      37
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out6"
	      SID		      "456:98"
	      Position		      [700, 500, 750, 520]
	      ZOrder		      40
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out5"
	      SID		      "456:101"
	      Position		      [700, 540, 750, 560]
	      ZOrder		      43
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out4"
	      SID		      "456:102"
	      Position		      [700, 580, 750, 600]
	      ZOrder		      44
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      SID		      "456:64"
	      Position		      [700, 620, 750, 640]
	      ZOrder		      6
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      SID		      "456:65"
	      Position		      [700, 660, 750, 680]
	      ZOrder		      7
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "lsb_out1"
	      SID		      "456:15"
	      Position		      [700, 700, 750, 720]
	      ZOrder		      -7
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "bus_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"slice16"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice14"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice13"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice12"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice10"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice8"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "slice16"
	      SrcPort		      1
	      DstBlock		      "reinterpret16"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret16"
	      SrcPort		      1
	      DstBlock		      "msb_out16"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice15"
	      SrcPort		      1
	      DstBlock		      "reinterpret15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret15"
	      SrcPort		      1
	      DstBlock		      "out15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice14"
	      SrcPort		      1
	      DstBlock		      "reinterpret14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret14"
	      SrcPort		      1
	      DstBlock		      "out14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice13"
	      SrcPort		      1
	      DstBlock		      "reinterpret13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret13"
	      SrcPort		      1
	      DstBlock		      "out13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice12"
	      SrcPort		      1
	      DstBlock		      "reinterpret12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret12"
	      SrcPort		      1
	      DstBlock		      "out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice11"
	      SrcPort		      1
	      DstBlock		      "reinterpret11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret11"
	      SrcPort		      1
	      DstBlock		      "out11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice10"
	      SrcPort		      1
	      DstBlock		      "reinterpret10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret10"
	      SrcPort		      1
	      DstBlock		      "out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice9"
	      SrcPort		      1
	      DstBlock		      "reinterpret9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret9"
	      SrcPort		      1
	      DstBlock		      "out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice8"
	      SrcPort		      1
	      DstBlock		      "reinterpret8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret8"
	      SrcPort		      1
	      DstBlock		      "out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice7"
	      SrcPort		      1
	      DstBlock		      "reinterpret7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret7"
	      SrcPort		      1
	      DstBlock		      "out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice6"
	      SrcPort		      1
	      DstBlock		      "reinterpret6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret6"
	      SrcPort		      1
	      DstBlock		      "out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice5"
	      SrcPort		      1
	      DstBlock		      "reinterpret5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret5"
	      SrcPort		      1
	      DstBlock		      "out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice4"
	      SrcPort		      1
	      DstBlock		      "reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret4"
	      SrcPort		      1
	      DstBlock		      "out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      DstBlock		      "reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret3"
	      SrcPort		      1
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      DstBlock		      "reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret2"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      DstBlock		      "reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterpret1"
	      SrcPort		      1
	      DstBlock		      "lsb_out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect"
	  SID			  "736"
	  Ports			  [1, 1]
	  Position		  [540, 605, 585, 625]
	  ZOrder		  5599
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "rising edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag26"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    141
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		142
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Rising"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		143
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		144
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		145
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		146
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		147
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "edge_detect"
	    Location		    [263, 45, 1111, 1385]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    SIDPrevWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "736:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "736:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "736:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "736:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('nor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "736:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pulse_ext"
	  SID			  "773"
	  Ports			  [1, 1]
	  Position		  [660, 606, 695, 624]
	  ZOrder		  5631
	  LibraryVersion	  "1.42"
	  LinkData {
	    BlockName		    "Constant5"
	    DialogParameters {
	      sggui_pos		      "1291,19,418,478"
	      sg_icon_stat	      "70,32,0,1,white,blue,0,98872051,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 70 70 0 0 ],[0 0 32 32 0 ]);\npatch([26.1 31.88 35.88 39.88 43.88 35.88 30.1 26.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([30.1 35.88 31.88 26.1 30.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([26.1 31.88 35.88 30.1 26.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([30.1 43.88 39.88 35.88 31.88 26.1 30.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('output',1,'5');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Relational5"
	    DialogParameters {
	      sggui_pos		      "1291,19,464,211"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,850de6e7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa \\neq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	  }
	  SourceBlock		  "casper_library_misc/pulse_ext"
	  SourceType		  "pulse_ext"
	  pulse_len		  "5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "triggered"
	  SID			  "742"
	  Position		  [1040, 558, 1070, 572]
	  ZOrder		  5604
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "length"
	  SID			  "760"
	  Position		  [1525, 733, 1555, 747]
	  ZOrder		  5626
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [18, 0]
	  Branch {
	    Points		    [0, 370]
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge_detect"
	  SrcPort		  1
	  DstBlock		  "pulse_ext"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trigger_arm"
	  SrcPort		  1
	  Points		  [454, 0]
	  Branch {
	    DstBlock		    "edge_detect"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADC_data"
	  SrcPort		  1
	  DstBlock		  "bus_expand"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trigger_level"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [31, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Relational"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "length"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [33, 0; 0, 285]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    Points		    [0, 140]
	    Branch {
	      Points		      [0, 43; 101, 0; 0, -13]
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "triggered"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55; -239, 0]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_ext"
	  SrcPort		  1
	  Points		  [42, 0; 0, -35]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  Points		  [20, 0; 0, -65]
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      Points		      [0, -30]
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Subsystem1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -30]
		  Branch {
		    DstBlock		    "Subsystem8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem10"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem16"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem15"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "Subsystem14"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Subsystem13"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		DstBlock		"Subsystem2"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Subsystem3"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Subsystem4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  1
	  DstBlock		  "Subsystem13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  2
	  DstBlock		  "Subsystem14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  3
	  DstBlock		  "Subsystem15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  4
	  DstBlock		  "Subsystem16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  5
	  DstBlock		  "Subsystem9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  6
	  DstBlock		  "Subsystem10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  7
	  DstBlock		  "Subsystem11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  8
	  DstBlock		  "Subsystem12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  9
	  DstBlock		  "Subsystem5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  10
	  DstBlock		  "Subsystem6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  11
	  DstBlock		  "Subsystem7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  12
	  DstBlock		  "Subsystem8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  13
	  DstBlock		  "Subsystem1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  14
	  DstBlock		  "Subsystem2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  15
	  DstBlock		  "Subsystem3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_expand"
	  SrcPort		  16
	  DstBlock		  "Subsystem4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem9"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Subsystem10"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Subsystem11"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Subsystem12"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Subsystem5"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Subsystem7"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "Subsystem6"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Subsystem8"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "Subsystem14"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Subsystem15"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Subsystem16"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Subsystem13"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "Subsystem4"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "Subsystem2"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [258, 0; 0, -125]
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [45, 0; 0, -45]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Annotation {
	  SID			  "919"
	  Name			  "While we've been triggered for fewer than the \ntotal number of cycles we're going to capture for"
	  Position		  [1072, 838]
	}
	Annotation {
	  SID			  "918"
	  Name			  "Number of clock cycles to capture for"
	  Position		  [911, 799]
	}
	Annotation {
	  SID			  "769"
	  Name			  "The value from the coutner is allowed to \"pass through\" \nwhen a high sample is detected for two consec"
	  "utive clock cycles"
	  Position		  [779, 999]
	}
	Annotation {
	  SID			  "767"
	  Name			  "Counts when triggered"
	  Position		  [1058, 682]
	}
	Annotation {
	  SID			  "765"
	  Name			  "Latch"
	  Position		  [754, 525]
	}
	Annotation {
	  SID			  "763"
	  Name			  "High when one sample is above or equal to trigger"
	  Position		  [638, 352]
	}
	Annotation {
	  SID			  "743"
	  Name			  "set to 1 to arm the capture system"
	  Position		  [39, 654]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "triggered"
      SID		      "751"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1370, 657, 1470, 683]
      ZOrder		      5604
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AttributesFormatString  "1output"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.515"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		148
	$ClassName		"Simulink.Mask"
	Type			"swreg"
	Initialization		"swreg_init(gcb)"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    149
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "one value"
	      Cell		      "fields of equal size"
	      Cell		      "fields of arbitrary size"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Mode:"
	    Value		    "one value"
	    Evaluate		    "off"
	    Callback		    "swreg_cb(gcb);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    150
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "To Processor"
	    Callback		    "mask_enables = get_param(gcb, 'MaskEnables');\nmask_names = get_param(gcb, 'MaskNames');\nif strcm"
	    "p(get_param(gcb, 'io_dir'), 'To Processor'),\n    mask_enables{ismember(mask_names, 'sample_period')} = 'off';\ne"
	    "lse\n    mask_enables{ismember(mask_names, 'sample_period')} = 'on';\nend\nset_param(gcb, 'MaskEnables', mask_ena"
	    "bles);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    151
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    152
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    Enabled		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    153
	    Type		    "edit"
	    Name		    "names"
	    Prompt		    "Name:"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    154
	    Type		    "edit"
	    Name		    "bitwidths"
	    Prompt		    "Bitwidth:"
	    Value		    "32"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_widths = eval(get"
	    "_param(blk, 'bitwidths'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(c"
	    "urrent_widths) > 1),\n%     error('Only one width may be specified for this mode.');\n% elseif strcmp(mode, 'fiel"
	    "ds of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '"
	    "[', '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length"
	    "(current_widths) ~= numios,\n%         error('%d field names specified, but %d widths?', numios, length(current_w"
	    "idths));\n%     end\n% end\n% total_width = 0;\n% for ctr = 1 : length(current_widths),\n%     total_width = tota"
	    "l_width + current_widths(ctr);\n% end\n% if total_width > 32,\n%     error('Total width must be 32 or less, set t"
	    "o %d.', total_width);\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    155
	    Type		    "edit"
	    Name		    "arith_types"
	    Prompt		    "Type (ufix=0, fix=1, bool=2):"
	    Value		    "2"
	    Callback		    "[numios, ~, ~, ~, current_types] = swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'm"
	    "ode');\n% current_types = eval(get_param(blk, 'arith_types'));\n% numios = length(current_types);\n% if (strcmp(m"
	    "ode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(current_types) > 1),\n%     error('Only one"
	    " type may be specified for this mode.');\n% elseif strcmp(mode, 'fields of arbitrary size')\n%     current_names "
	    "= textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '[', '')), '%s');\n%     current_names = curr"
	    "ent_names{1};\n%     numios = length(current_names);\n%     if length(current_types) ~= numios,\n%         error("
	    "'%d field names specified, but %d types?', numios, length(current_types));\n%     end\n% end\nproblem = 0;\nfor c"
	    "tr = 1 : numios,\n    t = current_types(ctr);\n    if (t < 0) || (t > 2),\n        problem = t;\n        ctr = nu"
	    "mios + 1;\n    end\nend\nif problem ~= 0,\n    error('Type cannot be %i, must be 0, 1 or 2.', problem);\nend"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    156
	    Type		    "edit"
	    Name		    "bin_pts"
	    Prompt		    "Binary pt:"
	    Value		    "0"
	    Callback		    "swreg_maskcheck(gcb);\n% blk = gcb;\n% mode = get_param(blk, 'mode');\n% current_bins = eval(get_p"
	    "aram(blk, 'bin_pts'));\n% if (strcmp(mode, 'one value') || strcmp(mode, 'fields of equal size')) && (length(curre"
	    "nt_bins) > 1),\n%     error('Only one binary pt may be specified for this mode.');\n% elseif strcmp(mode, 'fields"
	    " of arbitrary size')\n%     current_names = textscan(strtrim(strrep(strrep(get_param(blk, 'names'), ']', ''), '['"
	    ", '')), '%s');\n%     current_names = current_names{1};\n%     numios = length(current_names);\n%     if length(c"
	    "urrent_bins) ~= numios,\n%         error('%d field names specified, but %d binary pts?', numios, length(current_b"
	    "ins));\n%     end\n% end"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    157
	    Type		    "checkbox"
	    Name		    "sim_port"
	    Prompt		    "Provide sim input/output?"
	    Value		    "on"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    158
	    Type		    "checkbox"
	    Name		    "show_format"
	    Prompt		    "Print format string?"
	    Value		    "off"
	    Evaluate		    "off"
	    TabName		    "Setup"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"triggered"
	Location		[1281, 27, 3201, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"7350"
	SIDPrevWatermark	"6795"
	Block {
	  BlockType		  Inport
	  Name			  "out_reg"
	  SID			  "751:6720"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  6672
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_reg"
	  SID			  "751:7349"
	  Ports			  [1, 1]
	  Position		  [200, 100, 250, 120]
	  ZOrder		  7301
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf"
	  "('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast_gw"
	  SID			  "751:7347"
	  Ports			  [1, 1]
	  Position		  [700, 100, 750, 120]
	  ZOrder		  7299
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "751:7346"
	  Ports			  [1, 1]
	  Position		  [600, 100, 650, 120]
	  ZOrder		  7298
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "jgowans_rfi_capture_5g_triggered_user_data_in"
	  SID			  "751:7348"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  7300
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "751:7350"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  7302
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "751:6738"
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  6690
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "cast_gw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast_gw"
	  SrcPort		  1
	  DstBlock		  "jgowans_rfi_capture_5g_triggered_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "jgowans_rfi_capture_5g_triggered_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "out_reg"
	  SrcPort		  1
	  DstBlock		  "assert_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "bus_create"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "delay_bram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "trig_level"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "trig_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat1"
      SrcPort		      1
      Points		      [32, 0; 0, 85]
      DstBlock		      "dram_snap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dram_snap"
      SrcPort		      1
      DstBlock		      "Terminator27"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      Points		      [37, 0; 0, 40]
      DstBlock		      "trigger_system"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "trig_level"
      SrcPort		      1
      DstBlock		      "trigger_system"
      DstPort		      2
    }
    Line {
      SrcBlock		      "trig_arm"
      SrcPort		      1
      Points		      [22, 0; 0, -40]
      DstBlock		      "trigger_system"
      DstPort		      3
    }
    Line {
      SrcBlock		      "trigger_system"
      SrcPort		      1
      Points		      [34, 0]
      Branch {
	Points			[0, 75]
	DstBlock		"triggered"
	DstPort			1
      }
      Branch {
	DstBlock		"edge_detect"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "edge_detect"
      SrcPort		      1
      Points		      [31, 0; 0, -70]
      DstBlock		      "dram_snap"
      DstPort		      3
    }
    Line {
      SrcBlock		      "triggered"
      SrcPort		      1
      DstBlock		      "Terminator13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "trigger_system"
      SrcPort		      2
      Points		      [15, 0; 0, 115]
      DstBlock		      "pulse_length"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_length"
      SrcPort		      1
      DstBlock		      "Terminator14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      DstBlock		      "asiaa_adc5g"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "asiaa_adc5g"
      DstPort		      2
    }
    Line {
      SrcBlock		      "bus_expand"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "bus_expand"
      SrcPort		      2
      Points		      [50, 0; 0, -10]
      DstBlock		      "Concat1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "bus_expand"
      SrcPort		      3
      Points		      [46, 0; 0, 10]
      DstBlock		      "Concat1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "bus_expand"
      SrcPort		      4
      DstBlock		      "Concat1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "delay_bram"
      SrcPort		      1
      DstBlock		      "bus_expand"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      1
      DstBlock		      "AddSub"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      2
      DstBlock		      "AddSub1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      3
      DstBlock		      "AddSub2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      4
      DstBlock		      "AddSub3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      5
      DstBlock		      "AddSub4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      6
      DstBlock		      "AddSub5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      7
      DstBlock		      "AddSub6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      8
      DstBlock		      "AddSub7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      9
      DstBlock		      "AddSub8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      10
      DstBlock		      "AddSub9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      11
      DstBlock		      "AddSub10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      12
      DstBlock		      "AddSub11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      13
      DstBlock		      "AddSub12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      14
      DstBlock		      "AddSub13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      15
      DstBlock		      "AddSub14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      16
      DstBlock		      "AddSub15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [10, 0; 0, 75]
      Branch {
	Points			[0, 30]
	Branch {
	  DstBlock		  "AddSub1"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 30]
	  Branch {
	    DstBlock		    "AddSub2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "AddSub3"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"AddSub4"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "AddSub5"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub10"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub13"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "AddSub15"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub14"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	    }
	  }
	}
      }
      Branch {
	DstBlock		"AddSub"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "AddSub2"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      3
    }
    Line {
      SrcBlock		      "AddSub5"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      6
    }
    Line {
      SrcBlock		      "AddSub14"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      15
    }
    Line {
      SrcBlock		      "AddSub15"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      16
    }
    Line {
      SrcBlock		      "AddSub7"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      8
    }
    Line {
      SrcBlock		      "AddSub8"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      9
    }
    Line {
      SrcBlock		      "AddSub"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      1
    }
    Line {
      SrcBlock		      "AddSub4"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      5
    }
    Line {
      SrcBlock		      "AddSub3"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      4
    }
    Line {
      SrcBlock		      "AddSub1"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AddSub6"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      7
    }
    Line {
      SrcBlock		      "AddSub9"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      10
    }
    Line {
      SrcBlock		      "AddSub10"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      11
    }
    Line {
      SrcBlock		      "AddSub12"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      13
    }
    Line {
      SrcBlock		      "AddSub11"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      12
    }
    Line {
      SrcBlock		      "AddSub13"
      SrcPort		      1
      DstBlock		      "bus_create"
      DstPort		      14
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "dram_snap"
      DstPort		      2
    }
    Line {
      SrcBlock		      "asiaa_adc5g"
      SrcPort		      17
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Annotation {
      SID		      "929"
      Name		      "shift to be centred around 0"
      Position		      [549, 181]
    }
    Annotation {
      SID		      "914"
      Name		      "t=3"
      Position		      [1190, 406]
    }
    Annotation {
      SID		      "913"
      Name		      "t=2"
      Position		      [1190, 379]
    }
    Annotation {
      SID		      "912"
      Name		      "t=1"
      Position		      [1198, 316]
    }
    Annotation {
      SID		      "911"
      Name		      "t=0"
      Position		      [1187, 283]
    }
    Annotation {
      SID		      "732"
      Name		      "Capture time = N * 1/fs = 4*4*2^23 / 3600e6 = 37.2 ms"
      Position		      [1660, 422]
    }
    Annotation {
      SID		      "730"
      Name		      "Number of samples assumes 64 bit data width. \nFor 128 bit data width, set number of samples to dou"
      "ble."
      Position		      [1587, 374]
    }
    Annotation {
      SID		      "716"
      Name		      "0x11"
      Position		      [1387, 266]
    }
    Annotation {
      SID		      "715"
      Name		      "0x0D-0x10"
      Position		      [1399, 298]
    }
    Annotation {
      SID		      "714"
      Name		      "0x09-0x0C"
      Position		      [1397, 325]
    }
    Annotation {
      SID		      "713"
      Name		      "0x08"
      Position		      [1379, 359]
    }
    Annotation {
      SID		      "712"
      Name		      "0x04-0x07"
      Position		      [1395, 389]
    }
    Annotation {
      SID		      "711"
      Name		      "0x00-0x03"
      Position		      [1391, 413]
    }
    Annotation {
      SID		      "703"
      Name		      "I don't understand the endinness here - the documentation does not seem correct. \nHowever, this se"
      "ems to work..."
      Position		      [1284, 225]
    }
  }
}
MatData {
  NumRecords		  27
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    >#L   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   \"0'0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   -@8   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    T!    8    (     @         %    \"     $    !     0         %  0"
    " '@    $   !T!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=            "
    "                       <W!E960                                 <&%C:V%G90                              <WEN=&AE<VE"
    "S7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8"
    "VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960            "
    " <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                   "
    "       26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960"
    "             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7"
    "W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V="
    "A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<"
    "F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979"
    "A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                         "
    "   8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T               "
    "         <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL     "
    "               8VQO8VM?;&]C                                  X   !(    !@    @    $          4    (     0   !$    "
    "!         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    !P    $     "
    "    $     <   !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !         !     )    >&,U=G-X.35T  "
    "        X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #@    &    \"     0        "
    " !0    @    !    !@    $         $     8   !F9C$Q,S8   X    P    !@    @    $          4    (               !     "
    "    !          #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    ! "
    "         %    \"                0         0          X   !     !@    @    $          4    (     0    T    !       "
    "  !     -    0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !$    !         !     1    +B]U;"
    "G1I=&QE9\"]S>7-G96X         #@   #     &    \"     0         !0    @               $         $          .    2    "
    " 8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    "
    "@    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #     $"
    "         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @               $         $       "
    "   .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8  "
    "  (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,   "
    " !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8   "
    " (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (              "
    " !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (               !"
    "         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@"
    "0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P    !@    @    $ "
    "         4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @               $       "
    "  $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $   "
    "       4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $        "
    " $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G"
    "96X   X    P    !@    @    $          4    (               !         !          #@   &     &    \"     0         !"
    "0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .   "
    " \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX"
    "@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W"
    "+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C"
    "$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ"
    ",S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A"
    ";,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@"
    ",\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34"
    "U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G"
    ")RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)"
    "T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @               $         $          . "
    "   ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (  "
    "             !         !          #@   + '   &    \"     (         !0    @    !     0    $         !0 $ !H    !   "
    " [@$  &YG8U]C;VYF:6<                     <WEN=&AE<VES7VQA;F=U86=E          !S>6YT:&5S:7-?=&]O;                &-L;"
    "V-K7VQO8P                      >&EL:6YX9F%M:6QY                  !P87)T                             '-P965D       "
    "                     =&5S=&)E;F-H                      !P86-K86=E                         &1I<F5C=&]R>0           "
    "           <WES8VQK7W!E<FEO9                 !C;&]C:U]W<F%P<&5R                 &1C;5]I;G!U=%]C;&]C:U]P97)I;V0    "
    " 8W)E871E7VEN=&5R9F%C95]D;V-U;65N= !P<F]J7W1Y<&4                      '-Y;G1H7V9I;&4                     :6UP;%]F:"
    "6QE                      !C95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>0             .    Z     8    "
    "(     @         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@  "
    "                    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X"
    "    !@    @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %  "
    "  \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (     0    ,    !         !   P!84U0"
    " #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !D-VAA8VL   X    X    !@    @    $    "
    "      4    (     0    <    !         !     '    5FER=&5X-0 .    0     8    (    !          %    \"     $    )     "
    "0         0    \"0   'AC-79S>#DU=          .    ,     8    (    !          %    \"     $    \"     0         0  ( "
    "+3$   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !"
    "0    @    !    !@    $         $     8   !F9C$Q,S8   X   !0    !@    @    $          4    (     0   !\\    !      "
    "   !     ?    +B]J9V]W86YS7W)F:5]C87!T=7)E7S5G+W-Y<V=E;@ .    .     8    (    !          %    \"     $    &     0 "
    "        0    !@   #0N-#0T-   #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%"
    ";F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !    "
    "      %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !"
    "     1    4')O:F5C=\"!.879I9V%T;W(         #@   $     &    \"     0         !0    @    !    #0    $         $     "
    "T   !84U0@1&5F875L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875"
    "L=',J    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    &          4    (     0    $    !          D    (               .    D!T   8    (     @         %    \"     $ "
    "   !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   %@$   &    \"     (         !0    @  "
    "  !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]"
    "D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:"
    "U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X   \"X "
    "0  !@    @    \"          4    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   +@    &  "
    "  \"     $         !0    @    !     @    $         #@   $     &    \"     0         !0    @    !    \"P    $      "
    "   $     L   !(1$P@3F5T;&ES=       #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !.1"
    "T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0      "
    "   !0    @    !    !P    $         $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !   "
    "      !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    "
    "!@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %"
    "P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !          %    \"     $    8     0"
    "         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !       "
    "  !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !$969A=6QT  X   #8&   !@  "
    "  @    \"          4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E=#( #@   - 0   &    \"   "
    "  (         !0    @    !     0    $         !0 $ !X    !    = 0  &EN9F]E9&ET                             'AI;&EN>&"
    "9A;6EL>0                       '!A<G0                                  '-P965D                                 '!A"
    "8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                  "
    "   &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(                      &1I<F5C=&]R>0                  "
    "         '!R;VI?='EP95]S9V%D=F%N8V5D             '!R;VI?='EP90                           %-Y;G1H7V9I;&5?<V=A9'9A;F"
    "-E9            %-Y;G1H7V9I;&4                          $EM<&Q?9FEL95]S9V%D=F%N8V5D             $EM<&Q?9FEL90      "
    "                     '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97"
    ")I;V0                      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?"
    "=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &"
    "-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                    "
    "     &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L  "
    "           '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX     "
    "                 '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&"
    "5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                                 .    "
    "2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    "
    "!@    @    $          4    (     0    <    !         !     '    5FER=&5X-0 .    0     8    (    !          %    \""
    "     $    )     0         0    \"0   'AC-79S>#DU=          .    ,     8    (    !          %    \"     $    \"    "
    " 0         0  ( +3$   X    X    !@    @    $          4    (     0    8    !         !     &    9F8Q,3,V   .    , "
    "    8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0 "
    "   ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $         $          .    0   "
    "  8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    2     8    (    !    "
    "      %    \"     $    1     0         0    $0   \"XO=6YT:71L960O<WES9V5N          X    P    !@    @    $         "
    " 4    (               !         !          #@   $@    &    \"     0         !0    @    !    $0    $         $    !"
    "$   !0<F]J96-T($YA=FEG871O<@         .    ,     8    (    !          %    \"                0         0          X"
    "   !     !@    @    $          4    (     0    P    !         !     ,    6%-4($1E9F%U;'1S      X    P    !@    @  "
    "  $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #     $   "
    "      $     P   !)4T4@1&5F875L=',     #@   #     &    \"     0         !0    @               $         $          "
    ".    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    ("
    "     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   ."
    "    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    ( "
    "              !         !          #@   #     &    \"     0         !0    @               $         $          .  "
    "  ,     8    (    !          %    \"                0         0          X   !(    !@    @    $          4    (   "
    "  0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @         "
    "      $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !"
    "@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     0"
    "    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@ "
    "   @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $         "
    " 4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (    !          %    \"                0    "
    "     0          X   !@    !@    @    $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96X"
    "L=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    "
    "-<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\""
    "!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8"
    "N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:"
    "\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#"
    ",Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#("
    "V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RX"
    "S,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+"
    "C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0"
    "Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          "
    "4    (               !         !          #@   #     &    \"     0         !0    @               $         $      "
    "    .    ,     8    (    !          %    \"                0         0          X   \"P!P  !@    @    \"          "
    "4    (     0    $    !          4 !  :     0   .X!  !N9V-?8V]N9FEG                     '-Y;G1H97-I<U]L86YG=6%G90  "
    "        <WEN=&AE<VES7W1O;VP               !C;&]C:U]L;V,                      'AI;&EN>&9A;6EL>0                  <&"
    "%R=                             !S<&5E9                            '1E<W1B96YC:                       <&%C:V%G90  "
    "                      !D:7)E8W1O<GD                      '-Y<V-L:U]P97)I;V0                 8VQO8VM?=W)A<'!E<@    "
    "            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                    "
    "  !S>6YT:%]F:6QE                     &EM<&Q?9FEL90                      8V5?8VQR                          !P<F5S97"
    ")V95]H:65R87)C:'D             #@   .@    &    \"     (         !0    @    !     0    $         !0 $ !4    !    *@ "
    "  &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@    @    &          4    (     0   "
    " $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"  "
    "             #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    ,     8    (    !   "
    "       %    \"     $    #     0         0  , 6%-4  X    X    !@    @    $          4    (     0    8    !         "
    "!     &    9#=H86-K   .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#4 #@   $"
    "     &    \"     0         !0    @    !    \"0    $         $     D   !X8S5V<W@Y-70         #@   #     &    \"    "
    " 0         !0    @    !     @    $         $  \" \"TQ   .    ,     8    (    !          %    \"     $    #     0  "
    "       0  , ;V9F  X    X    !@    @    $          4    (     0    8    !         !     &    9F8Q,3,V   .    4     "
    "8    (    !          %    \"     $    ?     0         0    'P   \"XO:F=O=V%N<U]R9FE?8V%P='5R95\\U9R]S>7-G96X #@   "
    "#@    &    \"     0         !0    @    !    !@    $         $     8    T+C0T-#0   X   !     !@    @    $          "
    "4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P Q,#  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8  "
    "  (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X   !     !@    @   "
    " $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @    $          4    ("
    "     0    T    !         !     -    25-%($1E9F%U;'1S*@    X    X    !@    @    &          4    (     0    $    !  "
    "        D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"             "
    "  "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    * <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (RQWP<.    F 8   "
    "8    (     @         %    \"     $    !     0         %  0 #@    $   !^    9V-B              !D969A=6QT<P       &E"
    "N<'5T7VUO9&4     9&5M=7@           !A9&-?8VQK7W)A=&4  &%D8U]B:71?=VED=&@ 861C7V)R9         !U<VEN9U]C=')L     '1E<"
    "W1?<F%M<          .    6     8    (    !          %    \"     $    B     0         0    (@   &IG;W=A;G-?<F9I7V-A<'"
    "1U<F5?-6<O87-I86%?861C-6<        .    R ,   8    (     0         %    \"     $    .     0         .    0     8    "
    "(    !          %    \"     $    *     0         0    \"@   &EN<'5T7VUO9&4        .    2     8    (    !          "
    "%    \"     $    2     0         0    $@   %1W;RUC:&%N;F5L(\"TM($$F0P        X    X    !@    @    $          4    "
    "(     0    4    !         !     %    9&5M=7@    .    ,     8    (    !          %    \"     $    #     0         0"
    "  , ,3HQ  X   !     !@    @    $          4    (     0    P    !         !     ,    861C7V-L:U]R871E      X    X  "
    "  !@    @    &          4    (     0    $    !          D    (           @?$ .    0     8    (    !          %    "
    "\"     $    -     0         0    #0   &%D8U]B:71?=VED=&@    .    .     8    (    !@         %    \"     $    !    "
    " 0         )    \"            \"! #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !A9&-"
    "?8G)D  X    X    !@    @    $          4    (     0    8    !         !     &    6D1/2R P   .    0     8    (    !"
    "          %    \"     $    *     0         0    \"@   '5S:6YG7V-T<FP        .    ,     8    (    !          %    \""
    "     $    \"     0         0  ( ;VX   X   !     !@    @    $          4    (     0    D    !         !     )    =&"
    "5S=%]R86UP          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"  "
    "   0         !0    @    !    $     $         $    !    !/;F4M8VAA;FYE;\" M+2!!#@   #     &    \"     0         !0 "
    "   @    !     P    $         $  # #$Z,0 .    .     8    (    !@         %    \"     $    !     0         )    \"  "
    "         ()Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            @0 X    X    !@ "
    "   @    $          4    (     0    8    !         !     &    6D1/2R Q   .    ,     8    (    !          %    \"   "
    "  $    \"     0         0  ( ;VX   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +?B6@$.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    0 @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (O_,@(.    L <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         )    \"   "
    "         $! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@  "
    "  @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %    \"    "
    " $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   # "
    "    &    \"     0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $"
    "    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $<-;@0.    H ,   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !!    9&5F875L=',      $1E;&%Y3&5N      !B<F%"
    "M7VQA=&5N8WD =7-E7V1S<#0X     &%S>6YC                    #@   \"@\"   &    \"     $         !0    @    !    \"    "
    " $         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !$96QA>4QE;@X    X    !@   "
    " @    &          4    (     0    $    !          D    (               .    0     8    (    !          %    \"     "
    "$    ,     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0     "
    "    )    \"             ! #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P-#"
    "@         #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !      "
    "    %    \"     $    %     0         0    !0   &%S>6YC    #@   #     &    \"     0         !0    @    !     P    $"
    "         $  # &]F9@ .    .     8    (    !@         %    \"     $    !     0         )    \"            .! #@   #@"
    "    &    \"     8         !0    @    !     0    $         \"0    @           !@0 X    P    !@    @    $          4"
    "    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    $         $  # &]F"
    "9@ "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    R <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '4.; <.    . <   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $   !N    9&5F875L=',   !S=&]R86=E     &1R86U?9&"
    "EM;0  9')A;5]C;&]C:P!N<V%M<&QE<P   &1A=&%?=VED=&@ ;V9F<V5T      !C:7)C87       '9A;'5E        =7-E7V1S<#0X      X "
    "  \"(!   !@    @    !          4    (     0   !(    !          X    X    !@    @    $          4    (     0    <  "
    "  !         !     '    <W1O<F%G90 .    ,     8    (    !          %    \"     $    $     0         0  0 8G)A;0X   "
    "!     !@    @    $          4    (     0    D    !         !     )    9')A;5]D:6UM          X    P    !@    @    $"
    "          4    (     0    $    !         !   0 Q    #@   $     &    \"     0         !0    @    !    \"@    $     "
    "    $     H   !D<F%M7V-L;V-K        #@   #     &    \"     0         !0    @    !     P    $         $  # #(P,  . "
    "   .     8    (    !          %    \"     $    (     0         0    \"    &YS86UP;&5S#@   #@    &    \"     8     "
    "    !0    @    !     0    $         \"0    @            D0 X   !     !@    @    $          4    (     0    H    ! "
    "        !     *    9&%T85]W:61T:         X    P    !@    @    $          4    (     0    (    !         !   @ S,@ "
    " #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !O9F9S970   X    P    !@    @    $    "
    "      4    (     0    (    !         !   @!O;@  #@   #@    &    \"     0         !0    @    !    !@    $         $"
    "     8   !C:7)C87    X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #@    &    \" "
    "    0         !0    @    !    !0    $         $     4   !V86QU90    X    P    !@    @    $          4    (     0  "
    "  ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P"
    "-#@         #@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    ,     8    (    !   "
    "       %    \"     $    $     0         0  0 9')A;0X    P    !@    @    $          4    (     0    $    !         "
    "!   0 Q    #@   #     &    \"     0         !0    @    !     P    $         $  # #(V-@ .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"            #= #@   #     &    \"     0         !0    @    !     @   "
    " $         $  \" #8T   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@   "
    " @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    "
    "$         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    J 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"NX:@4.    & 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    ,     8    (    !          %    \"     $    $  "
    "   0         0  0 0F]T: X   !     !@    @    $          4    (     0    L    !         !     +    06-T:79E($AI9V@ "
    "      X   !@    !@    @    $          4    (     0   \"\\    !         !     O    6S @,\"XP.\" P+C X(# N,38@,\"XQ-"
    "B P+C(T(# N,C0@,\"XS,B P+C,R(# N-%T #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !"
    ";,\"XV(# N-C@@,\"XV.\" P+C<V(# N-S8@,\"XX-\" P+C@T(# N.3(@,\"XY,B Q70 .    4     8    (    !          %    \"     "
    "$    ?     0         0    'P   %LM,2 M,2 @,2 @,2 @,2 @,2 M,2 M,2 M,2 M,5T #@   %     &    \"     0         !0    @"
    "    !    'P    $         $    !\\   !;+3$@+3$@(#$@(#$@+3$@+3$@(#$@(#$@+3$@+3%=  "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    0 @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *5L*P(.    L <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            ,$ .    .     8    (    !@         %    \"     $    !     0         )    \"   "
    "         \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            <0 X    X    !@ "
    "   @    &          4    (     0    $    !          D    (            \\#\\.    ,     8    (    !          %    \" "
    "    $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@  "
    " #     &    \"     0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"   "
    "  $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
}
