=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.003639 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002085/0 sec (0.000624/0 sec, 0.001461/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001432/0 sec (0.000436/0.000436 sec, 0.000996/0.000996 sec )
[LOG] Total clause minimization time: 0.000415/0 sec (7.3e-05/7.3e-05 sec, 0.000342/0.000342 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.004302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.003163 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00171/0 sec (0.000567/0 sec, 0.001143/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001087/0 sec (0.00038/0.00038 sec, 0.000707/0.000707 sec )
[LOG] Total clause minimization time: 0.000396/0 sec (7.4e-05/7.4e-05 sec, 0.000322/0.000322 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.003713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.024721 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.022351/0 sec (0.001181/0 sec, 0.00212/0 sec, 0.005979/0 sec, 0.013071/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.011784/0 sec (0.000862/0.000862 sec, 0.001358/0.001358 sec, 0.003567/0.003567 sec, 0.005997/0.005997 sec )
[LOG] Total clause minimization time: 0.009464/0 sec (0.000114/0.000114 sec, 0.000568/0.000568 sec, 0.002146/0.002146 sec, 0.006636/0.006636 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.025426 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 156 8 2 1 144
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.023048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021098/0 sec (0.000946/0 sec, 0.00179/0 sec, 0.004895/0 sec, 0.013467/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.010766/0 sec (0.000664/0.000664 sec, 0.001134/0.001134 sec, 0.002725/0.002725 sec, 0.006243/0.006243 sec )
[LOG] Total clause minimization time: 0.009297/0 sec (0.000107/0.000107 sec, 0.000481/0.000481 sec, 0.001922/0.001922 sec, 0.006787/0.006787 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.023758 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 151 8 2 1 139
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.215228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 750 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.206523/0 sec (0.00175/0 sec, 0.002826/0 sec, 0.007265/0 sec, 0.016815/0 sec, 0.043953/0 sec, 0.133914/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.060922/0 sec (0.001231/0.001231 sec, 0.001761/0.001761 sec, 0.003982/0.003982 sec, 0.007361/0.007361 sec, 0.013076/0.013076 sec, 0.033511/0.033511 sec )
[LOG] Total clause minimization time: 0.139937/0 sec (0.000151/0.000151 sec, 0.000745/0.000745 sec, 0.002911/0.002911 sec, 0.008898/0.008898 sec, 0.029759/0.029759 sec, 0.097473/0.097473 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.21618 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 867 12 2 1 849
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.199069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 751 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 749 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.195831/0 sec (0.001486/0 sec, 0.002535/0 sec, 0.005446/0 sec, 0.014928/0 sec, 0.042726/0 sec, 0.12871/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.054058/0 sec (0.001014/0.001014 sec, 0.001608/0.001608 sec, 0.00257/0.00257 sec, 0.006284/0.006284 sec, 0.014177/0.014177 sec, 0.028405/0.028405 sec )
[LOG] Total clause minimization time: 0.136486/0 sec (0.000144/0.000144 sec, 0.000655/0.000655 sec, 0.002552/0.002552 sec, 0.008161/0.008161 sec, 0.027474/0.027474 sec, 0.0975/0.0975 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.199922 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 842 12 2 1 824
=====================  add8n.aag =====================
[LOG] Relation determinization time: 6.84549 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 4018 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 4017 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.83128/7 sec (0.003153/0 sec, 0.003974/0 sec, 0.008237/0 sec, 0.019171/0 sec, 0.050029/0 sec, 0.152356/0 sec, 0.654087/1 sec, 5.94027/6 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.59062/0 sec (0.002105/0.002105 sec, 0.002394/0.002394 sec, 0.004021/0.004021 sec, 0.007786/0.007786 sec, 0.016926/0.016926 sec, 0.034535/0.034535 sec, 0.226536/0.226536 sec, 0.296317/0.296317 sec )
[LOG] Total clause minimization time: 6.19427/7 sec (0.000212/0.000212 sec, 0.000976/0.000976 sec, 0.003641/0.003641 sec, 0.010647/0.010647 sec, 0.031749/0.031749 sec, 0.114689/0.114689 sec, 0.418507/0.418507 sec, 5.61385/5.61385 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 6.84667 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.59 sec (Real time) / 7.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.67 sec (Real time) / 4.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 4180 16 2 1 4155
=====================  add8y.aag =====================
[LOG] Relation determinization time: 2.94225 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 4013 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 4012 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.92955/3 sec (0.002608/0 sec, 0.00348/0 sec, 0.0067/0 sec, 0.017725/0 sec, 0.047052/0 sec, 0.144279/0 sec, 0.612833/1 sec, 2.09488/2 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.523664/1 sec (0.001679/0.001679 sec, 0.002095/0.002095 sec, 0.003077/0.003077 sec, 0.006992/0.006992 sec, 0.014574/0.014574 sec, 0.0325/0.0325 sec, 0.203656/0.203656 sec, 0.259091/0.259091 sec )
[LOG] Total clause minimization time: 2.35918/2 sec (0.000199/0.000199 sec, 0.000866/0.000866 sec, 0.003141/0.003141 sec, 0.010095/0.010095 sec, 0.031246/0.031246 sec, 0.108717/0.108717 sec, 0.399861/0.399861 sec, 1.80505/1.80505 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 2.94337 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.68 sec (Real time) / 3.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.67 sec (Real time) / 4.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 4139 16 2 1 4114
=====================  add10n.aag =====================
[LOG] Relation determinization time: 122.439 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 17804 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 17802 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 122.387/122 sec (0.007426/0 sec, 0.006406/0 sec, 0.010428/0 sec, 0.021943/0 sec, 0.061192/0 sec, 0.163307/0 sec, 0.671916/1 sec, 6.42961/6 sec, 33.7734/34 sec, 81.2418/81 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 7.45718/6 sec (0.004687/0.004687 sec, 0.003743/0.003743 sec, 0.005048/0.005048 sec, 0.008292/0.008292 sec, 0.021104/0.021104 sec, 0.035086/0.035086 sec, 0.091334/0.091334 sec, 0.489601/0.489601 sec, 1.14184/1.14184 sec, 5.65644/5.65644 sec )
[LOG] Total clause minimization time: 114.166/116 sec (0.000335/0.000335 sec, 0.001377/0.001377 sec, 0.004362/0.004362 sec, 0.012601/0.012601 sec, 0.038558/0.038558 sec, 0.124748/0.124748 sec, 0.571067/0.571067 sec, 5.90841/5.90841 sec, 32.5117/32.5117 sec, 74.9927/74.9927 sec )
[LOG] Total clause size reduction: 116748 --> 50100 (46 --> 4, 138 --> 20, 368 --> 68, 828 --> 184, 1748 --> 456, 3588 --> 1080, 7268 --> 2488, 14628 --> 5624, 29348 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 22.9548 --> 9.85057 (15.3333 --> 1.33333, 19.7143 --> 2.85714, 21.6471 --> 4, 22.3784 --> 4.97297, 22.7013 --> 5.92208, 22.8535 --> 6.87898, 22.9274 --> 7.84858, 22.9639 --> 8.82889, 22.982 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 122.441 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 126.22 sec (Real time) / 124.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.58 sec (Real time) / 10.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.55 sec (Real time) / 11.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 18009 20 2 1 17979
=====================  add10y.aag =====================
[LOG] Relation determinization time: 94.1061 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 17759 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 17758 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 94.0528/94 sec (0.006772/0 sec, 0.005634/0 sec, 0.009347/0 sec, 0.020366/0 sec, 0.054499/0 sec, 0.157722/0 sec, 0.633139/1 sec, 2.19409/2 sec, 8.42223/9 sec, 82.549/82 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 5.94454/6 sec (0.00419/0.00419 sec, 0.003116/0.003116 sec, 0.004359/0.004359 sec, 0.007787/0.007787 sec, 0.015855/0.015855 sec, 0.034698/0.034698 sec, 0.199486/0.199486 sec, 0.280884/0.280884 sec, 1.01066/1.01066 sec, 4.3835/4.3835 sec )
[LOG] Total clause minimization time: 87.1385/88 sec (0.000323/0.000323 sec, 0.001325/0.001325 sec, 0.004106/0.004106 sec, 0.01167/0.01167 sec, 0.037077/0.037077 sec, 0.119412/0.119412 sec, 0.423586/0.423586 sec, 1.87768/1.87768 sec, 7.26984/7.26984 sec, 77.3935/77.3935 sec )
[LOG] Total clause size reduction: 116748 --> 50100 (46 --> 4, 138 --> 20, 368 --> 68, 828 --> 184, 1748 --> 456, 3588 --> 1080, 7268 --> 2488, 14628 --> 5624, 29348 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 22.9548 --> 9.85057 (15.3333 --> 1.33333, 19.7143 --> 2.85714, 21.6471 --> 4, 22.3784 --> 4.97297, 22.7013 --> 5.92208, 22.8535 --> 6.87898, 22.9274 --> 7.84858, 22.9639 --> 8.82889, 22.982 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 94.1077 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 98.44 sec (Real time) / 96.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.61 sec (Real time) / 11.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.69 sec (Real time) / 16.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 17919 20 2 1 17888
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1783.19 sec CPU time.
[LOG] Relation determinization time: 1800 sec real time.
[LOG] Final circuit size: 79613 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 79612 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1782.94/1788 sec (0.038218/0 sec, 0.018057/0 sec, 0.018659/0 sec, 0.030196/0 sec, 0.06921/0 sec, 0.186133/0 sec, 0.728663/1 sec, 2.38187/3 sec, 31.4894/31 sec, 80.554/81 sec, 403.962/405 sec, 1263.47/1267 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 286.067/293 sec (0.028628/0.028628 sec, 0.011059/0.011059 sec, 0.0091/0.0091 sec, 0.011288/0.011288 sec, 0.020487/0.020487 sec, 0.039779/0.039779 sec, 0.097095/0.097095 sec, 0.305008/0.305008 sec, 1.34428/1.34428 sec, 4.75704/4.75704 sec, 55.7272/55.7272 sec, 223.716/223.716 sec )
[LOG] Total clause minimization time: 1477.24/1469 sec (0.000843/0.000843 sec, 0.002587/0.002587 sec, 0.006814/0.006814 sec, 0.016807/0.016807 sec, 0.046365/0.046365 sec, 0.141715/0.141715 sec, 0.619233/0.619233 sec, 2.02718/2.02718 sec, 29.9275/29.9275 sec, 75.0411/75.0411 sec, 344.63/344.63 sec, 1024.78/1024.78 sec )
[LOG] Total clause size reduction: 551556 --> 241572 (54 --> 4, 162 --> 20, 432 --> 68, 972 --> 184, 2052 --> 456, 4212 --> 1080, 8532 --> 2488, 17172 --> 5624, 34452 --> 12536, 69012 --> 27640, 138132 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 26.9841 --> 11.8186 (18 --> 1.33333, 23.1429 --> 2.85714, 25.4118 --> 4, 26.2703 --> 4.97297, 26.6494 --> 5.92208, 26.828 --> 6.87898, 26.9148 --> 7.84858, 26.9576 --> 8.82889, 26.9789 --> 9.81676, 26.9894 --> 10.8095, 26.9947 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1783.19 sec CPU time.
[LOG] Overall execution time: 1800 sec real time.
Synthesis time: 1800.18 sec (Real time) / 1781.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.51 sec (Real time) / 31.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 432.59 sec (Real time) / 431.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 79863 24 2 1 79826
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1471.69 sec CPU time.
[LOG] Relation determinization time: 1488 sec real time.
[LOG] Final circuit size: 79064 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 79062 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 1471.42/1475 sec (0.033818/0 sec, 0.01662/0 sec, 0.01608/0 sec, 0.026851/0 sec, 0.06394/0 sec, 0.168764/0 sec, 0.669361/1 sec, 6.09913/6 sec, 33.1106/33 sec, 39.31/39 sec, 288.733/290 sec, 1103.17/1106 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 330.705/318 sec (0.025409/0.025409 sec, 0.010602/0.010602 sec, 0.007785/0.007785 sec, 0.009928/0.009928 sec, 0.01859/0.01859 sec, 0.034042/0.034042 sec, 0.083435/0.083435 sec, 0.269712/0.269712 sec, 1.94583/1.94583 sec, 5.90473/5.90473 sec, 40.2679/40.2679 sec, 282.127/282.127 sec )
[LOG] Total clause minimization time: 1121.2/1141 sec (0.000723/0.000723 sec, 0.002413/0.002413 sec, 0.006184/0.006184 sec, 0.015273/0.015273 sec, 0.043429/0.043429 sec, 0.131046/0.131046 sec, 0.575655/0.575655 sec, 5.79576/5.79576 sec, 31.03/31.03 sec, 32.714/32.714 sec, 244.99/244.99 sec, 805.892/805.892 sec )
[LOG] Total clause size reduction: 551556 --> 241572 (54 --> 4, 162 --> 20, 432 --> 68, 972 --> 184, 2052 --> 456, 4212 --> 1080, 8532 --> 2488, 17172 --> 5624, 34452 --> 12536, 69012 --> 27640, 138132 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 26.9841 --> 11.8186 (18 --> 1.33333, 23.1429 --> 2.85714, 25.4118 --> 4, 26.2703 --> 4.97297, 26.6494 --> 5.92208, 26.828 --> 6.87898, 26.9148 --> 7.84858, 26.9576 --> 8.82889, 26.9789 --> 9.81676, 26.9894 --> 10.8095, 26.9947 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1471.69 sec CPU time.
[LOG] Overall execution time: 1488 sec real time.
Synthesis time: 1488.69 sec (Real time) / 1470.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 49.30 sec (Real time) / 48.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 656.67 sec (Real time) / 654.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 79257 24 2 1 79221
=====================  add14n.aag =====================
Synthesis time: 10000.38 sec (Real time) / 9922.58 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.38 sec (Real time) / 9913.70 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.41 sec (Real time) / 9911.84 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.37 sec (Real time) / 9936.93 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.42 sec (Real time) / 9918.76 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9920.26 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9913.95 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9907.55 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001527 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000118/0 sec (0.000118/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002199 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001355 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9e-05/0 sec (9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000133/0 sec (0.000133/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001385 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.7e-05/0 sec (9.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00015/0 sec (0.00015/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000105/0 sec (0.000105/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002037 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001647 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000175/0 sec (0.000175/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001447 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000112/0 sec (0.000112/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.004721 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000182/0 sec (0.000182/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.00152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000119/0 sec (0.000119/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002227 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.005926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000685/0 sec (0.000685/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000519/0 sec (0.000519/0.000519 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001561 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000123/0 sec (0.000123/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002264 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.006147 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000215/0 sec (0.000215/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007196 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000131/0 sec (0.000131/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.006458 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000234/0 sec (0.000234/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007635 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001652 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000143/0 sec (0.000143/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002463 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.007564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000246/0 sec (0.000246/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001661 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000149/0 sec (0.000149/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.007789 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000265/0 sec (0.000265/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.27 sec (Real time) / 5.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001691 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000151/0 sec (0.000151/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002584 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.95 sec (Real time) / 3.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.011991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000324/0 sec (0.000324/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.013915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 717.28 sec (Real time) / 705.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.005968 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000182/0 sec (0.000182/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007118 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 453.78 sec (Real time) / 444.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.015701 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000434/0 sec (0.000434/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.5e-05/0 sec (6.5e-05/6.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.018533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9916.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.008104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000253/0 sec (0.000253/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009721 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.45 sec (Real time) / 9907.79 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.022525 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001671/0 sec (0.001671/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001238/0 sec (0.001238/0.001238 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.026367 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.51 sec (Real time) / 9912.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.009411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000251/0 sec (0.000251/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9907.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.025706 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000583/0 sec (0.000583/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.4e-05/0 sec (8.4e-05/8.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.030707 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9917.44 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.011663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00029/0 sec (0.00029/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.013969 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.75 sec (Real time) / 9901.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000246/0 sec (0.000246/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000156/0 sec (0.000156/0.000156 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002561 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.9e-05/0 sec (9.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000396/0 sec (0.000396/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000293/0 sec (0.000293/0.000293 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003034 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001887 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.7e-05/0 sec (9.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002641 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.005276 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003359/0 sec (0.001047/0 sec, 0.00105/0 sec, 0.001262/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.002865/0 sec (0.000854/0.000854 sec, 0.000883/0.000883 sec, 0.001128/0.001128 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006271 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.003014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001033/0 sec (0.000322/0 sec, 0.000295/0 sec, 0.000416/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.00063/0 sec (0.000156/0.000156 sec, 0.000164/0.000164 sec, 0.00031/0.00031 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.004612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002605/0 sec (0.000775/0 sec, 0.00111/0 sec, 0.00072/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.002106/0 sec (0.000567/0.000567 sec, 0.000946/0.000946 sec, 0.000593/0.000593 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005668 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000372/0 sec (0.000151/0 sec, 0.000121/0 sec, 0.0001/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (1.8e-05/1.8e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002817 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.041918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029735/0 sec (0.004673/0 sec, 0.004822/0 sec, 0.003865/0 sec, 0.003229/0 sec, 0.005012/0 sec, 0.003474/0 sec, 0.00466/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.026472/0 sec (0.00394/0.00394 sec, 0.00424/0.00424 sec, 0.003342/0.003342 sec, 0.002803/0.002803 sec, 0.004632/0.004632 sec, 0.003105/0.003105 sec, 0.00441/0.00441 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.043505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.010676 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004467/0 sec (0.000781/0 sec, 0.000651/0 sec, 0.000632/0 sec, 0.00057/0 sec, 0.000562/0 sec, 0.000506/0 sec, 0.000765/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002362/0 sec (0.000301/0.000301 sec, 0.000273/0.000273 sec, 0.000316/0.000316 sec, 0.000282/0.000282 sec, 0.000302/0.000302 sec, 0.000283/0.000283 sec, 0.000605/0.000605 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012078 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.015121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00873/0 sec (0.001486/0 sec, 0.001444/0 sec, 0.001234/0 sec, 0.001207/0 sec, 0.001152/0 sec, 0.001223/0 sec, 0.000984/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005984/0 sec (0.000853/0.000853 sec, 0.000951/0.000951 sec, 0.000834/0.000834 sec, 0.000853/0.000853 sec, 0.000835/0.000835 sec, 0.00087/0.00087 sec, 0.000788/0.000788 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.003872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001696/0 sec (0.000378/0 sec, 0.000321/0 sec, 0.000242/0 sec, 0.000222/0 sec, 0.000207/0 sec, 0.000183/0 sec, 0.000143/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00016/0 sec (2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.099919 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082648/0 sec (0.007943/0 sec, 0.008863/0 sec, 0.007271/0 sec, 0.006929/0 sec, 0.008383/0 sec, 0.007282/0 sec, 0.00739/0 sec, 0.007712/0 sec, 0.007395/0 sec, 0.007013/0 sec, 0.006467/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.071283/0 sec (0.005784/0.005784 sec, 0.007186/0.007186 sec, 0.00588/0.00588 sec, 0.005794/0.005794 sec, 0.007421/0.007421 sec, 0.006387/0.006387 sec, 0.00653/0.00653 sec, 0.007026/0.007026 sec, 0.006752/0.006752 sec, 0.00646/0.00646 sec, 0.006063/0.006063 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.10254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.021315 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012802/0 sec (0.002226/0 sec, 0.001627/0 sec, 0.001374/0 sec, 0.001142/0 sec, 0.001/0 sec, 0.000929/0 sec, 0.000932/0 sec, 0.000847/0 sec, 0.000819/0 sec, 0.000769/0 sec, 0.001137/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005397/0 sec (0.000496/0.000496 sec, 0.000457/0.000457 sec, 0.000461/0.000461 sec, 0.000422/0.000422 sec, 0.00042/0.00042 sec, 0.000419/0.000419 sec, 0.000456/0.000456 sec, 0.000434/0.000434 sec, 0.000459/0.000459 sec, 0.000457/0.000457 sec, 0.000916/0.000916 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023383 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.032099 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022788/0 sec (0.003373/0 sec, 0.002701/0 sec, 0.002531/0 sec, 0.002026/0 sec, 0.001969/0 sec, 0.001847/0 sec, 0.001827/0 sec, 0.001926/0 sec, 0.001593/0 sec, 0.001632/0 sec, 0.001363/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013435/0 sec (0.001237/0.001237 sec, 0.001218/0.001218 sec, 0.001368/0.001368 sec, 0.001076/0.001076 sec, 0.001232/0.001232 sec, 0.001199/0.001199 sec, 0.001251/0.001251 sec, 0.001394/0.001394 sec, 0.001125/0.001125 sec, 0.001219/0.001219 sec, 0.001116/0.001116 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.011656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005823/0 sec (0.001448/0 sec, 0.000982/0 sec, 0.000695/0 sec, 0.000528/0 sec, 0.000423/0 sec, 0.00037/0 sec, 0.000344/0 sec, 0.000306/0 sec, 0.000272/0 sec, 0.000271/0 sec, 0.000184/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000322/0 sec (4.9e-05/4.9e-05 sec, 2.7e-05/2.7e-05 sec, 3.1e-05/3.1e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.8e-05/2.8e-05 sec, 2.7e-05/2.7e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013089 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 0.215282 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.193193/0 sec (0.029525/0 sec, 0.020613/0 sec, 0.013431/0 sec, 0.013185/0 sec, 0.010404/0 sec, 0.01198/0 sec, 0.010159/0 sec, 0.009557/0 sec, 0.011008/0 sec, 0.011533/0 sec, 0.009484/0 sec, 0.010325/0 sec, 0.01114/0 sec, 0.011089/0 sec, 0.00976/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.137148/0 sec (0.009489/0.009489 sec, 0.010003/0.010003 sec, 0.007151/0.007151 sec, 0.009195/0.009195 sec, 0.007609/0.007609 sec, 0.009815/0.009815 sec, 0.008387/0.008387 sec, 0.008051/0.008051 sec, 0.009659/0.009659 sec, 0.010292/0.010292 sec, 0.008413/0.008413 sec, 0.009346/0.009346 sec, 0.010246/0.010246 sec, 0.010304/0.010304 sec, 0.009188/0.009188 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.219027 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 0.065357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054818/0 sec (0.019053/0 sec, 0.010001/0 sec, 0.005982/0 sec, 0.003771/0 sec, 0.002675/0 sec, 0.002005/0 sec, 0.001674/0 sec, 0.00146/0 sec, 0.001344/0 sec, 0.001314/0 sec, 0.001123/0 sec, 0.001059/0 sec, 0.00098/0 sec, 0.000962/0 sec, 0.001415/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.009311/0 sec (0.000834/0.000834 sec, 0.000676/0.000676 sec, 0.000624/0.000624 sec, 0.000571/0.000571 sec, 0.000574/0.000574 sec, 0.000539/0.000539 sec, 0.000554/0.000554 sec, 0.000531/0.000531 sec, 0.000548/0.000548 sec, 0.000615/0.000615 sec, 0.000513/0.000513 sec, 0.000523/0.000523 sec, 0.000514/0.000514 sec, 0.000564/0.000564 sec, 0.001131/0.001131 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.068217 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 0.086487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073463/0 sec (0.021276/0 sec, 0.011761/0 sec, 0.007463/0 sec, 0.005223/0 sec, 0.003831/0 sec, 0.003499/0 sec, 0.002958/0 sec, 0.002709/0 sec, 0.002452/0 sec, 0.002145/0 sec, 0.002125/0 sec, 0.002128/0 sec, 0.002078/0 sec, 0.002066/0 sec, 0.001749/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.023056/0 sec (0.001977/0.001977 sec, 0.001728/0.001728 sec, 0.001631/0.001631 sec, 0.001533/0.001533 sec, 0.001389/0.001389 sec, 0.001679/0.001679 sec, 0.001581/0.001581 sec, 0.001556/0.001556 sec, 0.001488/0.001488 sec, 0.001312/0.001312 sec, 0.001328/0.001328 sec, 0.001444/0.001444 sec, 0.001471/0.001471 sec, 0.001549/0.001549 sec, 0.00139/0.00139 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.088948 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 0.049578 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042223/0 sec (0.0181/0 sec, 0.009188/0 sec, 0.004957/0 sec, 0.00278/0 sec, 0.001918/0 sec, 0.001134/0 sec, 0.000794/0 sec, 0.000659/0 sec, 0.000544/0 sec, 0.000481/0 sec, 0.000429/0 sec, 0.000385/0 sec, 0.00034/0 sec, 0.000297/0 sec, 0.000217/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000822/0 sec (0.000247/0.000247 sec, 6.6e-05/6.6e-05 sec, 6.8e-05/6.8e-05 sec, 7.3e-05/7.3e-05 sec, 5.6e-05/5.6e-05 sec, 3.1e-05/3.1e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.051426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 0.227261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.211071/0 sec (0.087307/0 sec, 0.042718/0 sec, 0.022679/0 sec, 0.013/0 sec, 0.007962/0 sec, 0.005879/0 sec, 0.004316/0 sec, 0.003675/0 sec, 0.003222/0 sec, 0.002955/0 sec, 0.002715/0 sec, 0.002599/0 sec, 0.00262/0 sec, 0.002688/0 sec, 0.002354/0 sec, 0.002337/0 sec, 0.002045/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.033051/0 sec (0.005498/0.005498 sec, 0.001714/0.001714 sec, 0.001776/0.001776 sec, 0.001813/0.001813 sec, 0.001564/0.001564 sec, 0.001798/0.001798 sec, 0.001702/0.001702 sec, 0.001798/0.001798 sec, 0.001684/0.001684 sec, 0.00169/0.00169 sec, 0.001604/0.001604 sec, 0.001664/0.001664 sec, 0.001741/0.001741 sec, 0.001881/0.001881 sec, 0.001696/0.001696 sec, 0.001766/0.001766 sec, 0.001662/0.001662 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.231181 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 0.177352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168919/0 sec (0.083658/0 sec, 0.038721/0 sec, 0.019298/0 sec, 0.011072/0 sec, 0.005436/0 sec, 0.003076/0 sec, 0.001801/0 sec, 0.001195/0 sec, 0.000895/0 sec, 0.000727/0 sec, 0.000616/0 sec, 0.000537/0 sec, 0.000508/0 sec, 0.000428/0 sec, 0.00038/0 sec, 0.000333/0 sec, 0.000238/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004605/0 sec (0.003751/0.003751 sec, 0.000124/0.000124 sec, 8.3e-05/8.3e-05 sec, 8.8e-05/8.8e-05 sec, 6.4e-05/6.4e-05 sec, 6e-05/6e-05 sec, 4.6e-05/4.6e-05 sec, 3.6e-05/3.6e-05 sec, 4.3e-05/4.3e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.5e-05/3.5e-05 sec, 6.5e-05/6.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.179636 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 1.02875 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.00042/1 sec (0.393301/1 sec, 0.196556/0 sec, 0.105235/0 sec, 0.057085/0 sec, 0.035111/0 sec, 0.024503/0 sec, 0.018679/0 sec, 0.017133/0 sec, 0.016097/0 sec, 0.0156/0 sec, 0.014393/0 sec, 0.013214/0 sec, 0.013548/0 sec, 0.012085/0 sec, 0.014196/0 sec, 0.014044/0 sec, 0.01246/0 sec, 0.012335/0 sec, 0.014849/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.243233/0 sec (0.029898/0.029898 sec, 0.012769/0.012769 sec, 0.01054/0.01054 sec, 0.011295/0.011295 sec, 0.010708/0.010708 sec, 0.011283/0.011283 sec, 0.011028/0.011028 sec, 0.012113/0.012113 sec, 0.012623/0.012623 sec, 0.012874/0.012874 sec, 0.012057/0.012057 sec, 0.011187/0.011187 sec, 0.011812/0.011812 sec, 0.010573/0.010573 sec, 0.01283/0.01283 sec, 0.012803/0.012803 sec, 0.011328/0.011328 sec, 0.011406/0.011406 sec, 0.014106/0.014106 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.03374 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 0.76872 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.754431/0 sec (0.369916/0 sec, 0.1783/0 sec, 0.092319/0 sec, 0.045202/0 sec, 0.023579/0 sec, 0.012646/0 sec, 0.007597/0 sec, 0.004711/0 sec, 0.003247/0 sec, 0.002574/0 sec, 0.002039/0 sec, 0.001887/0 sec, 0.001727/0 sec, 0.001688/0 sec, 0.001453/0 sec, 0.00133/0 sec, 0.001272/0 sec, 0.001172/0 sec, 0.001772/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.031305/0 sec (0.017025/0.017025 sec, 0.000875/0.000875 sec, 0.000827/0.000827 sec, 0.000815/0.000815 sec, 0.000808/0.000808 sec, 0.000834/0.000834 sec, 0.000794/0.000794 sec, 0.000796/0.000796 sec, 0.000775/0.000775 sec, 0.000716/0.000716 sec, 0.00066/0.00066 sec, 0.000741/0.000741 sec, 0.000721/0.000721 sec, 0.00078/0.00078 sec, 0.000669/0.000669 sec, 0.00066/0.00066 sec, 0.000694/0.000694 sec, 0.000685/0.000685 sec, 0.00143/0.00143 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.77292 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 0.812807 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.794316/1 sec (0.377139/0 sec, 0.180695/0 sec, 0.09354/0 sec, 0.051635/0 sec, 0.025757/0 sec, 0.014472/1 sec, 0.008995/0 sec, 0.006287/0 sec, 0.004731/0 sec, 0.004101/0 sec, 0.003939/0 sec, 0.003381/0 sec, 0.003165/0 sec, 0.003011/0 sec, 0.00285/0 sec, 0.003101/0 sec, 0.00296/0 sec, 0.002467/0 sec, 0.00209/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.054746/0 sec (0.019282/0.019282 sec, 0.002013/0.002013 sec, 0.002064/0.002064 sec, 0.002063/0.002063 sec, 0.00201/0.00201 sec, 0.001951/0.001951 sec, 0.001769/0.001769 sec, 0.001923/0.001923 sec, 0.001916/0.001916 sec, 0.001967/0.001967 sec, 0.00217/0.00217 sec, 0.001912/0.001912 sec, 0.001911/0.001911 sec, 0.00196/0.00196 sec, 0.00188/0.00188 sec, 0.002206/0.002206 sec, 0.002199/0.002199 sec, 0.001837/0.001837 sec, 0.001713/0.001713 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.816148 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 0.746589 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.737399/1 sec (0.372994/0 sec, 0.17762/0 sec, 0.087997/0 sec, 0.04682/0 sec, 0.022517/1 sec, 0.01142/0 sec, 0.006086/0 sec, 0.003385/0 sec, 0.002038/0 sec, 0.001389/0 sec, 0.001009/0 sec, 0.000802/0 sec, 0.000695/0 sec, 0.00059/0 sec, 0.00053/0 sec, 0.000471/0 sec, 0.000414/0 sec, 0.000363/0 sec, 0.000259/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019526/0 sec (0.018495/0.018495 sec, 0.000103/0.000103 sec, 8.5e-05/8.5e-05 sec, 0.000101/0.000101 sec, 9.7e-05/9.7e-05 sec, 0.000103/0.000103 sec, 6.6e-05/6.6e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.8e-05/4.8e-05 sec, 4.4e-05/4.4e-05 sec, 3.5e-05/3.5e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.7e-05/3.7e-05 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.748665 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[LOG] Relation determinization time: 3.44391 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.42046/3 sec (1.69697/1 sec, 0.826711/1 sec, 0.426975/1 sec, 0.209299/0 sec, 0.106393/0 sec, 0.053987/0 sec, 0.028671/0 sec, 0.01617/0 sec, 0.009687/0 sec, 0.007078/0 sec, 0.005479/0 sec, 0.004466/0 sec, 0.004195/0 sec, 0.003802/0 sec, 0.003423/0 sec, 0.003346/0 sec, 0.00298/0 sec, 0.002966/0 sec, 0.002915/0 sec, 0.002615/0 sec, 0.002339/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.150416/0 sec (0.107571/0.107571 sec, 0.002209/0.002209 sec, 0.002238/0.002238 sec, 0.002498/0.002498 sec, 0.002203/0.002203 sec, 0.002206/0.002206 sec, 0.002228/0.002228 sec, 0.00222/0.00222 sec, 0.00187/0.00187 sec, 0.002334/0.002334 sec, 0.00228/0.00228 sec, 0.002029/0.002029 sec, 0.002353/0.002353 sec, 0.002148/0.002148 sec, 0.002088/0.002088 sec, 0.002088/0.002088 sec, 0.001862/0.001862 sec, 0.002071/0.002071 sec, 0.002101/0.002101 sec, 0.001882/0.001882 sec, 0.001937/0.001937 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.44758 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.60 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[LOG] Relation determinization time: 3.31821 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.30114/4 sec (1.67659/2 sec, 0.808708/1 sec, 0.401608/0 sec, 0.205757/1 sec, 0.100754/0 sec, 0.049447/0 sec, 0.025511/0 sec, 0.012939/0 sec, 0.006679/0 sec, 0.003701/0 sec, 0.002267/0 sec, 0.001539/0 sec, 0.001107/0 sec, 0.000883/0 sec, 0.000741/0 sec, 0.000675/0 sec, 0.000591/0 sec, 0.000517/0 sec, 0.000452/0 sec, 0.000398/0 sec, 0.000278/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.100764/0 sec (0.099501/0.099501 sec, 9.2e-05/9.2e-05 sec, 9.8e-05/9.8e-05 sec, 9.2e-05/9.2e-05 sec, 0.0001/0.0001 sec, 0.000126/0.000126 sec, 8.8e-05/8.8e-05 sec, 9.4e-05/9.4e-05 sec, 7.3e-05/7.3e-05 sec, 5.5e-05/5.5e-05 sec, 5.6e-05/5.6e-05 sec, 4.7e-05/4.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.9e-05/3.9e-05 sec, 3.6e-05/3.6e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.32065 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.50 sec (Real time) / 3.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[LOG] Relation determinization time: 14.6545 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.6282/15 sec (7.34111/7 sec, 3.6107/4 sec, 1.81306/2 sec, 0.905257/1 sec, 0.446432/0 sec, 0.227502/0 sec, 0.115663/1 sec, 0.059189/0 sec, 0.031056/0 sec, 0.017774/0 sec, 0.010938/0 sec, 0.007501/0 sec, 0.005887/0 sec, 0.00478/0 sec, 0.004614/0 sec, 0.003968/0 sec, 0.003709/0 sec, 0.003628/0 sec, 0.003213/0 sec, 0.003263/0 sec, 0.003047/0 sec, 0.003169/0 sec, 0.002765/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.491367/0 sec (0.423944/0.423944 sec, 0.002649/0.002649 sec, 0.015491/0.015491 sec, 0.005325/0.005325 sec, 0.002605/0.002605 sec, 0.00256/0.00256 sec, 0.002479/0.002479 sec, 0.002171/0.002171 sec, 0.002417/0.002417 sec, 0.002523/0.002523 sec, 0.002447/0.002447 sec, 0.002309/0.002309 sec, 0.002405/0.002405 sec, 0.002105/0.002105 sec, 0.002281/0.002281 sec, 0.002282/0.002282 sec, 0.002114/0.002114 sec, 0.002247/0.002247 sec, 0.001998/0.001998 sec, 0.002277/0.002277 sec, 0.00212/0.00212 sec, 0.002391/0.002391 sec, 0.002227/0.002227 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 14.6586 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.86 sec (Real time) / 14.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[LOG] Relation determinization time: 14.7692 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.7585/15 sec (7.49639/8 sec, 3.62408/3 sec, 1.82332/2 sec, 0.916705/1 sec, 0.444335/0 sec, 0.223721/1 sec, 0.109081/0 sec, 0.056827/0 sec, 0.028156/0 sec, 0.014211/0 sec, 0.007273/0 sec, 0.004117/0 sec, 0.002505/0 sec, 0.001664/0 sec, 0.001198/0 sec, 0.000952/0 sec, 0.00082/0 sec, 0.000721/0 sec, 0.000632/0 sec, 0.000561/0 sec, 0.000495/0 sec, 0.000429/0 sec, 0.000301/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.426374/1 sec (0.424691/0.424691 sec, 0.000105/0.000105 sec, 0.000116/0.000116 sec, 0.000119/0.000119 sec, 0.000126/0.000126 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000111/0.000111 sec, 0.000113/0.000113 sec, 9.2e-05/9.2e-05 sec, 9.8e-05/9.8e-05 sec, 9.4e-05/9.4e-05 sec, 6.6e-05/6.6e-05 sec, 4.2e-05/4.2e-05 sec, 3.9e-05/3.9e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 14.7722 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.96 sec (Real time) / 14.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
Synthesis time: 21.90 sec (Real time) / 16.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs28y.aag =====================
Synthesis time: 21.51 sec (Real time) / 15.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.00542 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003718/0 sec (0.000945/0 sec, 0.000679/0 sec, 0.000992/0 sec, 0.001102/0 sec )
[LOG] Nr of iterations: 14 (2, 4, 4, 4 )
[LOG] Total clause computation time: 0.002939/0 sec (0.000784/0.000784 sec, 0.000448/0.000448 sec, 0.000789/0.000789 sec, 0.000918/0.000918 sec )
[LOG] Total clause minimization time: 0.000325/0 sec (2.6e-05/2.6e-05 sec, 0.000116/0.000116 sec, 9.8e-05/9.8e-05 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 50 --> 14 (5 --> 1, 15 --> 7, 15 --> 3, 15 --> 3 )
[LOG] Average clause size reduction: 3.57143 --> 1 (2.5 --> 0.5, 3.75 --> 1.75, 3.75 --> 0.75, 3.75 --> 0.75 )
[LOG] Overall execution time: 0.006204 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 34
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.155263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 253 new AND gates.
[LOG] Size before ABC: 504 AND gates.
[LOG] Size after ABC: 251 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146268/0 sec (0.007966/0 sec, 0.005914/0 sec, 0.007036/0 sec, 0.011878/0 sec, 0.021761/0 sec, 0.03008/0 sec, 0.031766/0 sec, 0.029867/0 sec )
[LOG] Nr of iterations: 124 (2, 4, 7, 24, 32, 30, 17, 8 )
[LOG] Total clause computation time: 0.103355/0 sec (0.006883/0.006883 sec, 0.004805/0.004805 sec, 0.005319/0.005319 sec, 0.005839/0.005839 sec, 0.011954/0.011954 sec, 0.019246/0.019246 sec, 0.024309/0.024309 sec, 0.025/0.025 sec )
[LOG] Total clause minimization time: 0.036982/0 sec (7.5e-05/7.5e-05 sec, 0.000354/0.000354 sec, 0.000992/0.000992 sec, 0.005349/0.005349 sec, 0.009049/0.009049 sec, 0.010058/0.010058 sec, 0.006824/0.006824 sec, 0.004281/0.004281 sec )
[LOG] Total clause size reduction: 1044 --> 504 (9 --> 1, 27 --> 7, 54 --> 19, 207 --> 120, 279 --> 147, 261 --> 134, 144 --> 60, 63 --> 16 )
[LOG] Average clause size reduction: 8.41935 --> 4.06452 (4.5 --> 0.5, 6.75 --> 1.75, 7.71429 --> 2.71429, 8.625 --> 5, 8.71875 --> 4.59375, 8.7 --> 4.46667, 8.47059 --> 3.52941, 7.875 --> 2 )
[LOG] Overall execution time: 0.156454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 395 8 0 1 381
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.882422 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1140 new AND gates.
[LOG] Size before ABC: 2678 AND gates.
[LOG] Size after ABC: 1139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.867828/1 sec (0.015103/0 sec, 0.011131/0 sec, 0.00999/0 sec, 0.01581/0 sec, 0.062077/0 sec, 0.107419/0 sec, 0.267529/1 sec, 0.160024/0 sec, 0.120612/0 sec, 0.098133/0 sec )
[LOG] Nr of iterations: 448 (2, 4, 6, 24, 86, 100, 95, 74, 37, 20 )
[LOG] Total clause computation time: 0.437884/1 sec (0.012648/0.012648 sec, 0.009164/0.009164 sec, 0.007873/0.007873 sec, 0.00749/0.00749 sec, 0.019002/0.019002 sec, 0.035824/0.035824 sec, 0.165968/0.165968 sec, 0.064507/0.064507 sec, 0.058892/0.058892 sec, 0.056516/0.056516 sec )
[LOG] Total clause minimization time: 0.409443/0 sec (0.000109/0.000109 sec, 0.000472/0.000472 sec, 0.001002/0.001002 sec, 0.007252/0.007252 sec, 0.041268/0.041268 sec, 0.069175/0.069175 sec, 0.098457/0.098457 sec, 0.092458/0.092458 sec, 0.059442/0.059442 sec, 0.039808/0.039808 sec )
[LOG] Total clause size reduction: 4818 --> 2678 (11 --> 1, 33 --> 7, 55 --> 16, 253 --> 120, 935 --> 589, 1089 --> 645, 1034 --> 615, 803 --> 433, 396 --> 185, 209 --> 67 )
[LOG] Average clause size reduction: 10.7545 --> 5.97768 (5.5 --> 0.5, 8.25 --> 1.75, 9.16667 --> 2.66667, 10.5417 --> 5, 10.8721 --> 6.84884, 10.89 --> 6.45, 10.8842 --> 6.47368, 10.8514 --> 5.85135, 10.7027 --> 5, 10.45 --> 3.35 )
[LOG] Overall execution time: 0.884156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.20 sec (Real time) / 1.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1376 10 0 1 1357
=====================  mult6.aag =====================
[LOG] Relation determinization time: 30.2685 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 4747 new AND gates.
[LOG] Size before ABC: 13376 AND gates.
[LOG] Size after ABC: 4744 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.2433/30 sec (0.054001/0 sec, 0.056259/0 sec, 0.056207/0 sec, 0.053032/0 sec, 0.114542/0 sec, 0.686528/1 sec, 1.41661/1 sec, 1.97533/2 sec, 1.94911/2 sec, 1.79557/2 sec, 20.9401/21 sec, 1.14603/1 sec )
[LOG] Nr of iterations: 1705 (2, 4, 7, 23, 91, 319, 379, 367, 244, 164, 76, 29 )
[LOG] Total clause computation time: 3.46908/1 sec (0.042131/0.042131 sec, 0.040546/0.040546 sec, 0.048977/0.048977 sec, 0.033153/0.033153 sec, 0.042686/0.042686 sec, 0.258672/0.258672 sec, 0.291009/0.291009 sec, 0.587938/0.587938 sec, 0.515686/0.515686 sec, 0.576671/0.576671 sec, 0.558983/0.558983 sec, 0.472632/0.472632 sec )
[LOG] Total clause minimization time: 26.6199/29 sec (0.005082/0.005082 sec, 0.010884/0.010884 sec, 0.003544/0.003544 sec, 0.017097/0.017097 sec, 0.068938/0.068938 sec, 0.419325/0.419325 sec, 1.1056/1.1056 sec, 1.35759/1.35759 sec, 1.40484/1.40484 sec, 1.19442/1.19442 sec, 20.3671/20.3671 sec, 0.665429/0.665429 sec )
[LOG] Total clause size reduction: 22009 --> 13376 (13 --> 1, 39 --> 7, 78 --> 19, 286 --> 116, 1170 --> 621, 4134 --> 2721, 4914 --> 3202, 4758 --> 3098, 3159 --> 1891, 2119 --> 1151, 975 --> 429, 364 --> 120 )
[LOG] Average clause size reduction: 12.9085 --> 7.84516 (6.5 --> 0.5, 9.75 --> 1.75, 11.1429 --> 2.71429, 12.4348 --> 5.04348, 12.8571 --> 6.82418, 12.9592 --> 8.52978, 12.9657 --> 8.44855, 12.9646 --> 8.44142, 12.9467 --> 7.75, 12.9207 --> 7.01829, 12.8289 --> 5.64474, 12.5517 --> 4.13793 )
[LOG] Overall execution time: 30.2708 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.20 sec (Real time) / 30.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.54 sec (Real time) / 8.50 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 5090 12 0 1 5069
=====================  mult7.aag =====================
[LOG] Relation determinization time: 282.672 sec CPU time.
[LOG] Relation determinization time: 288 sec real time.
[LOG] Final circuit size: 18953 new AND gates.
[LOG] Size before ABC: 63677 AND gates.
[LOG] Size after ABC: 18951 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 282.604/284 sec (1.521/2 sec, 0.376573/0 sec, 0.154311/0 sec, 0.18429/1 sec, 0.172047/0 sec, 0.767524/1 sec, 5.49607/5 sec, 15.9334/16 sec, 25.8746/26 sec, 29.9615/30 sec, 25.2249/25 sec, 17.6605/18 sec, 76.6252/77 sec, 82.6524/83 sec )
[LOG] Nr of iterations: 6600 (2, 4, 7, 24, 88, 321, 1210, 1330, 1320, 1051, 656, 354, 166, 67 )
[LOG] Total clause computation time: 38.7677/46 sec (0.099612/0.099612 sec, 0.111633/0.111633 sec, 0.044069/0.044069 sec, 0.044/0.044 sec, 0.053316/0.053316 sec, 0.127765/0.127765 sec, 0.935794/0.935794 sec, 3.03003/3.03003 sec, 4.50888/4.50888 sec, 5.87165/5.87165 sec, 6.13002/6.13002 sec, 5.74369/5.74369 sec, 3.14631/3.14631 sec, 8.92092/8.92092 sec )
[LOG] Total clause minimization time: 242/236 sec (1.40393/1.40393 sec, 0.255046/0.255046 sec, 0.104518/0.104518 sec, 0.135963/0.135963 sec, 0.113763/0.113763 sec, 0.630034/0.630034 sec, 4.48153/4.48153 sec, 12.6682/12.6682 sec, 20.9862/20.9862 sec, 23.6729/23.6729 sec, 18.7676/18.7676 sec, 11.7225/11.7225 sec, 73.3707/73.3707 sec, 73.6869/73.6869 sec )
[LOG] Total clause size reduction: 98790 --> 63677 (15 --> 1, 45 --> 7, 90 --> 19, 345 --> 120, 1305 --> 598, 4800 --> 2733, 18135 --> 12462, 19935 --> 13739, 19785 --> 13593, 15750 --> 10306, 9825 --> 5854, 5295 --> 2758, 2475 --> 1134, 990 --> 353 )
[LOG] Average clause size reduction: 14.9682 --> 9.64803 (7.5 --> 0.5, 11.25 --> 1.75, 12.8571 --> 2.71429, 14.375 --> 5, 14.8295 --> 6.79545, 14.9533 --> 8.51402, 14.9876 --> 10.2992, 14.9887 --> 10.3301, 14.9886 --> 10.2977, 14.9857 --> 9.8059, 14.9771 --> 8.92378, 14.9576 --> 7.79096, 14.9096 --> 6.83133, 14.7761 --> 5.26866 )
[LOG] Overall execution time: 282.675 sec CPU time.
[LOG] Overall execution time: 288 sec real time.
Synthesis time: 287.23 sec (Real time) / 284.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.94 sec (Real time) / 18.83 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 19434 14 0 1 19408
=====================  mult8.aag =====================
[LOG] Relation determinization time: 5172.12 sec CPU time.
[LOG] Relation determinization time: 5197 sec real time.
[LOG] Final circuit size: 77163 new AND gates.
[LOG] Size before ABC: 292590 AND gates.
[LOG] Size after ABC: 77161 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 5171.84/5183 sec (10.2492/10 sec, 1.66599/2 sec, 2.60646/2 sec, 1.95136/2 sec, 1.32258/2 sec, 2.12419/2 sec, 8.37817/8 sec, 78.1578/79 sec, 343.891/345 sec, 661.646/662 sec, 815.86/818 sec, 918.543/921 sec, 806.91/808 sec, 722.824/725 sec, 319.413/320 sec, 476.298/477 sec )
[LOG] Nr of iterations: 25467 (2, 4, 7, 24, 87, 316, 1202, 4499, 5163, 5015, 3955, 2539, 1427, 773, 335, 119 )
[LOG] Total clause computation time: 2239.5/2245 sec (2.92397/2.92397 sec, 1.20059/1.20059 sec, 1.87181/1.87181 sec, 1.27622/1.27622 sec, 0.520646/0.520646 sec, 0.485747/0.485747 sec, 1.78681/1.78681 sec, 14.4455/14.4455 sec, 96.8279/96.8279 sec, 228.177/228.177 sec, 323.494/323.494 sec, 481.343/481.343 sec, 516.11/516.11 sec, 329.591/329.591 sec, 193.176/193.176 sec, 46.2698/46.2698 sec )
[LOG] Total clause minimization time: 2897.73/2909 sec (7.16943/7.16943 sec, 0.385781/0.385781 sec, 0.680034/0.680034 sec, 0.640912/0.640912 sec, 0.778087/0.778087 sec, 1.61027/1.61027 sec, 6.48269/6.48269 sec, 62.5034/62.5034 sec, 243.406/243.406 sec, 426.943/426.943 sec, 485.398/485.398 sec, 429.776/429.776 sec, 286.522/286.522 sec, 390.673/390.673 sec, 125.081/125.081 sec, 429.687/429.687 sec )
[LOG] Total clause size reduction: 432667 --> 292590 (17 --> 1, 51 --> 7, 102 --> 19, 391 --> 120, 1462 --> 594, 5355 --> 2689, 20417 --> 12394, 76466 --> 54841, 87754 --> 62973, 85238 --> 60993, 67218 --> 46257, 43146 --> 27579, 24242 --> 14104, 13124 --> 6740, 5678 --> 2553, 2006 --> 726 )
[LOG] Average clause size reduction: 16.9893 --> 11.489 (8.5 --> 0.5, 12.75 --> 1.75, 14.5714 --> 2.71429, 16.2917 --> 5, 16.8046 --> 6.82759, 16.9462 --> 8.50949, 16.9859 --> 10.3111, 16.9962 --> 12.1896, 16.9967 --> 12.197, 16.9966 --> 12.1621, 16.9957 --> 11.6958, 16.9933 --> 10.8622, 16.9881 --> 9.88367, 16.978 --> 8.71928, 16.9493 --> 7.6209, 16.8571 --> 6.10084 )
[LOG] Overall execution time: 5172.12 sec CPU time.
[LOG] Overall execution time: 5197 sec real time.
Synthesis time: 5196.85 sec (Real time) / 5164.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 75.89 sec (Real time) / 75.47 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.89 sec (Real time) / 0.85 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 77797 16 0 1 77767
=====================  mult9.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9939.94 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9934.10 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9922.68 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9943.97 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 154.94 sec (Real time) / 147.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult14.aag =====================
Synthesis time: 114.66 sec (Real time) / 109.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult15.aag =====================
Synthesis time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult16.aag =====================
Synthesis time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.007243 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001396/0 sec (0.001396/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001169/0 sec (0.001169/0.001169 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.008563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.006883 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001309/0 sec (0.001309/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001093/0 sec (0.001093/0.001093 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.008116 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.015303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003448/0 sec (0.003448/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002889/0 sec (0.002889/0.002889 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.017688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.014415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003163/0 sec (0.003163/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002708/0 sec (0.002708/0.002708 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.016823 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.035565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008334/0 sec (0.008334/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007151/0 sec (0.007151/0.007151 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.041344 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.034162 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007854/0 sec (0.007854/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.006762/0 sec (0.006762/0.006762 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.039991 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.082929 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020169/0 sec (0.020169/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.017628/0 sec (0.017628/0.017628 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.099929 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.084294 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019711/0 sec (0.019711/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.017322/0 sec (0.017322/0.017322 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.101285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.198544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050514/0 sec (0.050514/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.045563/0 sec (0.045563/0.045563 sec )
[LOG] Total clause minimization time: 6.5e-05/0 sec (6.5e-05/6.5e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.257212 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.195535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048832/0 sec (0.048832/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.043846/0 sec (0.043846/0.043846 sec )
[LOG] Total clause minimization time: 6.4e-05/0 sec (6.4e-05/6.4e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.251701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000845/0 sec (0.000154/0 sec, 0.000113/0 sec, 0.000578/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000484/0 sec (1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 0.000456/0.000456 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003957 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.00234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000569/0 sec (0.000121/0 sec, 8.9e-05/0 sec, 0.000359/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000292/0 sec (1.1e-05/1.1e-05 sec, 9e-06/9e-06 sec, 0.000272/0.000272 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.008833 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002416/0 sec (0.000514/0 sec, 0.00029/0 sec, 0.000227/0 sec, 0.000184/0 sec, 0.001201/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001116/0 sec (4.3e-05/4.3e-05 sec, 1.6e-05/1.6e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.00103/0.00103 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.010041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.003705 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001637/0 sec (0.000355/0 sec, 0.000226/0 sec, 0.00018/0 sec, 0.000154/0 sec, 0.000722/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000632/0 sec (1.5e-05/1.5e-05 sec, 1.1e-05/1.1e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 0.000583/0.000583 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.004765 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.022408 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008291/0 sec (0.0023/0 sec, 0.001094/0 sec, 0.000728/0 sec, 0.000525/0 sec, 0.000412/0 sec, 0.000364/0 sec, 0.002868/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002754/0 sec (6.5e-05/6.5e-05 sec, 3.5e-05/3.5e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 0.002581/0.002581 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.024364 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.014162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005336/0 sec (0.001635/0 sec, 0.000829/0 sec, 0.000543/0 sec, 0.000379/0 sec, 0.000306/0 sec, 0.000249/0 sec, 0.001395/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001292/0 sec (4.8e-05/4.8e-05 sec, 2e-05/2e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.7e-05/1.7e-05 sec, 1.3e-05/1.3e-05 sec, 0.001165/0.001165 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.015804 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.054278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029993/0 sec (0.010732/0 sec, 0.00541/0 sec, 0.002832/0 sec, 0.001699/0 sec, 0.001197/0 sec, 0.00106/0 sec, 0.000711/0 sec, 0.00059/0 sec, 0.005762/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005777/0 sec (0.000202/0.000202 sec, 0.000105/0.000105 sec, 5e-05/5e-05 sec, 3.6e-05/3.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.5e-05/2.5e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 0.005289/0.005289 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.057342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.032918 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.018897/0 sec (0.007613/0 sec, 0.003614/0 sec, 0.001864/0 sec, 0.001189/0 sec, 0.000782/0 sec, 0.000592/0 sec, 0.000487/0 sec, 0.000375/0 sec, 0.002381/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002365/0 sec (0.000136/0.000136 sec, 5.6e-05/5.6e-05 sec, 3.1e-05/3.1e-05 sec, 2.1e-05/2.1e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.4e-05/1.4e-05 sec, 0.002058/0.002058 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.03527 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.157873 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.118499/0 sec (0.053498/0 sec, 0.025532/0 sec, 0.011837/0 sec, 0.006488/0 sec, 0.004017/0 sec, 0.002653/0 sec, 0.00192/0 sec, 0.001436/0 sec, 0.001131/0 sec, 0.000908/0 sec, 0.009079/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010202/0 sec (0.000874/0.000874 sec, 0.000418/0.000418 sec, 0.000193/0.000193 sec, 0.000112/0.000112 sec, 7.7e-05/7.7e-05 sec, 5.8e-05/5.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.2e-05/3.2e-05 sec, 3e-05/3e-05 sec, 2.8e-05/2.8e-05 sec, 0.008343/0.008343 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.162642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.10738 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08586/0 sec (0.040685/0 sec, 0.019023/0 sec, 0.009344/0 sec, 0.005073/0 sec, 0.002751/0 sec, 0.00166/0 sec, 0.001197/0 sec, 0.000907/0 sec, 0.000736/0 sec, 0.000589/0 sec, 0.003895/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004852/0 sec (0.000745/0.000745 sec, 0.000276/0.000276 sec, 0.000162/0.000162 sec, 9e-05/9e-05 sec, 4.6e-05/4.6e-05 sec, 3e-05/3e-05 sec, 4.1e-05/4.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 0.003402/0.003402 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.11096 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.640234 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.587287/1 sec (0.30799/1 sec, 0.137894/0 sec, 0.060543/0 sec, 0.027902/0 sec, 0.014934/0 sec, 0.008255/0 sec, 0.005405/0 sec, 0.003737/0 sec, 0.002803/0 sec, 0.002174/0 sec, 0.00168/0 sec, 0.001302/0 sec, 0.012668/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.019424/0 sec (0.003988/0.003988 sec, 0.001795/0.001795 sec, 0.000929/0.000929 sec, 0.000386/0.000386 sec, 0.000222/0.000222 sec, 0.000123/0.000123 sec, 0.000103/0.000103 sec, 6.6e-05/6.6e-05 sec, 5.4e-05/5.4e-05 sec, 4.7e-05/4.7e-05 sec, 4.1e-05/4.1e-05 sec, 3.5e-05/3.5e-05 sec, 0.011635/0.011635 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.64777 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.465414 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.435217/1 sec (0.234504/1 sec, 0.103595/0 sec, 0.043587/0 sec, 0.020851/0 sec, 0.010516/0 sec, 0.005791/0 sec, 0.003583/0 sec, 0.002376/0 sec, 0.001673/0 sec, 0.001278/0 sec, 0.001024/0 sec, 0.000795/0 sec, 0.005644/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011066/0 sec (0.003129/0.003129 sec, 0.001286/0.001286 sec, 0.000834/0.000834 sec, 0.000341/0.000341 sec, 0.000176/0.000176 sec, 0.000105/0.000105 sec, 6.1e-05/6.1e-05 sec, 4.1e-05/4.1e-05 sec, 3e-05/3e-05 sec, 2.5e-05/2.5e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 0.004994/0.004994 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.470741 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 3.33868 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.26676/3 sec (1.74466/2 sec, 0.82022/1 sec, 0.356556/0 sec, 0.169685/0 sec, 0.072787/0 sec, 0.034317/0 sec, 0.01761/0 sec, 0.010869/0 sec, 0.006968/0 sec, 0.004989/0 sec, 0.003803/0 sec, 0.003079/0 sec, 0.002448/0 sec, 0.001925/0 sec, 0.016839/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.065861/0 sec (0.030207/0.030207 sec, 0.010525/0.010525 sec, 0.004751/0.004751 sec, 0.002508/0.002508 sec, 0.001124/0.001124 sec, 0.000507/0.000507 sec, 0.000257/0.000257 sec, 0.000163/0.000163 sec, 0.000111/0.000111 sec, 8.4e-05/8.4e-05 sec, 7.8e-05/7.8e-05 sec, 6.1e-05/6.1e-05 sec, 5.6e-05/5.6e-05 sec, 5.1e-05/5.1e-05 sec, 0.015378/0.015378 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 3.35059 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.51 sec (Real time) / 3.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 2.36127 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.32206/2 sec (1.24701/1 sec, 0.585711/1 sec, 0.261523/0 sec, 0.110855/0 sec, 0.049748/0 sec, 0.025152/0 sec, 0.012417/0 sec, 0.007201/0 sec, 0.004546/0 sec, 0.003154/0 sec, 0.002326/0 sec, 0.001747/0 sec, 0.001438/0 sec, 0.001127/0 sec, 0.008108/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.040327/0 sec (0.01931/0.01931 sec, 0.00709/0.00709 sec, 0.003255/0.003255 sec, 0.00162/0.00162 sec, 0.000846/0.000846 sec, 0.000398/0.000398 sec, 0.000218/0.000218 sec, 0.000112/0.000112 sec, 8.2e-05/8.2e-05 sec, 5.8e-05/5.8e-05 sec, 4e-05/4e-05 sec, 3.3e-05/3.3e-05 sec, 3e-05/3e-05 sec, 2.8e-05/2.8e-05 sec, 0.007207/0.007207 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 2.36841 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.53 sec (Real time) / 2.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 16.1442 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.0447/17 sec (8.48854/9 sec, 4.02653/4 sec, 1.8553/2 sec, 0.879878/1 sec, 0.40232/0 sec, 0.177378/0 sec, 0.084247/0 sec, 0.042504/0 sec, 0.022523/0 sec, 0.013063/0 sec, 0.008974/1 sec, 0.006723/0 sec, 0.005506/0 sec, 0.004461/0 sec, 0.00346/0 sec, 0.002729/0 sec, 0.02055/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.271638/0 sec (0.124844/0.124844 sec, 0.063332/0.063332 sec, 0.03499/0.03499 sec, 0.013237/0.013237 sec, 0.011212/0.011212 sec, 0.002349/0.002349 sec, 0.001324/0.001324 sec, 0.000674/0.000674 sec, 0.000386/0.000386 sec, 0.000191/0.000191 sec, 0.00013/0.00013 sec, 0.00011/0.00011 sec, 0.000119/0.000119 sec, 8.1e-05/8.1e-05 sec, 8.8e-05/8.8e-05 sec, 7.3e-05/7.3e-05 sec, 0.018498/0.018498 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 16.1618 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.38 sec (Real time) / 15.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 11.6043 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.5543/12 sec (6.21732/6 sec, 2.89059/3 sec, 1.29038/1 sec, 0.60578/1 sec, 0.271055/0 sec, 0.14158/0 sec, 0.05609/0 sec, 0.027155/0 sec, 0.015301/1 sec, 0.009035/0 sec, 0.005907/0 sec, 0.004171/0 sec, 0.003182/0 sec, 0.002425/0 sec, 0.001963/0 sec, 0.001542/0 sec, 0.010784/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.187019/0 sec (0.095021/0.095021 sec, 0.04435/0.04435 sec, 0.022032/0.022032 sec, 0.008487/0.008487 sec, 0.003776/0.003776 sec, 0.001775/0.001775 sec, 0.000887/0.000887 sec, 0.000384/0.000384 sec, 0.000228/0.000228 sec, 0.000138/0.000138 sec, 0.000107/0.000107 sec, 7e-05/7e-05 sec, 5.7e-05/5.7e-05 sec, 4.9e-05/4.9e-05 sec, 4e-05/4e-05 sec, 3.8e-05/3.8e-05 sec, 0.00958/0.00958 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 11.6149 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.81 sec (Real time) / 11.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 76.2353 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 76.1052/76 sec (41.0614/41 sec, 18.3847/19 sec, 8.61243/8 sec, 4.25146/5 sec, 2.0034/2 sec, 0.911639/0 sec, 0.429752/1 sec, 0.192402/0 sec, 0.093637/0 sec, 0.057231/0 sec, 0.025116/0 sec, 0.01581/0 sec, 0.011155/0 sec, 0.008472/0 sec, 0.006919/0 sec, 0.005793/0 sec, 0.00473/0 sec, 0.003878/0 sec, 0.025242/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 1.15232/3 sec (0.567495/0.567495 sec, 0.301349/0.301349 sec, 0.133305/0.133305 sec, 0.070091/0.070091 sec, 0.031438/0.031438 sec, 0.014974/0.014974 sec, 0.005508/0.005508 sec, 0.002522/0.002522 sec, 0.001317/0.001317 sec, 0.00076/0.00076 sec, 0.000361/0.000361 sec, 0.000209/0.000209 sec, 0.000178/0.000178 sec, 0.000127/0.000127 sec, 0.000117/0.000117 sec, 0.000108/0.000108 sec, 9.9e-05/9.9e-05 sec, 9.8e-05/9.8e-05 sec, 0.022267/0.022267 sec )
[LOG] Total clause minimization time: 4.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 76.2579 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 76.63 sec (Real time) / 71.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 57.9881 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 57.9097/58 sec (30.4705/30 sec, 14.5576/15 sec, 6.71479/7 sec, 3.24042/3 sec, 1.55359/1 sec, 0.721884/1 sec, 0.328918/0 sec, 0.151791/1 sec, 0.069451/0 sec, 0.033644/0 sec, 0.017978/0 sec, 0.010648/0 sec, 0.00724/0 sec, 0.005365/0 sec, 0.004059/0 sec, 0.003344/0 sec, 0.002547/0 sec, 0.002016/0 sec, 0.014/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.923993/0 sec (0.450645/0.450645 sec, 0.24602/0.24602 sec, 0.11213/0.11213 sec, 0.058133/0.058133 sec, 0.025165/0.025165 sec, 0.010485/0.010485 sec, 0.004535/0.004535 sec, 0.002117/0.002117 sec, 0.001035/0.001035 sec, 0.000446/0.000446 sec, 0.00026/0.00026 sec, 0.000154/0.000154 sec, 0.000125/0.000125 sec, 9.1e-05/9.1e-05 sec, 7e-05/7e-05 sec, 6.4e-05/6.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.1e-05/5.1e-05 sec, 0.012413/0.012413 sec )
[LOG] Total clause minimization time: 3.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 58.0016 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 58.35 sec (Real time) / 54.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 536870912 to 1073741824 bytes
Synthesis time: 165.31 sec (Real time) / 158.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay20y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 268435456 to 536870912 bytes
Synthesis time: 137.87 sec (Real time) / 130.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay22n.aag =====================
Synthesis time: 228.11 sec (Real time) / 220.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay22y.aag =====================
Synthesis time: 180.88 sec (Real time) / 174.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay24n.aag =====================
Synthesis time: 214.22 sec (Real time) / 207.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay24y.aag =====================
Synthesis time: 167.11 sec (Real time) / 160.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.173102 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127816/0 sec (0.024437/0 sec, 0.022864/0 sec, 0.02011/0 sec, 0.019606/0 sec, 0.021524/0 sec, 0.019275/0 sec )
[LOG] Nr of iterations: 62 (13, 16, 11, 2, 13, 7 )
[LOG] Total clause computation time: 0.086473/0 sec (0.016649/0.016649 sec, 0.015713/0.015713 sec, 0.013718/0.013718 sec, 0.013673/0.013673 sec, 0.013954/0.013954 sec, 0.012766/0.012766 sec )
[LOG] Total clause minimization time: 0.036583/0 sec (0.00675/0.00675 sec, 0.006192/0.006192 sec, 0.005528/0.005528 sec, 0.005273/0.005273 sec, 0.006879/0.006879 sec, 0.005961/0.005961 sec )
[LOG] Total clause size reduction: 1512 --> 119 (324 --> 24, 405 --> 31, 270 --> 29, 27 --> 0, 324 --> 25, 162 --> 10 )
[LOG] Average clause size reduction: 24.3871 --> 1.91935 (24.9231 --> 1.84615, 25.3125 --> 1.9375, 24.5455 --> 2.63636, 13.5 --> 0, 24.9231 --> 1.92308, 23.1429 --> 1.42857 )
[LOG] Overall execution time: 0.175197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 248 5 21 1 217
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.30248 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 416 new AND gates.
[LOG] Size before ABC: 679 AND gates.
[LOG] Size after ABC: 416 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18906/1 sec (0.068973/0 sec, 0.061378/0 sec, 0.087462/0 sec, 0.155892/0 sec, 0.303724/0 sec, 0.236078/0 sec, 0.275557/1 sec )
[LOG] Nr of iterations: 211 (23, 28, 38, 27, 23, 64, 8 )
[LOG] Total clause computation time: 0.287048/1 sec (0.037642/0.037642 sec, 0.033044/0.033044 sec, 0.040914/0.040914 sec, 0.040394/0.040394 sec, 0.045239/0.045239 sec, 0.052468/0.052468 sec, 0.037347/0.037347 sec )
[LOG] Total clause minimization time: 0.888936/0 sec (0.028902/0.028902 sec, 0.026309/0.026309 sec, 0.044469/0.044469 sec, 0.113831/0.113831 sec, 0.256986/0.256986 sec, 0.181425/0.181425 sec, 0.237014/0.237014 sec )
[LOG] Total clause size reduction: 6324 --> 679 (682 --> 61, 837 --> 85, 1147 --> 130, 806 --> 93, 682 --> 62, 1953 --> 232, 217 --> 16 )
[LOG] Average clause size reduction: 29.9716 --> 3.21801 (29.6522 --> 2.65217, 29.8929 --> 3.03571, 30.1842 --> 3.42105, 29.8519 --> 3.44444, 29.6522 --> 2.69565, 30.5156 --> 3.625, 27.125 --> 2 )
[LOG] Overall execution time: 1.30501 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.52 sec (Real time) / 1.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 622 6 24 1 585
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 4.39085 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 926 new AND gates.
[LOG] Size before ABC: 1650 AND gates.
[LOG] Size after ABC: 926 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1383/4 sec (0.341554/0 sec, 0.466638/1 sec, 0.482525/0 sec, 0.41751/1 sec, 0.270614/0 sec, 0.269316/0 sec, 0.441444/1 sec, 0.871298/0 sec, 0.577406/1 sec )
[LOG] Nr of iterations: 388 (20, 22, 42, 28, 19, 6, 105, 140, 6 )
[LOG] Total clause computation time: 1.50158/3 sec (0.28684/0.28684 sec, 0.420367/0.420367 sec, 0.054958/0.054958 sec, 0.340292/0.340292 sec, 0.04768/0.04768 sec, 0.04745/0.04745 sec, 0.0669/0.0669 sec, 0.174349/0.174349 sec, 0.062747/0.062747 sec )
[LOG] Total clause minimization time: 2.60163/1 sec (0.048891/0.048891 sec, 0.042149/0.042149 sec, 0.423272/0.423272 sec, 0.073708/0.073708 sec, 0.220139/0.220139 sec, 0.219917/0.219917 sec, 0.36999/0.36999 sec, 0.690829/0.690829 sec, 0.512733/0.512733 sec )
[LOG] Total clause size reduction: 13265 --> 1650 (665 --> 63, 735 --> 72, 1435 --> 147, 945 --> 87, 630 --> 65, 175 --> 14, 3640 --> 516, 4865 --> 677, 175 --> 9 )
[LOG] Average clause size reduction: 34.1881 --> 4.25258 (33.25 --> 3.15, 33.4091 --> 3.27273, 34.1667 --> 3.5, 33.75 --> 3.10714, 33.1579 --> 3.42105, 29.1667 --> 2.33333, 34.6667 --> 4.91429, 34.75 --> 4.83571, 29.1667 --> 1.5 )
[LOG] Overall execution time: 4.39489 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.83 sec (Real time) / 4.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.00 sec (Real time) / 3.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 1171 7 27 1 1128
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 10.0938 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1263 new AND gates.
[LOG] Size before ABC: 2293 AND gates.
[LOG] Size after ABC: 1263 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.46754/9 sec (0.690199/0 sec, 0.47566/1 sec, 0.908659/1 sec, 1.55154/1 sec, 0.859247/1 sec, 0.422395/1 sec, 0.883105/1 sec, 1.30769/1 sec, 1.17115/1 sec, 1.19789/1 sec )
[LOG] Nr of iterations: 573 (34, 32, 64, 44, 45, 40, 81, 69, 157, 7 )
[LOG] Total clause computation time: 2.29632/1 sec (0.062196/0.062196 sec, 0.381614/0.381614 sec, 0.071054/0.071054 sec, 1.05415/1.05415 sec, 0.08383/0.08383 sec, 0.079521/0.079521 sec, 0.093455/0.093455 sec, 0.089069/0.089069 sec, 0.289522/0.289522 sec, 0.091912/0.091912 sec )
[LOG] Total clause minimization time: 7.0938/8 sec (0.614639/0.614639 sec, 0.084997/0.084997 sec, 0.828686/0.828686 sec, 0.489558/0.489558 sec, 0.768673/0.768673 sec, 0.337373/0.337373 sec, 0.783298/0.783298 sec, 1.21307/1.21307 sec, 0.870508/0.870508 sec, 1.103/1.103 sec )
[LOG] Total clause size reduction: 21957 --> 2293 (1287 --> 132, 1209 --> 135, 2457 --> 217, 1677 --> 157, 1716 --> 165, 1521 --> 164, 3120 --> 296, 2652 --> 253, 6084 --> 761, 234 --> 13 )
[LOG] Average clause size reduction: 38.3194 --> 4.00175 (37.8529 --> 3.88235, 37.7812 --> 4.21875, 38.3906 --> 3.39062, 38.1136 --> 3.56818, 38.1333 --> 3.66667, 38.025 --> 4.1, 38.5185 --> 3.65432, 38.4348 --> 3.66667, 38.7516 --> 4.84713, 33.4286 --> 1.85714 )
[LOG] Overall execution time: 10.0994 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.48 sec (Real time) / 10.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.40 sec (Real time) / 5.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 1553 8 30 1 1505
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 41.6235 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 4382 new AND gates.
[LOG] Size before ABC: 8488 AND gates.
[LOG] Size after ABC: 4382 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 40.4958/40 sec (0.874279/1 sec, 1.26144/1 sec, 1.87595/2 sec, 2.26837/2 sec, 2.92747/3 sec, 10.0933/10 sec, 1.80129/2 sec, 2.01957/2 sec, 5.43277/5 sec, 1.27818/2 sec, 4.43941/4 sec, 6.22386/6 sec )
[LOG] Nr of iterations: 1410 (7, 60, 46, 66, 63, 68, 82, 34, 30, 62, 62, 830 )
[LOG] Total clause computation time: 3.00978/2 sec (0.086823/0.086823 sec, 0.127423/0.127423 sec, 0.823051/0.823051 sec, 0.15282/0.15282 sec, 0.15362/0.15362 sec, 0.169983/0.169983 sec, 0.117806/0.117806 sec, 0.115452/0.115452 sec, 0.117005/0.117005 sec, 0.196742/0.196742 sec, 0.21382/0.21382 sec, 0.735234/0.735234 sec )
[LOG] Total clause minimization time: 37.2341/38 sec (0.7395/0.7395 sec, 1.0983/1.0983 sec, 1.02843/1.02843 sec, 2.09236/2.09236 sec, 2.75434/2.75434 sec, 9.90944/9.90944 sec, 1.67367/1.67367 sec, 1.89748/1.89748 sec, 5.31055/5.31055 sec, 1.07454/1.07454 sec, 4.21894/4.21894 sec, 5.43652/5.43652 sec )
[LOG] Total clause size reduction: 60114 --> 8488 (258 --> 12, 2537 --> 261, 1935 --> 169, 2795 --> 237, 2666 --> 286, 2881 --> 327, 3483 --> 380, 1419 --> 151, 1247 --> 139, 2623 --> 240, 2623 --> 326, 35647 --> 5960 )
[LOG] Average clause size reduction: 42.634 --> 6.01986 (36.8571 --> 1.71429, 42.2833 --> 4.35, 42.0652 --> 3.67391, 42.3485 --> 3.59091, 42.3175 --> 4.53968, 42.3676 --> 4.80882, 42.4756 --> 4.63415, 41.7353 --> 4.44118, 41.5667 --> 4.63333, 42.3065 --> 3.87097, 42.3065 --> 5.25806, 42.9482 --> 7.18072 )
[LOG] Overall execution time: 41.6303 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.44 sec (Real time) / 41.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.85 sec (Real time) / 3.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.95 sec (Real time) / 27.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 4720 9 33 1 4666
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 147.865 sec CPU time.
[LOG] Relation determinization time: 150 sec real time.
[LOG] Final circuit size: 11115 new AND gates.
[LOG] Size before ABC: 23562 AND gates.
[LOG] Size after ABC: 11115 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 146.259/147 sec (1.06802/1 sec, 13.5443/14 sec, 6.80533/7 sec, 13.3869/13 sec, 3.23759/4 sec, 4.53902/4 sec, 4.07085/4 sec, 4.61982/5 sec, 14.1797/14 sec, 18.5622/19 sec, 20.0901/20 sec, 9.35892/9 sec, 32.7967/33 sec )
[LOG] Nr of iterations: 3154 (9, 65, 79, 60, 104, 107, 126, 244, 26, 23, 291, 321, 1699 )
[LOG] Total clause computation time: 20.4751/18 sec (0.121376/0.121376 sec, 0.218303/0.218303 sec, 0.193328/0.193328 sec, 0.222604/0.222604 sec, 0.274442/0.274442 sec, 0.273352/0.273352 sec, 0.236883/0.236883 sec, 0.279336/0.279336 sec, 0.271485/0.271485 sec, 0.521898/0.521898 sec, 4.05758/4.05758 sec, 3.80274/3.80274 sec, 10.0018/10.0018 sec )
[LOG] Total clause minimization time: 124.616/126 sec (0.823874/0.823874 sec, 13.2454/13.2454 sec, 6.56445/6.56445 sec, 13.1279/13.1279 sec, 2.92036/2.92036 sec, 4.22706/4.22706 sec, 3.79941/3.79941 sec, 4.28813/4.28813 sec, 13.8952/13.8952 sec, 18.0299/18.0299 sec, 15.9729/15.9729 sec, 5.47259/5.47259 sec, 22.249/22.249 sec )
[LOG] Total clause size reduction: 144486 --> 23562 (368 --> 15, 2944 --> 318, 3588 --> 319, 2714 --> 233, 4738 --> 394, 4876 --> 566, 5750 --> 653, 11178 --> 1712, 1150 --> 122, 1012 --> 98, 13340 --> 2137, 14720 --> 2252, 78108 --> 14743 )
[LOG] Average clause size reduction: 45.8104 --> 7.47051 (40.8889 --> 1.66667, 45.2923 --> 4.89231, 45.4177 --> 4.03797, 45.2333 --> 3.88333, 45.5577 --> 3.78846, 45.5701 --> 5.28972, 45.6349 --> 5.18254, 45.8115 --> 7.01639, 44.2308 --> 4.69231, 44 --> 4.26087, 45.8419 --> 7.34364, 45.8567 --> 7.01558, 45.9729 --> 8.67746 )
[LOG] Overall execution time: 147.875 sec CPU time.
[LOG] Overall execution time: 150 sec real time.
Synthesis time: 150.52 sec (Real time) / 148.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.27 sec (Real time) / 9.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 120.76 sec (Real time) / 120.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 11496 10 35 1 11438
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 145.981 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 9177 new AND gates.
[LOG] Size before ABC: 20022 AND gates.
[LOG] Size after ABC: 9177 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 143.916/144 sec (3.62981/3 sec, 2.62332/3 sec, 3.57689/3 sec, 3.81566/4 sec, 3.66903/4 sec, 4.70754/5 sec, 20.5959/20 sec, 19.4868/20 sec, 2.13032/2 sec, 3.45816/3 sec, 15.1297/16 sec, 16.7002/16 sec, 14.4694/15 sec, 29.9229/30 sec )
[LOG] Nr of iterations: 2950 (9, 64, 55, 63, 66, 80, 108, 105, 37, 184, 25, 129, 992, 1033 )
[LOG] Total clause computation time: 25.8423/29 sec (0.24715/0.24715 sec, 0.405595/0.405595 sec, 0.362785/0.362785 sec, 0.365056/0.365056 sec, 1.72592/1.72592 sec, 0.376534/0.376534 sec, 6.05036/6.05036 sec, 1.71649/1.71649 sec, 1.03313/1.03313 sec, 0.274436/0.274436 sec, 0.453255/0.453255 sec, 0.838441/0.838441 sec, 2.74076/2.74076 sec, 9.25239/9.25239 sec )
[LOG] Total clause minimization time: 116.702/115 sec (3.10522/3.10522 sec, 2.04592/2.04592 sec, 3.10929/3.10929 sec, 3.38101/3.38101 sec, 1.8921/1.8921 sec, 4.28608/4.28608 sec, 14.5075/14.5075 sec, 17.7444/17.7444 sec, 1.07924/1.07924 sec, 3.15806/3.15806 sec, 14.6658/14.6658 sec, 15.8375/15.8375 sec, 11.5494/11.5494 sec, 20.3408/20.3408 sec )
[LOG] Total clause size reduction: 143864 --> 20022 (392 --> 14, 3087 --> 292, 2646 --> 224, 3038 --> 228, 3185 --> 259, 3871 --> 313, 5243 --> 534, 5096 --> 533, 1764 --> 196, 8967 --> 1058, 1176 --> 110, 6272 --> 707, 48559 --> 7526, 50568 --> 8028 )
[LOG] Average clause size reduction: 48.7675 --> 6.78712 (43.5556 --> 1.55556, 48.2344 --> 4.5625, 48.1091 --> 4.07273, 48.2222 --> 3.61905, 48.2576 --> 3.92424, 48.3875 --> 3.9125, 48.5463 --> 4.94444, 48.5333 --> 5.07619, 47.6757 --> 5.2973, 48.7337 --> 5.75, 47.04 --> 4.4, 48.6202 --> 5.48062, 48.9506 --> 7.58669, 48.9526 --> 7.77154 )
[LOG] Overall execution time: 145.992 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
Synthesis time: 147.90 sec (Real time) / 145.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.06 sec (Real time) / 8.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 78.83 sec (Real time) / 78.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 9600 11 37 1 9538
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 532.86 sec CPU time.
[LOG] Relation determinization time: 541 sec real time.
[LOG] Final circuit size: 28141 new AND gates.
[LOG] Size before ABC: 65486 AND gates.
[LOG] Size after ABC: 28141 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 525.732/526 sec (3.84771/3 sec, 5.00165/5 sec, 5.95826/6 sec, 4.50701/5 sec, 8.22962/8 sec, 8.69092/9 sec, 7.5124/7 sec, 9.92085/10 sec, 30.7546/31 sec, 29.395/30 sec, 26.0401/26 sec, 55.7769/56 sec, 75.0986/75 sec, 101.345/101 sec, 153.654/154 sec )
[LOG] Nr of iterations: 7922 (9, 92, 80, 84, 107, 142, 216, 292, 45, 446, 41, 1333, 1774, 1443, 1818 )
[LOG] Total clause computation time: 101.747/101 sec (0.301172/0.301172 sec, 2.18168/2.18168 sec, 0.476087/0.476087 sec, 0.535986/0.535986 sec, 0.634825/0.634825 sec, 0.67059/0.67059 sec, 0.759847/0.759847 sec, 0.862506/0.862506 sec, 0.600136/0.600136 sec, 0.91566/0.91566 sec, 8.03811/8.03811 sec, 2.20413/2.20413 sec, 15.6406/15.6406 sec, 15.6475/15.6475 sec, 52.2783/52.2783 sec )
[LOG] Total clause minimization time: 417.606/417 sec (2.9346/2.9346 sec, 2.44996/2.44996 sec, 5.26735/5.26735 sec, 3.8215/3.8215 sec, 7.48383/7.48383 sec, 7.90895/7.90895 sec, 6.6267/6.6267 sec, 8.90591/8.90591 sec, 30.1098/30.1098 sec, 28.2993/28.2993 sec, 17.9714/17.9714 sec, 53.0372/53.0372 sec, 58.4014/58.4014 sec, 84.6868/84.6868 sec, 99.7008/99.7008 sec )
[LOG] Total clause size reduction: 419071 --> 65486 (424 --> 22, 4823 --> 536, 4187 --> 341, 4399 --> 388, 5618 --> 518, 7473 --> 707, 11395 --> 1292, 15423 --> 1950, 2332 --> 268, 23585 --> 3481, 2120 --> 260, 70596 --> 12149, 93969 --> 15818, 76426 --> 11598, 96301 --> 16158 )
[LOG] Average clause size reduction: 52.8996 --> 8.26635 (47.1111 --> 2.44444, 52.4239 --> 5.82609, 52.3375 --> 4.2625, 52.369 --> 4.61905, 52.5047 --> 4.84112, 52.6268 --> 4.97887, 52.7546 --> 5.98148, 52.8185 --> 6.67808, 51.8222 --> 5.95556, 52.8812 --> 7.80493, 51.7073 --> 6.34146, 52.9602 --> 9.11403, 52.9701 --> 8.91657, 52.9633 --> 8.03742, 52.9708 --> 8.88779 )
[LOG] Overall execution time: 532.885 sec CPU time.
[LOG] Overall execution time: 541 sec real time.
Synthesis time: 540.90 sec (Real time) / 533.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.38 sec (Real time) / 17.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 541.03 sec (Real time) / 539.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 28614 12 40 1 28547
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 8780.75 sec CPU time.
[LOG] Relation determinization time: 8849 sec real time.
[LOG] Final circuit size: 229739 new AND gates.
[LOG] Size before ABC: 583377 AND gates.
[LOG] Size after ABC: 229739 AND gates.
[LOG] Time for optimizing with ABC: 46 seconds.
[LOG] Total time for all control signals: 8777.43/8800 sec (20.8736/21 sec, 8.02283/8 sec, 9.52533/9 sec, 8.13937/8 sec, 9.53697/10 sec, 23.7303/24 sec, 10.5164/10 sec, 10.8121/11 sec, 31.1304/31 sec, 12.9797/13 sec, 21.0068/21 sec, 40.1805/41 sec, 53.696/53 sec, 82.1117/83 sec, 85.9978/86 sec, 50.931/51 sec, 8298.24/8320 sec )
[LOG] Nr of iterations: 49097 (9, 101, 93, 87, 119, 132, 195, 206, 46, 305, 32, 479, 525, 689, 591, 758, 44730 )
[LOG] Total clause computation time: 4959.7/4996 sec (0.520793/0.520793 sec, 1.17482/1.17482 sec, 1.13191/1.13191 sec, 1.05645/1.05645 sec, 1.20636/1.20636 sec, 1.22395/1.22395 sec, 1.24575/1.24575 sec, 1.1867/1.1867 sec, 9.0729/9.0729 sec, 1.28976/1.28976 sec, 1.01476/1.01476 sec, 1.22365/1.22365 sec, 4.75773/4.75773 sec, 7.06836/7.06836 sec, 37.1811/37.1811 sec, 22.4935/22.4935 sec, 4866.85/4866.85 sec )
[LOG] Total clause minimization time: 3718.69/3708 sec (15.7948/15.7948 sec, 4.22733/4.22733 sec, 6.99559/6.99559 sec, 6.30091/6.30091 sec, 7.84205/7.84205 sec, 22.1979/22.1979 sec, 8.99342/8.99342 sec, 9.39514/9.39514 sec, 21.9594/21.9594 sec, 11.4738/11.4738 sec, 19.944/19.944 sec, 38.7792/38.7792 sec, 48.7561/48.7561 sec, 74.7553/74.7553 sec, 48.4949/48.4949 sec, 27.9916/27.9916 sec, 3344.79/3344.79 sec )
[LOG] Total clause size reduction: 2797560 --> 583377 (456 --> 30, 5700 --> 617, 5244 --> 436, 4902 --> 384, 6726 --> 521, 7467 --> 632, 11058 --> 1095, 11685 --> 1226, 2565 --> 333, 17328 --> 1817, 1767 --> 154, 27246 --> 3580, 29868 --> 3858, 39216 --> 5041, 33630 --> 3761, 43149 --> 5736, 2549553 --> 554156 )
[LOG] Average clause size reduction: 56.9803 --> 11.8821 (50.6667 --> 3.33333, 56.4356 --> 6.10891, 56.3871 --> 4.68817, 56.3448 --> 4.41379, 56.521 --> 4.37815, 56.5682 --> 4.78788, 56.7077 --> 5.61538, 56.7233 --> 5.95146, 55.7609 --> 7.23913, 56.8131 --> 5.95738, 55.2188 --> 4.8125, 56.881 --> 7.4739, 56.8914 --> 7.34857, 56.9173 --> 7.3164, 56.9036 --> 6.36379, 56.9248 --> 7.56728, 56.9987 --> 12.3889 )
[LOG] Overall execution time: 8780.76 sec CPU time.
[LOG] Overall execution time: 8849 sec real time.
Synthesis time: 8849.17 sec (Real time) / 8650.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 108.85 sec (Real time) / 108.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.15 sec (Real time) / 9978.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 230275 13 43 1 230202
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 3185.04 sec CPU time.
[LOG] Relation determinization time: 3205 sec real time.
[LOG] Final circuit size: 116007 new AND gates.
[LOG] Size before ABC: 267353 AND gates.
[LOG] Size after ABC: 116007 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 3181.69/3186 sec (31.3009/32 sec, 26.4389/26 sec, 13.8043/14 sec, 8.19294/8 sec, 25.6153/26 sec, 8.25248/8 sec, 8.05684/8 sec, 34.2481/34 sec, 24.4316/25 sec, 10.9874/11 sec, 18.0071/18 sec, 10.2652/10 sec, 41.2784/42 sec, 103.756/103 sec, 89.6765/90 sec, 103.726/104 sec, 170.014/170 sec, 2453.64/2457 sec )
[LOG] Nr of iterations: 25761 (6, 110, 73, 75, 77, 95, 99, 178, 50, 285, 41, 393, 642, 725, 1176, 733, 1629, 19374 )
[LOG] Total clause computation time: 1124.62/1131 sec (1.07009/1.07009 sec, 1.66589/1.66589 sec, 6.88066/6.88066 sec, 1.16944/1.16944 sec, 1.03956/1.03956 sec, 1.00533/1.00533 sec, 1.03902/1.03902 sec, 1.18936/1.18936 sec, 1.03247/1.03247 sec, 1.19773/1.19773 sec, 0.875062/0.875062 sec, 1.02842/1.02842 sec, 1.27511/1.27511 sec, 2.05731/2.05731 sec, 8.79708/8.79708 sec, 5.05969/5.05969 sec, 16.5788/16.5788 sec, 1071.66/1071.66 sec )
[LOG] Total clause minimization time: 2012.83/2015 sec (21.0013/21.0013 sec, 19.5242/19.5242 sec, 4.20876/4.20876 sec, 5.59406/5.59406 sec, 23.7861/23.7861 sec, 6.7773/6.7773 sec, 6.71941/6.71941 sec, 32.823/32.823 sec, 23.2746/23.2746 sec, 9.58931/9.58931 sec, 17.0718/17.0718 sec, 9.08234/9.08234 sec, 39.7902/39.7902 sec, 101.497/101.497 sec, 80.3964/80.3964 sec, 98.3103/98.3103 sec, 152.492/152.492 sec, 1360.89/1360.89 sec )
[LOG] Total clause size reduction: 1544580 --> 267353 (300 --> 8, 6540 --> 696, 4320 --> 314, 4440 --> 287, 4560 --> 318, 5640 --> 395, 5880 --> 455, 10620 --> 1007, 2940 --> 313, 17040 --> 1717, 2400 --> 293, 23520 --> 2549, 38460 --> 5376, 43440 --> 5477, 70500 --> 8893, 43920 --> 4651, 97680 --> 14851, 1162380 --> 219753 )
[LOG] Average clause size reduction: 59.9581 --> 10.3782 (50 --> 1.33333, 59.4545 --> 6.32727, 59.1781 --> 4.30137, 59.2 --> 3.82667, 59.2208 --> 4.12987, 59.3684 --> 4.15789, 59.3939 --> 4.59596, 59.6629 --> 5.6573, 58.8 --> 6.26, 59.7895 --> 6.02456, 58.5366 --> 7.14634, 59.8473 --> 6.48601, 59.9065 --> 8.37383, 59.9172 --> 7.55448, 59.949 --> 7.56207, 59.9181 --> 6.34516, 59.9632 --> 9.11664, 59.9969 --> 11.3427 )
[LOG] Overall execution time: 3185.06 sec CPU time.
[LOG] Overall execution time: 3205 sec real time.
Synthesis time: 3204.58 sec (Real time) / 3166.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 54.72 sec (Real time) / 54.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7590.01 sec (Real time) / 7574.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 116578 14 45 1 116501
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 899.897 sec CPU time.
[LOG] Relation determinization time: 910 sec real time.
[LOG] Final circuit size: 34731 new AND gates.
[LOG] Size before ABC: 80709 AND gates.
[LOG] Size after ABC: 34731 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 895.868/897 sec (34.4472/35 sec, 35.4571/35 sec, 25.7861/26 sec, 27.3042/27 sec, 19.7986/20 sec, 20.1837/20 sec, 28.5062/29 sec, 15.6483/16 sec, 20.9571/21 sec, 50.0139/50 sec, 35.3256/35 sec, 32.3765/32 sec, 23.2343/24 sec, 13.4689/13 sec, 61.1667/61 sec, 32.8471/33 sec, 32.7386/33 sec, 169.416/170 sec, 217.193/217 sec )
[LOG] Nr of iterations: 8653 (29, 162, 7, 34, 68, 154, 167, 229, 391, 75, 89, 139, 114, 84, 123, 111, 740, 2649, 3288 )
[LOG] Total clause computation time: 192.131/197 sec (4.10694/4.10694 sec, 9.68044/9.68044 sec, 4.00899/4.00899 sec, 3.24053/3.24053 sec, 2.59731/2.59731 sec, 2.00643/2.00643 sec, 1.66778/1.66778 sec, 1.62624/1.62624 sec, 2.20432/2.20432 sec, 1.32707/1.32707 sec, 1.31129/1.31129 sec, 1.19761/1.19761 sec, 1.11212/1.11212 sec, 0.868208/0.868208 sec, 0.856216/0.856216 sec, 1.09012/1.09012 sec, 15.5555/15.5555 sec, 79.2287/79.2287 sec, 58.4455/58.4455 sec )
[LOG] Total clause minimization time: 647.54/639 sec (6.58565/6.58565 sec, 13.6457/13.6457 sec, 14.9348/14.9348 sec, 20.1634/20.1634 sec, 15.0989/15.0989 sec, 17.018/17.018 sec, 26.1877/26.1877 sec, 13.5797/13.5797 sec, 18.3463/18.3463 sec, 48.527/48.527 sec, 33.8895/33.8895 sec, 31.0805/31.0805 sec, 22.0353/22.0353 sec, 12.5395/12.5395 sec, 60.249/60.249 sec, 31.7121/31.7121 sec, 16.8641/16.8641 sec, 88.9815/88.9815 sec, 156.101/156.101 sec )
[LOG] Total clause size reduction: 543942 --> 80709 (1764 --> 123, 10143 --> 1020, 378 --> 11, 2079 --> 226, 4221 --> 591, 9639 --> 612, 10458 --> 719, 14364 --> 1317, 24570 --> 3431, 4662 --> 295, 5544 --> 372, 8694 --> 636, 7119 --> 529, 5229 --> 323, 7686 --> 454, 6930 --> 562, 46557 --> 6850, 166824 --> 26533, 207081 --> 36105 )
[LOG] Average clause size reduction: 62.8617 --> 9.32729 (60.8276 --> 4.24138, 62.6111 --> 6.2963, 54 --> 1.57143, 61.1471 --> 6.64706, 62.0735 --> 8.69118, 62.5909 --> 3.97403, 62.6228 --> 4.30539, 62.7249 --> 5.75109, 62.8389 --> 8.77494, 62.16 --> 3.93333, 62.2921 --> 4.17978, 62.5468 --> 4.57554, 62.4474 --> 4.64035, 62.25 --> 3.84524, 62.4878 --> 3.69106, 62.4324 --> 5.06306, 62.9149 --> 9.25676, 62.9762 --> 10.0162, 62.9808 --> 10.9808 )
[LOG] Overall execution time: 899.914 sec CPU time.
[LOG] Overall execution time: 910 sec real time.
Synthesis time: 910.19 sec (Real time) / 897.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.44 sec (Real time) / 16.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1012.47 sec (Real time) / 1010.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 35343 15 47 1 35262
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 1456.75 sec CPU time.
[LOG] Relation determinization time: 1471 sec real time.
[LOG] Final circuit size: 38696 new AND gates.
[LOG] Size before ABC: 90794 AND gates.
[LOG] Size after ABC: 38696 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1453.71/1456 sec (67.2446/67 sec, 79.8323/80 sec, 32.2153/32 sec, 28.4881/29 sec, 23.5218/23 sec, 30.8419/31 sec, 33.3043/34 sec, 40.4665/40 sec, 45.5959/46 sec, 31.82/32 sec, 55.847/56 sec, 35.4505/35 sec, 62.0157/62 sec, 47.4898/48 sec, 86.3901/87 sec, 51.6071/51 sec, 149.112/150 sec, 113.154/113 sec, 174.774/175 sec, 264.541/265 sec )
[LOG] Nr of iterations: 10279 (34, 396, 6, 25, 60, 145, 237, 371, 368, 115, 97, 106, 191, 187, 157, 182, 2898, 269, 1824, 2611 )
[LOG] Total clause computation time: 130.868/126 sec (5.15977/5.15977 sec, 10.5877/10.5877 sec, 4.03761/4.03761 sec, 3.41036/3.41036 sec, 2.96934/2.96934 sec, 2.16494/2.16494 sec, 2.15365/2.15365 sec, 2.32312/2.32312 sec, 2.16789/2.16789 sec, 1.41292/1.41292 sec, 1.24104/1.24104 sec, 1.25207/1.25207 sec, 1.34891/1.34891 sec, 1.34223/1.34223 sec, 1.14274/1.14274 sec, 19.8303/19.8303 sec, 28.6674/28.6674 sec, 2.39464/2.39464 sec, 14.4864/14.4864 sec, 22.7752/22.7752 sec )
[LOG] Total clause minimization time: 1222.53/1228 sec (19.2569/19.2569 sec, 47.0572/47.0572 sec, 15.2212/15.2212 sec, 17.9257/17.9257 sec, 16.6498/16.6498 sec, 26.6039/26.6039 sec, 29.991/29.991 sec, 37.3836/37.3836 sec, 42.9109/42.9109 sec, 30.1513/30.1513 sec, 54.4485/54.4485 sec, 34.0752/34.0752 sec, 60.5132/60.5132 sec, 46.0151/46.0151 sec, 85.1377/85.1377 sec, 31.6871/31.6871 sec, 118.868/118.868 sec, 110.582/110.582 sec, 158.787/158.787 sec, 239.26/239.26 sec )
[LOG] Total clause size reduction: 677094 --> 90794 (2178 --> 140, 26070 --> 2438, 330 --> 9, 1584 --> 133, 3894 --> 587, 9504 --> 592, 15576 --> 1735, 24420 --> 2500, 24222 --> 3231, 7524 --> 461, 6336 --> 378, 6930 --> 434, 12540 --> 1054, 12276 --> 912, 10296 --> 753, 11946 --> 964, 191202 --> 31016, 17688 --> 1561, 120318 --> 16808, 172260 --> 25088 )
[LOG] Average clause size reduction: 65.8716 --> 8.83296 (64.0588 --> 4.11765, 65.8333 --> 6.15657, 55 --> 1.5, 63.36 --> 5.32, 64.9 --> 9.78333, 65.5448 --> 4.08276, 65.7215 --> 7.32068, 65.8221 --> 6.73854, 65.8207 --> 8.77989, 65.4261 --> 4.0087, 65.3196 --> 3.89691, 65.3774 --> 4.09434, 65.6545 --> 5.51832, 65.6471 --> 4.87701, 65.5796 --> 4.79618, 65.6374 --> 5.2967, 65.9772 --> 10.7026, 65.7546 --> 5.80297, 65.9638 --> 9.21491, 65.9747 --> 9.60858 )
[LOG] Overall execution time: 1456.77 sec CPU time.
[LOG] Overall execution time: 1471 sec real time.
Synthesis time: 1471.58 sec (Real time) / 1456.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.71 sec (Real time) / 19.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2155.71 sec (Real time) / 2149.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 39342 16 49 1 39257
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 7191.95 sec CPU time.
[LOG] Relation determinization time: 7232 sec real time.
[LOG] Final circuit size: 195984 new AND gates.
[LOG] Size before ABC: 480964 AND gates.
[LOG] Size after ABC: 195984 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 7186.93/7200 sec (145.769/147 sec, 314.03/314 sec, 61.8606/62 sec, 49.4201/50 sec, 44.7323/45 sec, 39.9147/40 sec, 42.6286/42 sec, 97.8817/98 sec, 93.0101/94 sec, 91.8759/92 sec, 56.4819/56 sec, 227.42/228 sec, 144.645/145 sec, 270.95/271 sec, 110.353/111 sec, 92.5112/92 sec, 449.528/450 sec, 88.7578/89 sec, 307.302/308 sec, 554.344/555 sec, 3903.51/3911 sec )
[LOG] Nr of iterations: 35890 (57, 950, 8, 34, 51, 125, 246, 698, 554, 370, 386, 892, 721, 211, 239, 346, 4589, 381, 1783, 3684, 19565 )
[LOG] Total clause computation time: 900.219/928 sec (7.45675/7.45675 sec, 26.8331/26.8331 sec, 5.31661/5.31661 sec, 5.96627/5.96627 sec, 9.1198/9.1198 sec, 3.30381/3.30381 sec, 3.20267/3.20267 sec, 4.86242/4.86242 sec, 4.34903/4.34903 sec, 17.2427/17.2427 sec, 21.3524/21.3524 sec, 5.12363/5.12363 sec, 3.82277/3.82277 sec, 2.35365/2.35365 sec, 2.05681/2.05681 sec, 2.61015/2.61015 sec, 203.162/203.162 sec, 4.92241/4.92241 sec, 13.4988/13.4988 sec, 60.134/60.134 sec, 493.53/493.53 sec )
[LOG] Total clause minimization time: 5980.92/5968 sec (26.1661/26.1661 sec, 229.165/229.165 sec, 23.149/23.149 sec, 24.8609/24.8609 sec, 25.3313/25.3313 sec, 31.4116/31.4116 sec, 36.6258/36.6258 sec, 91.1567/91.1567 sec, 87.4781/87.4781 sec, 73.9354/73.9354 sec, 34.657/34.657 sec, 221.381/221.381 sec, 140.422/140.422 sec, 268.336/268.336 sec, 108.1/108.1 sec, 89.6823/89.6823 sec, 243.598/243.598 sec, 83.473/83.473 sec, 292.364/292.364 sec, 487.916/487.916 sec, 3361.71/3361.71 sec )
[LOG] Total clause size reduction: 2474961 --> 480964 (3864 --> 254, 65481 --> 10038, 483 --> 14, 2277 --> 179, 3450 --> 483, 8556 --> 418, 16905 --> 1572, 48093 --> 9192, 38157 --> 5591, 25461 --> 2290, 26565 --> 2327, 61479 --> 7114, 49680 --> 5347, 14490 --> 989, 16422 --> 1381, 23805 --> 2059, 316572 --> 51191, 26220 --> 3044, 122958 --> 17180, 254127 --> 40172, 1349916 --> 320129 )
[LOG] Average clause size reduction: 68.9596 --> 13.4011 (67.7895 --> 4.45614, 68.9274 --> 10.5663, 60.375 --> 1.75, 66.9706 --> 5.26471, 67.6471 --> 9.47059, 68.448 --> 3.344, 68.7195 --> 6.39024, 68.9011 --> 13.1691, 68.8755 --> 10.0921, 68.8135 --> 6.18919, 68.8212 --> 6.0285, 68.9226 --> 7.97534, 68.9043 --> 7.41609, 68.673 --> 4.6872, 68.7113 --> 5.77824, 68.8006 --> 5.95087, 68.985 --> 11.1552, 68.8189 --> 7.9895, 68.9613 --> 9.63545, 68.9813 --> 10.9045, 68.9965 --> 16.3623 )
[LOG] Overall execution time: 7191.97 sec CPU time.
[LOG] Overall execution time: 7232 sec real time.
Synthesis time: 7232.11 sec (Real time) / 7160.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 62.12 sec (Real time) / 61.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.14 sec (Real time) / 9975.95 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 196675 17 51 1 196586
=====================  genbuf14c3y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9919.61 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9949.95 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 6110.42 sec CPU time.
[LOG] Relation determinization time: 6133 sec real time.
[LOG] Final circuit size: 31292 new AND gates.
[LOG] Size before ABC: 71503 AND gates.
[LOG] Size after ABC: 31292 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 6103.56/6118 sec (1747.02/1751 sec, 1394.24/1398 sec, 652.506/654 sec, 408.34/409 sec, 190.831/191 sec, 109.45/110 sec, 74.9652/75 sec, 63.1533/63 sec, 65.8737/66 sec, 32.5956/33 sec, 70.1409/70 sec, 73.5685/74 sec, 61.7146/62 sec, 72.7984/73 sec, 87.8977/88 sec, 49.3819/50 sec, 106.81/107 sec, 61.6733/62 sec, 160.049/160 sec, 72.0006/72 sec, 66.7954/67 sec, 68.0747/68 sec, 198.169/199 sec, 215.509/216 sec )
[LOG] Nr of iterations: 9176 (182, 339, 7, 45, 68, 115, 175, 263, 399, 149, 147, 178, 280, 149, 162, 186, 929, 282, 199, 195, 205, 205, 1765, 2552 )
[LOG] Total clause computation time: 390.471/400 sec (47.6767/47.6767 sec, 66.2401/66.2401 sec, 34.2616/34.2616 sec, 20.7413/20.7413 sec, 22.6527/22.6527 sec, 17.6982/17.6982 sec, 11.2191/11.2191 sec, 7.66895/7.66895 sec, 6.54911/6.54911 sec, 3.75771/3.75771 sec, 2.94498/2.94498 sec, 2.75066/2.75066 sec, 3.10781/3.10781 sec, 2.30281/2.30281 sec, 2.18009/2.18009 sec, 2.19198/2.19198 sec, 25.3905/25.3905 sec, 2.8193/2.8193 sec, 2.16816/2.16816 sec, 2.11333/2.11333 sec, 2.04118/2.04118 sec, 1.5853/1.5853 sec, 79.5515/79.5515 sec, 20.8581/20.8581 sec )
[LOG] Total clause minimization time: 3047.25/3041 sec (459.735/459.735 sec, 706.801/706.801 sec, 249.476/249.476 sec, 183.594/183.594 sec, 58.2042/58.2042 sec, 35.5669/35.5669 sec, 35.0623/35.0623 sec, 40.5987/40.5987 sec, 51.4054/51.4054 sec, 24.8733/24.8733 sec, 65.0839/65.0839 sec, 69.5739/69.5739 sec, 57.7156/57.7156 sec, 70.0229/70.0229 sec, 85.3952/85.3952 sec, 46.9028/46.9028 sec, 80.5116/80.5116 sec, 58.5586/58.5586 sec, 157.703/157.703 sec, 69.7019/69.7019 sec, 64.5858/64.5858 sec, 66.3511/66.3511 sec, 117.385/117.385 sec, 192.445/192.445 sec )
[LOG] Total clause size reduction: 723008 --> 71503 (14299 --> 865, 26702 --> 2116, 474 --> 13, 3476 --> 315, 5293 --> 801, 9006 --> 598, 13746 --> 1061, 20698 --> 1802, 31442 --> 3476, 11692 --> 556, 11534 --> 581, 13983 --> 728, 22041 --> 1305, 11692 --> 676, 12719 --> 768, 14615 --> 830, 73312 --> 8795, 22199 --> 1512, 15642 --> 733, 15326 --> 664, 16116 --> 699, 16116 --> 755, 139356 --> 17148, 201529 --> 24706 )
[LOG] Average clause size reduction: 78.7934 --> 7.79239 (78.5659 --> 4.75275, 78.767 --> 6.24189, 67.7143 --> 1.85714, 77.2444 --> 7, 77.8382 --> 11.7794, 78.313 --> 5.2, 78.5486 --> 6.06286, 78.6996 --> 6.85171, 78.802 --> 8.71178, 78.4698 --> 3.73154, 78.4626 --> 3.95238, 78.5562 --> 4.08989, 78.7179 --> 4.66071, 78.4698 --> 4.53691, 78.5123 --> 4.74074, 78.5753 --> 4.46237, 78.915 --> 9.46717, 78.7199 --> 5.3617, 78.603 --> 3.68342, 78.5949 --> 3.40513, 78.6146 --> 3.40976, 78.6146 --> 3.68293, 78.9552 --> 9.71558, 78.969 --> 9.68103 )
[LOG] Overall execution time: 6110.44 sec CPU time.
[LOG] Overall execution time: 6133 sec real time.
Synthesis time: 6132.42 sec (Real time) / 6099.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.98 sec (Real time) / 13.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1006.25 sec (Real time) / 1002.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 32127 20 58 1 32025
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.186773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.150673/0 sec (0.026175/0 sec, 0.021752/0 sec, 0.024776/0 sec, 0.020773/0 sec, 0.03072/0 sec, 0.026477/0 sec )
[LOG] Nr of iterations: 93 (15, 14, 23, 2, 31, 8 )
[LOG] Total clause computation time: 0.095786/0 sec (0.018889/0.018889 sec, 0.014451/0.014451 sec, 0.012814/0.012814 sec, 0.016583/0.016583 sec, 0.015749/0.015749 sec, 0.0173/0.0173 sec )
[LOG] Total clause minimization time: 0.050176/0 sec (0.006242/0.006242 sec, 0.006423/0.006423 sec, 0.011146/0.011146 sec, 0.003619/0.003619 sec, 0.014136/0.014136 sec, 0.00861/0.00861 sec )
[LOG] Total clause size reduction: 2523 --> 242 (406 --> 27, 377 --> 28, 638 --> 82, 29 --> 0, 870 --> 92, 203 --> 13 )
[LOG] Average clause size reduction: 27.129 --> 2.60215 (27.0667 --> 1.8, 26.9286 --> 2, 27.7391 --> 3.56522, 14.5 --> 0, 28.0645 --> 2.96774, 25.375 --> 1.625 )
[LOG] Overall execution time: 0.188608 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 327 5 23 1 294
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.582806 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 325 new AND gates.
[LOG] Size before ABC: 530 AND gates.
[LOG] Size after ABC: 325 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.521187/1 sec (0.042342/0 sec, 0.044918/0 sec, 0.045209/0 sec, 0.056756/0 sec, 0.058444/0 sec, 0.150695/0 sec, 0.122823/1 sec )
[LOG] Nr of iterations: 179 (12, 23, 17, 30, 30, 60, 7 )
[LOG] Total clause computation time: 0.326148/1 sec (0.027323/0.027323 sec, 0.024419/0.024419 sec, 0.025154/0.025154 sec, 0.02257/0.02257 sec, 0.02846/0.02846 sec, 0.100225/0.100225 sec, 0.097997/0.097997 sec )
[LOG] Total clause minimization time: 0.185196/0 sec (0.01308/0.01308 sec, 0.018969/0.018969 sec, 0.018783/0.018783 sec, 0.032916/0.032916 sec, 0.028716/0.028716 sec, 0.048786/0.048786 sec, 0.023946/0.023946 sec )
[LOG] Total clause size reduction: 5676 --> 530 (363 --> 31, 726 --> 70, 528 --> 54, 957 --> 90, 957 --> 70, 1947 --> 203, 198 --> 12 )
[LOG] Average clause size reduction: 31.7095 --> 2.96089 (30.25 --> 2.58333, 31.5652 --> 3.04348, 31.0588 --> 3.17647, 31.9 --> 3, 31.9 --> 2.33333, 32.45 --> 3.38333, 28.2857 --> 1.71429 )
[LOG] Overall execution time: 0.585379 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 538 6 26 1 499
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 7.94541 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1571 new AND gates.
[LOG] Size before ABC: 2826 AND gates.
[LOG] Size after ABC: 1571 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.83003/8 sec (0.068477/0 sec, 0.079753/0 sec, 0.238647/0 sec, 1.49608/2 sec, 0.466864/0 sec, 0.375289/1 sec, 0.706693/0 sec, 1.15443/2 sec, 3.2438/3 sec )
[LOG] Nr of iterations: 589 (15, 24, 34, 43, 41, 16, 214, 195, 7 )
[LOG] Total clause computation time: 1.23275/1 sec (0.037783/0.037783 sec, 0.042058/0.042058 sec, 0.045426/0.045426 sec, 0.040012/0.040012 sec, 0.03626/0.03626 sec, 0.041129/0.041129 sec, 0.16072/0.16072 sec, 0.746103/0.746103 sec, 0.083263/0.083263 sec )
[LOG] Total clause minimization time: 6.56206/7 sec (0.026318/0.026318 sec, 0.034557/0.034557 sec, 0.190197/0.190197 sec, 1.4533/1.4533 sec, 0.428341/0.428341 sec, 0.332491/0.332491 sec, 0.539063/0.539063 sec, 0.399346/0.399346 sec, 3.15845/3.15845 sec )
[LOG] Total clause size reduction: 22040 --> 2826 (532 --> 48, 874 --> 72, 1254 --> 118, 1596 --> 152, 1520 --> 159, 570 --> 43, 8094 --> 1209, 7372 --> 1015, 228 --> 10 )
[LOG] Average clause size reduction: 37.4194 --> 4.79796 (35.4667 --> 3.2, 36.4167 --> 3, 36.8824 --> 3.47059, 37.1163 --> 3.53488, 37.0732 --> 3.87805, 35.625 --> 2.6875, 37.8224 --> 5.64953, 37.8051 --> 5.20513, 32.5714 --> 1.42857 )
[LOG] Overall execution time: 7.94834 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.33 sec (Real time) / 8.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.25 sec (Real time) / 5.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1825 7 30 1 1779
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 17.531 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1828 new AND gates.
[LOG] Size before ABC: 3476 AND gates.
[LOG] Size after ABC: 1828 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.3938/18 sec (0.30704/1 sec, 0.421697/0 sec, 0.496082/1 sec, 2.44408/2 sec, 1.11312/1 sec, 1.24219/1 sec, 2.41954/3 sec, 2.95213/3 sec, 2.15835/2 sec, 3.83959/4 sec )
[LOG] Nr of iterations: 798 (7, 57, 87, 108, 110, 122, 12, 25, 121, 149 )
[LOG] Total clause computation time: 1.53603/2 sec (0.059607/0.059607 sec, 0.079776/0.079776 sec, 0.279149/0.279149 sec, 0.14061/0.14061 sec, 0.095471/0.095471 sec, 0.097033/0.097033 sec, 0.234501/0.234501 sec, 0.087861/0.087861 sec, 0.270325/0.270325 sec, 0.191696/0.191696 sec )
[LOG] Total clause minimization time: 15.79/16 sec (0.240508/0.240508 sec, 0.335318/0.335318 sec, 0.209725/0.209725 sec, 2.29531/2.29531 sec, 1.00966/1.00966 sec, 1.13797/1.13797 sec, 2.18232/2.18232 sec, 2.86119/2.86119 sec, 1.88039/1.88039 sec, 3.63759/3.63759 sec )
[LOG] Total clause size reduction: 33096 --> 3476 (252 --> 11, 2352 --> 200, 3612 --> 363, 4494 --> 477, 4578 --> 495, 5082 --> 623, 462 --> 36, 1008 --> 112, 5040 --> 496, 6216 --> 663 )
[LOG] Average clause size reduction: 41.4737 --> 4.35589 (36 --> 1.57143, 41.2632 --> 3.50877, 41.5172 --> 4.17241, 41.6111 --> 4.41667, 41.6182 --> 4.5, 41.6557 --> 5.10656, 38.5 --> 3, 40.32 --> 4.48, 41.6529 --> 4.09917, 41.7181 --> 4.44966 )
[LOG] Overall execution time: 17.5343 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.99 sec (Real time) / 17.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.53 sec (Real time) / 7.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 2124 8 33 1 2073
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 61.4573 sec CPU time.
[LOG] Relation determinization time: 64 sec real time.
[LOG] Final circuit size: 11946 new AND gates.
[LOG] Size before ABC: 24892 AND gates.
[LOG] Size after ABC: 11946 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 61.232/61 sec (0.792646/0 sec, 0.714018/1 sec, 0.739279/1 sec, 3.99469/4 sec, 6.12246/6 sec, 2.20177/2 sec, 5.5204/6 sec, 2.27183/2 sec, 4.29902/4 sec, 2.66429/3 sec, 6.60429/7 sec, 25.3073/25 sec )
[LOG] Nr of iterations: 3378 (9, 45, 85, 121, 187, 119, 137, 10, 25, 83, 115, 2442 )
[LOG] Total clause computation time: 6.82472/8 sec (0.069628/0.069628 sec, 0.105538/0.105538 sec, 0.092579/0.092579 sec, 0.218494/0.218494 sec, 0.277396/0.277396 sec, 0.140295/0.140295 sec, 0.137355/0.137355 sec, 0.11205/0.11205 sec, 0.098677/0.098677 sec, 1.43982/1.43982 sec, 0.862277/0.862277 sec, 3.27062/3.27062 sec )
[LOG] Total clause minimization time: 53.9595/51 sec (0.697888/0.697888 sec, 0.590605/0.590605 sec, 0.63175/0.63175 sec, 3.76113/3.76113 sec, 5.82657/5.82657 sec, 2.04801/2.04801 sec, 5.37118/5.37118 sec, 2.15549/2.15549 sec, 4.19579/4.19579 sec, 1.21587/1.21587 sec, 5.73049/5.73049 sec, 21.7347/21.7347 sec )
[LOG] Total clause size reduction: 158202 --> 24892 (376 --> 25, 2068 --> 155, 3948 --> 368, 5640 --> 561, 8742 --> 849, 5546 --> 500, 6392 --> 657, 423 --> 34, 1128 --> 98, 3854 --> 400, 5358 --> 576, 114727 --> 20669 )
[LOG] Average clause size reduction: 46.833 --> 7.36886 (41.7778 --> 2.77778, 45.9556 --> 3.44444, 46.4471 --> 4.32941, 46.6116 --> 4.63636, 46.7487 --> 4.54011, 46.605 --> 4.20168, 46.6569 --> 4.79562, 42.3 --> 3.4, 45.12 --> 3.92, 46.4337 --> 4.81928, 46.5913 --> 5.0087, 46.9808 --> 8.46396 )
[LOG] Overall execution time: 61.4614 sec CPU time.
[LOG] Overall execution time: 64 sec real time.
Synthesis time: 63.74 sec (Real time) / 61.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.17 sec (Real time) / 9.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 101.06 sec (Real time) / 100.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 12286 9 37 1 12228
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 197.245 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 19158 new AND gates.
[LOG] Size before ABC: 43734 AND gates.
[LOG] Size after ABC: 19158 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 196.864/197 sec (3.06827/3 sec, 1.34389/1 sec, 1.33724/2 sec, 1.86657/2 sec, 10.6606/10 sec, 3.08981/3 sec, 16.9471/17 sec, 19.2571/20 sec, 15.3907/15 sec, 13.6709/14 sec, 8.34904/8 sec, 19.506/20 sec, 82.3765/82 sec )
[LOG] Nr of iterations: 5180 (8, 50, 114, 118, 118, 168, 220, 273, 28, 22, 270, 1102, 2689 )
[LOG] Total clause computation time: 27.9074/24 sec (0.102383/0.102383 sec, 0.277112/0.277112 sec, 0.34327/0.34327 sec, 0.16156/0.16156 sec, 0.390267/0.390267 sec, 0.235741/0.235741 sec, 0.558109/0.558109 sec, 0.395092/0.395092 sec, 3.57271/3.57271 sec, 3.05972/3.05972 sec, 0.697379/0.697379 sec, 1.82234/1.82234 sec, 16.2917/16.2917 sec )
[LOG] Total clause minimization time: 167.644/171 sec (2.91116/2.91116 sec, 1.03069/1.03069 sec, 0.965625/0.965625 sec, 1.68118/1.68118 sec, 10.2496/10.2496 sec, 2.8279/2.8279 sec, 16.3615/16.3615 sec, 18.8329/18.8329 sec, 11.8096/11.8096 sec, 10.6045/10.6045 sec, 7.61058/7.61058 sec, 17.4827/17.4827 sec, 65.2762/65.2762 sec )
[LOG] Total clause size reduction: 263517 --> 43734 (357 --> 11, 2499 --> 198, 5763 --> 546, 5967 --> 581, 5967 --> 548, 8517 --> 816, 11169 --> 1261, 13872 --> 1497, 1377 --> 218, 1071 --> 113, 13719 --> 1665, 56151 --> 11048, 137088 --> 25232 )
[LOG] Average clause size reduction: 50.872 --> 8.44286 (44.625 --> 1.375, 49.98 --> 3.96, 50.5526 --> 4.78947, 50.5678 --> 4.92373, 50.5678 --> 4.64407, 50.6964 --> 4.85714, 50.7682 --> 5.73182, 50.8132 --> 5.48352, 49.1786 --> 7.78571, 48.6818 --> 5.13636, 50.8111 --> 6.16667, 50.9537 --> 10.0254, 50.981 --> 9.38341 )
[LOG] Overall execution time: 197.25 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 201.43 sec (Real time) / 197.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.94 sec (Real time) / 11.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 225.59 sec (Real time) / 224.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 19543 10 40 1 19480
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 984.05 sec CPU time.
[LOG] Relation determinization time: 1000 sec real time.
[LOG] Final circuit size: 47819 new AND gates.
[LOG] Size before ABC: 116856 AND gates.
[LOG] Size after ABC: 47819 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 983.62/986 sec (6.06556/6 sec, 1.45501/2 sec, 1.94238/1 sec, 2.39032/3 sec, 2.01335/2 sec, 4.31487/4 sec, 22.8501/23 sec, 28.7711/29 sec, 38.7514/39 sec, 39.4635/39 sec, 45.232/46 sec, 14.8262/15 sec, 150.14/150 sec, 625.405/627 sec )
[LOG] Nr of iterations: 12381 (14, 61, 105, 113, 143, 201, 247, 435, 36, 474, 14, 508, 5360, 4670 )
[LOG] Total clause computation time: 385.55/401 sec (0.175739/0.175739 sec, 0.219239/0.219239 sec, 0.510798/0.510798 sec, 0.216402/0.216402 sec, 0.251319/0.251319 sec, 0.305546/0.305546 sec, 2.62629/2.62629 sec, 1.18123/1.18123 sec, 11.1323/11.1323 sec, 0.885805/0.885805 sec, 4.56998/4.56998 sec, 1.59761/1.59761 sec, 43.4421/43.4421 sec, 318.436/318.436 sec )
[LOG] Total clause minimization time: 591.88/582 sec (5.77522/5.77522 sec, 1.16257/1.16257 sec, 1.38374/1.38374 sec, 2.13759/2.13759 sec, 1.72658/1.72658 sec, 3.97142/3.97142 sec, 20.1795/20.1795 sec, 27.5281/27.5281 sec, 27.605/27.605 sec, 38.5083/38.5083 sec, 40.6537/40.6537 sec, 13.125/13.125 sec, 104.963/104.963 sec, 303.16/303.16 sec )
[LOG] Total clause size reduction: 680185 --> 116856 (715 --> 39, 3300 --> 274, 5720 --> 437, 6160 --> 487, 7810 --> 699, 11000 --> 1146, 13530 --> 1364, 23870 --> 3230, 1925 --> 325, 26015 --> 3270, 715 --> 44, 27885 --> 3966, 294745 --> 55940, 256795 --> 45635 )
[LOG] Average clause size reduction: 54.9378 --> 9.43833 (51.0714 --> 2.78571, 54.0984 --> 4.4918, 54.4762 --> 4.1619, 54.5133 --> 4.30973, 54.6154 --> 4.88811, 54.7264 --> 5.70149, 54.7773 --> 5.52227, 54.8736 --> 7.42529, 53.4722 --> 9.02778, 54.884 --> 6.89873, 51.0714 --> 3.14286, 54.8917 --> 7.80709, 54.9897 --> 10.4366, 54.9882 --> 9.77195 )
[LOG] Overall execution time: 984.055 sec CPU time.
[LOG] Overall execution time: 1000 sec real time.
Synthesis time: 1000.36 sec (Real time) / 982.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.10 sec (Real time) / 17.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1400.72 sec (Real time) / 1396.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 48245 11 43 1 48177
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 429.815 sec CPU time.
[LOG] Relation determinization time: 435 sec real time.
[LOG] Final circuit size: 18211 new AND gates.
[LOG] Size before ABC: 39810 AND gates.
[LOG] Size after ABC: 18211 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 429.329/430 sec (11.0103/11 sec, 2.63625/2 sec, 2.13864/2 sec, 19.054/20 sec, 11.5176/11 sec, 5.07323/5 sec, 24.428/25 sec, 31.9722/32 sec, 30.6825/30 sec, 42.6645/43 sec, 42.1937/43 sec, 10.3269/10 sec, 47.5867/48 sec, 57.6442/57 sec, 90.3997/91 sec )
[LOG] Nr of iterations: 5478 (9, 69, 94, 118, 128, 144, 247, 338, 58, 352, 19, 652, 944, 993, 1313 )
[LOG] Total clause computation time: 42.4415/46 sec (0.318906/0.318906 sec, 0.905763/0.905763 sec, 0.285676/0.285676 sec, 0.761265/0.761265 sec, 0.312185/0.312185 sec, 0.344589/0.344589 sec, 0.992696/0.992696 sec, 1.01992/1.01992 sec, 0.531625/0.531625 sec, 1.14086/1.14086 sec, 15.9426/15.9426 sec, 0.902679/0.902679 sec, 3.016/3.016 sec, 5.1182/5.1182 sec, 10.8486/10.8486 sec )
[LOG] Total clause minimization time: 384.726/381 sec (10.4078/10.4078 sec, 1.5572/1.5572 sec, 1.7549/1.7549 sec, 18.2265/18.2265 sec, 11.1511/11.1511 sec, 4.68589/4.68589 sec, 23.3862/23.3862 sec, 30.8879/30.8879 sec, 30.127/30.127 sec, 41.4616/41.4616 sec, 26.2388/26.2388 sec, 9.30658/9.30658 sec, 44.3426/44.3426 sec, 52.1809/52.1809 sec, 79.0113/79.0113 sec )
[LOG] Total clause size reduction: 322317 --> 39810 (472 --> 30, 4012 --> 300, 5487 --> 393, 6903 --> 529, 7493 --> 502, 8437 --> 557, 14514 --> 1418, 19883 --> 2089, 3363 --> 631, 20709 --> 2356, 1062 --> 123, 38409 --> 4929, 55637 --> 7428, 58528 --> 7873, 77408 --> 10652 )
[LOG] Average clause size reduction: 58.8384 --> 7.26725 (52.4444 --> 3.33333, 58.1449 --> 4.34783, 58.3723 --> 4.18085, 58.5 --> 4.48305, 58.5391 --> 3.92188, 58.5903 --> 3.86806, 58.7611 --> 5.74089, 58.8254 --> 6.18047, 57.9828 --> 10.8793, 58.8324 --> 6.69318, 55.8947 --> 6.47368, 58.9095 --> 7.55982, 58.9375 --> 7.86864, 58.9406 --> 7.9285, 58.9551 --> 8.11272 )
[LOG] Overall execution time: 429.821 sec CPU time.
[LOG] Overall execution time: 435 sec real time.
Synthesis time: 434.49 sec (Real time) / 428.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.47 sec (Real time) / 10.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 195.22 sec (Real time) / 194.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 18679 12 46 1 18606
=====================  genbuf9b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9865.36 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 8492.94 sec CPU time.
[LOG] Relation determinization time: 8537 sec real time.
[LOG] Final circuit size: 183665 new AND gates.
[LOG] Size before ABC: 446096 AND gates.
[LOG] Size after ABC: 183665 AND gates.
[LOG] Time for optimizing with ABC: 25 seconds.
[LOG] Total time for all control signals: 8491.78/8511 sec (16.978/17 sec, 43.3088/44 sec, 15.5123/15 sec, 16.4454/17 sec, 15.0036/15 sec, 63.1589/63 sec, 3.55764/4 sec, 17.5804/17 sec, 31.9527/32 sec, 24.6604/25 sec, 118.97/119 sec, 112.808/113 sec, 290.033/291 sec, 133.398/134 sec, 448.643/449 sec, 684.572/687 sec, 820.634/822 sec, 5634.56/5647 sec )
[LOG] Nr of iterations: 35991 (46, 628, 8, 58, 40, 92, 98, 298, 284, 446, 1020, 879, 2541, 131, 145, 7407, 3481, 18389 )
[LOG] Total clause computation time: 2186.34/2236 sec (2.7593/2.7593 sec, 4.17947/4.17947 sec, 2.73771/2.73771 sec, 2.67049/2.67049 sec, 1.26311/1.26311 sec, 0.836993/0.836993 sec, 0.548762/0.548762 sec, 0.789022/0.789022 sec, 0.726089/0.726089 sec, 1.00144/1.00144 sec, 14.7254/14.7254 sec, 56.508/56.508 sec, 16.3549/16.3549 sec, 1.60535/1.60535 sec, 1.64747/1.64747 sec, 347.415/347.415 sec, 283.763/283.763 sec, 1446.81/1446.81 sec )
[LOG] Total clause minimization time: 6240.24/6207 sec (12.2601/12.2601 sec, 37.886/37.886 sec, 12.1446/12.1446 sec, 13.3846/13.3846 sec, 13.5233/13.5233 sec, 62.1919/62.1919 sec, 2.92645/2.92645 sec, 16.6941/16.6941 sec, 31.1428/31.1428 sec, 23.5352/23.5352 sec, 104.014/104.014 sec, 55.9939/55.9939 sec, 272.714/272.714 sec, 131.682/131.682 sec, 446.88/446.88 sec, 331.027/331.027 sec, 531.073/531.073 sec, 4141.17/4141.17 sec )
[LOG] Total clause size reduction: 2446164 --> 446096 (3060 --> 216, 42636 --> 8867, 476 --> 14, 3876 --> 749, 2652 --> 387, 6188 --> 316, 6596 --> 342, 20196 --> 1634, 19244 --> 1984, 30260 --> 2992, 69292 --> 10254, 59704 --> 7300, 172720 --> 28529, 8840 --> 523, 9792 --> 616, 503608 --> 82999, 236640 --> 33448, 1250384 --> 264926 )
[LOG] Average clause size reduction: 67.966 --> 12.3947 (66.5217 --> 4.69565, 67.8917 --> 14.1194, 59.5 --> 1.75, 66.8276 --> 12.9138, 66.3 --> 9.675, 67.2609 --> 3.43478, 67.3061 --> 3.4898, 67.7718 --> 5.48322, 67.7606 --> 6.98592, 67.8475 --> 6.70852, 67.9333 --> 10.0529, 67.9226 --> 8.30489, 67.9732 --> 11.2275, 67.4809 --> 3.99237, 67.531 --> 4.24828, 67.9908 --> 11.2055, 67.9805 --> 9.60873, 67.9963 --> 14.4068 )
[LOG] Overall execution time: 8492.95 sec CPU time.
[LOG] Overall execution time: 8537 sec real time.
Synthesis time: 8536.96 sec (Real time) / 8439.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 57.21 sec (Real time) / 56.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.12 sec (Real time) / 9973.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 184225 14 53 1 184140
=====================  genbuf11b4y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9854.59 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9855.38 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9878.20 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9938.28 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9970.56 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9968.88 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.169893 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 199 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133556/0 sec (0.023145/0 sec, 0.018447/0 sec, 0.02435/0 sec, 0.01934/0 sec, 0.027756/0 sec, 0.020518/0 sec )
[LOG] Nr of iterations: 78 (10, 14, 21, 2, 26, 5 )
[LOG] Total clause computation time: 0.088187/0 sec (0.017557/0.017557 sec, 0.011677/0.011677 sec, 0.012832/0.012832 sec, 0.01426/0.01426 sec, 0.016425/0.016425 sec, 0.015436/0.015436 sec )
[LOG] Total clause minimization time: 0.040554/0 sec (0.004521/0.004521 sec, 0.005899/0.005899 sec, 0.010668/0.010668 sec, 0.004459/0.004459 sec, 0.010502/0.010502 sec, 0.004505/0.004505 sec )
[LOG] Total clause size reduction: 2088 --> 198 (261 --> 19, 377 --> 29, 580 --> 72, 29 --> 0, 725 --> 71, 116 --> 7 )
[LOG] Average clause size reduction: 26.7692 --> 2.53846 (26.1 --> 1.9, 26.9286 --> 2.07143, 27.619 --> 3.42857, 14.5 --> 0, 27.8846 --> 2.73077, 23.2 --> 1.4 )
[LOG] Overall execution time: 0.171831 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 298 5 23 1 265
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.16041 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 434 new AND gates.
[LOG] Size before ABC: 745 AND gates.
[LOG] Size after ABC: 434 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.09165/1 sec (0.063595/0 sec, 0.050646/0 sec, 0.070465/0 sec, 0.154004/0 sec, 0.129891/0 sec, 0.407845/1 sec, 0.215202/0 sec )
[LOG] Nr of iterations: 232 (13, 17, 33, 33, 34, 93, 9 )
[LOG] Total clause computation time: 0.256868/0 sec (0.043936/0.043936 sec, 0.029165/0.029165 sec, 0.032949/0.032949 sec, 0.034928/0.034928 sec, 0.032671/0.032671 sec, 0.049442/0.049442 sec, 0.033777/0.033777 sec )
[LOG] Total clause minimization time: 0.823068/1 sec (0.017659/0.017659 sec, 0.019921/0.019921 sec, 0.035883/0.035883 sec, 0.117482/0.117482 sec, 0.095899/0.095899 sec, 0.35587/0.35587 sec, 0.180354/0.180354 sec )
[LOG] Total clause size reduction: 7425 --> 745 (396 --> 26, 528 --> 42, 1056 --> 112, 1056 --> 109, 1089 --> 103, 3036 --> 339, 264 --> 14 )
[LOG] Average clause size reduction: 32.0043 --> 3.21121 (30.4615 --> 2, 31.0588 --> 2.47059, 32 --> 3.39394, 32 --> 3.30303, 32.0294 --> 3.02941, 32.6452 --> 3.64516, 29.3333 --> 1.55556 )
[LOG] Overall execution time: 1.16272 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.37 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 641 6 26 1 602
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 10.397 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1743 new AND gates.
[LOG] Size before ABC: 3217 AND gates.
[LOG] Size after ABC: 1743 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.2498/10 sec (0.782651/0 sec, 0.732302/1 sec, 0.64693/1 sec, 0.415883/0 sec, 0.396762/1 sec, 0.413474/0 sec, 1.1801/1 sec, 1.53792/2 sec, 4.14374/4 sec )
[LOG] Nr of iterations: 670 (15, 24, 48, 36, 58, 14, 246, 222, 7 )
[LOG] Total clause computation time: 1.12255/1 sec (0.051759/0.051759 sec, 0.051798/0.051798 sec, 0.051937/0.051937 sec, 0.055159/0.055159 sec, 0.057298/0.057298 sec, 0.053935/0.053935 sec, 0.11083/0.11083 sec, 0.569344/0.569344 sec, 0.120487/0.120487 sec )
[LOG] Total clause minimization time: 9.0767/9 sec (0.724671/0.724671 sec, 0.67586/0.67586 sec, 0.590214/0.590214 sec, 0.356994/0.356994 sec, 0.335836/0.335836 sec, 0.357424/0.357424 sec, 1.05966/1.05966 sec, 0.955397/0.955397 sec, 4.02063/4.02063 sec )
[LOG] Total clause size reduction: 25118 --> 3217 (532 --> 43, 874 --> 96, 1786 --> 167, 1330 --> 117, 2166 --> 245, 494 --> 36, 9310 --> 1383, 8398 --> 1116, 228 --> 14 )
[LOG] Average clause size reduction: 37.4896 --> 4.80149 (35.4667 --> 2.86667, 36.4167 --> 4, 37.2083 --> 3.47917, 36.9444 --> 3.25, 37.3448 --> 4.22414, 35.2857 --> 2.57143, 37.8455 --> 5.62195, 37.8288 --> 5.02703, 32.5714 --> 2 )
[LOG] Overall execution time: 10.4 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.82 sec (Real time) / 10.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.23 sec (Real time) / 7.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 1989 7 30 1 1943
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 113.164 sec CPU time.
[LOG] Relation determinization time: 114 sec real time.
[LOG] Final circuit size: 3797 new AND gates.
[LOG] Size before ABC: 7810 AND gates.
[LOG] Size after ABC: 3797 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 112.756/113 sec (2.57863/2 sec, 3.60094/4 sec, 1.93098/2 sec, 16.3482/16 sec, 7.08475/7 sec, 4.19075/5 sec, 14.1829/14 sec, 27.3811/27 sec, 5.07462/5 sec, 30.3831/31 sec )
[LOG] Nr of iterations: 1525 (8, 129, 102, 119, 217, 265, 63, 77, 273, 272 )
[LOG] Total clause computation time: 13.0759/12 sec (0.104509/0.104509 sec, 0.256289/0.256289 sec, 0.240286/0.240286 sec, 0.577008/0.577008 sec, 0.361567/0.361567 sec, 0.360045/0.360045 sec, 0.447151/0.447151 sec, 0.364398/0.364398 sec, 0.603747/0.603747 sec, 9.76088/9.76088 sec )
[LOG] Total clause minimization time: 99.3886/101 sec (2.45269/2.45269 sec, 3.31484/3.31484 sec, 1.6665/1.6665 sec, 15.7423/15.7423 sec, 6.68475/6.68475 sec, 3.79545/3.79545 sec, 13.7233/13.7233 sec, 27.0039/27.0039 sec, 4.4308/4.4308 sec, 20.574/20.574 sec )
[LOG] Total clause size reduction: 63630 --> 7810 (294 --> 15, 5376 --> 616, 4242 --> 474, 4956 --> 563, 9072 --> 1131, 11088 --> 1441, 2604 --> 309, 3192 --> 400, 11424 --> 1447, 11382 --> 1414 )
[LOG] Average clause size reduction: 41.7246 --> 5.12131 (36.75 --> 1.875, 41.6744 --> 4.77519, 41.5882 --> 4.64706, 41.6471 --> 4.73109, 41.8065 --> 5.21198, 41.8415 --> 5.43774, 41.3333 --> 4.90476, 41.4545 --> 5.19481, 41.8462 --> 5.30037, 41.8456 --> 5.19853 )
[LOG] Overall execution time: 113.169 sec CPU time.
[LOG] Overall execution time: 114 sec real time.
Synthesis time: 114.16 sec (Real time) / 112.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.18 sec (Real time) / 2.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 73.65 sec (Real time) / 73.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 4083 8 33 1 4032
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 524.968 sec CPU time.
[LOG] Relation determinization time: 533 sec real time.
[LOG] Final circuit size: 28961 new AND gates.
[LOG] Size before ABC: 63947 AND gates.
[LOG] Size after ABC: 28961 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 523.877/526 sec (17.8388/18 sec, 5.02288/5 sec, 14.1676/15 sec, 12.4951/12 sec, 11.7037/12 sec, 34.8618/35 sec, 18.8779/19 sec, 32.0038/32 sec, 13.1347/13 sec, 41.2718/41 sec, 66.616/67 sec, 255.883/257 sec )
[LOG] Nr of iterations: 7680 (5, 154, 180, 228, 278, 319, 587, 57, 60, 231, 283, 5298 )
[LOG] Total clause computation time: 166.906/168 sec (0.223518/0.223518 sec, 0.909714/0.909714 sec, 0.736741/0.736741 sec, 1.83746/1.83746 sec, 0.966703/0.966703 sec, 1.21588/1.21588 sec, 1.63329/1.63329 sec, 10.9323/10.9323 sec, 1.54696/1.54696 sec, 12.5611/12.5611 sec, 26.6639/26.6639 sec, 107.678/107.678 sec )
[LOG] Total clause minimization time: 353.723/353 sec (17.4697/17.4697 sec, 3.98037/3.98037 sec, 13.3234/13.3234 sec, 10.5409/10.5409 sec, 10.6108/10.6108 sec, 33.5274/33.5274 sec, 17.0614/17.0614 sec, 21.0386/21.0386 sec, 11.5574/11.5574 sec, 28.6292/28.6292 sec, 39.8627/39.8627 sec, 146.121/146.121 sec )
[LOG] Total clause size reduction: 360396 --> 63947 (188 --> 7, 7191 --> 895, 8413 --> 961, 10669 --> 1406, 13019 --> 1723, 14946 --> 1925, 27542 --> 4234, 2632 --> 291, 2773 --> 374, 10810 --> 1706, 13254 --> 1887, 248959 --> 48538 )
[LOG] Average clause size reduction: 46.9266 --> 8.32643 (37.6 --> 1.4, 46.6948 --> 5.81169, 46.7389 --> 5.33889, 46.7939 --> 6.16667, 46.8309 --> 6.19784, 46.8527 --> 6.03448, 46.9199 --> 7.21295, 46.1754 --> 5.10526, 46.2167 --> 6.23333, 46.7965 --> 7.38528, 46.8339 --> 6.66784, 46.9911 --> 9.16157 )
[LOG] Overall execution time: 524.975 sec CPU time.
[LOG] Overall execution time: 533 sec real time.
Synthesis time: 532.27 sec (Real time) / 523.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.91 sec (Real time) / 14.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1616.09 sec (Real time) / 1611.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 29291 9 37 1 29233
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 2920.32 sec CPU time.
[LOG] Relation determinization time: 2948 sec real time.
[LOG] Final circuit size: 67683 new AND gates.
[LOG] Size before ABC: 158289 AND gates.
[LOG] Size after ABC: 67683 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 2917.01/2924 sec (20.4607/20 sec, 45.4833/46 sec, 61.2115/61 sec, 39.0038/40 sec, 88.8941/89 sec, 111.931/112 sec, 188.616/189 sec, 87.8733/88 sec, 104.268/105 sec, 123.937/124 sec, 136.565/137 sec, 307.738/308 sec, 1601.03/1605 sec )
[LOG] Nr of iterations: 17293 (9, 569, 231, 301, 424, 546, 926, 1415, 48, 59, 653, 3193, 8919 )
[LOG] Total clause computation time: 1100.3/1104 sec (3.86375/3.86375 sec, 4.71096/4.71096 sec, 33.3896/33.3896 sec, 3.7375/3.7375 sec, 4.435/4.435 sec, 5.87285/5.87285 sec, 7.626/7.626 sec, 8.93067/8.93067 sec, 12.042/12.042 sec, 5.656/5.656 sec, 61.6271/61.6271 sec, 105.961/105.961 sec, 842.447/842.447 sec )
[LOG] Total clause minimization time: 1796.79/1798 sec (16.0028/16.0028 sec, 40.0147/40.0147 sec, 27.4352/27.4352 sec, 34.8623/34.8623 sec, 83.9783/83.9783 sec, 105.496/105.496 sec, 180.122/180.122 sec, 78.0463/78.0463 sec, 92.1413/92.1413 sec, 118.202/118.202 sec, 74.4624/74.4624 sec, 199.15/199.15 sec, 746.877/746.877 sec )
[LOG] Total clause size reduction: 881280 --> 158289 (408 --> 17, 28968 --> 4308, 11730 --> 1173, 15300 --> 1534, 21573 --> 2449, 27795 --> 3377, 47175 --> 6606, 72114 --> 11007, 2397 --> 283, 2958 --> 403, 33252 --> 4636, 162792 --> 31466, 454818 --> 91030 )
[LOG] Average clause size reduction: 50.9617 --> 9.15336 (45.3333 --> 1.88889, 50.9104 --> 7.57118, 50.7792 --> 5.07792, 50.8306 --> 5.09635, 50.8797 --> 5.77594, 50.9066 --> 6.18498, 50.9449 --> 7.13391, 50.964 --> 7.7788, 49.9375 --> 5.89583, 50.1356 --> 6.83051, 50.9219 --> 7.09954, 50.984 --> 9.85468, 50.9943 --> 10.2063 )
[LOG] Overall execution time: 2920.33 sec CPU time.
[LOG] Overall execution time: 2948 sec real time.
Synthesis time: 2948.20 sec (Real time) / 2908.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.88 sec (Real time) / 28.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8617.12 sec (Real time) / 8593.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 68055 10 40 1 67992
=====================  genbuf7f7y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9889.08 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9865.46 sec (User CPU time)
Timeout: 1
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9808.16 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9777.90 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.98959 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1504 new AND gates.
[LOG] Size before ABC: 2964 AND gates.
[LOG] Size after ABC: 1504 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.89473/6 sec (0.101815/0 sec, 0.113057/0 sec, 0.491855/0 sec, 0.485912/1 sec, 0.750746/1 sec, 0.901671/1 sec, 1.17495/1 sec, 1.87473/2 sec )
[LOG] Nr of iterations: 461 (6, 25, 68, 6, 107, 10, 110, 129 )
[LOG] Total clause computation time: 1.07761/2 sec (0.075971/0.075971 sec, 0.054313/0.054313 sec, 0.051499/0.051499 sec, 0.050418/0.050418 sec, 0.068514/0.068514 sec, 0.520001/0.520001 sec, 0.114279/0.114279 sec, 0.142617/0.142617 sec )
[LOG] Total clause minimization time: 4.78592/4 sec (0.021288/0.021288 sec, 0.055027/0.055027 sec, 0.436477/0.436477 sec, 0.433536/0.433536 sec, 0.67802/0.67802 sec, 0.379913/0.379913 sec, 1.05588/1.05588 sec, 1.72578/1.72578 sec )
[LOG] Total clause size reduction: 16308 --> 2964 (180 --> 12, 864 --> 199, 2412 --> 366, 180 --> 13, 3816 --> 657, 324 --> 39, 3924 --> 822, 4608 --> 856 )
[LOG] Average clause size reduction: 35.3753 --> 6.4295 (30 --> 2, 34.56 --> 7.96, 35.4706 --> 5.38235, 30 --> 2.16667, 35.6636 --> 6.14019, 32.4 --> 3.9, 35.6727 --> 7.47273, 35.7209 --> 6.63566 )
[LOG] Overall execution time: 5.99194 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.35 sec (Real time) / 6.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.49 sec (Real time) / 5.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1724 7 28 1 1681
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 43.6337 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 2567 new AND gates.
[LOG] Size before ABC: 4864 AND gates.
[LOG] Size after ABC: 2567 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.3503/44 sec (1.48141/2 sec, 2.28551/2 sec, 1.25747/1 sec, 4.19473/5 sec, 1.29931/1 sec, 5.89093/6 sec, 2.65216/3 sec, 8.57154/8 sec, 4.89081/5 sec, 10.8265/11 sec )
[LOG] Nr of iterations: 769 (8, 63, 8, 94, 8, 147, 122, 146, 94, 79 )
[LOG] Total clause computation time: 9.65287/8 sec (0.891511/0.891511 sec, 0.965326/0.965326 sec, 0.772068/0.772068 sec, 2.61107/2.61107 sec, 0.780502/0.780502 sec, 0.185708/0.185708 sec, 0.257399/0.257399 sec, 0.228798/0.228798 sec, 2.29023/2.29023 sec, 0.670267/0.670267 sec )
[LOG] Total clause minimization time: 33.5628/35 sec (0.562916/0.562916 sec, 1.29924/1.29924 sec, 0.475861/0.475861 sec, 1.57083/1.57083 sec, 0.513682/0.513682 sec, 5.69197/5.69197 sec, 2.38321/2.38321 sec, 8.32993/8.32993 sec, 2.58982/2.58982 sec, 10.1454/10.1454 sec )
[LOG] Total clause size reduction: 33396 --> 4864 (308 --> 22, 2728 --> 561, 308 --> 14, 4092 --> 575, 308 --> 17, 6424 --> 689, 5324 --> 901, 6380 --> 731, 4092 --> 633, 3432 --> 721 )
[LOG] Average clause size reduction: 43.4278 --> 6.3251 (38.5 --> 2.75, 43.3016 --> 8.90476, 38.5 --> 1.75, 43.5319 --> 6.11702, 38.5 --> 2.125, 43.7007 --> 4.68707, 43.6393 --> 7.38525, 43.6986 --> 5.00685, 43.5319 --> 6.73404, 43.443 --> 9.12658 )
[LOG] Overall execution time: 43.6371 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.23 sec (Real time) / 43.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.47 sec (Real time) / 1.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.06 sec (Real time) / 51.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2857 9 34 1 2804
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1184.45 sec CPU time.
[LOG] Relation determinization time: 1198 sec real time.
[LOG] Final circuit size: 44668 new AND gates.
[LOG] Size before ABC: 100847 AND gates.
[LOG] Size after ABC: 44668 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 1183.82/1186 sec (17.7076/17 sec, 5.12952/5 sec, 21.8493/22 sec, 9.80724/10 sec, 23.7017/24 sec, 8.01086/8 sec, 3.48745/3 sec, 15.743/16 sec, 76.6305/77 sec, 196.249/197 sec, 805.501/807 sec )
[LOG] Nr of iterations: 10019 (7, 51, 13, 179, 7, 426, 18, 1008, 2344, 1760, 4206 )
[LOG] Total clause computation time: 672.7/681 sec (6.32712/6.32712 sec, 3.90036/3.90036 sec, 5.16219/5.16219 sec, 0.580538/0.580538 sec, 21.3803/21.3803 sec, 2.99911/2.99911 sec, 0.841836/0.841836 sec, 1.56052/1.56052 sec, 13.2233/13.2233 sec, 71.3374/71.3374 sec, 545.387/545.387 sec )
[LOG] Total clause minimization time: 506.212/499 sec (11.2933/11.2933 sec, 1.17147/1.17147 sec, 16.6597/16.6597 sec, 9.17208/9.17208 sec, 2.30785/2.30785 sec, 4.94849/4.94849 sec, 2.63557/2.63557 sec, 14.0416/14.0416 sec, 62.8393/62.8393 sec, 124.094/124.094 sec, 257.049/257.049 sec )
[LOG] Total clause size reduction: 500400 --> 100847 (300 --> 22, 2500 --> 411, 600 --> 40, 8900 --> 1246, 300 --> 15, 21250 --> 2829, 850 --> 93, 50350 --> 8823, 117150 --> 23279, 87950 --> 17273, 210250 --> 46816 )
[LOG] Average clause size reduction: 49.9451 --> 10.0656 (42.8571 --> 3.14286, 49.0196 --> 8.05882, 46.1538 --> 3.07692, 49.7207 --> 6.96089, 42.8571 --> 2.14286, 49.8826 --> 6.64085, 47.2222 --> 5.16667, 49.9504 --> 8.75298, 49.9787 --> 9.93131, 49.9716 --> 9.8142, 49.9881 --> 11.1308 )
[LOG] Overall execution time: 1184.45 sec CPU time.
[LOG] Overall execution time: 1198 sec real time.
Synthesis time: 1198.09 sec (Real time) / 1167.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.23 sec (Real time) / 17.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5799.11 sec (Real time) / 5780.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 45007 11 38 1 44947
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 471.825 sec CPU time.
[LOG] Relation determinization time: 474 sec real time.
[LOG] Final circuit size: 8208 new AND gates.
[LOG] Size before ABC: 16379 AND gates.
[LOG] Size after ABC: 8208 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 470.969/472 sec (12.725/12 sec, 9.78693/10 sec, 32.2201/32 sec, 36.0674/37 sec, 63.1422/63 sec, 24.6969/25 sec, 17.801/18 sec, 35.8396/35 sec, 47.3101/48 sec, 57.4677/57 sec, 50.6916/51 sec, 42.6838/43 sec, 40.5368/41 sec )
[LOG] Nr of iterations: 2239 (82, 104, 616, 104, 212, 187, 192, 353, 331, 13, 13, 24, 8 )
[LOG] Total clause computation time: 156.361/156 sec (8.13248/8.13248 sec, 1.9408/1.9408 sec, 12.5391/12.5391 sec, 18.4236/18.4236 sec, 16.6085/16.6085 sec, 1.11495/1.11495 sec, 1.37424/1.37424 sec, 13.324/13.324 sec, 33.5374/33.5374 sec, 24.434/24.434 sec, 3.472/3.472 sec, 7.51155/7.51155 sec, 13.9488/13.9488 sec )
[LOG] Total clause minimization time: 312.663/314 sec (4.20879/4.20879 sec, 7.60278/7.60278 sec, 19.2701/19.2701 sec, 17.5286/17.5286 sec, 46.4021/46.4021 sec, 23.4597/23.4597 sec, 16.3045/16.3045 sec, 22.3384/22.3384 sec, 13.6157/13.6157 sec, 33.0107/33.0107 sec, 47.1997/47.1997 sec, 35.1499/35.1499 sec, 26.5717/26.5717 sec )
[LOG] Total clause size reduction: 126882 --> 16379 (4617 --> 622, 5871 --> 484, 35055 --> 5280, 5871 --> 929, 12027 --> 1132, 10602 --> 987, 10887 --> 1031, 20064 --> 3341, 18810 --> 2406, 684 --> 26, 684 --> 31, 1311 --> 92, 399 --> 18 )
[LOG] Average clause size reduction: 56.669 --> 7.31532 (56.3049 --> 7.58537, 56.4519 --> 4.65385, 56.9075 --> 8.57143, 56.4519 --> 8.93269, 56.7311 --> 5.33962, 56.6952 --> 5.27807, 56.7031 --> 5.36979, 56.8385 --> 9.46459, 56.8278 --> 7.26888, 52.6154 --> 2, 52.6154 --> 2.38462, 54.625 --> 3.83333, 49.875 --> 2.25 )
[LOG] Overall execution time: 471.831 sec CPU time.
[LOG] Overall execution time: 474 sec real time.
Synthesis time: 474.45 sec (Real time) / 466.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.37 sec (Real time) / 7.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 473.59 sec (Real time) / 471.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 8622 13 43 1 8553
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 845.956 sec CPU time.
[LOG] Relation determinization time: 851 sec real time.
[LOG] Final circuit size: 12296 new AND gates.
[LOG] Size before ABC: 25476 AND gates.
[LOG] Size after ABC: 12296 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 844.951/847 sec (68.8453/69 sec, 22.093/22 sec, 66.3195/67 sec, 26.4279/26 sec, 50.1156/51 sec, 46.4614/46 sec, 81.3792/82 sec, 95.9573/96 sec, 80.0315/80 sec, 101.493/102 sec, 72.5529/73 sec, 72.2694/72 sec, 39.9993/40 sec, 21.0053/21 sec )
[LOG] Nr of iterations: 3412 (209, 145, 1022, 66, 308, 250, 314, 260, 251, 549, 12, 9, 13, 4 )
[LOG] Total clause computation time: 304.654/310 sec (53.1759/53.1759 sec, 11.1247/11.1247 sec, 14.5264/14.5264 sec, 16.2963/16.2963 sec, 2.25961/2.25961 sec, 1.99749/1.99749 sec, 26.6296/26.6296 sec, 2.51108/2.51108 sec, 32.7907/32.7907 sec, 28.5449/28.5449 sec, 38.121/38.121 sec, 38.017/38.017 sec, 22.7719/22.7719 sec, 15.8879/15.8879 sec )
[LOG] Total clause minimization time: 536.003/532 sec (14.7004/14.7004 sec, 10.4448/10.4448 sec, 50.7615/50.7615 sec, 9.96104/9.96104 sec, 47.6021/47.6021 sec, 44.2686/44.2686 sec, 54.4719/54.4719 sec, 93.2052/93.2052 sec, 47.0837/47.0837 sec, 72.5727/72.5727 sec, 34.4012/34.4012 sec, 34.2285/34.2285 sec, 17.203/17.203 sec, 5.09787/5.09787 sec )
[LOG] Total clause size reduction: 214074 --> 25476 (13104 --> 1738, 9072 --> 679, 64323 --> 9192, 4095 --> 551, 19341 --> 1779, 15687 --> 1432, 19719 --> 1716, 16317 --> 1442, 15750 --> 2201, 34524 --> 4666, 693 --> 21, 504 --> 15, 756 --> 39, 189 --> 5 )
[LOG] Average clause size reduction: 62.7415 --> 7.46659 (62.6986 --> 8.31579, 62.5655 --> 4.68276, 62.9384 --> 8.99413, 62.0455 --> 8.34848, 62.7955 --> 5.77597, 62.748 --> 5.728, 62.7994 --> 5.46497, 62.7577 --> 5.54615, 62.749 --> 8.76892, 62.8852 --> 8.49909, 57.75 --> 1.75, 56 --> 1.66667, 58.1538 --> 3, 47.25 --> 1.25 )
[LOG] Overall execution time: 845.962 sec CPU time.
[LOG] Overall execution time: 851 sec real time.
Synthesis time: 850.35 sec (Real time) / 838.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.82 sec (Real time) / 8.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 726.83 sec (Real time) / 724.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 12767 15 47 1 12691
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1440.77 sec CPU time.
[LOG] Relation determinization time: 1447 sec real time.
[LOG] Final circuit size: 12108 new AND gates.
[LOG] Size before ABC: 25113 AND gates.
[LOG] Size after ABC: 12108 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1439.22/1443 sec (184.443/185 sec, 78.6387/79 sec, 105.558/105 sec, 62.8678/63 sec, 35.8332/36 sec, 87.0346/88 sec, 87.0443/87 sec, 61.2211/61 sec, 67.3951/68 sec, 116.931/117 sec, 229.562/230 sec, 50.6242/51 sec, 113.761/114 sec, 93.715/94 sec, 64.5956/65 sec )
[LOG] Nr of iterations: 3514 (205, 174, 694, 83, 239, 219, 245, 239, 281, 275, 829, 9, 8, 10, 4 )
[LOG] Total clause computation time: 633.162/623 sec (114.393/114.393 sec, 52.3713/52.3713 sec, 33.8322/33.8322 sec, 31.1377/31.1377 sec, 3.54237/3.54237 sec, 2.56177/2.56177 sec, 2.82084/2.82084 sec, 2.4995/2.4995 sec, 2.68493/2.68493 sec, 33.1645/33.1645 sec, 156.702/156.702 sec, 12.3607/12.3607 sec, 67.127/67.127 sec, 84.7121/84.7121 sec, 33.2523/33.2523 sec )
[LOG] Total clause minimization time: 797.512/807 sec (67.2746/67.2746 sec, 24.9162/24.9162 sec, 70.1014/70.1014 sec, 31.3602/31.3602 sec, 31.9163/31.9163 sec, 84.2029/84.2029 sec, 83.97/83.97 sec, 58.4919/58.4919 sec, 64.4073/64.4073 sec, 83.5187/83.5187 sec, 72.23/72.23 sec, 38.2291/38.2291 sec, 46.6023/46.6023 sec, 8.97318/8.97318 sec, 31.3181/31.3181 sec )
[LOG] Total clause size reduction: 244930 --> 25113 (14280 --> 1764, 12110 --> 815, 48510 --> 6085, 5740 --> 691, 16660 --> 1255, 15260 --> 1177, 17080 --> 1344, 16660 --> 1338, 19600 --> 1499, 19180 --> 2645, 57960 --> 6427, 560 --> 21, 490 --> 13, 630 --> 34, 210 --> 5 )
[LOG] Average clause size reduction: 69.7012 --> 7.14656 (69.6585 --> 8.60488, 69.5977 --> 4.68391, 69.8991 --> 8.76801, 69.1566 --> 8.3253, 69.7071 --> 5.25105, 69.6804 --> 5.37443, 69.7143 --> 5.48571, 69.7071 --> 5.59833, 69.7509 --> 5.33452, 69.7455 --> 9.61818, 69.9156 --> 7.75271, 62.2222 --> 2.33333, 61.25 --> 1.625, 63 --> 3.4, 52.5 --> 1.25 )
[LOG] Overall execution time: 1440.78 sec CPU time.
[LOG] Overall execution time: 1447 sec real time.
Synthesis time: 1446.72 sec (Real time) / 1427.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.99 sec (Real time) / 7.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1108.90 sec (Real time) / 1105.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 12641 17 52 1 12557
=====================  amba8c7y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9941.97 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9942.83 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9958.74 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.51951 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1887 new AND gates.
[LOG] Size before ABC: 3600 AND gates.
[LOG] Size after ABC: 1886 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.3923/7 sec (0.349165/1 sec, 0.617277/0 sec, 0.508526/1 sec, 0.507321/0 sec, 0.820939/1 sec, 0.602865/1 sec, 1.41202/1 sec, 1.57418/2 sec )
[LOG] Nr of iterations: 549 (7, 24, 59, 7, 125, 9, 139, 179 )
[LOG] Total clause computation time: 1.71356/2 sec (0.318089/0.318089 sec, 0.063384/0.063384 sec, 0.062507/0.062507 sec, 0.066059/0.066059 sec, 0.083647/0.083647 sec, 0.201106/0.201106 sec, 0.635098/0.635098 sec, 0.28367/0.28367 sec )
[LOG] Total clause minimization time: 4.63538/5 sec (0.025027/0.025027 sec, 0.549529/0.549529 sec, 0.441508/0.441508 sec, 0.43906/0.43906 sec, 0.731885/0.731885 sec, 0.399739/0.399739 sec, 0.769529/0.769529 sec, 1.2791/1.2791 sec )
[LOG] Total clause size reduction: 21099 --> 3600 (234 --> 19, 897 --> 178, 2262 --> 338, 234 --> 16, 4836 --> 794, 312 --> 37, 5382 --> 1049, 6942 --> 1169 )
[LOG] Average clause size reduction: 38.4317 --> 6.55738 (33.4286 --> 2.71429, 37.375 --> 7.41667, 38.339 --> 5.72881, 33.4286 --> 2.28571, 38.688 --> 6.352, 34.6667 --> 4.11111, 38.7194 --> 7.54676, 38.7821 --> 6.53073 )
[LOG] Overall execution time: 6.52241 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.94 sec (Real time) / 6.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.22 sec (Real time) / 8.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2121 7 31 1 2076
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 51.032 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 5949 new AND gates.
[LOG] Size before ABC: 11532 AND gates.
[LOG] Size after ABC: 5949 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 50.7845/51 sec (1.4769/1 sec, 1.49756/2 sec, 4.80037/4 sec, 2.04905/3 sec, 3.97423/4 sec, 5.24908/5 sec, 3.29472/3 sec, 13.0502/13 sec, 4.70648/5 sec, 10.6859/11 sec )
[LOG] Nr of iterations: 1385 (5, 83, 12, 97, 6, 172, 133, 231, 161, 485 )
[LOG] Total clause computation time: 10.4131/10 sec (0.918334/0.918334 sec, 1.07571/1.07571 sec, 0.12221/0.12221 sec, 0.246815/0.246815 sec, 0.991723/0.991723 sec, 0.173736/0.173736 sec, 0.309096/0.309096 sec, 0.388034/0.388034 sec, 0.757197/0.757197 sec, 5.43024/5.43024 sec )
[LOG] Total clause minimization time: 40.1624/40 sec (0.536422/0.536422 sec, 0.400977/0.400977 sec, 4.66941/4.66941 sec, 1.78734/1.78734 sec, 2.97796/2.97796 sec, 5.06078/5.06078 sec, 2.97225/2.97225 sec, 12.6413/12.6413 sec, 3.92878/3.92878 sec, 5.18718/5.18718 sec )
[LOG] Total clause size reduction: 63250 --> 11532 (184 --> 7, 3772 --> 740, 506 --> 35, 4416 --> 680, 230 --> 11, 7866 --> 887, 6072 --> 923, 10580 --> 1314, 7360 --> 1225, 22264 --> 5710 )
[LOG] Average clause size reduction: 45.6679 --> 8.32635 (36.8 --> 1.4, 45.4458 --> 8.91566, 42.1667 --> 2.91667, 45.5258 --> 7.01031, 38.3333 --> 1.83333, 45.7326 --> 5.15698, 45.6541 --> 6.93985, 45.8009 --> 5.68831, 45.7143 --> 7.6087, 45.9052 --> 11.7732 )
[LOG] Overall execution time: 51.0354 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.19 sec (Real time) / 50.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.27 sec (Real time) / 5.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 143.23 sec (Real time) / 142.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 6235 9 36 1 6180
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6452.16 sec CPU time.
[LOG] Relation determinization time: 6478 sec real time.
[LOG] Final circuit size: 105133 new AND gates.
[LOG] Size before ABC: 236337 AND gates.
[LOG] Size after ABC: 105133 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 6450.72/6465 sec (27.8729/28 sec, 32.8596/33 sec, 23.9893/24 sec, 10.0095/10 sec, 28.9035/29 sec, 45.8256/46 sec, 65.6176/66 sec, 87.4414/88 sec, 244.303/245 sec, 701.303/703 sec, 5182.59/5193 sec )
[LOG] Nr of iterations: 20281 (4, 60, 13, 288, 7, 854, 11, 2201, 3913, 2566, 10364 )
[LOG] Total clause computation time: 4172.5/4204 sec (5.23603/5.23603 sec, 9.56649/9.56649 sec, 5.61205/5.61205 sec, 3.0166/3.0166 sec, 0.612563/0.612563 sec, 1.6008/1.6008 sec, 10.1747/10.1747 sec, 6.46803/6.46803 sec, 25.9972/25.9972 sec, 304.048/304.048 sec, 3800.17/3800.17 sec )
[LOG] Total clause minimization time: 2258.71/2250 sec (22.4605/22.4605 sec, 23.1691/23.1691 sec, 18.3182/18.3182 sec, 6.83466/6.83466 sec, 28.2663/28.2663 sec, 44.0678/44.0678 sec, 55.4247/55.4247 sec, 80.3877/80.3877 sec, 216.285/216.285 sec, 394.757/394.757 sec, 1368.74/1368.74 sec )
[LOG] Total clause size reduction: 1094580 --> 236337 (162 --> 5, 3186 --> 553, 648 --> 56, 15498 --> 2246, 324 --> 15, 46062 --> 6586, 540 --> 50, 118800 --> 23421, 211248 --> 45597, 138510 --> 27373, 559602 --> 130435 )
[LOG] Average clause size reduction: 53.9707 --> 11.6531 (40.5 --> 1.25, 53.1 --> 9.21667, 49.8462 --> 4.30769, 53.8125 --> 7.79861, 46.2857 --> 2.14286, 53.9368 --> 7.71194, 49.0909 --> 4.54545, 53.9755 --> 10.6411, 53.9862 --> 11.6527, 53.979 --> 10.6676, 53.9948 --> 12.5854 )
[LOG] Overall execution time: 6452.17 sec CPU time.
[LOG] Overall execution time: 6478 sec real time.
Synthesis time: 6477.98 sec (Real time) / 6349.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 34.30 sec (Real time) / 34.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9971.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 105483 11 42 1 105419
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 968.596 sec CPU time.
[LOG] Relation determinization time: 975 sec real time.
[LOG] Final circuit size: 18883 new AND gates.
[LOG] Size before ABC: 38590 AND gates.
[LOG] Size after ABC: 18883 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 967.834/970 sec (11.8677/12 sec, 33.869/34 sec, 47.2438/47 sec, 34.7862/35 sec, 28.7902/29 sec, 57.9393/58 sec, 190.837/191 sec, 60.5599/61 sec, 140.909/141 sec, 70.0486/70 sec, 119.986/121 sec, 113.841/114 sec, 57.1547/57 sec )
[LOG] Nr of iterations: 4643 (87, 176, 975, 104, 587, 579, 777, 524, 781, 11, 10, 27, 5 )
[LOG] Total clause computation time: 353.798/361 sec (7.81666/7.81666 sec, 2.02427/2.02427 sec, 21.1522/21.1522 sec, 18.5505/18.5505 sec, 2.43045/2.43045 sec, 2.69742/2.69742 sec, 4.10866/4.10866 sec, 8.74953/8.74953 sec, 90.3526/90.3526 sec, 46.4092/46.4092 sec, 56.6633/56.6633 sec, 76.3295/76.3295 sec, 16.5143/16.5143 sec )
[LOG] Total clause minimization time: 610.68/605 sec (3.72167/3.72167 sec, 31.6137/31.6137 sec, 25.474/25.474 sec, 16.1158/16.1158 sec, 25.9986/25.9986 sec, 54.9365/54.9365 sec, 186.309/186.309 sec, 51.4828/51.4828 sec, 50.0293/50.0293 sec, 23.6119/23.6119 sec, 63.2972/63.2972 sec, 37.4765/37.4765 sec, 40.6134/40.6134 sec )
[LOG] Total clause size reduction: 282430 --> 38590 (5246 --> 615, 10675 --> 834, 59414 --> 9447, 6283 --> 910, 35746 --> 3457, 35258 --> 3642, 47336 --> 5218, 31903 --> 6195, 47580 --> 8117, 610 --> 19, 549 --> 21, 1586 --> 108, 244 --> 7 )
[LOG] Average clause size reduction: 60.8292 --> 8.31144 (60.2989 --> 7.06897, 60.6534 --> 4.73864, 60.9374 --> 9.68923, 60.4135 --> 8.75, 60.8961 --> 5.88927, 60.8946 --> 6.29016, 60.9215 --> 6.71557, 60.8836 --> 11.8225, 60.9219 --> 10.3931, 55.4545 --> 1.72727, 54.9 --> 2.1, 58.7407 --> 4, 48.8 --> 1.4 )
[LOG] Overall execution time: 968.602 sec CPU time.
[LOG] Overall execution time: 975 sec real time.
Synthesis time: 974.90 sec (Real time) / 960.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.33 sec (Real time) / 10.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1078.81 sec (Real time) / 1075.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 19300 13 47 1 19227
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1880.82 sec CPU time.
[LOG] Relation determinization time: 1892 sec real time.
[LOG] Final circuit size: 31309 new AND gates.
[LOG] Size before ABC: 65756 AND gates.
[LOG] Size after ABC: 31309 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 1879.9/1884 sec (30.5859/31 sec, 46.9443/47 sec, 84.1625/84 sec, 35.5276/36 sec, 62.0309/62 sec, 112.686/113 sec, 181.565/182 sec, 286.663/287 sec, 272.325/273 sec, 336.079/337 sec, 83.7188/84 sec, 124.94/125 sec, 99.2635/99 sec, 123.409/124 sec )
[LOG] Nr of iterations: 7075 (127, 161, 1200, 51, 581, 569, 1033, 1840, 618, 858, 8, 11, 14, 4 )
[LOG] Total clause computation time: 776.884/781 sec (22.313/22.313 sec, 7.39369/7.39369 sec, 11.0511/11.0511 sec, 14.1186/14.1186 sec, 3.15063/3.15063 sec, 3.79022/3.79022 sec, 71.1401/71.1401 sec, 8.60376/8.60376 sec, 163.762/163.762 sec, 263.38/263.38 sec, 51.273/51.273 sec, 57.9583/57.9583 sec, 30.2304/30.2304 sec, 68.7192/68.7192 sec )
[LOG] Total clause minimization time: 1096.8/1098 sec (7.55169/7.55169 sec, 39.1147/39.1147 sec, 72.0649/72.0649 sec, 21.2669/21.2669 sec, 58.4275/58.4275 sec, 108.512/108.512 sec, 109.872/109.872 sec, 277.052/277.052 sec, 108.017/108.017 sec, 71.9189/71.9189 sec, 32.4073/32.4073 sec, 66.9441/66.9441 sec, 68.9934/68.9934 sec, 54.6581/54.6581 sec )
[LOG] Total clause size reduction: 480148 --> 65756 (8568 --> 948, 10880 --> 729, 81532 --> 12185, 3400 --> 377, 39440 --> 4351, 38624 --> 3862, 70176 --> 8533, 125052 --> 17163, 41956 --> 7765, 58276 --> 9752, 476 --> 13, 680 --> 19, 884 --> 54, 204 --> 5 )
[LOG] Average clause size reduction: 67.8654 --> 9.29413 (67.4646 --> 7.46457, 67.5776 --> 4.52795, 67.9433 --> 10.1542, 66.6667 --> 7.39216, 67.883 --> 7.48881, 67.8805 --> 6.78735, 67.9342 --> 8.26041, 67.963 --> 9.32772, 67.89 --> 12.5647, 67.9207 --> 11.366, 59.5 --> 1.625, 61.8182 --> 1.72727, 63.1429 --> 3.85714, 51 --> 1.25 )
[LOG] Overall execution time: 1880.82 sec CPU time.
[LOG] Overall execution time: 1892 sec real time.
Synthesis time: 1891.91 sec (Real time) / 1862.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.39 sec (Real time) / 12.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2030.03 sec (Real time) / 2023.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 31781 15 52 1 31700
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 6243.69 sec CPU time.
[LOG] Relation determinization time: 6276 sec real time.
[LOG] Final circuit size: 56610 new AND gates.
[LOG] Size before ABC: 123785 AND gates.
[LOG] Size after ABC: 56610 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 6242.13/6258 sec (146.444/147 sec, 56.9781/57 sec, 239.499/240 sec, 149.045/150 sec, 147.013/147 sec, 450.552/452 sec, 373.425/374 sec, 551.071/552 sec, 714.861/717 sec, 494.476/496 sec, 1939.14/1944 sec, 299.321/300 sec, 277.021/278 sec, 281.262/282 sec, 122.024/122 sec )
[LOG] Nr of iterations: 13400 (126, 210, 2128, 164, 871, 998, 1216, 1493, 1917, 1168, 3061, 12, 11, 15, 10 )
[LOG] Total clause computation time: 1915.28/1931 sec (68.2626/68.2626 sec, 26.9998/26.9998 sec, 65.5399/65.5399 sec, 105.634/105.634 sec, 8.10781/8.10781 sec, 8.90486/8.90486 sec, 10.7853/10.7853 sec, 15.148/15.148 sec, 21.3429/21.3429 sec, 182.097/182.097 sec, 889.29/889.29 sec, 194.689/194.689 sec, 177.826/177.826 sec, 73.9682/73.9682 sec, 66.6824/66.6824 sec )
[LOG] Total clause minimization time: 4302.41/4295 sec (76.0441/76.0441 sec, 28.8063/28.8063 sec, 170.599/170.599 sec, 42.9516/42.9516 sec, 137.596/137.596 sec, 440.071/440.071 sec, 360.962/360.962 sec, 533.643/533.643 sec, 690.55/690.55 sec, 310.173/310.173 sec, 1044.89/1044.89 sec, 104.541/104.541 sec, 99.1083/99.1083 sec, 207.204/207.204 sec, 55.2704/55.2704 sec )
[LOG] Total clause size reduction: 1003875 --> 123785 (9375 --> 1303, 15675 --> 1004, 159525 --> 22518, 12225 --> 1578, 65250 --> 5522, 74775 --> 6891, 91125 --> 8840, 111900 --> 11446, 143700 --> 15739, 87525 --> 15596, 229500 --> 33206, 825 --> 36, 750 --> 25, 1050 --> 50, 675 --> 31 )
[LOG] Average clause size reduction: 74.916 --> 9.23769 (74.4048 --> 10.3413, 74.6429 --> 4.78095, 74.9648 --> 10.5818, 74.5427 --> 9.62195, 74.9139 --> 6.33984, 74.9248 --> 6.90481, 74.9383 --> 7.26974, 74.9498 --> 7.66644, 74.9609 --> 8.21022, 74.9358 --> 13.3527, 74.9755 --> 10.8481, 68.75 --> 3, 68.1818 --> 2.27273, 70 --> 3.33333, 67.5 --> 3.1 )
[LOG] Overall execution time: 6243.69 sec CPU time.
[LOG] Overall execution time: 6276 sec real time.
Synthesis time: 6276.41 sec (Real time) / 6174.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.74 sec (Real time) / 16.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7588.48 sec (Real time) / 7566.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 57137 17 57 1 57048
=====================  amba9b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9912.06 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9959.59 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 7.56554 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 2231 new AND gates.
[LOG] Size before ABC: 4305 AND gates.
[LOG] Size after ABC: 2231 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.44122/7 sec (0.300151/0 sec, 0.504462/1 sec, 0.534067/0 sec, 0.42486/1 sec, 0.920642/1 sec, 1.17655/1 sec, 1.47992/1 sec, 2.10058/2 sec )
[LOG] Nr of iterations: 637 (4, 34, 54, 5, 152, 8, 194, 186 )
[LOG] Total clause computation time: 3.52277/3 sec (0.276769/0.276769 sec, 0.063946/0.063946 sec, 0.057215/0.057215 sec, 0.04936/0.04936 sec, 0.460341/0.460341 sec, 0.885311/0.885311 sec, 0.744068/0.744068 sec, 0.98576/0.98576 sec )
[LOG] Total clause minimization time: 3.87055/4 sec (0.017254/0.017254 sec, 0.435623/0.435623 sec, 0.47239/0.47239 sec, 0.373295/0.373295 sec, 0.453518/0.453518 sec, 0.289305/0.289305 sec, 0.727305/0.727305 sec, 1.10186/1.10186 sec )
[LOG] Total clause size reduction: 24531 --> 4305 (117 --> 5, 1287 --> 286, 2067 --> 282, 156 --> 8, 5889 --> 1001, 273 --> 22, 7527 --> 1436, 7215 --> 1265 )
[LOG] Average clause size reduction: 38.5102 --> 6.75824 (29.25 --> 1.25, 37.8529 --> 8.41176, 38.2778 --> 5.22222, 31.2 --> 1.6, 38.7434 --> 6.58553, 34.125 --> 2.75, 38.799 --> 7.40206, 38.7903 --> 6.80108 )
[LOG] Overall execution time: 7.56832 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.04 sec (Real time) / 7.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.31 sec (Real time) / 8.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2458 7 31 1 2412
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 378 sec CPU time.
[LOG] Relation determinization time: 384 sec real time.
[LOG] Final circuit size: 22271 new AND gates.
[LOG] Size before ABC: 47919 AND gates.
[LOG] Size after ABC: 22271 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 377.355/379 sec (15.0905/15 sec, 5.60619/6 sec, 18.6129/19 sec, 30.1739/30 sec, 28.1913/28 sec, 32.6603/33 sec, 23.512/24 sec, 36.5486/36 sec, 48.7402/49 sec, 138.219/139 sec )
[LOG] Nr of iterations: 4878 (9, 101, 7, 209, 8, 447, 193, 657, 1202, 2045 )
[LOG] Total clause computation time: 106.622/112 sec (0.994669/0.994669 sec, 4.41001/4.41001 sec, 0.572563/0.572563 sec, 1.54995/1.54995 sec, 10.5829/10.5829 sec, 1.43904/1.43904 sec, 2.66044/2.66044 sec, 2.3724/2.3724 sec, 7.44129/7.44129 sec, 74.5988/74.5988 sec )
[LOG] Total clause minimization time: 269.007/264 sec (14.0236/14.0236 sec, 1.13729/1.13729 sec, 18.015/18.015 sec, 28.5682/28.5682 sec, 17.5955/17.5955 sec, 31.1293/31.1293 sec, 20.8025/20.8025 sec, 34.0297/34.0297 sec, 40.9556/40.9556 sec, 62.7504/62.7504 sec )
[LOG] Total clause size reduction: 228796 --> 47919 (376 --> 28, 4700 --> 951, 282 --> 13, 9776 --> 1458, 329 --> 20, 20962 --> 2896, 9024 --> 1708, 30832 --> 4761, 56447 --> 9986, 96068 --> 26098 )
[LOG] Average clause size reduction: 46.9036 --> 9.82349 (41.7778 --> 3.11111, 46.5347 --> 9.41584, 40.2857 --> 1.85714, 46.7751 --> 6.97608, 41.125 --> 2.5, 46.8949 --> 6.47875, 46.7565 --> 8.84974, 46.9285 --> 7.24658, 46.9609 --> 8.30782, 46.977 --> 12.7619 )
[LOG] Overall execution time: 378.005 sec CPU time.
[LOG] Overall execution time: 384 sec real time.
Synthesis time: 384.26 sec (Real time) / 376.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.43 sec (Real time) / 13.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2412.70 sec (Real time) / 2404.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 22556 9 37 1 22500
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9854.80 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9901.02 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9830.38 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9679.97 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001609/0 sec (0.001609/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001202/0 sec (0.001202/0.001202 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.01386 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.083918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009949/0 sec (0.009949/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.008304/0 sec (0.008304/0.008304 sec )
[LOG] Total clause minimization time: 0.001044/0 sec (0.001044/0.001044 sec )
[LOG] Total clause size reduction: 440 --> 9 (440 --> 9 )
[LOG] Average clause size reduction: 73.3333 --> 1.5 (73.3333 --> 1.5 )
[LOG] Overall execution time: 0.087869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.148397 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019512/0 sec (0.019512/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.015447/0 sec (0.015447/0.015447 sec )
[LOG] Total clause minimization time: 0.003122/0 sec (0.003122/0.003122 sec )
[LOG] Total clause size reduction: 1370 --> 19 (1370 --> 19 )
[LOG] Average clause size reduction: 124.545 --> 1.72727 (124.545 --> 1.72727 )
[LOG] Overall execution time: 0.155265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 886 3 133 1 749
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002606/0 sec (0.002606/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001941/0 sec (0.001941/0.001941 sec )
[LOG] Total clause minimization time: 0.000212/0 sec (0.000212/0.000212 sec )
[LOG] Total clause size reduction: 204 --> 4 (204 --> 4 )
[LOG] Average clause size reduction: 51 --> 1 (51 --> 1 )
[LOG] Overall execution time: 0.023958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.232064 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015314/0 sec (0.015314/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.012839/0 sec (0.012839/0.012839 sec )
[LOG] Total clause minimization time: 0.001656/0 sec (0.001656/0.001656 sec )
[LOG] Total clause size reduction: 1392 --> 16 (1392 --> 16 )
[LOG] Average clause size reduction: 107.077 --> 1.23077 (107.077 --> 1.23077 )
[LOG] Overall execution time: 0.237496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.211007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015364/0 sec (0.015364/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.011342/0 sec (0.011342/0.011342 sec )
[LOG] Total clause minimization time: 0.003053/0 sec (0.003053/0.003053 sec )
[LOG] Total clause size reduction: 1980 --> 16 (1980 --> 16 )
[LOG] Average clause size reduction: 152.308 --> 1.23077 (152.308 --> 1.23077 )
[LOG] Overall execution time: 0.219729 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 976 3 161 1 811
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004556/0 sec (0.004556/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.003739/0 sec (0.003739/0.003739 sec )
[LOG] Total clause minimization time: 0.000385/0 sec (0.000385/0.000385 sec )
[LOG] Total clause size reduction: 300 --> 5 (300 --> 5 )
[LOG] Average clause size reduction: 50 --> 0.833333 (50 --> 0.833333 )
[LOG] Overall execution time: 0.026471 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.136666 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013921/0 sec (0.013921/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.011066/0 sec (0.011066/0.011066 sec )
[LOG] Total clause minimization time: 0.002115/0 sec (0.002115/0.002115 sec )
[LOG] Total clause size reduction: 1326 --> 14 (1326 --> 14 )
[LOG] Average clause size reduction: 94.7143 --> 1 (94.7143 --> 1 )
[LOG] Overall execution time: 0.141414 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000658/0 sec (0.000658/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000541/0 sec (0.000541/0.000541 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001024/0 sec (0.001024/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000877/0 sec (0.000877/0.000877 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006231 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007635 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001681/0 sec (0.001681/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001366/0 sec (0.001366/0.001366 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (8.7e-05/8.7e-05 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.009031 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.027281 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003007/0 sec (0.003007/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002537/0 sec (0.002537/0.002537 sec )
[LOG] Total clause minimization time: 0.000132/0 sec (0.000132/0.000132 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.0295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.022425 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004617/0 sec (0.004135/0 sec, 0.000482/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003697/0 sec (0.003644/0.003644 sec, 5.3e-05/5.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.045529 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007635/0 sec (0.006859/0 sec, 0.000776/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.006151/0 sec (0.006074/0.006074 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05043 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009474 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000563/0 sec (0.000301/0 sec, 0.000262/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (1.3e-05/1.3e-05 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.015501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000794/0 sec (0.000419/0 sec, 0.000375/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 5.1e-05/0 sec (1.6e-05/1.6e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017926 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002869 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000571/0 sec (0.000571/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000431/0 sec (0.000431/0.000431 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.003649 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004043 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000726/0 sec (0.000726/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000549/0 sec (0.000549/0.000549 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.004992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019697 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007032/0 sec (0.002397/0 sec, 0.004635/0 sec )
[LOG] Nr of iterations: 11 (4, 7 )
[LOG] Total clause computation time: 0.005399/0 sec (0.001805/0.001805 sec, 0.003594/0.003594 sec )
[LOG] Total clause minimization time: 0.001037/0 sec (0.000284/0.000284 sec, 0.000753/0.000753 sec )
[LOG] Total clause size reduction: 351 --> 18 (117 --> 6, 234 --> 12 )
[LOG] Average clause size reduction: 31.9091 --> 1.63636 (29.25 --> 1.5, 33.4286 --> 1.71429 )
[LOG] Overall execution time: 0.021211 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 206 2 36 1 167
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.053417 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015395/0 sec (0.004608/0 sec, 0.010787/0 sec )
[LOG] Nr of iterations: 17 (4, 13 )
[LOG] Total clause computation time: 0.011538/0 sec (0.003659/0.003659 sec, 0.007879/0.007879 sec )
[LOG] Total clause minimization time: 0.002912/0 sec (0.000502/0.000502 sec, 0.00241/0.00241 sec )
[LOG] Total clause size reduction: 990 --> 30 (198 --> 6, 792 --> 24 )
[LOG] Average clause size reduction: 58.2353 --> 1.76471 (49.5 --> 1.5, 60.9231 --> 1.84615 )
[LOG] Overall execution time: 0.055867 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 344 2 63 1 278
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004809/0 sec (0.002224/0 sec, 0.002585/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.003496/0 sec (0.001749/0.001749 sec, 0.001747/0.001747 sec )
[LOG] Total clause minimization time: 0.00078/0 sec (0.000195/0.000195 sec, 0.000585/0.000585 sec )
[LOG] Total clause size reduction: 248 --> 14 (62 --> 2, 186 --> 12 )
[LOG] Average clause size reduction: 24.8 --> 1.4 (20.6667 --> 0.666667, 26.5714 --> 1.71429 )
[LOG] Overall execution time: 0.015093 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 189 2 28 1 157
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.036089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008651/0 sec (0.003827/0 sec, 0.004824/0 sec )
[LOG] Nr of iterations: 12 (3, 9 )
[LOG] Total clause computation time: 0.005958/0 sec (0.00301/0.00301 sec, 0.002948/0.002948 sec )
[LOG] Total clause minimization time: 0.00191/0 sec (0.000406/0.000406 sec, 0.001504/0.001504 sec )
[LOG] Total clause size reduction: 520 --> 18 (104 --> 2, 416 --> 16 )
[LOG] Average clause size reduction: 43.3333 --> 1.5 (34.6667 --> 0.666667, 46.2222 --> 1.77778 )
[LOG] Overall execution time: 0.03815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 307 2 49 1 254
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01494/0 sec (0.003934/0 sec, 0.004962/0 sec, 0.006044/0 sec )
[LOG] Nr of iterations: 22 (3, 8, 11 )
[LOG] Total clause computation time: 0.010501/0 sec (0.00321/0.00321 sec, 0.003598/0.003598 sec, 0.003693/0.003693 sec )
[LOG] Total clause minimization time: 0.003241/0 sec (0.000281/0.000281 sec, 0.000971/0.000971 sec, 0.001989/0.001989 sec )
[LOG] Total clause size reduction: 760 --> 47 (80 --> 2, 280 --> 10, 400 --> 35 )
[LOG] Average clause size reduction: 34.5455 --> 2.13636 (26.6667 --> 0.666667, 35 --> 1.25, 36.3636 --> 3.18182 )
[LOG] Overall execution time: 0.030569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 278 3 36 1 236
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.084267 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028747/0 sec (0.009137/0 sec, 0.010755/0 sec, 0.008855/0 sec )
[LOG] Nr of iterations: 13 (2, 5, 6 )
[LOG] Total clause computation time: 0.022948/0 sec (0.007813/0.007813 sec, 0.008758/0.008758 sec, 0.006377/0.006377 sec )
[LOG] Total clause minimization time: 0.003956/0 sec (0.000621/0.000621 sec, 0.001382/0.001382 sec, 0.001953/0.001953 sec )
[LOG] Total clause size reduction: 670 --> 22 (67 --> 1, 268 --> 7, 335 --> 14 )
[LOG] Average clause size reduction: 51.5385 --> 1.69231 (33.5 --> 0.5, 53.6 --> 1.4, 55.8333 --> 2.33333 )
[LOG] Overall execution time: 0.087091 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 424 3 63 1 357
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.42106 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 336 new AND gates.
[LOG] Size before ABC: 980 AND gates.
[LOG] Size after ABC: 336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.62884/1 sec (0.522381/0 sec, 0.514421/1 sec, 0.592033/0 sec )
[LOG] Nr of iterations: 216 (148, 13, 55 )
[LOG] Total clause computation time: 0.952753/1 sec (0.083767/0.083767 sec, 0.44308/0.44308 sec, 0.425906/0.425906 sec )
[LOG] Total clause minimization time: 0.658032/0 sec (0.429495/0.429495 sec, 0.06749/0.06749 sec, 0.161047/0.161047 sec )
[LOG] Total clause size reduction: 11715 --> 980 (8085 --> 699, 660 --> 46, 2970 --> 235 )
[LOG] Average clause size reduction: 54.2361 --> 4.53704 (54.6284 --> 4.72297, 50.7692 --> 3.53846, 54 --> 4.27273 )
[LOG] Overall execution time: 2.42596 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.61 sec (Real time) / 2.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 627 2 52 1 570
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 212.871 sec CPU time.
[LOG] Relation determinization time: 214 sec real time.
[LOG] Final circuit size: 5194 new AND gates.
[LOG] Size before ABC: 14916 AND gates.
[LOG] Size after ABC: 5194 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 161.771/162 sec (66.8192/67 sec, 39.5482/39 sec, 55.4039/56 sec )
[LOG] Nr of iterations: 2580 (1889, 342, 349 )
[LOG] Total clause computation time: 39.3624/43 sec (11.5052/11.5052 sec, 13.2856/13.2856 sec, 14.5716/14.5716 sec )
[LOG] Total clause minimization time: 119.493/116 sec (53.7933/53.7933 sec, 25.5808/25.5808 sec, 40.1191/40.1191 sec )
[LOG] Total clause size reduction: 242238 --> 14916 (177472 --> 10142, 32054 --> 2306, 32712 --> 2468 )
[LOG] Average clause size reduction: 93.8907 --> 5.7814 (93.9502 --> 5.36898, 93.7251 --> 6.74269, 93.7307 --> 7.07163 )
[LOG] Overall execution time: 212.954 sec CPU time.
[LOG] Overall execution time: 214 sec real time.
Synthesis time: 214.10 sec (Real time) / 202.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 3.53 sec (Real time) / 3.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 5680 2 91 1 5584
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 34.8377 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 11486 new AND gates.
[LOG] Size before ABC: 25323 AND gates.
[LOG] Size after ABC: 11486 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 33.274/34 sec (0.967561/1 sec, 2.66624/3 sec, 5.80814/6 sec, 23.8321/24 sec )
[LOG] Nr of iterations: 2422 (76, 283, 461, 1602 )
[LOG] Total clause computation time: 4.09305/9 sec (0.139772/0.139772 sec, 0.429761/0.429761 sec, 1.22381/1.22381 sec, 2.2997/2.2997 sec )
[LOG] Total clause minimization time: 28.9038/25 sec (0.814343/0.814343 sec, 2.20936/2.20936 sec, 4.53567/4.53567 sec, 21.3445/21.3445 sec )
[LOG] Total clause size reduction: 331266 --> 25323 (10275 --> 503, 38634 --> 2619, 63020 --> 4939, 219337 --> 17262 )
[LOG] Average clause size reduction: 136.774 --> 10.4554 (135.197 --> 6.61842, 136.516 --> 9.25442, 136.703 --> 10.7137, 136.914 --> 10.7753 )
[LOG] Overall execution time: 34.8473 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.77 sec (Real time) / 34.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 7.17 sec (Real time) / 7.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.75 sec (Real time) / 7.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 12213 3 133 1 12073
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030496 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011822/0 sec (0.00514/0 sec, 0.006682/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.008478/0 sec (0.003336/0.003336 sec, 0.005142/0.005142 sec )
[LOG] Total clause minimization time: 0.002633/0 sec (0.001418/0.001418 sec, 0.001215/0.001215 sec )
[LOG] Total clause size reduction: 585 --> 48 (351 --> 27, 234 --> 21 )
[LOG] Average clause size reduction: 34.4118 --> 2.82353 (35.1 --> 2.7, 33.4286 --> 3 )
[LOG] Overall execution time: 0.032184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 257 2 36 1 218
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.120203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028571/0 sec (0.013566/0 sec, 0.015005/0 sec )
[LOG] Nr of iterations: 23 (15, 8 )
[LOG] Total clause computation time: 0.019962/0 sec (0.009206/0.009206 sec, 0.010756/0.010756 sec )
[LOG] Total clause minimization time: 0.007388/0 sec (0.003682/0.003682 sec, 0.003706/0.003706 sec )
[LOG] Total clause size reduction: 1386 --> 79 (924 --> 41, 462 --> 38 )
[LOG] Average clause size reduction: 60.2609 --> 3.43478 (61.6 --> 2.73333, 57.75 --> 4.75 )
[LOG] Overall execution time: 0.123121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 433 2 63 1 367
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143666 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.038352/0 sec (0.020122/0 sec, 0.009055/0 sec, 0.009175/0 sec )
[LOG] Nr of iterations: 6 (1, 3, 2 )
[LOG] Total clause computation time: 0.033454/0 sec (0.018661/0.018661 sec, 0.007052/0.007052 sec, 0.007741/0.007741 sec )
[LOG] Total clause minimization time: 0.001075/0 sec (0/0 sec, 0.000717/0.000717 sec, 0.000358/0.000358 sec )
[LOG] Total clause size reduction: 297 --> 8 (0 --> 0, 198 --> 5, 99 --> 3 )
[LOG] Average clause size reduction: 49.5 --> 1.33333 (0 --> 0, 66 --> 1.66667, 49.5 --> 1.5 )
[LOG] Overall execution time: 0.150137 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1110 2 96 1 1011
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.444275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.063133/0 sec (0.027245/0 sec, 0.017037/0 sec, 0.018851/0 sec )
[LOG] Nr of iterations: 8 (1, 3, 4 )
[LOG] Total clause computation time: 0.053497/0 sec (0.024725/0.024725 sec, 0.013595/0.013595 sec, 0.015177/0.015177 sec )
[LOG] Total clause minimization time: 0.003173/0 sec (0/0 sec, 0.001329/0.001329 sec, 0.001844/0.001844 sec )
[LOG] Total clause size reduction: 855 --> 13 (0 --> 0, 342 --> 5, 513 --> 8 )
[LOG] Average clause size reduction: 106.875 --> 1.625 (0 --> 0, 114 --> 1.66667, 128.25 --> 2 )
[LOG] Overall execution time: 0.456974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1872 2 168 1 1702
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.158442 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036174/0 sec (0.007696/0 sec, 0.007459/0 sec, 0.010891/0 sec, 0.010128/0 sec )
[LOG] Nr of iterations: 25 (8, 6, 2, 9 )
[LOG] Total clause computation time: 0.030112/0 sec (0.005864/0.005864 sec, 0.005924/0.005924 sec, 0.00998/0.00998 sec, 0.008344/0.008344 sec )
[LOG] Total clause minimization time: 0.003786/0 sec (0.001094/0.001094 sec, 0.000941/0.000941 sec, 0.00043/0.00043 sec, 0.001321/0.001321 sec )
[LOG] Total clause size reduction: 1281 --> 33 (427 --> 10, 305 --> 9, 61 --> 2, 488 --> 12 )
[LOG] Average clause size reduction: 51.24 --> 1.32 (53.375 --> 1.25, 50.8333 --> 1.5, 30.5 --> 1, 54.2222 --> 1.33333 )
[LOG] Overall execution time: 0.161084 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 418 4 56 1 355
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.471399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 272 new AND gates.
[LOG] Size before ABC: 366 AND gates.
[LOG] Size after ABC: 272 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.254655/0 sec (0.033529/0 sec, 0.084613/0 sec, 0.061746/0 sec, 0.074767/0 sec )
[LOG] Nr of iterations: 137 (29, 41, 25, 42 )
[LOG] Total clause computation time: 0.157941/0 sec (0.020073/0.020073 sec, 0.051261/0.051261 sec, 0.042386/0.042386 sec, 0.044221/0.044221 sec )
[LOG] Total clause minimization time: 0.091228/0 sec (0.011941/0.011941 sec, 0.031856/0.031856 sec, 0.018163/0.018163 sec, 0.029268/0.029268 sec )
[LOG] Total clause size reduction: 13699 --> 366 (2884 --> 45, 4120 --> 124, 2472 --> 64, 4223 --> 133 )
[LOG] Average clause size reduction: 99.9927 --> 2.67153 (99.4483 --> 1.55172, 100.488 --> 3.02439, 98.88 --> 2.56, 100.548 --> 3.16667 )
[LOG] Overall execution time: 0.47633 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 870 4 98 1 764
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.193357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022427/0 sec (0.022427/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.014996/0 sec (0.014996/0.014996 sec )
[LOG] Total clause minimization time: 0.00612/0 sec (0.00612/0.00612 sec )
[LOG] Total clause size reduction: 1628 --> 36 (1628 --> 36 )
[LOG] Average clause size reduction: 135.667 --> 3 (135.667 --> 3 )
[LOG] Overall execution time: 0.202355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1252 3 144 1 1104
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.791643 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033551/0 sec (0.033551/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.021918/0 sec (0.021918/0.021918 sec )
[LOG] Total clause minimization time: 0.009374/0 sec (0.009374/0.009374 sec )
[LOG] Total clause size reduction: 3328 --> 20 (3328 --> 20 )
[LOG] Average clause size reduction: 237.714 --> 1.42857 (237.714 --> 1.42857 )
[LOG] Overall execution time: 0.811654 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2121 3 252 1 1865
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015307 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002278/0 sec (0.002278/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001879/0 sec (0.001879/0.001879 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.017088 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.052748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006192/0 sec (0.006192/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.005168/0 sec (0.005168/0.005168 sec )
[LOG] Total clause minimization time: 0.000562/0 sec (0.000562/0.000562 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.055722 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.621064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058591/0 sec (0.027262/0 sec, 0.031329/0 sec )
[LOG] Nr of iterations: 20 (7, 13 )
[LOG] Total clause computation time: 0.038083/0 sec (0.019336/0.019336 sec, 0.018747/0.018747 sec )
[LOG] Total clause minimization time: 0.017175/0 sec (0.006064/0.006064 sec, 0.011111/0.011111 sec )
[LOG] Total clause size reduction: 2952 --> 55 (984 --> 21, 1968 --> 34 )
[LOG] Average clause size reduction: 147.6 --> 2.75 (140.571 --> 3, 151.385 --> 2.61538 )
[LOG] Overall execution time: 0.631676 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1390 4 160 1 1223
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 2.96549 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 231 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216547/0 sec (0.105848/0 sec, 0.110699/0 sec )
[LOG] Nr of iterations: 42 (23, 19 )
[LOG] Total clause computation time: 0.08351/0 sec (0.041981/0.041981 sec, 0.041529/0.041529 sec )
[LOG] Total clause minimization time: 0.126191/0 sec (0.060048/0.060048 sec, 0.066143/0.066143 sec )
[LOG] Total clause size reduction: 11360 --> 231 (6248 --> 102, 5112 --> 129 )
[LOG] Average clause size reduction: 270.476 --> 5.5 (271.652 --> 4.43478, 269.053 --> 6.78947 )
[LOG] Overall execution time: 2.99022 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.14 sec (Real time) / 2.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2445 4 280 1 2157
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.270503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 107 new AND gates.
[LOG] Size before ABC: 202 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.204909/0 sec (0.022281/0 sec, 0.039075/0 sec, 0.026864/0 sec, 0.024289/0 sec, 0.02334/0 sec, 0.022959/0 sec, 0.022027/0 sec, 0.024074/0 sec )
[LOG] Nr of iterations: 70 (16, 31, 6, 1, 4, 4, 3, 5 )
[LOG] Total clause computation time: 0.142433/0 sec (0.013302/0.013302 sec, 0.018334/0.018334 sec, 0.022148/0.022148 sec, 0.023336/0.023336 sec, 0.01455/0.01455 sec, 0.018018/0.018018 sec, 0.015551/0.015551 sec, 0.017194/0.017194 sec )
[LOG] Total clause minimization time: 0.053869/0 sec (0.007192/0.007192 sec, 0.01906/0.01906 sec, 0.003436/0.003436 sec, 0/0 sec, 0.007928/0.007928 sec, 0.004189/0.004189 sec, 0.005793/0.005793 sec, 0.006271/0.006271 sec )
[LOG] Total clause size reduction: 2294 --> 201 (555 --> 45, 1110 --> 121, 185 --> 21, 0 --> 0, 111 --> 3, 111 --> 4, 74 --> 2, 148 --> 5 )
[LOG] Average clause size reduction: 32.7714 --> 2.87143 (34.6875 --> 2.8125, 35.8065 --> 3.90323, 30.8333 --> 3.5, 0 --> 0, 27.75 --> 0.75, 27.75 --> 1, 24.6667 --> 0.666667, 29.6 --> 1 )
[LOG] Overall execution time: 0.272347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 294 13 23 1 251
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.52023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 164 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35619/0 sec (0.032856/0 sec, 0.030237/0 sec, 0.031357/0 sec, 0.037006/0 sec, 0.042373/0 sec, 0.048586/0 sec, 0.032368/0 sec, 0.032409/0 sec, 0.034078/0 sec, 0.03492/0 sec )
[LOG] Nr of iterations: 65 (3, 3, 2, 9, 14, 17, 2, 3, 6, 6 )
[LOG] Total clause computation time: 0.231844/0 sec (0.02403/0.02403 sec, 0.019655/0.019655 sec, 0.018862/0.018862 sec, 0.023265/0.023265 sec, 0.02477/0.02477 sec, 0.028886/0.028886 sec, 0.019263/0.019263 sec, 0.02523/0.02523 sec, 0.023312/0.023312 sec, 0.024571/0.024571 sec )
[LOG] Total clause minimization time: 0.096266/0 sec (0.001602/0.001602 sec, 0.005466/0.005466 sec, 0.008936/0.008936 sec, 0.010665/0.010665 sec, 0.015166/0.015166 sec, 0.017713/0.017713 sec, 0.011705/0.011705 sec, 0.006012/0.006012 sec, 0.00965/0.00965 sec, 0.009351/0.009351 sec )
[LOG] Total clause size reduction: 2365 --> 162 (86 --> 3, 86 --> 3, 43 --> 0, 344 --> 18, 559 --> 44, 688 --> 77, 43 --> 0, 86 --> 2, 215 --> 8, 215 --> 7 )
[LOG] Average clause size reduction: 36.3846 --> 2.49231 (28.6667 --> 1, 28.6667 --> 1, 21.5 --> 0, 38.2222 --> 2, 39.9286 --> 3.14286, 40.4706 --> 4.52941, 21.5 --> 0, 28.6667 --> 0.666667, 35.8333 --> 1.33333, 35.8333 --> 1.16667 )
[LOG] Overall execution time: 0.522808 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 366 15 27 1 316
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 124.952 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 1594 new AND gates.
[LOG] Size before ABC: 3037 AND gates.
[LOG] Size after ABC: 1593 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 123.657/123 sec (1.0292/1 sec, 1.80356/2 sec, 19.9611/20 sec, 14.2866/14 sec, 16.9579/17 sec, 2.89308/3 sec, 26.6192/26 sec, 17.4652/18 sec, 18.8047/19 sec, 3.83612/3 sec )
[LOG] Nr of iterations: 530 (45, 72, 2, 58, 93, 65, 48, 110, 18, 19 )
[LOG] Total clause computation time: 6.04299/4 sec (0.712966/0.712966 sec, 0.417055/0.417055 sec, 0.088071/0.088071 sec, 0.349273/0.349273 sec, 0.549335/0.549335 sec, 1.19211/1.19211 sec, 0.360767/0.360767 sec, 1.18284/1.18284 sec, 0.652729/0.652729 sec, 0.537842/0.537842 sec )
[LOG] Total clause minimization time: 117.329/119 sec (0.259271/0.259271 sec, 1.34284/1.34284 sec, 19.8445/19.8445 sec, 13.9101/13.9101 sec, 16.3813/16.3813 sec, 1.67991/1.67991 sec, 26.2385/26.2385 sec, 16.2555/16.2555 sec, 18.135/18.135 sec, 3.28205/3.28205 sec )
[LOG] Total clause size reduction: 25480 --> 3036 (2156 --> 245, 3479 --> 465, 49 --> 0, 2793 --> 305, 4508 --> 742, 3136 --> 399, 2303 --> 154, 5341 --> 606, 833 --> 54, 882 --> 66 )
[LOG] Average clause size reduction: 48.0755 --> 5.7283 (47.9111 --> 5.44444, 48.3194 --> 6.45833, 24.5 --> 0, 48.1552 --> 5.25862, 48.4731 --> 7.97849, 48.2462 --> 6.13846, 47.9792 --> 3.20833, 48.5545 --> 5.50909, 46.2778 --> 3, 46.4211 --> 3.47368 )
[LOG] Overall execution time: 124.958 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 125.39 sec (Real time) / 124.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.63 sec (Real time) / 7.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1905 18 30 1 1848
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.101829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023803/0 sec (0.012152/0 sec, 0.011651/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.020195/0 sec (0.010146/0.010146 sec, 0.010049/0.010049 sec )
[LOG] Total clause minimization time: 0.000914/0 sec (0.000481/0.000481 sec, 0.000433/0.000433 sec )
[LOG] Total clause size reduction: 500 --> 5 (200 --> 2, 300 --> 3 )
[LOG] Average clause size reduction: 71.4286 --> 0.714286 (66.6667 --> 0.666667, 75 --> 0.75 )
[LOG] Overall execution time: 0.109296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.495793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.121346/0 sec (0.031404/0 sec, 0.044235/0 sec, 0.045707/0 sec )
[LOG] Nr of iterations: 34 (3, 14, 17 )
[LOG] Total clause computation time: 0.084953/0 sec (0.025758/0.025758 sec, 0.031304/0.031304 sec, 0.027891/0.027891 sec )
[LOG] Total clause minimization time: 0.027432/0 sec (0.002018/0.002018 sec, 0.009912/0.009912 sec, 0.015502/0.015502 sec )
[LOG] Total clause size reduction: 4495 --> 78 (290 --> 2, 1885 --> 24, 2320 --> 52 )
[LOG] Average clause size reduction: 132.206 --> 2.29412 (96.6667 --> 0.666667, 134.643 --> 1.71429, 136.471 --> 3.05882 )
[LOG] Overall execution time: 0.509654 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2114 4 140 1 1967
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.292685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0596/0 sec (0.031666/0 sec, 0.027934/0 sec )
[LOG] Nr of iterations: 19 (9, 10 )
[LOG] Total clause computation time: 0.041832/0 sec (0.021593/0.021593 sec, 0.020239/0.020239 sec )
[LOG] Total clause minimization time: 0.013571/0 sec (0.0076/0.0076 sec, 0.005971/0.005971 sec )
[LOG] Total clause size reduction: 2652 --> 36 (1248 --> 20, 1404 --> 16 )
[LOG] Average clause size reduction: 139.579 --> 1.89474 (138.667 --> 2.22222, 140.4 --> 1.6 )
[LOG] Overall execution time: 0.305845 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1683 3 152 1 1526
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.03817 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176461/0 sec (0.064727/0 sec, 0.056648/0 sec, 0.055086/0 sec )
[LOG] Nr of iterations: 30 (11, 8, 11 )
[LOG] Total clause computation time: 0.112126/0 sec (0.039598/0.039598 sec, 0.037173/0.037173 sec, 0.035355/0.035355 sec )
[LOG] Total clause minimization time: 0.047432/0 sec (0.017174/0.017174 sec, 0.013942/0.013942 sec, 0.016316/0.016316 sec )
[LOG] Total clause size reduction: 8127 --> 62 (3010 --> 21, 2107 --> 17, 3010 --> 24 )
[LOG] Average clause size reduction: 270.9 --> 2.06667 (273.636 --> 1.90909, 263.375 --> 2.125, 273.636 --> 2.18182 )
[LOG] Overall execution time: 1.07669 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.49 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3501 4 296 1 3198
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.052064 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00589/0 sec (0.00589/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.004939/0 sec (0.004939/0.004939 sec )
[LOG] Total clause minimization time: 0.000497/0 sec (0.000497/0.000497 sec )
[LOG] Total clause size reduction: 220 --> 7 (220 --> 7 )
[LOG] Average clause size reduction: 44 --> 1.4 (44 --> 1.4 )
[LOG] Overall execution time: 0.054652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.107208 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008392/0 sec (0.008392/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.007347/0 sec (0.007347/0.007347 sec )
[LOG] Total clause minimization time: 0.000475/0 sec (0.000475/0.000475 sec )
[LOG] Total clause size reduction: 216 --> 5 (216 --> 5 )
[LOG] Average clause size reduction: 54 --> 1.25 (54 --> 1.25 )
[LOG] Overall execution time: 0.110572 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 7.48357 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090455/0 sec (0.090455/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.055305/0 sec (0.055305/0.055305 sec )
[LOG] Total clause minimization time: 0.028404/0 sec (0.028404/0.028404 sec )
[LOG] Total clause size reduction: 6239 --> 38 (6239 --> 38 )
[LOG] Average clause size reduction: 346.611 --> 2.11111 (346.611 --> 2.11111 )
[LOG] Overall execution time: 7.53827 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.68 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.09 sec (Real time) / 1.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.10 sec (Real time) / 4.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4547 3 363 1 4180
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 29.4988 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15905/0 sec (0.15905/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.108362/0 sec (0.108362/0.108362 sec )
[LOG] Total clause minimization time: 0.039923/0 sec (0.039923/0.039923 sec )
[LOG] Total clause size reduction: 7320 --> 28 (7320 --> 28 )
[LOG] Average clause size reduction: 457.5 --> 1.75 (457.5 --> 1.75 )
[LOG] Overall execution time: 29.5885 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.75 sec (Real time) / 21.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.63 sec (Real time) / 1.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.37 sec (Real time) / 13.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5990 3 484 1 5502
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.119688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009261/0 sec (0.009261/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.007318/0 sec (0.007318/0.007318 sec )
[LOG] Total clause minimization time: 0.001317/0 sec (0.001317/0.001317 sec )
[LOG] Total clause size reduction: 637 --> 15 (637 --> 15 )
[LOG] Average clause size reduction: 79.625 --> 1.875 (79.625 --> 1.875 )
[LOG] Overall execution time: 0.123871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 577 3 87 1 486
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.221351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013243/0 sec (0.013243/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.011225/0 sec (0.011225/0.011225 sec )
[LOG] Total clause minimization time: 0.001213/0 sec (0.001213/0.001213 sec )
[LOG] Total clause size reduction: 720 --> 8 (720 --> 8 )
[LOG] Average clause size reduction: 102.857 --> 1.14286 (102.857 --> 1.14286 )
[LOG] Overall execution time: 0.227166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.082244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006718/0 sec (0.006718/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.005483/0 sec (0.005483/0.005483 sec )
[LOG] Total clause minimization time: 0.000741/0 sec (0.000741/0.000741 sec )
[LOG] Total clause size reduction: 320 --> 9 (320 --> 9 )
[LOG] Average clause size reduction: 53.3333 --> 1.5 (53.3333 --> 1.5 )
[LOG] Overall execution time: 0.08508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.262644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014371/0 sec (0.014371/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.012039/0 sec (0.012039/0.012039 sec )
[LOG] Total clause minimization time: 0.001434/0 sec (0.001434/0.001434 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.267674 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.52672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016973/0 sec (0.016973/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.013749/0 sec (0.013749/0.013749 sec )
[LOG] Total clause minimization time: 0.002139/0 sec (0.002139/0.002139 sec )
[LOG] Total clause size reduction: 1330 --> 14 (1330 --> 14 )
[LOG] Average clause size reduction: 120.909 --> 1.27273 (120.909 --> 1.27273 )
[LOG] Overall execution time: 0.533521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 868 4 128 1 735
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 9.30573 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069212/0 sec (0.069212/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.052113/0 sec (0.052113/0.052113 sec )
[LOG] Total clause minimization time: 0.011796/0 sec (0.011796/0.011796 sec )
[LOG] Total clause size reduction: 4680 --> 30 (4680 --> 30 )
[LOG] Average clause size reduction: 292.5 --> 1.875 (292.5 --> 1.875 )
[LOG] Overall execution time: 9.34109 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.48 sec (Real time) / 6.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.09 sec (Real time) / 3.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2835 7 304 1 2523
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.225829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028185/0 sec (0.028185/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.017919/0 sec (0.017919/0.017919 sec )
[LOG] Total clause minimization time: 0.009171/0 sec (0.009171/0.009171 sec )
[LOG] Total clause size reduction: 2052 --> 36 (2052 --> 36 )
[LOG] Average clause size reduction: 108 --> 1.89474 (108 --> 1.89474 )
[LOG] Overall execution time: 0.231672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 825 5 108 1 711
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015295 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002669/0 sec (0.002669/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002201/0 sec (0.002201/0.002201 sec )
[LOG] Total clause minimization time: 0.00017/0 sec (0.00017/0.00017 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.017046 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.035667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004441/0 sec (0.004441/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003757/0 sec (0.003757/0.003757 sec )
[LOG] Total clause minimization time: 0.000312/0 sec (0.000312/0.000312 sec )
[LOG] Total clause size reduction: 110 --> 5 (110 --> 5 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (36.6667 --> 1.66667 )
[LOG] Overall execution time: 0.037943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.508198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.026937/0 sec (0.026937/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.019149/0 sec (0.019149/0.019149 sec )
[LOG] Total clause minimization time: 0.006497/0 sec (0.006497/0.006497 sec )
[LOG] Total clause size reduction: 1428 --> 21 (1428 --> 21 )
[LOG] Average clause size reduction: 109.846 --> 1.61538 (109.846 --> 1.61538 )
[LOG] Overall execution time: 0.515572 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1060 2 116 1 941
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.162393 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010208/0 sec (0.010208/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.007788/0 sec (0.007788/0.007788 sec )
[LOG] Total clause minimization time: 0.001777/0 sec (0.001777/0.001777 sec )
[LOG] Total clause size reduction: 355 --> 23 (355 --> 23 )
[LOG] Average clause size reduction: 59.1667 --> 3.83333 (59.1667 --> 3.83333 )
[LOG] Overall execution time: 0.165973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 536 2 68 1 465
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.305099 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014884/0 sec (0.014884/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.012029/0 sec (0.012029/0.012029 sec )
[LOG] Total clause minimization time: 0.00185/0 sec (0.00185/0.00185 sec )
[LOG] Total clause size reduction: 1008 --> 13 (1008 --> 13 )
[LOG] Average clause size reduction: 100.8 --> 1.3 (100.8 --> 1.3 )
[LOG] Overall execution time: 0.311182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093791 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006679/0 sec (0.006679/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.005373/0 sec (0.005373/0.005373 sec )
[LOG] Total clause minimization time: 0.000817/0 sec (0.000817/0.000817 sec )
[LOG] Total clause size reduction: 320 --> 12 (320 --> 12 )
[LOG] Average clause size reduction: 53.3333 --> 2 (53.3333 --> 2 )
[LOG] Overall execution time: 0.096638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.184405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014822/0 sec (0.014822/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.012295/0 sec (0.012295/0.012295 sec )
[LOG] Total clause minimization time: 0.001546/0 sec (0.001546/0.001546 sec )
[LOG] Total clause size reduction: 495 --> 11 (495 --> 11 )
[LOG] Average clause size reduction: 82.5 --> 1.83333 (82.5 --> 1.83333 )
[LOG] Overall execution time: 0.190182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 960 2 96 1 861
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.24996 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033007/1 sec (0.033007/1 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.022859/0 sec (0.022859/0.022859 sec )
[LOG] Total clause minimization time: 0.00817/1 sec (0.00817/0.00817 sec )
[LOG] Total clause size reduction: 1910 --> 20 (1910 --> 20 )
[LOG] Average clause size reduction: 173.636 --> 1.81818 (173.636 --> 1.81818 )
[LOG] Overall execution time: 1.26402 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.39 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.27661 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.017559/0 sec (0.017559/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.013445/0 sec (0.013445/0.013445 sec )
[LOG] Total clause minimization time: 0.002925/0 sec (0.002925/0.002925 sec )
[LOG] Total clause size reduction: 756 --> 16 (756 --> 16 )
[LOG] Average clause size reduction: 94.5 --> 2 (94.5 --> 2 )
[LOG] Overall execution time: 0.283291 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1087 3 104 1 979
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.442416 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014314/0 sec (0.014314/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.013024/0 sec (0.013024/0.013024 sec )
[LOG] Total clause minimization time: 0.000392/0 sec (0.000392/0.000392 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.449329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.14 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.358154 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026244/0 sec (0.026244/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.01949/0 sec (0.01949/0.01949 sec )
[LOG] Total clause minimization time: 0.005427/0 sec (0.005427/0.005427 sec )
[LOG] Total clause size reduction: 1017 --> 21 (1017 --> 21 )
[LOG] Average clause size reduction: 101.7 --> 2.1 (101.7 --> 2.1 )
[LOG] Overall execution time: 0.365504 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1192 4 108 1 1079
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.351386 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055756/0 sec (0.014137/0 sec, 0.019841/0 sec, 0.021778/0 sec )
[LOG] Nr of iterations: 19 (3, 8, 8 )
[LOG] Total clause computation time: 0.040757/0 sec (0.01183/0.01183 sec, 0.012969/0.012969 sec, 0.015958/0.015958 sec )
[LOG] Total clause minimization time: 0.010552/0 sec (0.000684/0.000684 sec, 0.005406/0.005406 sec, 0.004462/0.004462 sec )
[LOG] Total clause size reduction: 2784 --> 39 (348 --> 2, 1218 --> 19, 1218 --> 18 )
[LOG] Average clause size reduction: 146.526 --> 2.05263 (116 --> 0.666667, 152.25 --> 2.375, 152.25 --> 2.25 )
[LOG] Overall execution time: 0.361887 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1318 1 172 1 1142
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.058392 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011629/0 sec (0.006304/0 sec, 0.005325/0 sec )
[LOG] Nr of iterations: 8 (4, 4 )
[LOG] Total clause computation time: 0.009659/0 sec (0.005157/0.005157 sec, 0.004502/0.004502 sec )
[LOG] Total clause minimization time: 0.001028/0 sec (0.00063/0.00063 sec, 0.000398/0.000398 sec )
[LOG] Total clause size reduction: 378 --> 13 (189 --> 8, 189 --> 5 )
[LOG] Average clause size reduction: 47.25 --> 1.625 (47.25 --> 2, 47.25 --> 1.25 )
[LOG] Overall execution time: 0.06101 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 392 2 60 1 329
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 29.6768 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 3753 new AND gates.
[LOG] Size before ABC: 7034 AND gates.
[LOG] Size after ABC: 3753 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.83965/9 sec (0.458578/0 sec, 1.77006/2 sec, 7.61101/7 sec )
[LOG] Nr of iterations: 976 (25, 168, 783 )
[LOG] Total clause computation time: 1.64068/0 sec (0.108009/0.108009 sec, 0.23744/0.23744 sec, 1.29523/1.29523 sec )
[LOG] Total clause minimization time: 8.10049/9 sec (0.341856/0.341856 sec, 1.51377/1.51377 sec, 6.24487/6.24487 sec )
[LOG] Total clause size reduction: 276332 --> 7034 (6816 --> 98, 47428 --> 890, 222088 --> 6046 )
[LOG] Average clause size reduction: 283.127 --> 7.20697 (272.64 --> 3.92, 282.31 --> 5.29762, 283.637 --> 7.72158 )
[LOG] Overall execution time: 29.7138 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.33 sec (Real time) / 24.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 2.64 sec (Real time) / 2.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.70 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 5965 3 280 1 5679
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03276 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007334/0 sec (0.003719/0 sec, 0.003615/0 sec )
[LOG] Nr of iterations: 9 (4, 5 )
[LOG] Total clause computation time: 0.00561/0 sec (0.002679/0.002679 sec, 0.002931/0.002931 sec )
[LOG] Total clause minimization time: 0.000981/0 sec (0.00063/0.00063 sec, 0.000351/0.000351 sec )
[LOG] Total clause size reduction: 357 --> 15 (153 --> 10, 204 --> 5 )
[LOG] Average clause size reduction: 39.6667 --> 1.66667 (38.25 --> 2.5, 40.8 --> 1 )
[LOG] Overall execution time: 0.034966 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 297 2 48 1 246
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005315/0 sec (0.002844/0 sec, 0.002471/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.004355/0 sec (0.002322/0.002322 sec, 0.002033/0.002033 sec )
[LOG] Total clause minimization time: 0.000278/0 sec (0.000138/0.000138 sec, 0.00014/0.00014 sec )
[LOG] Total clause size reduction: 165 --> 4 (55 --> 2, 110 --> 2 )
[LOG] Average clause size reduction: 33 --> 0.8 (27.5 --> 1, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.022746 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026471 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00554/0 sec (0.003057/0 sec, 0.002483/0 sec )
[LOG] Nr of iterations: 6 (3, 3 )
[LOG] Total clause computation time: 0.004613/0 sec (0.002531/0.002531 sec, 0.002082/0.002082 sec )
[LOG] Total clause minimization time: 0.000314/0 sec (0.000184/0.000184 sec, 0.00013/0.00013 sec )
[LOG] Total clause size reduction: 192 --> 5 (96 --> 3, 96 --> 2 )
[LOG] Average clause size reduction: 32 --> 0.833333 (32 --> 1, 32 --> 0.666667 )
[LOG] Overall execution time: 0.028277 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 242 3 44 1 193
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.057269 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011287/0 sec (0.005825/0 sec, 0.005462/0 sec )
[LOG] Nr of iterations: 8 (3, 5 )
[LOG] Total clause computation time: 0.00932/0 sec (0.00467/0.00467 sec, 0.00465/0.00465 sec )
[LOG] Total clause minimization time: 0.001003/0 sec (0.000621/0.000621 sec, 0.000382/0.000382 sec )
[LOG] Total clause size reduction: 384 --> 12 (128 --> 8, 256 --> 4 )
[LOG] Average clause size reduction: 48 --> 1.5 (42.6667 --> 2.66667, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.059911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093095 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012727/0 sec (0.005555/0 sec, 0.007172/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.010819/0 sec (0.004477/0.004477 sec, 0.006342/0.006342 sec )
[LOG] Total clause minimization time: 0.000912/0 sec (0.000527/0.000527 sec, 0.000385/0.000385 sec )
[LOG] Total clause size reduction: 355 --> 9 (142 --> 5, 213 --> 4 )
[LOG] Average clause size reduction: 50.7143 --> 1.28571 (47.3333 --> 1.66667, 53.25 --> 1 )
[LOG] Overall execution time: 0.095961 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.067443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011344/0 sec (0.005796/0 sec, 0.005548/0 sec )
[LOG] Nr of iterations: 8 (4, 4 )
[LOG] Total clause computation time: 0.009338/0 sec (0.004563/0.004563 sec, 0.004775/0.004775 sec )
[LOG] Total clause minimization time: 0.001054/0 sec (0.000704/0.000704 sec, 0.00035/0.00035 sec )
[LOG] Total clause size reduction: 384 --> 13 (192 --> 9, 192 --> 4 )
[LOG] Average clause size reduction: 48 --> 1.625 (48 --> 2.25, 48 --> 1 )
[LOG] Overall execution time: 0.070114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 399 3 60 1 335
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.728927 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071851/0 sec (0.021911/0 sec, 0.025172/0 sec, 0.024768/0 sec )
[LOG] Nr of iterations: 16 (4, 6, 6 )
[LOG] Total clause computation time: 0.053288/0 sec (0.017437/0.017437 sec, 0.016771/0.016771 sec, 0.01908/0.01908 sec )
[LOG] Total clause minimization time: 0.012507/0 sec (0.002174/0.002174 sec, 0.006395/0.006395 sec, 0.003938/0.003938 sec )
[LOG] Total clause size reduction: 3107 --> 35 (717 --> 6, 1195 --> 19, 1195 --> 10 )
[LOG] Average clause size reduction: 194.188 --> 2.1875 (179.25 --> 1.5, 199.167 --> 3.16667, 199.167 --> 1.66667 )
[LOG] Overall execution time: 0.746075 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1767 2 236 1 1527
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021216/0 sec (0.009285/0 sec, 0.011931/0 sec )
[LOG] Nr of iterations: 12 (6, 6 )
[LOG] Total clause computation time: 0.01633/0 sec (0.006501/0.006501 sec, 0.009829/0.009829 sec )
[LOG] Total clause minimization time: 0.003705/0 sec (0.002128/0.002128 sec, 0.001577/0.001577 sec )
[LOG] Total clause size reduction: 720 --> 28 (360 --> 14, 360 --> 14 )
[LOG] Average clause size reduction: 60 --> 2.33333 (60 --> 2.33333, 60 --> 2.33333 )
[LOG] Overall execution time: 0.076934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 429 3 68 1 356
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.719485 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100588/0 sec (0.023544/0 sec, 0.024371/0 sec, 0.024741/0 sec, 0.027932/0 sec )
[LOG] Nr of iterations: 19 (4, 5, 5, 5 )
[LOG] Total clause computation time: 0.080195/0 sec (0.018671/0.018671 sec, 0.019306/0.019306 sec, 0.020311/0.020311 sec, 0.021907/0.021907 sec )
[LOG] Total clause minimization time: 0.011424/0 sec (0.002196/0.002196 sec, 0.002671/0.002671 sec, 0.002281/0.002281 sec, 0.004276/0.004276 sec )
[LOG] Total clause size reduction: 3465 --> 25 (693 --> 3, 924 --> 4, 924 --> 5, 924 --> 13 )
[LOG] Average clause size reduction: 182.368 --> 1.31579 (173.25 --> 0.75, 184.8 --> 0.8, 184.8 --> 1, 184.8 --> 2.6 )
[LOG] Overall execution time: 0.735729 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1710 2 228 1 1476
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 6.92814 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1570 new AND gates.
[LOG] Size before ABC: 4237 AND gates.
[LOG] Size after ABC: 1570 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.60132/5 sec (0.943422/1 sec, 0.876862/1 sec, 2.78104/3 sec )
[LOG] Nr of iterations: 703 (16, 154, 533 )
[LOG] Total clause computation time: 0.898111/1 sec (0.04425/0.04425 sec, 0.132027/0.132027 sec, 0.721834/0.721834 sec )
[LOG] Total clause minimization time: 3.65214/4 sec (0.893537/0.893537 sec, 0.730499/0.730499 sec, 2.02811/2.02811 sec )
[LOG] Total clause size reduction: 265300 --> 4237 (5685 --> 64, 57987 --> 980, 201628 --> 3193 )
[LOG] Average clause size reduction: 377.383 --> 6.02703 (355.312 --> 4, 376.539 --> 6.36364, 378.289 --> 5.99062 )
[LOG] Overall execution time: 6.96689 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.32 sec (Real time) / 5.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.88 sec (Real time) / 1.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 4421 2 376 1 4040
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.384109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057684/0 sec (0.017505/0 sec, 0.02025/0 sec, 0.019929/0 sec )
[LOG] Nr of iterations: 13 (3, 5, 5 )
[LOG] Total clause computation time: 0.046544/0 sec (0.014785/0.014785 sec, 0.01534/0.01534 sec, 0.016419/0.016419 sec )
[LOG] Total clause minimization time: 0.006031/0 sec (0.000875/0.000875 sec, 0.003173/0.003173 sec, 0.001983/0.001983 sec )
[LOG] Total clause size reduction: 2180 --> 18 (436 --> 2, 872 --> 10, 872 --> 6 )
[LOG] Average clause size reduction: 167.692 --> 1.38462 (145.333 --> 0.666667, 174.4 --> 2, 174.4 --> 1.2 )
[LOG] Overall execution time: 0.398975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1576 1 216 1 1356
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069209 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021448/1 sec (0.011762/1 sec, 0.009686/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.017589/1 sec (0.009159/0.009159 sec, 0.00843/0.00843 sec )
[LOG] Total clause minimization time: 0.002773/0 sec (0.001981/0.001981 sec, 0.000792/0.000792 sec )
[LOG] Total clause size reduction: 710 --> 23 (497 --> 15, 213 --> 8 )
[LOG] Average clause size reduction: 59.1667 --> 1.91667 (62.125 --> 1.875, 53.25 --> 2 )
[LOG] Overall execution time: 0.072141 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 418 2 68 1 346
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.202569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020353/0 sec (0.010244/0 sec, 0.010109/0 sec )
[LOG] Nr of iterations: 13 (6, 7 )
[LOG] Total clause computation time: 0.015909/0 sec (0.00781/0.00781 sec, 0.008099/0.008099 sec )
[LOG] Total clause minimization time: 0.002924/0 sec (0.001594/0.001594 sec, 0.00133/0.00133 sec )
[LOG] Total clause size reduction: 957 --> 25 (435 --> 12, 522 --> 13 )
[LOG] Average clause size reduction: 73.6154 --> 1.92308 (72.5 --> 2, 74.5714 --> 1.85714 )
[LOG] Overall execution time: 0.206686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 631 3 84 1 542
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.46739 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 162 new AND gates.
[LOG] Size before ABC: 353 AND gates.
[LOG] Size after ABC: 162 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.261803/1 sec (0.107634/1 sec, 0.154169/0 sec )
[LOG] Nr of iterations: 77 (18, 59 )
[LOG] Total clause computation time: 0.095641/1 sec (0.040486/0.040486 sec, 0.055155/0.055155 sec )
[LOG] Total clause minimization time: 0.15697/0 sec (0.062694/0.062694 sec, 0.094276/0.094276 sec )
[LOG] Total clause size reduction: 20700 --> 353 (4692 --> 142, 16008 --> 211 )
[LOG] Average clause size reduction: 268.831 --> 4.58442 (260.667 --> 7.88889, 271.322 --> 3.57627 )
[LOG] Overall execution time: 3.49427 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.65 sec (Real time) / 2.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2835 3 272 1 2558
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 5.74741 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 445 new AND gates.
[LOG] Size before ABC: 800 AND gates.
[LOG] Size after ABC: 445 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.745204/1 sec (0.375836/1 sec, 0.369368/0 sec )
[LOG] Nr of iterations: 136 (57, 79 )
[LOG] Total clause computation time: 0.199058/0 sec (0.074007/0.074007 sec, 0.125051/0.125051 sec )
[LOG] Total clause minimization time: 0.52951/0 sec (0.293247/0.293247 sec, 0.236263/0.236263 sec )
[LOG] Total clause size reduction: 46096 --> 800 (19264 --> 400, 26832 --> 400 )
[LOG] Average clause size reduction: 338.941 --> 5.88235 (337.965 --> 7.01754, 339.646 --> 5.06329 )
[LOG] Overall execution time: 5.79012 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.99 sec (Real time) / 3.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.42 sec (Real time) / 1.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.14 sec (Real time) / 2.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4656 3 340 1 4311
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 77.2875 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 218 new AND gates.
[LOG] Size before ABC: 332 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 75.6356/75 sec (38.5268/38 sec, 2.03672/2 sec, 33.2642/34 sec, 1.04398/1 sec, 0.763994/0 sec )
[LOG] Nr of iterations: 83 (2, 36, 2, 34, 9 )
[LOG] Total clause computation time: 1.59094/1 sec (0.149989/0.149989 sec, 0.453559/0.453559 sec, 0.148356/0.148356 sec, 0.600819/0.600819 sec, 0.238217/0.238217 sec )
[LOG] Total clause minimization time: 73.9464/74 sec (38.3565/38.3565 sec, 1.56174/1.56174 sec, 33.0969/33.0969 sec, 0.423423/0.423423 sec, 0.507785/0.507785 sec )
[LOG] Total clause size reduction: 2496 --> 330 (32 --> 0, 1120 --> 159, 32 --> 0, 1056 --> 155, 256 --> 16 )
[LOG] Average clause size reduction: 30.0723 --> 3.9759 (16 --> 0, 31.1111 --> 4.41667, 16 --> 0, 31.0588 --> 4.55882, 28.4444 --> 1.77778 )
[LOG] Overall execution time: 77.2947 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.51 sec (Real time) / 77.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.37 sec (Real time) / 3.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 558 12 19 1 524
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 4786.09 sec CPU time.
[LOG] Relation determinization time: 4791 sec real time.
[LOG] Final circuit size: 2752 new AND gates.
[LOG] Size before ABC: 4992 AND gates.
[LOG] Size after ABC: 2752 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4496.3/4501 sec (1514.55/1516 sec, 374.273/375 sec, 810.126/811 sec, 738.376/739 sec, 1058.98/1060 sec )
[LOG] Nr of iterations: 752 (26, 311, 23, 385, 7 )
[LOG] Total clause computation time: 706.169/697 sec (21.5058/21.5058 sec, 215.551/215.551 sec, 29.166/29.166 sec, 371.533/371.533 sec, 68.4133/68.4133 sec )
[LOG] Total clause minimization time: 3769.74/3783 sec (1489.17/1489.17 sec, 154.315/154.315 sec, 777.16/777.16 sec, 362.269/362.269 sec, 986.821/986.821 sec )
[LOG] Total clause size reduction: 32868 --> 4992 (1100 --> 70, 13640 --> 2115, 968 --> 59, 16896 --> 2735, 264 --> 13 )
[LOG] Average clause size reduction: 43.7074 --> 6.6383 (42.3077 --> 2.69231, 43.8585 --> 6.80064, 42.087 --> 2.56522, 43.8857 --> 7.1039, 37.7143 --> 1.85714 )
[LOG] Overall execution time: 4786.26 sec CPU time.
[LOG] Overall execution time: 4791 sec real time.
Synthesis time: 4791.28 sec (Real time) / 4765.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.39 sec (Real time) / 2.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2524.97 sec (Real time) / 2518.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3228 18 25 1 3180
=====================  driver_a8y.aag =====================
Synthesis time: 21.72 sec (Real time) / 16.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_b8y.aag =====================
Synthesis time: 22.92 sec (Real time) / 18.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 2692.35 sec CPU time.
[LOG] Relation determinization time: 2698 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2692.3/2697 sec (67.9198/68 sec, 33.9159/34 sec, 18.574/18 sec, 2348.67/2354 sec, 170.939/171 sec, 37.3019/37 sec, 10.631/11 sec, 2.76962/2 sec, 0.813643/1 sec, 0.263461/1 sec, 0.183333/0 sec, 0.07399/0 sec, 0.048712/0 sec, 0.029209/0 sec, 0.025741/0 sec, 0.020195/0 sec, 0.019617/0 sec, 0.018604/0 sec, 0.015452/0 sec, 0.016637/0 sec, 0.014154/0 sec, 0.013902/0 sec, 0.014746/0 sec, 0.011436/0 sec )
[LOG] Nr of iterations: 39 (1, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 2, 2, 5, 3 )
[LOG] Total clause computation time: 2624.74/2632 sec (36.476/36.476 sec, 16.5456/16.5456 sec, 9.54855/9.54855 sec, 2342.89/2342.89 sec, 168.959/168.959 sec, 36.33/36.33 sec, 10.1486/10.1486 sec, 2.52789/2.52789 sec, 0.69257/0.69257 sec, 0.201676/0.201676 sec, 0.152001/0.152001 sec, 0.057544/0.057544 sec, 0.03941/0.03941 sec, 0.023664/0.023664 sec, 0.022058/0.022058 sec, 0.017512/0.017512 sec, 0.017514/0.017514 sec, 0.016878/0.016878 sec, 0.013984/0.013984 sec, 0.013072/0.013072 sec, 0.012489/0.012489 sec, 0.012669/0.012669 sec, 0.012008/0.012008 sec, 0.010052/0.010052 sec )
[LOG] Total clause minimization time: 4.68394/4 sec (0/0 sec, 1.71646/1.71646 sec, 1.10452/1.10452 sec, 1.85763/1.85763 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002132/0.002132 sec, 0.000484/0.000484 sec, 0.000204/0.000204 sec, 0.001811/0.001811 sec, 0.000694/0.000694 sec )
[LOG] Total clause size reduction: 1635 --> 24 (0 --> 0, 109 --> 0, 109 --> 0, 218 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 327 --> 10, 109 --> 1, 109 --> 0, 436 --> 8, 218 --> 2 )
[LOG] Average clause size reduction: 41.9231 --> 0.615385 (0 --> 0, 54.5 --> 0, 54.5 --> 0, 72.6667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 81.75 --> 2.5, 54.5 --> 0.5, 54.5 --> 0, 87.2 --> 1.6, 72.6667 --> 0.666667 )
[LOG] Overall execution time: 2692.36 sec CPU time.
[LOG] Overall execution time: 2698 sec real time.
Synthesis time: 2697.70 sec (Real time) / 2685.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 731 28 80 1 620
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 1269.71 sec CPU time.
[LOG] Relation determinization time: 1272 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1269.67/1272 sec (66.3128/67 sec, 32.9831/33 sec, 18.0665/18 sec, 790.146/792 sec, 291.096/291 sec, 56.2342/57 sec, 10.6589/10 sec, 2.64058/3 sec, 0.755409/1 sec, 0.321158/0 sec, 0.153044/0 sec, 0.072898/0 sec, 0.045769/0 sec, 0.031214/0 sec, 0.024531/0 sec, 0.022234/0 sec, 0.020004/0 sec, 0.015573/0 sec, 0.012786/0 sec, 0.014248/0 sec, 0.012587/0 sec, 0.011427/0 sec, 0.010992/0 sec, 0.009649/0 sec )
[LOG] Nr of iterations: 38 (1, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 5, 4 )
[LOG] Total clause computation time: 1206.5/1209 sec (37.7576/37.7576 sec, 16.239/16.239 sec, 9.42324/9.42324 sec, 784.622/784.622 sec, 289.25/289.25 sec, 55.3116/55.3116 sec, 10.2074/10.2074 sec, 2.40779/2.40779 sec, 0.638671/0.638671 sec, 0.263874/0.263874 sec, 0.123539/0.123539 sec, 0.057707/0.057707 sec, 0.037409/0.037409 sec, 0.026267/0.026267 sec, 0.02132/0.02132 sec, 0.019968/0.019968 sec, 0.018265/0.018265 sec, 0.014175/0.014175 sec, 0.0116/0.0116 sec, 0.012642/0.012642 sec, 0.011361/0.011361 sec, 0.010351/0.010351 sec, 0.008608/0.008608 sec, 0.008071/0.008071 sec )
[LOG] Total clause minimization time: 5.1099/5 sec (0/0 sec, 1.96053/1.96053 sec, 1.30894/1.30894 sec, 1.83666/1.83666 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000513/0.000513 sec, 0.000297/0.000297 sec, 0.000265/0.000265 sec, 0.00166/0.00166 sec, 0.00103/0.00103 sec )
[LOG] Total clause size reduction: 1022 --> 18 (0 --> 0, 73 --> 0, 73 --> 0, 146 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 73 --> 3, 73 --> 1, 73 --> 0, 292 --> 8, 219 --> 3 )
[LOG] Average clause size reduction: 26.8947 --> 0.473684 (0 --> 0, 36.5 --> 0, 36.5 --> 0, 48.6667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36.5 --> 1.5, 36.5 --> 0.5, 36.5 --> 0, 58.4 --> 1.6, 54.75 --> 0.75 )
[LOG] Overall execution time: 1269.71 sec CPU time.
[LOG] Overall execution time: 1272 sec real time.
Synthesis time: 1272.09 sec (Real time) / 1264.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 547 16 56 1 472
