6.2.31 Counters are used to realize various dividers in
the schematic representation of the digital clock
shown in Figure P6.2.31. The blocks labeled
“logic array” are logic gate combinations required
to activate the corresponding segments in order to
display the digits.